<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661270779386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661270779402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 23 19:06:19 2022 " "Processing started: Tue Aug 23 19:06:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661270779402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270779402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1Demo -c Lab1Demo " "Command: quartus_sta Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270779402 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1661270779480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780281 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "TOP_VGA_DEMO_KBD " "Entity TOP_VGA_DEMO_KBD" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661270780925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661270780925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661270780925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661270780925 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1661270780925 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661270780925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661270780925 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661270780925 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1661270780925 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|cells** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|cells** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|xq** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|xq** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780941 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/DE10_Standard_Audio.sdc " "Reading SDC File: 'constraints/DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780941 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780941 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780941 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780941 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780941 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780941 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 20 VGA_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780941 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780941 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK_50 " "Overwriting existing clock: CLOCK_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at DE10_Standard_Audio.sdc(29): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at DE10_Standard_Audio.sdc(30): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE10_Standard_Audio.sdc(31): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661270780957 ""}  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780957 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1661270780972 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780972 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661270780972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661270780972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661270780972 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270780972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270781098 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1661270781098 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1661270781113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.300 " "Worst-case setup slack is 10.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.423               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   30.423               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270781145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.214 " "Worst-case hold slack is 0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.214               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 altera_reserved_tck  " "    0.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270781161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 34.547 " "Worst-case recovery slack is 34.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.547               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.547               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.113               0.000 altera_reserved_tck  " "   37.113               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270781161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.880 " "Worst-case removal slack is 0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 altera_reserved_tck  " "    0.880               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.143               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.143               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270781176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.779               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.779               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.922               0.000 altera_reserved_tck  " "   18.922               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270781176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270781176 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270781192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270781192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270781192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270781192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270781192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 75.986 ns " "Worst Case Available Settling Time: 75.986 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270781192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270781192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270781192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270781192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270781192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270781192 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270781192 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1661270781192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270781239 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270783264 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1661270783422 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270783422 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661270783422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661270783422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661270783422 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270783422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270783546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.440 " "Worst-case setup slack is 10.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.389               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   30.389               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270783578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.201               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 altera_reserved_tck  " "    0.351               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270783578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 34.747 " "Worst-case recovery slack is 34.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.747               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.747               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.232               0.000 altera_reserved_tck  " "   37.232               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270783593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.836 " "Worst-case removal slack is 0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 altera_reserved_tck  " "    0.836               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.080               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270783593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.756               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.756               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.919               0.000 altera_reserved_tck  " "   18.919               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270783593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270783593 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270783609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270783609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270783609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270783609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270783609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 75.959 ns " "Worst Case Available Settling Time: 75.959 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270783609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270783609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270783609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270783609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270783609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270783609 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270783609 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1661270783609 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270783797 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786027 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1661270786198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786198 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661270786214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661270786214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661270786214 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.357 " "Worst-case setup slack is 12.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.713               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.713               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.129               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.509 " "Worst-case recovery slack is 36.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.509               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.509               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.004               0.000 altera_reserved_tck  " "   38.004               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.442 " "Worst-case removal slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 altera_reserved_tck  " "    0.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.646               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.824               0.000 altera_reserved_tck  " "   18.824               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786371 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 77.597 ns " "Worst Case Available Settling Time: 77.597 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786386 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786386 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1661270786402 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1661270786638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786638 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661270786653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661270786653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661270786653 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.535 " "Worst-case setup slack is 12.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.117               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.117               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.116               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 altera_reserved_tck  " "    0.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.878 " "Worst-case recovery slack is 36.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.878               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.878               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.191               0.000 altera_reserved_tck  " "   38.191               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.394 " "Worst-case removal slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 altera_reserved_tck  " "    0.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.581               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.809               0.000 altera_reserved_tck  " "   18.809               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.886               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.886               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661270786810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786810 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 77.788 ns " "Worst Case Available Settling Time: 77.788 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661270786829 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270786829 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270788662 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270788662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 83 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5224 " "Peak virtual memory: 5224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661270788741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 23 19:06:28 2022 " "Processing ended: Tue Aug 23 19:06:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661270788741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661270788741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661270788741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661270788741 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661269568123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661269568123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 23 18:46:07 2022 " "Processing started: Tue Aug 23 18:46:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661269568123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269568123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1Demo -c Lab1Demo " "Command: quartus_sta Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269568123 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1661269568206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269568758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269568790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269568790 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "TOP_VGA_DEMO_KBD " "Entity TOP_VGA_DEMO_KBD" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661269569332 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661269569332 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661269569332 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661269569332 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1661269569332 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661269569332 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661269569332 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1661269569332 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1661269569332 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|cells** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|cells** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|xq** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|xq** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569332 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569332 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/DE10_Standard_Audio.sdc " "Reading SDC File: 'constraints/DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 20 VGA_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569348 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569348 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569355 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569355 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569355 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569355 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK_50 " "Overwriting existing clock: CLOCK_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569355 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569355 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at DE10_Standard_Audio.sdc(29): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at DE10_Standard_Audio.sdc(30): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE10_Standard_Audio.sdc(31): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1661269569357 ""}  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" "" { Text "C:/Users/omerm/OneDrive/Documents/Lab_1A/Billiard_FPGA/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569357 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1661269569363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569363 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661269569363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661269569363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661269569363 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569458 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1661269569458 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1661269569474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.300 " "Worst-case setup slack is 10.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.069               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   30.069               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.217               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 altera_reserved_tck  " "    0.337               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.049 " "Worst-case recovery slack is 35.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.049               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.049               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.187               0.000 altera_reserved_tck  " "   37.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.884 " "Worst-case removal slack is 0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 altera_reserved_tck  " "    0.884               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.116               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.116               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.778               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.778               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.887               0.000 altera_reserved_tck  " "   18.887               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269569557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569557 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269569578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269569578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269569578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269569578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.684 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.684" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269569578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.183 ns " "Worst Case Available Settling Time: 76.183 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269569578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269569578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269569578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269569578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269569578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269569578 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569578 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1661269569580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269569617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269571214 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1661269571389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269571389 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661269571405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661269571405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661269571405 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269571405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269571483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.440 " "Worst-case setup slack is 10.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.189               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   30.189               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269571515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.206 " "Worst-case hold slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.206               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 altera_reserved_tck  " "    0.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269571535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.198 " "Worst-case recovery slack is 35.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.198               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.198               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.236               0.000 altera_reserved_tck  " "   37.236               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269571536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.837 " "Worst-case removal slack is 0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 altera_reserved_tck  " "    0.837               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.058               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269571536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.756               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.756               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.876               0.000 altera_reserved_tck  " "   18.876               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269571549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269571549 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269571566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269571566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269571566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269571566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.684 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.684" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269571566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.247 ns " "Worst Case Available Settling Time: 76.247 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269571566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269571566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269571566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269571566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269571566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269571566 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269571566 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1661269571566 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269571708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573205 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1661269573370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573370 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661269573370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661269573370 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661269573370 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.357 " "Worst-case setup slack is 12.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.232               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.232               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.130               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 altera_reserved_tck  " "    0.137               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.799 " "Worst-case recovery slack is 36.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.799               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.799               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.049               0.000 altera_reserved_tck  " "   38.049               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.421 " "Worst-case removal slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 altera_reserved_tck  " "    0.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.604               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.604               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.801               0.000 altera_reserved_tck  " "   18.801               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.887               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.887               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573499 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.684 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.684" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 77.939 ns " "Worst Case Available Settling Time: 77.939 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573517 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573517 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1661269573517 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1661269573707 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573707 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661269573707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661269573707 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661269573707 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.535 " "Worst-case setup slack is 12.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.742               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.742               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.110 " "Worst-case hold slack is 0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 altera_reserved_tck  " "    0.110               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.119               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.141 " "Worst-case recovery slack is 37.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.141               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.141               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.230               0.000 altera_reserved_tck  " "   38.230               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.375 " "Worst-case removal slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 altera_reserved_tck  " "    0.375               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.557               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.780               0.000 altera_reserved_tck  " "   18.780               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.885               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.885               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661269573849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573849 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.684 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.684" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 78.086 ns " "Worst Case Available Settling Time: 78.086 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1661269573865 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269573865 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269575218 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269575218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 83 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5230 " "Peak virtual memory: 5230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661269575302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 23 18:46:15 2022 " "Processing ended: Tue Aug 23 18:46:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661269575302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661269575302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661269575302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1661269575302 ""}
>>>>>>> white_ball_movement_no_collisions
