$date
	Mon Oct 28 09:42:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex1_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # CLR $end
$var reg 1 $ D $end
$var reg 1 % PR $end
$scope module uut $end
$var wire 1 " CLK $end
$var wire 1 # CLR $end
$var wire 1 $ D $end
$var wire 1 % PR $end
$var wire 4 & Q [3:0] $end
$scope module ff1 $end
$var wire 1 " CK $end
$var wire 1 # CLR $end
$var wire 1 $ D $end
$var wire 1 % PR $end
$var reg 1 ' Q $end
$upscope $end
$scope module ff2 $end
$var wire 1 " CK $end
$var wire 1 # CLR $end
$var wire 1 ( D $end
$var wire 1 % PR $end
$var reg 1 ) Q $end
$upscope $end
$scope module ff3 $end
$var wire 1 " CK $end
$var wire 1 # CLR $end
$var wire 1 * D $end
$var wire 1 % PR $end
$var reg 1 + Q $end
$upscope $end
$scope module ff4 $end
$var wire 1 " CK $end
$var wire 1 # CLR $end
$var wire 1 , D $end
$var wire 1 % PR $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1-
1,
1+
1*
1)
1(
1'
b1111 &
0%
x$
1#
0"
b1111 !
$end
#10
1"
#20
0"
#30
1"
1$
#40
0"
#50
1"
