// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Sun Dec 11 09:50:19 2022
// Host        : DESKTOP-CJI9H9H running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA
//               final project/vivado
//               projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/bm_sprite_br/bm_sprite_br_sim_netlist.v}
// Design      : bm_sprite_br
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bm_sprite_br,blk_mem_gen_v8_4_1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module bm_sprite_br
   (clka,
    ena,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [15:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [15:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [15:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "2" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.652799 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "bm_sprite_br.mem" *) 
  (* C_INIT_FILE_NAME = "bm_sprite_br.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4000" *) 
  (* C_READ_DEPTH_B = "4000" *) 
  (* C_READ_WIDTH_A = "16" *) 
  (* C_READ_WIDTH_B = "16" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4000" *) 
  (* C_WRITE_DEPTH_B = "4000" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "16" *) 
  (* C_WRITE_WIDTH_B = "16" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  bm_sprite_br_blk_mem_gen_v8_4_1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[15:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[15:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bm_sprite_br_blk_mem_gen_generic_cstr
   (douta,
    clka,
    ena,
    addra);
  output [15:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;

  bm_sprite_br_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[8:0]),
        .ena(ena));
  bm_sprite_br_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[15:9]),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bm_sprite_br_blk_mem_gen_prim_width
   (douta,
    clka,
    ena,
    addra);
  output [8:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [8:0]douta;
  wire ena;

  bm_sprite_br_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bm_sprite_br_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [6:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [6:0]douta;
  wire ena;

  bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module bm_sprite_br_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    ena,
    addra);
  output [8:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [8:0]douta;
  wire ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000020000000460101821CC2264402641024002200424041008043000000000),
    .INITP_01(256'h5002200424041008042000000000000000000000000000000000000000000000),
    .INITP_02(256'h00000000000000000000000000001000020000000C60101820043C0466024202),
    .INITP_03(256'h00000C601018200C201C40124000400820002404100804200000000000000000),
    .INITP_04(256'h8808401010C00004000000000000000000000000000000000000000000040200),
    .INITP_05(256'h00000000000000000100100008000000087010185008500C5004400400048000),
    .INITP_06(256'h1638360C360436042004100440084808201008C8000000000000000000000400),
    .INITP_07(256'h08C00000000000000000000000400000000000000000000000000000100000E0),
    .INITP_08(256'h0000000000201000040000001860200800040004000000000004400048082010),
    .INITP_09(256'h1BB49BB480048004C00048082010084002000000000000000000000000002000),
    .INITP_0A(256'h000000000000000010400000000000000000038000000400000000001BB05BB0),
    .INITP_0B(256'h038000000000080000002ED02ED8AECCAECC8004800440084808201008400008),
    .INITP_0C(256'h8004800400044808201008404000000000000000000000200000000000000000),
    .INITP_0D(256'h00000000100000000000000000000380000004000020000026E846E886E886E8),
    .INITP_0E(256'h006000601FF05FF01BB49FF49FF48004C0004808201008400200000000000000),
    .INITP_0F(256'h000000000000000000000000000000000000000000000000038003800FC00F80),
    .INIT_00(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_01(256'h010101BBEEEEEEEEEEEEEEEEBB6601010101010101BBEEEEEEEEBBBB01010101),
    .INIT_02(256'h0101BBEEEEEEEEEEEEEEEEEEEEBB66660101BBEEEEFFEEEEEEEEEEEEEEBB6601),
    .INIT_03(256'h01BBEEEEEEEE48FF4848EEEEEEEEBB6601BBEEEEEEEEEE4848EEEEEEEEEEBB66),
    .INIT_04(256'h0166BBEEEEEEBB4848BBBBEEEEBB666601BBEEEEEEEE48484848BBEEEEBBBB66),
    .INIT_05(256'h010166BBEEEEEEEEEEEEEEBBBB6666010101BBEEEEEEEEBBBBBBEEEEBBBB6601),
    .INIT_06(256'h010166CC0B6666666666666600CC66010101016666BBEEEEEEBBBB6666660101),
    .INIT_07(256'h01014848007F7F7F7F7F0B0B004848010101CCCC0B7FFF7F7F0B0B0B00CCCC01),
    .INIT_08(256'h01010101CC0B7F7F7F0B0B0BCC010101010148480B000000000000000B484801),
    .INIT_09(256'h01010101CCCCCC010101CCCCCC01010101010101CCCC0B0B0B0B0BCCCC010101),
    .INIT_0A(256'h0101010148484801010148484801010101010101CCCCCC010101CCCCCC010101),
    .INIT_0B(256'h0101010101010101010101010101010101010101484848010101484848010101),
    .INIT_0C(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_0D(256'h0101010101BBEEEEEEEEBB660101010101010101010101010101010101010101),
    .INIT_0E(256'h0101BBEEEEFFEEEEEEEEEEEEEEBB6601010101BBEEEEEEEEEEEEEEEEBB660101),
    .INIT_0F(256'h01BB48FF4848EEEEEEEEEEEEEEEEBB660101BB4848EEEEEEEEEEEEEEEEBB6601),
    .INIT_10(256'h01BBBB4848BBBBEEEEEEEEEEEEEEBB6601BB48484848BBEEEEEEEEEEEEEEBB66),
    .INIT_11(256'h0101BBEEEEEEEEEEEEEEEEEEEEBB66660166BBBBBBBBEEEEEEEEEEEEEEBB6666),
    .INIT_12(256'h01010166BBBBEEEEEEBBBB666666CC01010166BBEEEEEEEEEEEEEEBBBB666601),
    .INIT_13(256'h0101CCCCCC7FFF7F7F0B0B0B00CC6601010166CCCC6666666666660000CCCC01),
    .INIT_14(256'h0101484848000000000000000B010101010148FF487F7F7F7F7F0B0B00660101),
    .INIT_15(256'h0101010166CC0B7F0B0B0BCCCC01010101014848480B7F7F7F0B0B0BCC010101),
    .INIT_16(256'h01010101010101010101CCCCCC01010101010101484848010101CCCCCC010101),
    .INIT_17(256'h0101010101010101010148484801010101010101010101010101CCCCCC010101),
    .INIT_18(256'h0101010101010101010148484801010101010101010101010101484848010101),
    .INIT_19(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1A(256'h010101BBEEEEEEEEEEEEEEEEBB6601010101010101BBEEEEEEEEBB6601010101),
    .INIT_1B(256'h0101BBEEEEEEEEEEEEEEEEEE484866010101BBEEEEFFEEEEEEEEEEEEEEBB6601),
    .INIT_1C(256'h01BBEEEEEEEEEEEEEEEEEE484848486601BBEEEEEEEEEEEEEEEEEE48FF484866),
    .INIT_1D(256'h0166BBEEEEEEEEEEEEEEEEBBBBBB666601BBEEEEEEEEEEEEEEEEEEBB4848BB66),
    .INIT_1E(256'h010166BBEEEEEEEEEEEEEEBBBB6666010101BBEEEEEEEEEEEEEEEEEEBBBB6666),
    .INIT_1F(256'h0101CCCC0B66666666666600CCCC66010101CC66BBBBEEEEEEBBBB6666660101),
    .INIT_20(256'h01010166007F7F7F7F7F0B0B48FF4801010166CC0B7FFF7F7F0B0B0BCCCCCC01),
    .INIT_21(256'h01010101CC0B7F7F7F0B0B0B48484801010101010B0000000000000048484801),
    .INIT_22(256'h01010101CCCCCC01010148484801010101010101CCCC0B7F0B0B0BCC66010101),
    .INIT_23(256'h01010101CCCCCC01010101010101010101010101CCCCCC010101010101010101),
    .INIT_24(256'h0101010148484801010101010101010101010101484848010101010101010101),
    .INIT_25(256'h0101010101010101010101010148480101010101484848010101010101010101),
    .INIT_26(256'h010101BBEEEEEEEEBBBB66014848484801010101010101010101010148FF4848),
    .INIT_27(256'hBBEEEEEEFFEEEEEEEEEEEEEEBB66010101BBEEEEEEEEEEEEEEEEEEBB66484801),
    .INIT_28(256'h4848EEEEEEEEEEEEEEEEEEEEEEBB6601BBEEEEEEEEEEEEEEEEEEEEEEEE660101),
    .INIT_29(256'h01B900B948EEEEEEEEEEEEEEEEBB660101B94848EEEEEEEEEEEEEEEEEEBB6601),
    .INIT_2A(256'h48B900B948EEEEEEEEEEEEEEBB66010101B900B948EEEEEEEEEEEEEEBBBB6601),
    .INIT_2B(256'h01664848BBEEEEEEEEBBBBBB66010101014800B948EEEEEEEEEEEEBBBB660101),
    .INIT_2C(256'h0101010BFF0BCCCCCC0B7F0B0101010101016666666666666666660B01010101),
    .INIT_2D(256'h0101010B000048FF4800000B01010101010101B97F7FCCCCCC0B7F0101010101),
    .INIT_2E(256'h01010101480B4848480B010101010101010101010B7F4848480B0B0101010101),
    .INIT_2F(256'h010101010101CCCCCC01010101010101010101014848CCCCCC48010101010101),
    .INIT_30(256'h010101014848484848480101010101010101010148FF48484848010101010101),
    .INIT_31(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_32(256'h0101010101010101010101014848010101010101010101010101010101010101),
    .INIT_33(256'h0101BBEEEEEEEEEEEEEEEEBB6648480101010101BBEEEEEEBBBB6648FF484801),
    .INIT_34(256'h48BBEEEEEEEEEEEEEEEEEEEEBB66010101BBEEEEFFEEEEEEEEEEEEEEBB660101),
    .INIT_35(256'h0101B948484848EEEEEEEEEEEEBB6601014848BBEEEEEEEEEEEEEEEEEEBB6601),
    .INIT_36(256'h0101B9B900B9B948EEEEEEEEEEBB66010101B9B900B9B948EEEEEEEEEEBB6601),
    .INIT_37(256'h014848B900B9B948EEEEBBBBBB6601014801B9B900B9B948EEEEEEEEBBBB0101),
    .INIT_38(256'h010148FF4866666666660000480101010166664848484866BBBBBB6666010101),
    .INIT_39(256'h0101484848CCCC0B0B7F0B01010101010101484848CCCCCC0B7F0B0B48010101),
    .INIT_3A(256'h010101CC0B0B7FCCCC0B0B01010101010101010B000000000000000B01010101),
    .INIT_3B(256'h4848486666010166CCCC4848010101014848CCCC660B66CCCCCC480101010101),
    .INIT_3C(256'h010148010101010101FF48480101010101484848010101016648484801010101),
    .INIT_3D(256'h0101010101010101010101010101010101010101010101014848484801010101),
    .INIT_3E(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_3F(256'h01010101BBEEEEEEBBBB66010101010101010101010101010101010101010101),
    .INIT_40(256'h01BBEEEEFFEEEEEEEEEEEEEEBB6601010101BBEEEEEEEEEEEEEEEEBB66010101),
    .INIT_41(256'h48EEEEEEEEEEEEEEEEEEEEEE48FF484848BBEEEEEEEEEEEEEEEEEEEEEE484801),
    .INIT_42(256'h4848EEEEEEEEEEEEEEEEEEEEEE48480148EEEEEEEEEEEEEEEEEEEEEE48484848),
    .INIT_43(256'h0148EEEEEEEEEEEEEEEEEEEEEEBB66010148EEEEEEEEEEEEEEEEEEEEEEBB6601),
    .INIT_44(256'h484866BBBBEEEEEEEEBBBB66660101010148BBEEEEEEEEEEEEEEEEEEBB660101),
    .INIT_45(256'h4848660B7FFF0BCCCC0B000B010101014848660B666666666666660101010101),
    .INIT_46(256'h0101010B00000000CC48FF4866010101010101B90B7F7F0BCCCC0B0B01010101),
    .INIT_47(256'h01484866CCCCCC660B484848CC480101010101010BCCCC0B66484848CC660101),
    .INIT_48(256'h0101484848CC010101014848480101010148FF48CCCC6601010101CC48480101),
    .INIT_49(256'h0101010148010101010101010101010101010148484801010101010101010101),
    .INIT_4A(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_4B(256'h010101010148FF48480101010101010101010101010148480101010101010101),
    .INIT_4C(256'h0101BBEEEEEEEEEEEEEEEEBB6601010101010101BBEEEEEEEEBB660101010101),
    .INIT_4D(256'hBBBBEEEEEEEEEEEEEEEEEEEEEE66660101BBEEEEFFEEEEEEEEEEEEEEBB660101),
    .INIT_4E(256'hBBEEEE484848484848484848EEBB6601BBEEEEEEEEEEEEEEEEEEEEEEEEBB6601),
    .INIT_4F(256'h66EE48B9B900B9B9B900B9B948BB6601BBEE48B9B900B9B9B900B9B948BB6601),
    .INIT_50(256'h016648B9B900B9B9B900B9B94866010101BB48B9B900B9B9B900B9B948660101),
    .INIT_51(256'h0166CC006666666666666600CC66010101016648484848484848484866010101),
    .INIT_52(256'h014848007F7F7F7F7F7F0B004848010101CCCC0B7FFF7F7F7F0B0B00CCCC0101),
    .INIT_53(256'h010101CC0B7F7F7F7F0B0BCC010101010148480B0000B9B9B900000B48480101),
    .INIT_54(256'h010101CCCCCC010101CCCCCC01010101010101CCCC0B7F7F0B0BCCCC01010101),
    .INIT_55(256'h010101FF4848010101FF48480101010101010148484801010148484801010101),
    .INIT_56(256'h0101010101010101010101010101010101010148484801010148484801010101),
    .INIT_57(256'h0101010101010101010101014848010101010101010101010101010101010101),
    .INIT_58(256'h01010101BBEEEEEEEEBB664848484801010101010101010101010148FF484801),
    .INIT_59(256'h01BBEEEEFFEEEEEEEEEEEEEEBB6601010101BBEEEEEEEEEEEEEEEEBB66480101),
    .INIT_5A(256'hBBEEEEEEEEEEEEEEEEEEEEEEEEBB660101BBEEEEEEEEEEEEEEEEEEEEBB660101),
    .INIT_5B(256'hBB48B900B9B9B900B9B948EEBBBB6601BBEE4848484848484848EEEEEEBB6601),
    .INIT_5C(256'h6648B900B9B9B900B9B948BBBB666601BB48B900B9B9B900B9B948EEBBBB6601),
    .INIT_5D(256'h016648484848484848486666660101016648B900B9B9B900B9B948BB66660101),
    .INIT_5E(256'h0166CC4848480B7F7F0B0B00CCCC010101CCCC48FF48666666660000CC660101),
    .INIT_5F(256'h010101660000B9B9B90000CC010101010101664848480B7F7F7F0B0048480101),
    .INIT_60(256'h01010148CCCC0B7F0BCCCCCC0101010101010166CC0B7F7F7F0BCCCC01010101),
    .INIT_61(256'h01010101480101010148484801010101010101484848010101CCCCCC01010101),
    .INIT_62(256'h0101010101010101010148484801010101010101010101010148FF4848010101),
    .INIT_63(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_64(256'h48FF484801010101010101010101010101484801010101010101010101010101),
    .INIT_65(256'h0148BBEEEEEEEEEEEEEEEEBB6601010148484848BBEEEEEEEEBB660101010101),
    .INIT_66(256'h01EEEEEEEEEEEEEEEEEEEEEEEEBB010101BBEEEEFFEEEEEEEEEEEEEEBB660101),
    .INIT_67(256'hBBEEEEEEEE4848484848484848BB6601BBEEEEEEEEEEEEEEEEEEEEEEEEBB6601),
    .INIT_68(256'hBBEEEEEE48B9B900B9B9B900B9486601BBEEEEEE48B9B900B9B9B900B9486601),
    .INIT_69(256'h0166BBEE48B9B900B9B9B900B948660166BBEEEE48B9B900B9B9B900B9486601),
    .INIT_6A(256'h0166CC0B0B6666666648FF48CCCC010101016666664848484848484848660101),
    .INIT_6B(256'h014848007F7F7F0B0B4848486601010101CCCC0B7FFF7F0B0B484848CC660101),
    .INIT_6C(256'h010101CCCC0B7F7F0B0BCC6601010101010101CC0000B9B9B900006601010101),
    .INIT_6D(256'h010101CCCCCC01010148484801010101010101CCCCCC0B0B0BCCCC4801010101),
    .INIT_6E(256'h010148FF48480101010101010101010101010148484801010101480101010101),
    .INIT_6F(256'h0101010101010101010101010101010101014848480101010101010101010101),
    .INIT_70(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_71(256'h010101010118FF18180101010101010101010101010118180101010101010101),
    .INIT_72(256'h0101BBEEEEEEEEEEEEEEEEBB6601010101010101BBEEEEEEEEBB660101010101),
    .INIT_73(256'hBBBBEEEEEEEEEEEEEEEEEEEEEE66660101BBEEEEFFEEEEEEEEEEEEEEBB660101),
    .INIT_74(256'hBBEE30B9B9B9B9B9B9B9B9B930BB6601BBEEEE303030303030303030EEBB6601),
    .INIT_75(256'h66EE30B9FF00FFB9FF00FFB930BB6601BBEE30B9FFFFFFB9FFFFFFB930BB6601),
    .INIT_76(256'h181818B9B9B9B9B9B9FFB9B91818180100BB30B9FFFFFFB9FFFFFFB930660001),
    .INIT_77(256'h181818006666666666FFFF0018181801181818303030303030FFFF3018181801),
    .INIT_78(256'h010166004F4F4F4F4F4F0B006601010101CCCC0B4FFF4F4F4F0B0B00CCCC0101),
    .INIT_79(256'h01011818CC0B4F4F4F0BCC18180101010101010B0000B9B9B900000B01010101),
    .INIT_7A(256'h011818181818010101181818181801010118181818CC0B0B0BCC181818180101),
    .INIT_7B(256'h0101011818010101010118180101010101011818181801010118181818010101),
    .INIT_7C(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [6:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [6:0]douta;
  wire ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_01(256'h0404040507070707070707070503040404040404040507070707050504040404),
    .INIT_02(256'h0404050707070707070707070705030304040507070707070707070707050304),
    .INIT_03(256'h0405070707070607060607070707050304050707070707060607070707070503),
    .INIT_04(256'h0403050707070506060505070705030304050707070706060606050707050503),
    .INIT_05(256'h0404030507070707070707050503030404040507070707050505070705050304),
    .INIT_06(256'h0404030600030303030303030006030404040403030507070705050303030404),
    .INIT_07(256'h0404060600000000000000000006060404040606000007000000000000060604),
    .INIT_08(256'h0404040406000000000000000604040404040606000000000000000000060604),
    .INIT_09(256'h0404040406060604040406060604040404040404060600000000000606040404),
    .INIT_0A(256'h0404040406060604040406060604040404040404060606040404060606040404),
    .INIT_0B(256'h0404040404040404040404040404040404040404060606040404060606040404),
    .INIT_0C(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_0D(256'h0404040404050707070705030404040404040404040404040404040404040404),
    .INIT_0E(256'h0404050707070707070707070705030404040405070707070707070705030404),
    .INIT_0F(256'h0405060706060707070707070707050304040506060707070707070707050304),
    .INIT_10(256'h0405050606050507070707070707050304050606060605070707070707070503),
    .INIT_11(256'h0404050707070707070707070705030304030505050507070707070707050303),
    .INIT_12(256'h0404040305050707070505030303060404040305070707070707070505030304),
    .INIT_13(256'h0404060606000700000000000006030404040306060303030303030000060604),
    .INIT_14(256'h0404060606000000000000000004040404040607060000000000000000030404),
    .INIT_15(256'h0404040403060000000000060604040404040606060000000000000006040404),
    .INIT_16(256'h0404040404040404040406060604040404040404060606040404060606040404),
    .INIT_17(256'h0404040404040404040406060604040404040404040404040404060606040404),
    .INIT_18(256'h0404040404040404040406060604040404040404040404040404060606040404),
    .INIT_19(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_1A(256'h0404040507070707070707070503040404040404040507070707050304040404),
    .INIT_1B(256'h0404050707070707070707070606030404040507070707070707070707050304),
    .INIT_1C(256'h0405070707070707070707060606060304050707070707070707070607060603),
    .INIT_1D(256'h0403050707070707070707050505030304050707070707070707070506060503),
    .INIT_1E(256'h0404030507070707070707050503030404040507070707070707070705050303),
    .INIT_1F(256'h0404060600030303030303000606030404040603050507070705050303030404),
    .INIT_20(256'h0404040300000000000000000607060404040306000007000000000006060604),
    .INIT_21(256'h0404040406000000000000000606060404040404000000000000000006060604),
    .INIT_22(256'h0404040406060604040406060604040404040404060600000000000603040404),
    .INIT_23(256'h0404040406060604040404040404040404040404060606040404040404040404),
    .INIT_24(256'h0404040406060604040404040404040404040404060606040404040404040404),
    .INIT_25(256'h0404040404040404040404040406060404040404060606040404040404040404),
    .INIT_26(256'h0404040507070707050503040606060604040404040404040404040406070606),
    .INIT_27(256'h0507070707070707070707070503040404050707070707070707070503060604),
    .INIT_28(256'h0707070707070707070707070705030405070707070707070707070707030404),
    .INIT_29(256'h0407000707070707070707070705030404070707070707070707070707050304),
    .INIT_2A(256'h0707000707070707070707070503040404070007070707070707070705050304),
    .INIT_2B(256'h0403070705070707070505050304040404070007070707070707070505030404),
    .INIT_2C(256'h0404040007000606060000000404040404040303030303030303030004040404),
    .INIT_2D(256'h0404040000000607060000000404040404040407000006060600000404040404),
    .INIT_2E(256'h0404040406000606060004040404040404040404000006060600000404040404),
    .INIT_2F(256'h0404040404040606060404040404040404040404060606060606040404040404),
    .INIT_30(256'h0404040406060606060604040404040404040404060706060606040404040404),
    .INIT_31(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_32(256'h0404040404040404040404040606040404040404040404040404040404040404),
    .INIT_33(256'h0404050707070707070707050306060404040404050707070505030607060604),
    .INIT_34(256'h0705070707070707070707070503040404050707070707070707070705030404),
    .INIT_35(256'h0404070707070707070707070705030404070705070707070707070707050304),
    .INIT_36(256'h0404070700070707070707070705030404040707000707070707070707050304),
    .INIT_37(256'h0407070700070707070705050503040407040707000707070707070705050404),
    .INIT_38(256'h0404060706030303030300000604040404030307070707030505050303040404),
    .INIT_39(256'h0404060606060600000000040404040404040606060606060000000006040404),
    .INIT_3A(256'h0404040600000006060000040404040404040400000000000000000004040404),
    .INIT_3B(256'h0606060303040403060606060404040406060606030003060606060404040404),
    .INIT_3C(256'h0404060404040404040706060404040404060606040404040306060604040404),
    .INIT_3D(256'h0404040404040404040404040404040404040404040404040606060604040404),
    .INIT_3E(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_3F(256'h0404040405070707050503040404040404040404040404040404040404040404),
    .INIT_40(256'h0405070707070707070707070503040404040507070707070707070503040404),
    .INIT_41(256'h0707070707070707070707070607060607050707070707070707070707060604),
    .INIT_42(256'h0707070707070707070707070706060407070707070707070707070706060606),
    .INIT_43(256'h0407070707070707070707070705030404070707070707070707070707050304),
    .INIT_44(256'h0606030505070707070505030304040404070507070707070707070705030404),
    .INIT_45(256'h0606030000070006060000000404040406060300030303030303030404040404),
    .INIT_46(256'h0404040000000000060607060304040404040407000000000606000004040404),
    .INIT_47(256'h0406060306060603000606060606040404040404000606000306060606030404),
    .INIT_48(256'h0404060606060404040406060604040404060706060603040404040606060404),
    .INIT_49(256'h0404040406040404040404040404040404040406060604040404040404040404),
    .INIT_4A(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_4B(256'h0404040404060706060404040404040404040404040406060404040404040404),
    .INIT_4C(256'h0404050707070707070707050304040404040404050707070705030404040404),
    .INIT_4D(256'h0505070707070707070707070703030404050707070707070707070705030404),
    .INIT_4E(256'h0507070707070707070707070705030405070707070707070707070707050304),
    .INIT_4F(256'h0307070707000707070007070705030405070707070007070700070707050304),
    .INIT_50(256'h0403070707000707070007070703040404050707070007070700070707030404),
    .INIT_51(256'h0403060003030303030303000603040404040307070707070707070703040404),
    .INIT_52(256'h0406060000000000000000000606040404060600000700000000000006060404),
    .INIT_53(256'h0404040600000000000000060404040404060600000007070700000006060404),
    .INIT_54(256'h0404040606060404040606060404040404040406060000000000060604040404),
    .INIT_55(256'h0404040706060404040706060404040404040406060604040406060604040404),
    .INIT_56(256'h0404040404040404040404040404040404040406060604040406060604040404),
    .INIT_57(256'h0404040404040404040404040606040404040404040404040404040404040404),
    .INIT_58(256'h0404040405070707070503060606060404040404040404040404040607060604),
    .INIT_59(256'h0405070707070707070707070503040404040507070707070707070503060404),
    .INIT_5A(256'h0507070707070707070707070705030404050707070707070707070705030404),
    .INIT_5B(256'h0507070007070700070707070505030405070707070707070707070707050304),
    .INIT_5C(256'h0307070007070700070707050503030405070700070707000707070705050304),
    .INIT_5D(256'h0403070707070707070703030304040403070700070707000707070503030404),
    .INIT_5E(256'h0403060606060000000000000606040404060606070603030303000006030404),
    .INIT_5F(256'h0404040300000707070000060404040404040306060600000000000006060404),
    .INIT_60(256'h0404040606060000000606060404040404040403060000000000060604040404),
    .INIT_61(256'h0404040406040404040606060404040404040406060604040406060604040404),
    .INIT_62(256'h0404040404040404040406060604040404040404040404040406070606040404),
    .INIT_63(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_64(256'h0607060604040404040404040404040404060604040404040404040404040404),
    .INIT_65(256'h0406050707070707070707050304040406060606050707070705030404040404),
    .INIT_66(256'h0407070707070707070707070705040404050707070707070707070705030404),
    .INIT_67(256'h0507070707070707070707070705030405070707070707070707070707050304),
    .INIT_68(256'h0507070707070700070707000707030405070707070707000707070007070304),
    .INIT_69(256'h0403050707070700070707000707030403050707070707000707070007070304),
    .INIT_6A(256'h0403060000030303030607060606040404040303030707070707070707030404),
    .INIT_6B(256'h0406060000000000000606060304040404060600000700000006060606030404),
    .INIT_6C(256'h0404040606000000000006030404040404040406000007070700000304040404),
    .INIT_6D(256'h0404040606060404040606060404040404040406060600000006060604040404),
    .INIT_6E(256'h0404060706060404040404040404040404040406060604040404060404040404),
    .INIT_6F(256'h0404040404040404040404040404040404040606060404040404040404040404),
    .INIT_70(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_71(256'h0404040404060706060404040404040404040404040406060404040404040404),
    .INIT_72(256'h0404050707070707070707050304040404040404050707070705030404040404),
    .INIT_73(256'h0505070707070707070707070703030404050707070707070707070705030404),
    .INIT_74(256'h0507060707070707070707070605030405070706060606060606060607050304),
    .INIT_75(256'h0307060707000707070007070605030405070607070707070707070706050304),
    .INIT_76(256'h0606060707070707070707070606060400050607070707070707070706030004),
    .INIT_77(256'h0606060003030303030707000606060406060606060606060607070606060604),
    .INIT_78(256'h0404030002020202020202000304040404060602020702020202020006060404),
    .INIT_79(256'h0404060606020202020206060604040404040402000007070700000204040404),
    .INIT_7A(256'h0406060606060404040606060606040404060606060602020206060606060404),
    .INIT_7B(256'h0404040606040404040406060404040404040606060604040406060606040404),
    .INIT_7C(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45 ,douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bm_sprite_br_blk_mem_gen_top
   (douta,
    clka,
    ena,
    addra);
  output [15:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;

  bm_sprite_br_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "2" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.652799 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "bm_sprite_br.mem" *) 
(* C_INIT_FILE_NAME = "bm_sprite_br.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4000" *) (* C_READ_DEPTH_B = "4000" *) (* C_READ_WIDTH_A = "16" *) 
(* C_READ_WIDTH_B = "16" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "4000" *) (* C_WRITE_DEPTH_B = "4000" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "16" *) (* C_WRITE_WIDTH_B = "16" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module bm_sprite_br_blk_mem_gen_v8_4_1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [15:0]dina;
  output [15:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [15:0]dinb;
  output [15:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [15:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [15:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  bm_sprite_br_blk_mem_gen_v8_4_1_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module bm_sprite_br_blk_mem_gen_v8_4_1_synth
   (douta,
    clka,
    ena,
    addra);
  output [15:0]douta;
  input clka;
  input ena;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;

  bm_sprite_br_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
