Source Block: serv/rtl/serv_regfile.v@56:66@HdlIdDef
      end

      if (i_rs_en)
        raddr <= raddr + 1;
   end
   wire [4:0] raddr2 = raddr & {5{i_rs_en}};

   assign o_rs1 = (|i_rs1_addr) ? rs[i_rs1_addr] : 1'b0;
   assign o_rs2 = (|i_rs2_addr) ? rs[i_rs2_addr] : 1'b0;

endmodule

Diff Content:
- 61    wire [4:0] raddr2 = raddr & {5{i_rs_en}};

Clone Blocks:
Clone Blocks 1:
serv/rtl/serv_regfile.v@59:66
        raddr <= raddr + 1;
   end
   wire [4:0] raddr2 = raddr & {5{i_rs_en}};

   assign o_rs1 = (|i_rs1_addr) ? rs[i_rs1_addr] : 1'b0;
   assign o_rs2 = (|i_rs2_addr) ? rs[i_rs2_addr] : 1'b0;

endmodule

Clone Blocks 2:
serv/rtl/serv_regfile.v@58:66
      if (i_rs_en)
        raddr <= raddr + 1;
   end
   wire [4:0] raddr2 = raddr & {5{i_rs_en}};

   assign o_rs1 = (|i_rs1_addr) ? rs[i_rs1_addr] : 1'b0;
   assign o_rs2 = (|i_rs2_addr) ? rs[i_rs2_addr] : 1'b0;

endmodule

