

================================================================
== Vitis HLS Report for 'hwmm_layer1'
================================================================
* Date:           Tue Nov 25 19:15:59 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        FPGAI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  24.166 ns|     0.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     3424|     3424|  0.103 ms|  0.103 ms|  3424|  3424|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sum_62_loc = alloca i64 1"   --->   Operation 66 'alloca' 'sum_62_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sum_60_loc = alloca i64 1"   --->   Operation 67 'alloca' 'sum_60_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sum_58_loc = alloca i64 1"   --->   Operation 68 'alloca' 'sum_58_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sum_56_loc = alloca i64 1"   --->   Operation 69 'alloca' 'sum_56_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sum_54_loc = alloca i64 1"   --->   Operation 70 'alloca' 'sum_54_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sum_52_loc = alloca i64 1"   --->   Operation 71 'alloca' 'sum_52_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sum_50_loc = alloca i64 1"   --->   Operation 72 'alloca' 'sum_50_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sum_48_loc = alloca i64 1"   --->   Operation 73 'alloca' 'sum_48_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sum_46_loc = alloca i64 1"   --->   Operation 74 'alloca' 'sum_46_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sum_44_loc = alloca i64 1"   --->   Operation 75 'alloca' 'sum_44_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sum_42_loc = alloca i64 1"   --->   Operation 76 'alloca' 'sum_42_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sum_40_loc = alloca i64 1"   --->   Operation 77 'alloca' 'sum_40_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sum_38_loc = alloca i64 1"   --->   Operation 78 'alloca' 'sum_38_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sum_36_loc = alloca i64 1"   --->   Operation 79 'alloca' 'sum_36_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sum_34_loc = alloca i64 1"   --->   Operation 80 'alloca' 'sum_34_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sum_32_loc = alloca i64 1"   --->   Operation 81 'alloca' 'sum_32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sum_30_loc = alloca i64 1"   --->   Operation 82 'alloca' 'sum_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sum_28_loc = alloca i64 1"   --->   Operation 83 'alloca' 'sum_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sum_26_loc = alloca i64 1"   --->   Operation 84 'alloca' 'sum_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sum_24_loc = alloca i64 1"   --->   Operation 85 'alloca' 'sum_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sum_22_loc = alloca i64 1"   --->   Operation 86 'alloca' 'sum_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sum_20_loc = alloca i64 1"   --->   Operation 87 'alloca' 'sum_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sum_18_loc = alloca i64 1"   --->   Operation 88 'alloca' 'sum_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sum_16_loc = alloca i64 1"   --->   Operation 89 'alloca' 'sum_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sum_14_loc = alloca i64 1"   --->   Operation 90 'alloca' 'sum_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sum_12_loc = alloca i64 1"   --->   Operation 91 'alloca' 'sum_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sum_10_loc = alloca i64 1"   --->   Operation 92 'alloca' 'sum_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sum_8_loc = alloca i64 1"   --->   Operation 93 'alloca' 'sum_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sum_6_loc = alloca i64 1"   --->   Operation 94 'alloca' 'sum_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sum_4_loc = alloca i64 1"   --->   Operation 95 'alloca' 'sum_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i64 1"   --->   Operation 96 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 97 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod, i32 %input_img, i32 %sum_loc, i32 %layer1_weights_0"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod, i32 %input_img, i32 %sum_loc, i32 %layer1_weights_0"   --->   Operation 99 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 100 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 0" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 101 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_loc_load, i5 %output_0_addr" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 102 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod4, i32 %input_img, i32 %sum_2_loc, i32 %layer1_weights_1"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod4, i32 %input_img, i32 %sum_2_loc, i32 %layer1_weights_1"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i32 %sum_2_loc"   --->   Operation 105 'load' 'sum_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%output_0_addr_1 = getelementptr i32 %output_0, i64 0, i64 1" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 106 'getelementptr' 'output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_2_loc_load, i5 %output_0_addr_1" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 107 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod5, i32 %input_img, i32 %sum_4_loc, i32 %layer1_weights_2"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod5, i32 %input_img, i32 %sum_4_loc, i32 %layer1_weights_2"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%sum_4_loc_load = load i32 %sum_4_loc"   --->   Operation 110 'load' 'sum_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%output_0_addr_2 = getelementptr i32 %output_0, i64 0, i64 2" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 111 'getelementptr' 'output_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_4_loc_load, i5 %output_0_addr_2" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 112 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod6, i32 %input_img, i32 %sum_6_loc, i32 %layer1_weights_3"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod6, i32 %input_img, i32 %sum_6_loc, i32 %layer1_weights_3"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%sum_6_loc_load = load i32 %sum_6_loc"   --->   Operation 115 'load' 'sum_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%output_0_addr_3 = getelementptr i32 %output_0, i64 0, i64 3" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 116 'getelementptr' 'output_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_6_loc_load, i5 %output_0_addr_3" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 117 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod7, i32 %input_img, i32 %sum_8_loc, i32 %layer1_weights_4"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod7, i32 %input_img, i32 %sum_8_loc, i32 %layer1_weights_4"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%sum_8_loc_load = load i32 %sum_8_loc"   --->   Operation 120 'load' 'sum_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%output_0_addr_4 = getelementptr i32 %output_0, i64 0, i64 4" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 121 'getelementptr' 'output_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_8_loc_load, i5 %output_0_addr_4" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 122 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod8, i32 %input_img, i32 %sum_10_loc, i32 %layer1_weights_5"   --->   Operation 123 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod8, i32 %input_img, i32 %sum_10_loc, i32 %layer1_weights_5"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%sum_10_loc_load = load i32 %sum_10_loc"   --->   Operation 125 'load' 'sum_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%output_0_addr_5 = getelementptr i32 %output_0, i64 0, i64 5" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 126 'getelementptr' 'output_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_10_loc_load, i5 %output_0_addr_5" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 127 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod9, i32 %input_img, i32 %sum_12_loc, i32 %layer1_weights_6"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod9, i32 %input_img, i32 %sum_12_loc, i32 %layer1_weights_6"   --->   Operation 129 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%sum_12_loc_load = load i32 %sum_12_loc"   --->   Operation 130 'load' 'sum_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%output_0_addr_6 = getelementptr i32 %output_0, i64 0, i64 6" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 131 'getelementptr' 'output_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_12_loc_load, i5 %output_0_addr_6" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 132 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 133 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod10, i32 %input_img, i32 %sum_14_loc, i32 %layer1_weights_7"   --->   Operation 133 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod10, i32 %input_img, i32 %sum_14_loc, i32 %layer1_weights_7"   --->   Operation 134 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%sum_14_loc_load = load i32 %sum_14_loc"   --->   Operation 135 'load' 'sum_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%output_0_addr_7 = getelementptr i32 %output_0, i64 0, i64 7" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 136 'getelementptr' 'output_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_14_loc_load, i5 %output_0_addr_7" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 137 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 138 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod11, i32 %input_img, i32 %sum_16_loc, i32 %layer1_weights_8"   --->   Operation 138 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod11, i32 %input_img, i32 %sum_16_loc, i32 %layer1_weights_8"   --->   Operation 139 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%sum_16_loc_load = load i32 %sum_16_loc"   --->   Operation 140 'load' 'sum_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%output_0_addr_8 = getelementptr i32 %output_0, i64 0, i64 8" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 141 'getelementptr' 'output_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_16_loc_load, i5 %output_0_addr_8" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 142 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod12, i32 %input_img, i32 %sum_18_loc, i32 %layer1_weights_9"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod12, i32 %input_img, i32 %sum_18_loc, i32 %layer1_weights_9"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%sum_18_loc_load = load i32 %sum_18_loc"   --->   Operation 145 'load' 'sum_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%output_0_addr_9 = getelementptr i32 %output_0, i64 0, i64 9" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 146 'getelementptr' 'output_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_18_loc_load, i5 %output_0_addr_9" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 147 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 148 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod13, i32 %input_img, i32 %sum_20_loc, i32 %layer1_weights_10"   --->   Operation 148 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod13, i32 %input_img, i32 %sum_20_loc, i32 %layer1_weights_10"   --->   Operation 149 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%sum_20_loc_load = load i32 %sum_20_loc"   --->   Operation 150 'load' 'sum_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%output_0_addr_10 = getelementptr i32 %output_0, i64 0, i64 10" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 151 'getelementptr' 'output_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_20_loc_load, i5 %output_0_addr_10" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 152 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 153 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod14, i32 %input_img, i32 %sum_22_loc, i32 %layer1_weights_11"   --->   Operation 153 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod14, i32 %input_img, i32 %sum_22_loc, i32 %layer1_weights_11"   --->   Operation 154 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%sum_22_loc_load = load i32 %sum_22_loc"   --->   Operation 155 'load' 'sum_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%output_0_addr_11 = getelementptr i32 %output_0, i64 0, i64 11" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 156 'getelementptr' 'output_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_22_loc_load, i5 %output_0_addr_11" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 157 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 158 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod15, i32 %input_img, i32 %sum_24_loc, i32 %layer1_weights_12"   --->   Operation 158 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod15, i32 %input_img, i32 %sum_24_loc, i32 %layer1_weights_12"   --->   Operation 159 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 160 [1/1] (0.00ns)   --->   "%sum_24_loc_load = load i32 %sum_24_loc"   --->   Operation 160 'load' 'sum_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "%output_0_addr_12 = getelementptr i32 %output_0, i64 0, i64 12" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 161 'getelementptr' 'output_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_24_loc_load, i5 %output_0_addr_12" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 162 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 163 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod16, i32 %input_img, i32 %sum_26_loc, i32 %layer1_weights_13"   --->   Operation 163 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod16, i32 %input_img, i32 %sum_26_loc, i32 %layer1_weights_13"   --->   Operation 164 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 165 [1/1] (0.00ns)   --->   "%sum_26_loc_load = load i32 %sum_26_loc"   --->   Operation 165 'load' 'sum_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 166 [1/1] (0.00ns)   --->   "%output_0_addr_13 = getelementptr i32 %output_0, i64 0, i64 13" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 166 'getelementptr' 'output_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_26_loc_load, i5 %output_0_addr_13" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 167 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 168 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod17, i32 %input_img, i32 %sum_28_loc, i32 %layer1_weights_14"   --->   Operation 168 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 169 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod17, i32 %input_img, i32 %sum_28_loc, i32 %layer1_weights_14"   --->   Operation 169 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 170 [1/1] (0.00ns)   --->   "%sum_28_loc_load = load i32 %sum_28_loc"   --->   Operation 170 'load' 'sum_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 171 [1/1] (0.00ns)   --->   "%output_0_addr_14 = getelementptr i32 %output_0, i64 0, i64 14" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 171 'getelementptr' 'output_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_28_loc_load, i5 %output_0_addr_14" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 172 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 173 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod18, i32 %input_img, i32 %sum_30_loc, i32 %layer1_weights_15"   --->   Operation 173 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 174 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod18, i32 %input_img, i32 %sum_30_loc, i32 %layer1_weights_15"   --->   Operation 174 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 175 [1/1] (0.00ns)   --->   "%sum_30_loc_load = load i32 %sum_30_loc"   --->   Operation 175 'load' 'sum_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 176 [1/1] (0.00ns)   --->   "%output_0_addr_15 = getelementptr i32 %output_0, i64 0, i64 15" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 176 'getelementptr' 'output_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 177 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_30_loc_load, i5 %output_0_addr_15" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 177 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 178 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod19, i32 %input_img, i32 %sum_32_loc, i32 %layer1_weights_16"   --->   Operation 178 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod19, i32 %input_img, i32 %sum_32_loc, i32 %layer1_weights_16"   --->   Operation 179 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 180 [1/1] (0.00ns)   --->   "%sum_32_loc_load = load i32 %sum_32_loc"   --->   Operation 180 'load' 'sum_32_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 181 [1/1] (0.00ns)   --->   "%output_0_addr_16 = getelementptr i32 %output_0, i64 0, i64 16" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 181 'getelementptr' 'output_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_32_loc_load, i5 %output_0_addr_16" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 182 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 183 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod20, i32 %input_img, i32 %sum_34_loc, i32 %layer1_weights_17"   --->   Operation 183 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod20, i32 %input_img, i32 %sum_34_loc, i32 %layer1_weights_17"   --->   Operation 184 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%sum_34_loc_load = load i32 %sum_34_loc"   --->   Operation 185 'load' 'sum_34_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%output_0_addr_17 = getelementptr i32 %output_0, i64 0, i64 17" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 186 'getelementptr' 'output_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_34_loc_load, i5 %output_0_addr_17" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 187 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 188 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod21, i32 %input_img, i32 %sum_36_loc, i32 %layer1_weights_18"   --->   Operation 188 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod21, i32 %input_img, i32 %sum_36_loc, i32 %layer1_weights_18"   --->   Operation 189 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 190 [1/1] (0.00ns)   --->   "%sum_36_loc_load = load i32 %sum_36_loc"   --->   Operation 190 'load' 'sum_36_loc_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 191 [1/1] (0.00ns)   --->   "%output_0_addr_18 = getelementptr i32 %output_0, i64 0, i64 18" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 191 'getelementptr' 'output_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_36_loc_load, i5 %output_0_addr_18" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 192 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 193 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod22, i32 %input_img, i32 %sum_38_loc, i32 %layer1_weights_19"   --->   Operation 193 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod22, i32 %input_img, i32 %sum_38_loc, i32 %layer1_weights_19"   --->   Operation 194 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 195 [1/1] (0.00ns)   --->   "%sum_38_loc_load = load i32 %sum_38_loc"   --->   Operation 195 'load' 'sum_38_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 196 [1/1] (0.00ns)   --->   "%output_0_addr_19 = getelementptr i32 %output_0, i64 0, i64 19" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 196 'getelementptr' 'output_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_38_loc_load, i5 %output_0_addr_19" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 197 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_41 : Operation 198 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod23, i32 %input_img, i32 %sum_40_loc, i32 %layer1_weights_20"   --->   Operation 198 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod23, i32 %input_img, i32 %sum_40_loc, i32 %layer1_weights_20"   --->   Operation 199 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 200 [1/1] (0.00ns)   --->   "%sum_40_loc_load = load i32 %sum_40_loc"   --->   Operation 200 'load' 'sum_40_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 201 [1/1] (0.00ns)   --->   "%output_0_addr_20 = getelementptr i32 %output_0, i64 0, i64 20" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 201 'getelementptr' 'output_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_40_loc_load, i5 %output_0_addr_20" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 202 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_43 : Operation 203 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod24, i32 %input_img, i32 %sum_42_loc, i32 %layer1_weights_21"   --->   Operation 203 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 204 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod24, i32 %input_img, i32 %sum_42_loc, i32 %layer1_weights_21"   --->   Operation 204 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 3.25>
ST_45 : Operation 205 [1/1] (0.00ns)   --->   "%sum_42_loc_load = load i32 %sum_42_loc"   --->   Operation 205 'load' 'sum_42_loc_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 206 [1/1] (0.00ns)   --->   "%output_0_addr_21 = getelementptr i32 %output_0, i64 0, i64 21" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 206 'getelementptr' 'output_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 207 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_42_loc_load, i5 %output_0_addr_21" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 207 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_45 : Operation 208 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod25, i32 %input_img, i32 %sum_44_loc, i32 %layer1_weights_22"   --->   Operation 208 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod25, i32 %input_img, i32 %sum_44_loc, i32 %layer1_weights_22"   --->   Operation 209 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 210 [1/1] (0.00ns)   --->   "%sum_44_loc_load = load i32 %sum_44_loc"   --->   Operation 210 'load' 'sum_44_loc_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 211 [1/1] (0.00ns)   --->   "%output_0_addr_22 = getelementptr i32 %output_0, i64 0, i64 22" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 211 'getelementptr' 'output_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_44_loc_load, i5 %output_0_addr_22" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 212 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 213 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod26, i32 %input_img, i32 %sum_46_loc, i32 %layer1_weights_23"   --->   Operation 213 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod26, i32 %input_img, i32 %sum_46_loc, i32 %layer1_weights_23"   --->   Operation 214 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 3.25>
ST_49 : Operation 215 [1/1] (0.00ns)   --->   "%sum_46_loc_load = load i32 %sum_46_loc"   --->   Operation 215 'load' 'sum_46_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 216 [1/1] (0.00ns)   --->   "%output_0_addr_23 = getelementptr i32 %output_0, i64 0, i64 23" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 216 'getelementptr' 'output_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_46_loc_load, i5 %output_0_addr_23" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 217 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_49 : Operation 218 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod27, i32 %input_img, i32 %sum_48_loc, i32 %layer1_weights_24"   --->   Operation 218 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 219 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod27, i32 %input_img, i32 %sum_48_loc, i32 %layer1_weights_24"   --->   Operation 219 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 220 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod28, i32 %input_img, i32 %sum_50_loc, i32 %layer1_weights_25"   --->   Operation 220 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod28, i32 %input_img, i32 %sum_50_loc, i32 %layer1_weights_25"   --->   Operation 221 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod29, i32 %input_img, i32 %sum_52_loc, i32 %layer1_weights_26"   --->   Operation 222 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod29, i32 %input_img, i32 %sum_52_loc, i32 %layer1_weights_26"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 224 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod30, i32 %input_img, i32 %sum_54_loc, i32 %layer1_weights_27"   --->   Operation 224 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod30, i32 %input_img, i32 %sum_54_loc, i32 %layer1_weights_27"   --->   Operation 225 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 226 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod31, i32 %input_img, i32 %sum_56_loc, i32 %layer1_weights_28"   --->   Operation 226 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 227 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod31, i32 %input_img, i32 %sum_56_loc, i32 %layer1_weights_28"   --->   Operation 227 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 0.00>
ST_59 : Operation 228 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod32, i32 %input_img, i32 %sum_58_loc, i32 %layer1_weights_29"   --->   Operation 228 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 229 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod32, i32 %input_img, i32 %sum_58_loc, i32 %layer1_weights_29"   --->   Operation 229 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 230 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod33, i32 %input_img, i32 %sum_60_loc, i32 %layer1_weights_30"   --->   Operation 230 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 3.25>
ST_62 : Operation 231 [1/1] (0.00ns)   --->   "%sum_48_loc_load = load i32 %sum_48_loc"   --->   Operation 231 'load' 'sum_48_loc_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 232 [1/1] (0.00ns)   --->   "%output_0_addr_24 = getelementptr i32 %output_0, i64 0, i64 24" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 232 'getelementptr' 'output_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_48_loc_load, i5 %output_0_addr_24" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 233 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : Operation 234 [1/1] (0.00ns)   --->   "%sum_50_loc_load = load i32 %sum_50_loc"   --->   Operation 234 'load' 'sum_50_loc_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 235 [1/1] (0.00ns)   --->   "%output_0_addr_25 = getelementptr i32 %output_0, i64 0, i64 25" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 235 'getelementptr' 'output_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 236 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_50_loc_load, i5 %output_0_addr_25" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 236 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod33, i32 %input_img, i32 %sum_60_loc, i32 %layer1_weights_30"   --->   Operation 237 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 3.25>
ST_63 : Operation 238 [1/1] (0.00ns)   --->   "%sum_52_loc_load = load i32 %sum_52_loc"   --->   Operation 238 'load' 'sum_52_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 239 [1/1] (0.00ns)   --->   "%output_0_addr_26 = getelementptr i32 %output_0, i64 0, i64 26" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 239 'getelementptr' 'output_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 240 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_52_loc_load, i5 %output_0_addr_26" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 240 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_63 : Operation 241 [1/1] (0.00ns)   --->   "%sum_54_loc_load = load i32 %sum_54_loc"   --->   Operation 241 'load' 'sum_54_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 242 [1/1] (0.00ns)   --->   "%output_0_addr_27 = getelementptr i32 %output_0, i64 0, i64 27" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 242 'getelementptr' 'output_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 243 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_54_loc_load, i5 %output_0_addr_27" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 243 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_63 : Operation 244 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod34, i32 %input_img, i32 %sum_62_loc, i32 %layer1_weights_31"   --->   Operation 244 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 3.25>
ST_64 : Operation 245 [1/1] (0.00ns)   --->   "%sum_56_loc_load = load i32 %sum_56_loc"   --->   Operation 245 'load' 'sum_56_loc_load' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 246 [1/1] (0.00ns)   --->   "%output_0_addr_28 = getelementptr i32 %output_0, i64 0, i64 28" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 246 'getelementptr' 'output_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 247 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_56_loc_load, i5 %output_0_addr_28" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 247 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_64 : Operation 248 [1/1] (0.00ns)   --->   "%sum_58_loc_load = load i32 %sum_58_loc"   --->   Operation 248 'load' 'sum_58_loc_load' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 249 [1/1] (0.00ns)   --->   "%output_0_addr_29 = getelementptr i32 %output_0, i64 0, i64 29" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 249 'getelementptr' 'output_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 250 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_58_loc_load, i5 %output_0_addr_29" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 250 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_64 : Operation 251 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hwmm_layer1_Pipeline_prod34, i32 %input_img, i32 %sum_62_loc, i32 %layer1_weights_31"   --->   Operation 251 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 3.25>
ST_65 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 253 [1/1] (0.00ns)   --->   "%sum_60_loc_load = load i32 %sum_60_loc"   --->   Operation 253 'load' 'sum_60_loc_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 254 [1/1] (0.00ns)   --->   "%output_0_addr_30 = getelementptr i32 %output_0, i64 0, i64 30" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 254 'getelementptr' 'output_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 255 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_60_loc_load, i5 %output_0_addr_30" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 255 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_65 : Operation 256 [1/1] (0.00ns)   --->   "%sum_62_loc_load = load i32 %sum_62_loc"   --->   Operation 256 'load' 'sum_62_loc_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 257 [1/1] (0.00ns)   --->   "%output_0_addr_31 = getelementptr i32 %output_0, i64 0, i64 31" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 257 'getelementptr' 'output_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 258 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %sum_62_loc_load, i5 %output_0_addr_31" [FPGA_AI/src/hls/matmul.cpp:14]   --->   Operation 258 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_65 : Operation 259 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [FPGA_AI/src/hls/matmul.cpp:17]   --->   Operation 259 'ret' 'ret_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 0.2ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_loc_load') on local variable 'sum_loc' [69]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_loc_load' on array 'output_0' [71]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_2_loc_load') on local variable 'sum_2_loc' [73]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_2_loc_load' on array 'output_0' [75]  (3.25 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_4_loc_load') on local variable 'sum_4_loc' [77]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_4_loc_load' on array 'output_0' [79]  (3.25 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_6_loc_load') on local variable 'sum_6_loc' [81]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_6_loc_load' on array 'output_0' [83]  (3.25 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_8_loc_load') on local variable 'sum_8_loc' [85]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_8_loc_load' on array 'output_0' [87]  (3.25 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_10_loc_load') on local variable 'sum_10_loc' [89]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_10_loc_load' on array 'output_0' [91]  (3.25 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_12_loc_load') on local variable 'sum_12_loc' [93]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_12_loc_load' on array 'output_0' [95]  (3.25 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_14_loc_load') on local variable 'sum_14_loc' [97]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_14_loc_load' on array 'output_0' [99]  (3.25 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_16_loc_load') on local variable 'sum_16_loc' [101]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_16_loc_load' on array 'output_0' [103]  (3.25 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_18_loc_load') on local variable 'sum_18_loc' [105]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_18_loc_load' on array 'output_0' [107]  (3.25 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_20_loc_load') on local variable 'sum_20_loc' [109]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_20_loc_load' on array 'output_0' [111]  (3.25 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_22_loc_load') on local variable 'sum_22_loc' [113]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_22_loc_load' on array 'output_0' [115]  (3.25 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_24_loc_load') on local variable 'sum_24_loc' [117]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_24_loc_load' on array 'output_0' [119]  (3.25 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_26_loc_load') on local variable 'sum_26_loc' [121]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_26_loc_load' on array 'output_0' [123]  (3.25 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_28_loc_load') on local variable 'sum_28_loc' [125]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_28_loc_load' on array 'output_0' [127]  (3.25 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_30_loc_load') on local variable 'sum_30_loc' [129]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_30_loc_load' on array 'output_0' [131]  (3.25 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_32_loc_load') on local variable 'sum_32_loc' [133]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_32_loc_load' on array 'output_0' [135]  (3.25 ns)

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_34_loc_load') on local variable 'sum_34_loc' [137]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_34_loc_load' on array 'output_0' [139]  (3.25 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_36_loc_load') on local variable 'sum_36_loc' [141]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_36_loc_load' on array 'output_0' [143]  (3.25 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_38_loc_load') on local variable 'sum_38_loc' [145]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_38_loc_load' on array 'output_0' [147]  (3.25 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_40_loc_load') on local variable 'sum_40_loc' [149]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_40_loc_load' on array 'output_0' [151]  (3.25 ns)

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_42_loc_load') on local variable 'sum_42_loc' [153]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_42_loc_load' on array 'output_0' [155]  (3.25 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_44_loc_load') on local variable 'sum_44_loc' [157]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_44_loc_load' on array 'output_0' [159]  (3.25 ns)

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_46_loc_load') on local variable 'sum_46_loc' [161]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_46_loc_load' on array 'output_0' [163]  (3.25 ns)

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_48_loc_load') on local variable 'sum_48_loc' [165]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_48_loc_load' on array 'output_0' [167]  (3.25 ns)

 <State 63>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_52_loc_load') on local variable 'sum_52_loc' [173]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_52_loc_load' on array 'output_0' [175]  (3.25 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_56_loc_load') on local variable 'sum_56_loc' [181]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_56_loc_load' on array 'output_0' [183]  (3.25 ns)

 <State 65>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum_60_loc_load') on local variable 'sum_60_loc' [189]  (0 ns)
	'store' operation ('store_ln14', FPGA_AI/src/hls/matmul.cpp:14) of variable 'sum_60_loc_load' on array 'output_0' [191]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
