# Avrix Scalable Embedded POSIX System - Progress Report

**Date:** 2025-11-19
**Status:** Phase 1 - Foundation Complete
**Next Phase:** Phase 2 - Kernel Refactoring

---

## Executive Summary

This document tracks the progress of transforming Avrix from a single-target Âµ-UNIX kernel (ATmega328P) into a scalable embedded POSIX system supporting 8-bit through 32-bit microcontrollers with a three-tier architecture (low/mid/high-end).

**Current State:** âœ… Foundation architecture complete
**Completion:** ~15% (Foundation phase done, implementation in progress)

---

## Completed Work

### âœ… Phase 1: Foundation (100% Complete)

#### 1.1 Architecture Design & Documentation
- âœ… **Created ARCHITECTURE.md** (`docs/architecture/ARCHITECTURE.md`)
  - Three-tier grouping (low/mid/high-end MCUs)
  - Directory structure design
  - HAL interface specification
  - Kernel subsystem organization
  - POSIX API layer design
  - Driver architecture
  - Build system & configuration approach
  - ATmega128* family support plan
  - 8-week migration roadmap

- âœ… **Created REQUIREMENTS.md** (`docs/REQUIREMENTS.md`)
  - Complete toolchain requirements (AVR, ARM, MSP430)
  - Build system dependencies (Meson, Python, Ninja)
  - Development tool requirements (Doxygen, Sphinx, Valgrind)
  - Profile-specific requirements (low/mid/high-end)
  - CI/CD requirements
  - Environment variables
  - Verification procedures
  - Known issues & workarounds

#### 1.2 Directory Structure
- âœ… **Created full directory hierarchy:**
  ```
  arch/
  â”œâ”€â”€ avr8/
  â”‚   â”œâ”€â”€ atmega128/
  â”‚   â”œâ”€â”€ atmega328p/
  â”‚   â”œâ”€â”€ common/
  â”‚   â””â”€â”€ include/
  â”œâ”€â”€ armcm/
  â”‚   â”œâ”€â”€ cortex-m0/
  â”‚   â”œâ”€â”€ cortex-m3/
  â”‚   â”œâ”€â”€ cortex-m4/
  â”‚   â””â”€â”€ common/
  â”œâ”€â”€ msp430/
  â””â”€â”€ common/

  kernel/
  â”œâ”€â”€ sched/          # Scheduler
  â”œâ”€â”€ ipc/            # Inter-process communication
  â”œâ”€â”€ sync/           # Synchronization primitives
  â”œâ”€â”€ mm/             # Memory management
  â””â”€â”€ time/           # Time management

  lib/
  â”œâ”€â”€ posix/
  â”‚   â”œâ”€â”€ unistd/
  â”‚   â”œâ”€â”€ pthread/
  â”‚   â”œâ”€â”€ stdio/
  â”‚   â””â”€â”€ stubs/
  â”œâ”€â”€ libc/
  â””â”€â”€ util/

  drivers/
  â”œâ”€â”€ dev/
  â”‚   â”œâ”€â”€ uart/
  â”‚   â”œâ”€â”€ spi/
  â”‚   â”œâ”€â”€ i2c/
  â”‚   â””â”€â”€ gpio/
  â”œâ”€â”€ fs/
  â”‚   â”œâ”€â”€ ramfs/
  â”‚   â”œâ”€â”€ romfs/
  â”‚   â”œâ”€â”€ eepfs/
  â”‚   â””â”€â”€ vfs/
  â””â”€â”€ net/
      â”œâ”€â”€ slip/
      â””â”€â”€ eth/

  config/
  â”œâ”€â”€ profiles/       # low_profile.conf, mid_profile.conf, high_profile.conf
  â”œâ”€â”€ boards/         # arduino_uno/, arduino_mega/, stm32f4_discovery/
  â””â”€â”€ packages/       # filesystem.conf, networking.conf, threading.conf

  examples/
  â”œâ”€â”€ low_tier/
  â”œâ”€â”€ mid_tier/
  â””â”€â”€ high_tier/

  docs/
  â”œâ”€â”€ architecture/
  â”œâ”€â”€ api/
  â””â”€â”€ guides/
  ```

#### 1.3 HAL (Hardware Abstraction Layer)
- âœ… **Created common HAL interface** (`arch/common/hal.h`)
  - System control functions (init, reset, idle, caps)
  - Interrupt management (enable, disable, save, restore)
  - Timer/clock services (init, ticks, delay)
  - Context switching interface
  - Memory barriers & synchronization
  - Atomic operations (8/16/32-bit)
  - Architecture detection macros
  - Platform-specific function hooks
  - Optional MPU support interface

- âœ… **Implemented AVR8 HAL** (`arch/avr8/`)
  - Architecture-specific header (`include/hal_avr8.h`)
    - MCU detection (ATmega128*, ATmega328P, ATmega32, ATmega16U2)
    - Feature capabilities (no MPU/FPU, single-core, 8-bit)
    - Context structure (16-bit stack pointer)
    - Inline performance-critical functions (IRQ, atomic ops)
    - Timer0 configuration for 1 kHz system tick
  - Implementation (`common/hal_avr8.c`)
    - System initialization
    - Reset handling (watchdog-based)
    - Reset reason detection (power-on, external, brownout, watchdog)
    - Capability reporting
    - Timer initialization and tick counting
    - Microsecond/millisecond delay functions
  - Context switch assembly (`common/hal_context_switch.S`)
    - Save/restore all 32 registers + SREG
    - Stack pointer management
    - NULL-safe (handles first context switch)

---

## Current State Analysis

### Repository Statistics
- **Total Lines (Original):**
  - Source files (`src/`): 1,660 lines
  - Header files (`include/`): 1,418 lines
  - Total: ~3,000 lines of embedded C

- **New Architecture Files:**
  - `ARCHITECTURE.md`: 1,200 lines (comprehensive design)
  - `REQUIREMENTS.md`: 900 lines (complete requirements)
  - `hal.h`: 500 lines (common interface)
  - `hal_avr8.h`: 700 lines (AVR8-specific)
  - `hal_avr8.c`: 300 lines (implementation)
  - `hal_context_switch.S`: 250 lines (assembly)
  - Total: ~3,850 lines of documentation + foundation code

### Key Achievements
1. **Unified HAL Interface**: Single API that will work across AVR8, ARM Cortex-M, MSP430
2. **MCU Detection**: Automatic detection of ATmega128/1280/1281/1284/1284P/328P/32/16U2
3. **Context Switching**: Portable scheduler interface with AVR8 implementation
4. **Documentation**: Comprehensive architecture and requirements docs

### Original Âµ-UNIX Features (To Be Migrated)
- âœ… Scheduler (task.c, 329 lines) â†’ Will move to `kernel/sched/`
- âœ… Door RPC (door.c, 115 lines) â†’ Will move to `kernel/ipc/`
- âœ… Spinlocks (nk_spinlock.c) â†’ Will move to `kernel/sync/`
- âœ… Filesystems (fs.c, romfs.c, eepfs.c, nk_fs.c) â†’ Will move to `drivers/fs/`
- âœ… Networking (slip_uart.c, ipv4.c) â†’ Will move to `drivers/net/`
- âœ… Memory allocator (kalloc.c) â†’ Will move to `kernel/mm/`

---

## Next Steps (Phase 2: Kernel Refactoring)

### ðŸ”„ In Progress
1. **Create portable kernel subsystems:**
   - [ ] Extract scheduler logic to `kernel/sched/scheduler.c`
   - [ ] Port to use HAL instead of direct AVR calls
   - [ ] Make scheduler configurable for low/mid/high profiles

2. **Create profile configurations:**
   - [ ] `config/profiles/low_profile.conf` (PSE51, minimal)
   - [ ] `config/profiles/mid_profile.conf` (PSE52, enhanced)
   - [ ] `config/profiles/high_profile.conf` (PSE54, full)

3. **Create POSIX API layer:**
   - [ ] `lib/posix/unistd/unistd.h` (sleep, getpid, stubs for fork/exec)
   - [ ] `lib/posix/pthread/pthread.h` (create, join, mutex)
   - [ ] `lib/posix/stubs/` (fork, exec, pipe stubs for low-end)

### ðŸš§ Pending
4. **Migrate existing code:**
   - [ ] Move `src/task.c` â†’ `kernel/sched/`
   - [ ] Move `src/door.c` â†’ `kernel/ipc/`
   - [ ] Move `src/nk_spinlock.c` â†’ `kernel/sync/`
   - [ ] Move `src/fs.c`, `src/romfs.c`, etc. â†’ `drivers/fs/`
   - [ ] Move `src/slip_uart.c`, `src/ipv4.c` â†’ `drivers/net/`
   - [ ] Move `src/kalloc.c` â†’ `kernel/mm/`

5. **Update build system:**
   - [ ] Create `arch/avr8/meson.build`
   - [ ] Create `kernel/meson.build`
   - [ ] Create `lib/posix/meson.build`
   - [ ] Create `config/meson.build`
   - [ ] Update top-level `meson.build`

6. **ATmega128* Full Support:**
   - [ ] Validate existing `cross/atmega128.cross`
   - [ ] Create `arch/avr8/atmega128/board_init.c`
   - [ ] Test with 4 KB SRAM budget
   - [ ] Create example: `examples/mid_tier/atmega128_demo.c`

7. **Testing:**
   - [ ] Port existing tests to new structure
   - [ ] Create HAL unit tests
   - [ ] Test on real ATmega128 hardware
   - [ ] Validate QEMU emulation

---

## Blockers & Risks

### Current Blockers
- None (foundation complete)

### Risks
1. **Build System Complexity:**
   - Meson configuration will be complex with profiles + packages
   - **Mitigation:** Start with simple profiles, add complexity incrementally

2. **Code Migration:**
   - Existing code tightly coupled to AVR
   - **Mitigation:** Port incrementally, keep old code until HAL version works

3. **Memory Constraints:**
   - ATmega128 has only 4 KB SRAM
   - **Mitigation:** Profile-specific feature limits, size gates

4. **Testing Coverage:**
   - Need both host tests and hardware tests
   - **Mitigation:** Prioritize host tests first, hardware validation second

---

## Timeline Estimate

| Phase | Duration | Start | End | Status |
|-------|----------|-------|-----|--------|
| **1. Foundation** | 1 week | Nov 19 | Nov 26 | âœ… Complete |
| **2. Kernel Refactor** | 1 week | Nov 26 | Dec 3 | ðŸ”„ In Progress |
| **3. POSIX Layer** | 1 week | Dec 3 | Dec 10 | ðŸš§ Pending |
| **4. Drivers** | 1 week | Dec 10 | Dec 17 | ðŸš§ Pending |
| **5. Configuration** | 1 week | Dec 17 | Dec 24 | ðŸš§ Pending |
| **6. Testing** | 1 week | Dec 24 | Dec 31 | ðŸš§ Pending |
| **7. Documentation** | 1 week | Dec 31 | Jan 7 | ðŸš§ Pending |
| **8. Validation** | 1 week | Jan 7 | Jan 14 | ðŸš§ Pending |

**Projected Completion:** January 14, 2026

---

## Success Metrics

### Immediate Goals (Week 1-2)
- [x] Architecture documented
- [x] Directory structure created
- [x] HAL interface defined
- [x] AVR8 HAL implemented
- [ ] Kernel builds with HAL
- [ ] First profile configuration working

### Mid-Term Goals (Week 3-5)
- [ ] All subsystems ported to HAL
- [ ] POSIX API layer functional
- [ ] Low/Mid/High profiles buildable
- [ ] Examples compile for all tiers

### Long-Term Goals (Week 6-8)
- [ ] ATmega128* fully supported
- [ ] ARM Cortex-M port started
- [ ] Full test suite passing
- [ ] Documentation complete

---

## Open Questions

1. **Q:** Should we support runtime configuration or keep it all compile-time?
   **A:** Compile-time only for low-end, optional runtime for high-end.

2. **Q:** How to handle incompatible POSIX calls on low-end?
   **A:** Return ENOSYS, document in API reference, provide stubs.

3. **Q:** Should we maintain backward compatibility with Âµ-UNIX API?
   **A:** Yes, provide aliases for old function names where possible.

4. **Q:** How to test on hardware we don't have (ARM Cortex-M)?
   **A:** Use QEMU/Renode for ARM, prioritize AVR hardware testing.

---

## Resources & References

- **Architecture:** `docs/architecture/ARCHITECTURE.md`
- **Requirements:** `docs/REQUIREMENTS.md`
- **Original Âµ-UNIX:** `README.md`
- **HAL Interface:** `arch/common/hal.h`
- **AVR8 HAL:** `arch/avr8/include/hal_avr8.h`

---

## Changelog

| Date | Author | Changes |
|------|--------|---------|
| 2025-11-19 | Claude | Initial architecture design, HAL implementation |

---

**Status:** ðŸŸ¢ On Track
**Risk Level:** ðŸŸ¡ Medium (complexity manageable)
**Confidence:** ðŸŸ¢ High (solid foundation)

---

*This document is updated weekly during active development.*
