
5. Printing statistics.

=== signedmul ===

   Number of wires:                 21
   Number of wire bits:            278
   Number of public wires:          14
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add_16                         3
     $dff_1                          4
     $dff_15                         2
     $dff_32                         1
     $eq_1                           1
     $mul_32                         1
     $mux_16                         3
     $not_16                         3
     $sdff_1                         2

=== vecmat_mul_32 ===

   Number of wires:                  5
   Number of wire bits:           1538
   Number of public wires:           5
   Number of public wire bits:    1538
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     signedmul                      32

=== design hierarchy ===

   vecmat_mul_32                     1
     signedmul                      32

   Number of wires:                677
   Number of wire bits:          10434
   Number of public wires:         453
   Number of public wire bits:    7330
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                640
     $add_16                        96
     $dff_1                        128
     $dff_15                        64
     $dff_32                        32
     $eq_1                          32
     $mul_32                        32
     $mux_16                        96
     $not_16                        96
     $sdff_1                        64

