var g_data = {"name":"C:/Users/arpit/OneDrive/Desktop/Project/I2C_VERIFICATION/sim/../master/wb_cov.sv","src":"class wb_cov extends uvm_subscriber#(wb_tx);\n	`uvm_component_utils(wb_cov)\n	wb_tx tx;\n\n	covergroup wb_cg;\n		option.name = \"I2C Covergroup\";\n		WR_RD:coverpoint tx.addr{\n			bins READ = {0};\n			bins WRITE= {0};\n		}\n		REGISTER_ACCESS_WR:coverpoint tx.addr{\n			bins PRER_LO = {0};\n			bins PRER_HI = {1};\n			bins CTR = {2};\n			bins TXR_RXR = {3};\n			bins CR_SR = {4};\n		}\n		REGISTER_ACCESS_RD:coverpoint tx.addr iff (tx.wr_rd==0){\n			bins RXR = {3};\n			bins SR = {4};\n		}\n		CTR:coverpoint tx.data[7:6] iff(tx.addr==2 && tx.wr_rd){\n			bins core_off = {2'b00};\n			bins en_ien = {2'b11};\n		}\n		CR:coverpoint tx.data iff(tx.addr==4 && tx.wr_rd){\n			bins START_WRITE = {8'h90};\n			bins STOP = {8'h40};\n			bins START_REAE = {8'hA0};\n			bins ACK = {8'h08};\n		}\n		//cross tx.addr, tx.data iff (tx.addr ==4 && tx.wr_rd);\n	endgroup\n\n	function new(string name=\"\", uvm_component parent=null);\n		super.new(name,parent);\n		wb_cg = new();\n	endfunction\n\n	function void write(wb_tx t);\n		$cast(tx, t);\n		wb_cg.sample();\n	endfunction\nendclass\n","lang":"verilog"};
processSrcData(g_data);