Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /opt/Xilinx/Projects/HDMI_Rotator/project/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_hdmi_in_0_wrapper_xst.prj"
Verilog Include Directory          : {"/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6slx45csg324-2
Output File Name                   : "../implementation/system_hdmi_in_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_hdmi_in_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/DRAM16XN.v" into library hdmi_in_v1_00_a
Parsing module <DRAM16XN>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/chnlbond.v" into library hdmi_in_v1_00_a
Parsing module <chnlbond>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" into library hdmi_in_v1_00_a
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" into library hdmi_in_v1_00_a
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/decode.v" into library hdmi_in_v1_00_a
Parsing module <decode>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" into library hdmi_in_v1_00_a
Parsing module <dvi_decoder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plbv46_slave_single>.
Parsing architecture <implementation> of entity <plbv46_slave_single>.
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/BusFIFO.vhd" into library hdmi_in_v1_00_a
Parsing entity <BusFIFO>.
Parsing architecture <Behavioral> of entity <busfifo>.
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/mux_32x5x16.vhd" into library hdmi_in_v1_00_a
Parsing entity <mux_32x5x16>.
Parsing architecture <behavioral> of entity <mux_32x5x16>.
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/demux_5x32.vhd" into library hdmi_in_v1_00_a
Parsing entity <demux_5x32>.
Parsing architecture <behavioral> of entity <demux_5x32>.
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" into library hdmi_in_v1_00_a
Parsing entity <line_buffer_x32>.
Parsing architecture <IMP> of entity <line_buffer_x32>.
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/yoko_vfbc_backend.vhd" into library hdmi_in_v1_00_a
Parsing entity <yoko_vfbc_backend>.
Parsing architecture <behavioral> of entity <yoko_vfbc_backend>.
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/tate_vfbc_backend.vhd" into library hdmi_in_v1_00_a
Parsing entity <tate_vfbc_backend>.
Parsing architecture <behavioral> of entity <tate_vfbc_backend>.
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/null_vfbc_backend.vhd" into library hdmi_in_v1_00_a
Parsing entity <null_vfbc_backend>.
Parsing architecture <behavioral> of entity <null_vfbc_backend>.
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" into library hdmi_in_v1_00_a
Parsing entity <pixel_filter>.
Parsing architecture <behavioral> of entity <pixel_filter>.
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" into library hdmi_in_v1_00_a
Parsing entity <hdmi_in>.
Parsing architecture <IMP> of entity <hdmi_in>.
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system_hdmi_in_0_wrapper.vhd" into library work
Parsing entity <system_hdmi_in_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_hdmi_in_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_hdmi_in_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <hdmi_in> (architecture <IMP>) from library <hdmi_in_v1_00_a>.

Elaborating entity <yoko_vfbc_backend> (architecture <behavioral>) from library <hdmi_in_v1_00_a>.

Elaborating entity <line_buffer_x32> (architecture <IMP>) from library <hdmi_in_v1_00_a>.

Elaborating entity <demux_5x32> (architecture <behavioral>) from library <hdmi_in_v1_00_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/demux_5x32.vhd" Line 54. Case statement is complete. others clause is never selected

Elaborating entity <mux_32x5x16> (architecture <behavioral>) from library <hdmi_in_v1_00_a>.

Elaborating entity <BRAM_TDP_MACRO> (architecture <bram_V>) with generics from library <unimacro>.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 878: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 890: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 905: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 926: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 234: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 303: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 577: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 374: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 385: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 465: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 476: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 553: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 945: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 628: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 658: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 687: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 709: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1009: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1111: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1238: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 740: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 741: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 762: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 772: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 791: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 801: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 820: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 830: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1430: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1431: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1432: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1433: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1434: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1451: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1452: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1453: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1454: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1455: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1472: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1491: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1510: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1535: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1561: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1571: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1572: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1579: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1589: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1590: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1597: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1613: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1933: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 2263: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1409: Net <dia_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1410: Net <dib_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1411: Net <dipa_pattern[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1412: Net <dipb_pattern[3]> does not have a driver.
INFO:HDLCompiler:679 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/yoko_vfbc_backend.vhd" Line 115. Case statement is complete. others clause is never selected

Elaborating entity <tate_vfbc_backend> (architecture <behavioral>) from library <hdmi_in_v1_00_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/tate_vfbc_backend.vhd" Line 92. Case statement is complete. others clause is never selected

Elaborating entity <null_vfbc_backend> (architecture <behavioral>) from library <hdmi_in_v1_00_a>.
Going to verilog side to elaborate module dvi_decoder

Elaborating module <dvi_decoder>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" Line 120: Assignment to sdout ignored, since the identifier is never used

Elaborating module <IBUFDS(IOSTANDARD="TMDS_33",DIFF_TERM="FALSE")>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="TRUE",DIVIDE=1)>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" Line 145: Assignment to tmdsclk ignored, since the identifier is never used

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <decode>.

Elaborating module <serdes_1_to_5_diff_data(DIFF_TERM="FALSE",BITSLIP_ENABLE="TRUE")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" Line 250: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" Line 252: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" Line 253: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="FALSE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <phsaligner>.
WARNING:HDLCompiler:1308 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 174: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 221: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <chnlbond>.

Elaborating module <DRAM16XN(data_width=10)>.

Elaborating module <RAM16X1D>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" Line 235: Assignment to de_g ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" Line 257: Assignment to de_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" Line 263: Assignment to psalgnerr ignored, since the identifier is never used
Back to vhdl to continue elaboration
INFO:HDLCompiler:679 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 397. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 442: Assignment to hsync_pol ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_hdmi_in_0_wrapper>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system_hdmi_in_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_hdmi_in_0_wrapper> synthesized.

Synthesizing Unit <hdmi_in>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd".
WARNING:Xst:647 - Input <VFBC_CMD_IDLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC_CMD_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC_CMD_ALMOST_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC_WD_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC_WD_ALMOST_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" line 267: Output port <hsync> of the instance <Inst_dvi_decoder> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <frame_state>.
    Found 8-bit register for signal <new_frame_cnt>.
    Found 1-bit register for signal <de_reg>.
    Found 1-bit register for signal <orientation_sw_reg>.
    Found 1-bit register for signal <vsync_reg>.
    Found 8-bit register for signal <hOffset_reg>.
    Found 8-bit register for signal <red_reg>.
    Found 8-bit register for signal <green_reg>.
    Found 8-bit register for signal <blue_reg>.
    Found 1-bit register for signal <clk_pulse>.
    Found 1-bit register for signal <VFBC_CMD_RESET>.
    Found 32-bit register for signal <VFBC_CMD_DATA>.
    Found 1-bit register for signal <VFBC_CMD_WRITE>.
    Found 16-bit register for signal <VFBC_WD_DATA>.
    Found 1-bit register for signal <VFBC_WD_WRITE>.
    Found 1-bit register for signal <VFBC_WD_RESET>.
    Found 1-bit register for signal <vsync_pol>.
    Found 16-bit register for signal <frame_height>.
    Found 16-bit register for signal <pxl_cnt>.
    Found 16-bit register for signal <line_cnt>.
    Found 4-bit register for signal <p_cnt>.
    Found 16-bit register for signal <frame_width>.
    Found 2-bit register for signal <fb_selector>.
    Found finite state machine <FSM_0> for signal <frame_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 25                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | pxlclk (rising_edge)                           |
    | Reset              | pll_locked_n (positive)                        |
    | Reset type         | asynchronous                                   |
    | Reset State        | frame_init                                     |
    | Power Up State     | frame_init                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <fb_selector>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | pxlclk (rising_edge)                           |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <new_frame_cnt[7]_GND_9_o_add_32_OUT> created at line 391.
    Found 16-bit adder for signal <pxl_cnt[15]_GND_9_o_add_50_OUT> created at line 467.
    Found 4-bit adder for signal <p_cnt[3]_GND_9_o_add_52_OUT> created at line 1241.
    Found 16-bit adder for signal <line_cnt[15]_GND_9_o_add_54_OUT> created at line 476.
    Found 12-bit adder for signal <GND_9_o_GND_9_o_add_79_OUT> created at line 496.
    Found 12-bit adder for signal <GND_9_o_GND_9_o_add_87_OUT> created at line 499.
    Found 12-bit adder for signal <GND_9_o_GND_9_o_add_95_OUT> created at line 502.
    Found 32-bit subtractor for signal <frame_base_addr> created at line 190.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_84_OUT<3:0>> created at line 1308.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_86_OUT<3:0>> created at line 1314.
    Found 8x12-bit multiplier for signal <hOffset[7]_PWR_9_o_MuLt_3_OUT> created at line 301.
    Found 4x8-bit multiplier for signal <n0242> created at line 496.
    Found 4x8-bit multiplier for signal <n0243> created at line 496.
    Found 4x8-bit multiplier for signal <n0245> created at line 499.
    Found 4x8-bit multiplier for signal <n0246> created at line 499.
    Found 4x8-bit multiplier for signal <n0248> created at line 502.
    Found 4x8-bit multiplier for signal <n0249> created at line 502.
    Found 4x8-bit Read Only RAM for signal <hOffset>
    Found 8-bit comparator not equal for signal <n0038> created at line 345
    Found 8-bit comparator greater for signal <new_frame_cnt[7]_GND_9_o_LessThan_32_o> created at line 390
    Found 4-bit comparator greater for signal <p_cnt[3]_PWR_9_o_LessThan_52_o> created at line 468
    Summary:
	inferred   1 RAM(s).
	inferred   7 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <hdmi_in> synthesized.

Synthesizing Unit <yoko_vfbc_backend>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/yoko_vfbc_backend.vhd".
    Found 10-bit register for signal <wColumn>.
    Found 5-bit register for signal <rLine>.
    Found 10-bit register for signal <rColumn>.
    Found 1-bit register for signal <new_stripe>.
    Found 32-bit register for signal <vfbc_cmd_data_i>.
    Found 1-bit register for signal <vfbc_cmd_write_i>.
    Found 32-bit register for signal <frame_base_addr>.
    Found 1-bit register for signal <buffer_toggle>.
    Found 16-bit register for signal <line_buffer_01_din>.
    Found 5-bit register for signal <line_buffer_01_line>.
    Found 10-bit register for signal <line_buffer_01_column>.
    Found 1-bit register for signal <line_buffer_01_we>.
    Found 16-bit register for signal <line_buffer_02_din>.
    Found 5-bit register for signal <line_buffer_02_line>.
    Found 10-bit register for signal <line_buffer_02_column>.
    Found 1-bit register for signal <line_buffer_02_we>.
    Found 16-bit register for signal <pixel_dout>.
    Found 1-bit register for signal <pixel_de>.
    Found 1-bit register for signal <pixel_delay_3>.
    Found 1-bit register for signal <pixel_delay_2>.
    Found 1-bit register for signal <pixel_delay_1>.
    Found 5-bit register for signal <wLine>.
    Found 32-bit adder for signal <YOKO_FRAME_BASE_ADDR[31]_GND_10_o_add_1_OUT> created at line 111.
    Found 32-bit adder for signal <YOKO_FRAME_BASE_ADDR[31]_GND_10_o_add_2_OUT> created at line 112.
    Found 32-bit adder for signal <YOKO_FRAME_BASE_ADDR[31]_GND_10_o_add_3_OUT> created at line 113.
    Found 32-bit adder for signal <YOKO_FRAME_BASE_ADDR[31]_GND_10_o_add_4_OUT> created at line 114.
    Found 10-bit adder for signal <wColumn[9]_GND_10_o_add_21_OUT> created at line 142.
    Found 5-bit adder for signal <wLine[4]_GND_10_o_add_23_OUT> created at line 147.
    Found 10-bit adder for signal <rColumn[9]_GND_10_o_add_37_OUT> created at line 163.
    Found 32-bit subtractor for signal <GND_10_o_GND_10_o_sub_26_OUT<31:0>> created at line 154.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_36_OUT<4:0>> created at line 159.
    Found 32-bit 4-to-1 multiplexer for signal <frame_buffer_select[1]_YOKO_FRAME_BASE_ADDR[31]_wide_mux_6_OUT> created at line 110.
    Found 10-bit comparator greater for signal <wColumn[9]_PWR_10_o_LessThan_18_o> created at line 141
    Found 5-bit comparator greater for signal <GND_10_o_wLine[4]_LessThan_19_o> created at line 141
    Found 10-bit comparator greater for signal <wColumn[9]_PWR_10_o_LessThan_20_o> created at line 141
    Found 5-bit comparator greater for signal <wLine[4]_PWR_10_o_LessThan_23_o> created at line 145
    Found 10-bit comparator greater for signal <rColumn[9]_PWR_10_o_LessThan_37_o> created at line 162
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <yoko_vfbc_backend> synthesized.

Synthesizing Unit <line_buffer_x32>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd".
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 54: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_01> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 165: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_02> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 276: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_03> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 387: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_04> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 498: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_05> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 609: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_06> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 720: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_07> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 831: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_08> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 942: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_09> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 1053: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 1164: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 1275: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 1386: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 1497: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 1608: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 1719: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 1830: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 1941: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 2052: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 2163: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 2274: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 2385: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 2496: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 2607: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 2718: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 2829: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 2940: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 3051: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 3162: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 3273: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 3384: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/line_buffer_x32.vhd" line 3495: Output port <DOB> of the instance <BRAM_640P_LINE_BUFFER_32> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <line_buffer_x32> synthesized.

Synthesizing Unit <demux_5x32>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/demux_5x32.vhd".
    Found 32-bit register for signal <d_out>.
    Found 32x32-bit Read Only RAM for signal <d_in[4]_PWR_13_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <demux_5x32> synthesized.

Synthesizing Unit <mux_32x5x16>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/mux_32x5x16.vhd".
    Found 16-bit register for signal <d_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <mux_32x5x16> synthesized.

Synthesizing Unit <BRAM_TDP_MACRO>.
    Related source file is "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd".
        BRAM_SIZE = "18Kb"
        DEVICE = "SPARTAN6"
        DOA_REG = 0
        DOB_REG = 0
        INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_40 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_41 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_42 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_43 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_44 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_45 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_46 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_47 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_48 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_49 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_50 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_51 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_52 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_54 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_55 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_56 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_57 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_58 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_59 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_A = "000000000000000000000000000000000000"
        INIT_B = "000000000000000000000000000000000000"
        INIT_FILE = "NONE"
        READ_WIDTH_A = 16
        READ_WIDTH_B = 16
        SIM_COLLISION_CHECK = "ALL"
        SIM_MODE = "SAFE"
        SRVAL_A = "000000000000000000000000000000000000"
        SRVAL_B = "000000000000000000000000000000000000"
        WRITE_MODE_A = "READ_FIRST"
        WRITE_MODE_B = "WRITE_FIRST"
        WRITE_WIDTH_A = 16
        WRITE_WIDTH_B = 16
WARNING:Xst:2935 - Signal 'dia_pattern<31:16>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (0000000000000000).
WARNING:Xst:2935 - Signal 'dib_pattern<31:16>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (0000000000000000).
WARNING:Xst:2935 - Signal 'dipa_pattern', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'dipb_pattern', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (0000).
    Summary:
	no macro.
Unit <BRAM_TDP_MACRO> synthesized.

Synthesizing Unit <tate_vfbc_backend>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/tate_vfbc_backend.vhd".
    Found 1-bit register for signal <vfbc_cmd_write_i>.
    Found 32-bit register for signal <vfbc_cmd_cnt>.
    Found 32-bit register for signal <frame_base_addr>.
    Found 32-bit register for signal <vfbc_cmd_data_i>.
    Found 32-bit adder for signal <vfbc_cmd_cnt[31]_GND_1073_o_add_16_OUT> created at line 95.
    Found 4x32-bit Read Only RAM for signal <frame_buffer_select[1]_GND_1073_o_wide_mux_15_OUT>
    Found 32-bit comparator greater for signal <TATE_VFBC_WD_RESET> created at line 106
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <tate_vfbc_backend> synthesized.

Synthesizing Unit <null_vfbc_backend>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/null_vfbc_backend.vhd".
    Found 1-bit register for signal <vfbc_cmd_write_i>.
    Found 32-bit register for signal <vfbc_cnt>.
    Found 32-bit register for signal <vfbc_cmd_data_i>.
    Found 32-bit adder for signal <vfbc_cnt[31]_GND_1074_o_add_21_OUT> created at line 96.
    Found 32-bit comparator greater for signal <GND_1074_o_vfbc_cnt[31]_LessThan_4_o> created at line 54
    Found 32-bit comparator greater for signal <vfbc_cnt[31]_GND_1074_o_LessThan_5_o> created at line 54
    Found 32-bit comparator greater for signal <NULL_VFBC_WD_RESET> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <null_vfbc_backend> synthesized.

Synthesizing Unit <dvi_decoder>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v".
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 195: Output port <sdout> of the instance <dec_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 195: Output port <psalgnerr> of the instance <dec_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 217: Output port <sdout> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 217: Output port <psalgnerr> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 217: Output port <c0> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 217: Output port <c1> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 217: Output port <de> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 239: Output port <sdout> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 239: Output port <psalgnerr> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 239: Output port <c0> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 239: Output port <c1> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 239: Output port <de> of the instance <dec_r> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dvi_decoder> synthesized.

Synthesizing Unit <decode>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/decode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 1-bit register for signal <toggle>.
    Found 1-bit register for signal <de>.
    Found 1-bit register for signal <flipgearx2>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <de_orig>.
    Found 8-bit register for signal <dout>.
    Found 10-bit register for signal <sdout>.
    Found 16-bit register for signal <delay>.
    Found 16-bit adder for signal <delay[15]_GND_1082_o_add_2_OUT> created at line 79.
    Found 1-bit comparator equal for signal <n0000> created at line 78
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <serdes_1_to_5_diff_data>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v".
        DIFF_TERM = "FALSE"
        SIM_TAP_DELAY = 49
        BITSLIP_ENABLE = "TRUE"
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 1-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 44                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_1083_o_add_2_OUT> created at line 124.
    Found 5-bit adder for signal <pdcounter[4]_GND_1083_o_add_54_OUT> created at line 226.
    Found 5-bit adder for signal <pdcounter[4]_PWR_29_o_add_57_OUT> created at line 229.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_5_diff_data> synthesized.

Synthesizing Unit <phsaligner>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v".
        OPENEYE_CNT_WD = 3
        CTKNCNTWD = 7
        SRCHTIMERWD = 12
    Found 1-bit register for signal <ctkn_srh_rst>.
    Found 1-bit register for signal <ctkn_cnt_rst>.
    Found 3-bit register for signal <bitslip_cnt>.
    Found 6-bit register for signal <cstate>.
    Found 1-bit register for signal <psaligned>.
    Found 1-bit register for signal <bitslip>.
    Found 1-bit register for signal <flipgear>.
    Found 1-bit register for signal <blnkprd_cnt>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 12-bit register for signal <ctkn_srh_timer>.
    Found 1-bit register for signal <ctkn_srh_tout>.
    Found 7-bit register for signal <ctkn_counter>.
    Found 1-bit register for signal <ctkn_cnt_tout>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found finite state machine <FSM_3> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <ctkn_srh_timer[11]_GND_1091_o_add_6_OUT> created at line 98.
    Found 7-bit adder for signal <ctkn_counter[6]_GND_1091_o_add_12_OUT> created at line 122.
    Found 3-bit adder for signal <bitslip_cnt[2]_GND_1091_o_add_32_OUT> created at line 245.
    Found 1-bit adder for signal <blnkprd_cnt[0]_PWR_36_o_add_33_OUT<0>> created at line 255.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <phsaligner> synthesized.

Synthesizing Unit <chnlbond>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/chnlbond.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/chnlbond.v" line 86: Output port <O_DATA_OUT> of the instance <cbfifo_i> is unconnected or connected to loadless signal.
    Register <we> equivalent to <rawdata_vld_q> has been removed
    Found 4-bit register for signal <wa>.
    Found 10-bit register for signal <sdata>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 1-bit register for signal <skip_line>.
    Found 1-bit register for signal <iamrdy>.
    Found 1-bit register for signal <rawdata_vld_q>.
    Found 1-bit register for signal <rawdata_vld_rising>.
    Found 1-bit register for signal <ra_en>.
    Found 4-bit register for signal <ra>.
    Found 4-bit adder for signal <wa[3]_GND_1093_o_add_2_OUT> created at line 79.
    Found 4-bit adder for signal <ra[3]_GND_1093_o_add_17_OUT> created at line 167.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <chnlbond> synthesized.

Synthesizing Unit <DRAM16XN>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/verilog/DRAM16XN.v".
        data_width = 10
    Summary:
	no macro.
Unit <DRAM16XN> synthesized.

Synthesizing Unit <div_12u_4u>.
    Related source file is "".
    Found 16-bit adder for signal <n0441> created at line 0.
    Found 16-bit adder for signal <GND_1098_o_b[3]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <n0445> created at line 0.
    Found 15-bit adder for signal <GND_1098_o_b[3]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <n0449> created at line 0.
    Found 14-bit adder for signal <GND_1098_o_b[3]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <n0453> created at line 0.
    Found 13-bit adder for signal <GND_1098_o_b[3]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <n0457> created at line 0.
    Found 12-bit adder for signal <a[11]_b[3]_add_9_OUT> created at line 0.
    Found 12-bit adder for signal <n0461> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_1098_o_add_11_OUT> created at line 0.
    Found 12-bit adder for signal <n0465> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_1098_o_add_13_OUT> created at line 0.
    Found 12-bit adder for signal <n0469> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_1098_o_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <n0473> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_1098_o_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <n0477> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_1098_o_add_19_OUT[11:0]> created at line 0.
    Found 12-bit adder for signal <n0481> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_1098_o_add_21_OUT[11:0]> created at line 0.
    Found 12-bit adder for signal <n0485> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_1098_o_add_23_OUT[11:0]> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 111 Multiplexer(s).
Unit <div_12u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32x32-bit single-port Read Only RAM                   : 2
 4x32-bit single-port Read Only RAM                    : 1
 4x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 7
 12x8-bit multiplier                                   : 1
 8x4-bit multiplier                                    : 6
# Adders/Subtractors                                   : 116
 1-bit adder                                           : 3
 10-bit adder                                          : 2
 12-bit adder                                          : 54
 13-bit adder                                          : 6
 14-bit adder                                          : 6
 15-bit adder                                          : 6
 16-bit adder                                          : 11
 3-bit adder                                           : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 7
 4-bit subtractor                                      : 2
 5-bit adder                                           : 4
 5-bit subtractor                                      : 1
 7-bit adder                                           : 3
 8-bit adder                                           : 1
 9-bit adder                                           : 3
# Registers                                            : 207
 1-bit register                                        : 134
 10-bit register                                       : 13
 12-bit register                                       : 3
 16-bit register                                       : 13
 3-bit register                                        : 3
 32-bit register                                       : 10
 4-bit register                                        : 7
 5-bit register                                        : 10
 7-bit register                                        : 3
 8-bit register                                        : 8
 9-bit register                                        : 3
# Comparators                                          : 54
 1-bit comparator equal                                : 3
 10-bit comparator greater                             : 3
 12-bit comparator lessequal                           : 27
 13-bit comparator lessequal                           : 3
 14-bit comparator lessequal                           : 3
 15-bit comparator lessequal                           : 3
 16-bit comparator lessequal                           : 3
 32-bit comparator greater                             : 4
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 2
 8-bit comparator greater                              : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 437
 1-bit 2-to-1 multiplexer                              : 376
 10-bit 2-to-1 multiplexer                             : 5
 12-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 15
 8-bit 2-to-1 multiplexer                              : 7
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 8
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <chnlbond>.
The following registers are absorbed into counter <wa>: 1 register on signal <wa>.
The following registers are absorbed into counter <ra>: 1 register on signal <ra>.
Unit <chnlbond> synthesized (advanced).

Synthesizing (advanced) Unit <decode>.
The following registers are absorbed into counter <delay>: 1 register on signal <delay>.
Unit <decode> synthesized (advanced).

Synthesizing (advanced) Unit <demux_5x32>.
INFO:Xst:3231 - The small RAM <Mram_d_in[4]_PWR_13_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d_in>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <demux_5x32> synthesized (advanced).

Synthesizing (advanced) Unit <hdmi_in>.
The following registers are absorbed into counter <new_frame_cnt>: 1 register on signal <new_frame_cnt>.
The following registers are absorbed into counter <pxl_cnt>: 1 register on signal <pxl_cnt>.
The following registers are absorbed into counter <line_cnt>: 1 register on signal <line_cnt>.
	Multiplier <Mmult_n0242> in block <hdmi_in> and adder/subtractor <Madd_GND_9_o_GND_9_o_add_79_OUT> in block <hdmi_in> are combined into a MAC<Maddsub_n0242>.
	Multiplier <Mmult_n0245> in block <hdmi_in> and adder/subtractor <Madd_GND_9_o_GND_9_o_add_87_OUT> in block <hdmi_in> are combined into a MAC<Maddsub_n0245>.
	Multiplier <Mmult_n0248> in block <hdmi_in> and adder/subtractor <Madd_GND_9_o_GND_9_o_add_95_OUT> in block <hdmi_in> are combined into a MAC<Maddsub_n0248>.
	Multiplier <Mmult_hOffset[7]_PWR_9_o_MuLt_3_OUT> in block <hdmi_in> and adder/subtractor <Msub_frame_base_addr> in block <hdmi_in> are combined into a MAC<Maddsub_hOffset[7]_PWR_9_o_MuLt_3_OUT>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hOffset> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SW<3:2>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <hOffset>       |          |
    -----------------------------------------------------------------------
Unit <hdmi_in> synthesized (advanced).

Synthesizing (advanced) Unit <null_vfbc_backend>.
The following registers are absorbed into counter <vfbc_cnt>: 1 register on signal <vfbc_cnt>.
Unit <null_vfbc_backend> synthesized (advanced).

Synthesizing (advanced) Unit <phsaligner>.
The following registers are absorbed into counter <ctkn_srh_timer>: 1 register on signal <ctkn_srh_timer>.
The following registers are absorbed into counter <ctkn_counter>: 1 register on signal <ctkn_counter>.
Unit <phsaligner> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_5_diff_data>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_5_diff_data> synthesized (advanced).

Synthesizing (advanced) Unit <tate_vfbc_backend>.
The following registers are absorbed into counter <vfbc_cmd_cnt>: 1 register on signal <vfbc_cmd_cnt>.
INFO:Xst:3231 - The small RAM <Mram_frame_buffer_select[1]_GND_1073_o_wide_mux_15_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <TATE_FB_SELECT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <tate_vfbc_backend> synthesized (advanced).

Synthesizing (advanced) Unit <yoko_vfbc_backend>.
The following registers are absorbed into counter <rLine>: 1 register on signal <rLine>.
The following registers are absorbed into counter <rColumn>: 1 register on signal <rColumn>.
The following registers are absorbed into counter <wLine>: 1 register on signal <wLine>.
Unit <yoko_vfbc_backend> synthesized (advanced).
WARNING:Xst:2677 - Node <frame_base_addr_31> of sequential type is unconnected in block <tate_vfbc_backend>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32x32-bit single-port distributed Read Only RAM       : 2
 4x32-bit single-port distributed Read Only RAM        : 1
 4x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 4
 12x8-to-32-bit MAC                                    : 1
 8x4-to-12-bit MAC                                     : 3
# Multipliers                                          : 3
 8x4-bit multiplier                                    : 3
# Adders/Subtractors                                   : 50
 1-bit adder                                           : 3
 10-bit adder                                          : 1
 12-bit adder carry in                                 : 36
 3-bit adder                                           : 3
 32-bit addsub                                         : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 5-bit adder                                           : 3
# Counters                                             : 26
 10-bit up counter                                     : 1
 12-bit up counter                                     : 3
 16-bit up counter                                     : 5
 32-bit up counter                                     : 2
 4-bit up counter                                      : 6
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 3
 8-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Registers                                            : 746
 Flip-Flops                                            : 746
# Comparators                                          : 54
 1-bit comparator equal                                : 3
 10-bit comparator greater                             : 3
 12-bit comparator lessequal                           : 27
 13-bit comparator lessequal                           : 3
 14-bit comparator lessequal                           : 3
 15-bit comparator lessequal                           : 3
 16-bit comparator lessequal                           : 3
 32-bit comparator greater                             : 4
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 2
 8-bit comparator greater                              : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 492
 1-bit 2-to-1 multiplexer                              : 440
 10-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 13
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 14
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 8
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <VFBC_CMD_RESET> (without init value) has a constant value of 0 in block <hdmi_in>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_in_0/FSM_0> on signal <frame_state[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 frame_init       | 000
 frame_cls        | 001
 frame_find_pol   | 010
 frame_wait_vsync | 011
 frame_detect     | 100
 frame_sync       | 101
 frame_write      | 110
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_in_0/FSM_1> on signal <fb_selector[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <hdmi_in_0/Inst_dvi_decoder/dec_r/des_0/FSM_2> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0100  | 0100
 0111  | 0111
 0011  | 0011
 0101  | 0101
 0110  | 0110
 0010  | 0010
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_in_0/Inst_dvi_decoder/dec_b/phsalgn_0/FSM_3> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <hdmi_in_0/Inst_dvi_decoder/dec_g/phsalgn_0/FSM_3> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <hdmi_in_0/Inst_dvi_decoder/dec_r/phsalgn_0/FSM_3> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
WARNING:Xst:1293 - FF/Latch <hOffset_reg_4> has a constant value of 0 in block <hdmi_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hOffset_reg_5> has a constant value of 0 in block <hdmi_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hOffset_reg_6> has a constant value of 0 in block <hdmi_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hOffset_reg_7> has a constant value of 0 in block <hdmi_in>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_base_addr_30> (without init value) has a constant value of 1 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_29> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_28> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_27> (without init value) has a constant value of 1 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_26> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_25> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_24> (without init value) has a constant value of 1 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_23> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_17> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_12> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_11> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_10> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_9> (without init value) has a constant value of 1 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_8> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_7> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_6> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_5> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_4> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_3> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_2> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_1> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <frame_base_addr_0> (without init value) has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <GND_9_o_PWR_9_o_div_96/Madd_GND_1098_o_b[3]_add_1_OUT_Madd_Madd1> of sequential type is unconnected in block <hdmi_in>.
WARNING:Xst:2677 - Node <GND_9_o_PWR_9_o_div_88/Madd_GND_1098_o_b[3]_add_1_OUT_Madd_Madd1> of sequential type is unconnected in block <hdmi_in>.
WARNING:Xst:2677 - Node <GND_9_o_PWR_9_o_div_80/Madd_GND_1098_o_b[3]_add_1_OUT_Madd_Madd1> of sequential type is unconnected in block <hdmi_in>.
WARNING:Xst:2677 - Node <frame_base_addr_31> of sequential type is unconnected in block <yoko_vfbc_backend>.
WARNING:Xst:1293 - FF/Latch <vfbc_cmd_data_i_5> has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_10> has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_12> has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_17> has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_23> has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_25> has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_26> has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_28> has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_29> has a constant value of 0 in block <tate_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vfbc_cmd_data_i_29> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_28> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_26> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_25> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_23> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_22> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_21> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_20> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_19> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_18> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_17> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_16> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_15> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_14> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_13> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_12> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_10> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_7> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vfbc_cmd_data_i_6> has a constant value of 0 in block <null_vfbc_backend>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance PLL_ISERDES in unit PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <vfbc_cmd_data_i_24> in Unit <tate_vfbc_backend> is equivalent to the following 3 FFs/Latches, which will be removed : <vfbc_cmd_data_i_27> <vfbc_cmd_data_i_30> <vfbc_cmd_data_i_31> 
INFO:Xst:2261 - The FF/Latch <vfbc_cmd_data_i_0> in Unit <tate_vfbc_backend> is equivalent to the following 7 FFs/Latches, which will be removed : <vfbc_cmd_data_i_1> <vfbc_cmd_data_i_2> <vfbc_cmd_data_i_3> <vfbc_cmd_data_i_4> <vfbc_cmd_data_i_6> <vfbc_cmd_data_i_7> <vfbc_cmd_data_i_8> 
INFO:Xst:2261 - The FF/Latch <frame_base_addr_13> in Unit <tate_vfbc_backend> is equivalent to the following FF/Latch, which will be removed : <frame_base_addr_18> 
INFO:Xst:2261 - The FF/Latch <frame_base_addr_19> in Unit <tate_vfbc_backend> is equivalent to the following FF/Latch, which will be removed : <frame_base_addr_20> 
INFO:Xst:2261 - The FF/Latch <vfbc_cmd_data_i_0> in Unit <null_vfbc_backend> is equivalent to the following 6 FFs/Latches, which will be removed : <vfbc_cmd_data_i_1> <vfbc_cmd_data_i_2> <vfbc_cmd_data_i_3> <vfbc_cmd_data_i_4> <vfbc_cmd_data_i_5> <vfbc_cmd_data_i_8> 
INFO:Xst:2261 - The FF/Latch <vfbc_cmd_data_i_24> in Unit <null_vfbc_backend> is equivalent to the following 3 FFs/Latches, which will be removed : <vfbc_cmd_data_i_27> <vfbc_cmd_data_i_30> <vfbc_cmd_data_i_31> 
INFO:Xst:2261 - The FF/Latch <vfbc_cmd_data_i_9> in Unit <null_vfbc_backend> is equivalent to the following FF/Latch, which will be removed : <vfbc_cmd_data_i_11> 

Optimizing unit <system_hdmi_in_0_wrapper> ...

Optimizing unit <DRAM16XN> ...

Optimizing unit <line_buffer_x32> ...

Optimizing unit <hdmi_in> ...

Optimizing unit <dvi_decoder> ...

Optimizing unit <decode> ...

Optimizing unit <serdes_1_to_5_diff_data> ...

Optimizing unit <phsaligner> ...

Optimizing unit <chnlbond> ...

Optimizing unit <yoko_vfbc_backend> ...

Optimizing unit <demux_5x32> ...

Optimizing unit <mux_32x5x16> ...

Optimizing unit <tate_vfbc_backend> ...
INFO:Xst:2261 - The FF/Latch <vfbc_cmd_data_i_19> in Unit <tate_vfbc_backend> is equivalent to the following FF/Latch, which will be removed : <vfbc_cmd_data_i_20> 
INFO:Xst:2261 - The FF/Latch <vfbc_cmd_data_i_13> in Unit <tate_vfbc_backend> is equivalent to the following FF/Latch, which will be removed : <vfbc_cmd_data_i_18> 
INFO:Xst:2261 - The FF/Latch <vfbc_cmd_data_i_19> in Unit <tate_vfbc_backend> is equivalent to the following FF/Latch, which will be removed : <vfbc_cmd_data_i_20> 
INFO:Xst:2261 - The FF/Latch <vfbc_cmd_data_i_13> in Unit <tate_vfbc_backend> is equivalent to the following FF/Latch, which will be removed : <vfbc_cmd_data_i_18> 

Optimizing unit <null_vfbc_backend> ...
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_15> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_14> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_13> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_12> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_11> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_10> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_9> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_8> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_7> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_6> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_5> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_4> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_3> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_2> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/delay_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/sdout_9> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/sdout_8> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/sdout_7> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/sdout_6> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/sdout_5> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/sdout_4> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/sdout_3> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/sdout_2> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/sdout_1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/sdout_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/de> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/de_orig> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/c1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_r/c0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_15> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_14> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_13> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_12> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_11> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_10> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_9> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_8> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_7> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_6> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_5> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_4> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_3> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_2> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/delay_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/sdout_9> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/sdout_8> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/sdout_7> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/sdout_6> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/sdout_5> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/sdout_4> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/sdout_3> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/sdout_2> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/sdout_1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/sdout_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/de> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/de_orig> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/c1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_g/c0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_b/sdout_9> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_b/sdout_8> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_b/sdout_7> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_b/sdout_6> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_b/sdout_5> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_b/sdout_4> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_b/sdout_3> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_b/sdout_2> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_b/sdout_1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_b/sdout_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/Inst_dvi_decoder/dec_b/c0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <hdmi_in_0/new_frame_cnt_7> has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_in_0/new_frame_cnt_6> has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_in_0/Inst_null_vfbc_backend/vfbc_cnt_31> has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_in_0/Inst_null_vfbc_backend/vfbc_cnt_30> has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_in_0/Inst_null_vfbc_backend/vfbc_cnt_29> has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_in_0/Inst_null_vfbc_backend/vfbc_cnt_28> has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_in_0/Inst_null_vfbc_backend/vfbc_cnt_27> has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_in_0/Inst_null_vfbc_backend/vfbc_cnt_26> has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_in_0/Inst_null_vfbc_backend/vfbc_cnt_25> has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_in_0/Inst_null_vfbc_backend/vfbc_cnt_24> has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_in_0/Inst_null_vfbc_backend/vfbc_cnt_23> has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_in_0/Inst_null_vfbc_backend/vfbc_cnt_22> has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/enable> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/enable> <hdmi_in_0/Inst_dvi_decoder/dec_r/des_0/enable> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/fb_selector_FSM_FFd1> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <hdmi_in_0/Inst_tate_vfbc_backend/frame_base_addr_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/fb_selector_FSM_FFd2> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <hdmi_in_0/Inst_tate_vfbc_backend/frame_base_addr_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/counter_0> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/counter_0> <hdmi_in_0/Inst_dvi_decoder/dec_r/des_0/counter_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/counter_1> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/counter_1> <hdmi_in_0/Inst_dvi_decoder/dec_r/des_0/counter_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/counter_2> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/counter_2> <hdmi_in_0/Inst_dvi_decoder/dec_r/des_0/counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/counter_3> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/counter_3> <hdmi_in_0/Inst_dvi_decoder/dec_r/des_0/counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/counter_4> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/counter_4> <hdmi_in_0/Inst_dvi_decoder/dec_r/des_0/counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/counter_5> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/counter_5> <hdmi_in_0/Inst_dvi_decoder/dec_r/des_0/counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/counter_6> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/counter_6> <hdmi_in_0/Inst_dvi_decoder/dec_r/des_0/counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/counter_7> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/counter_7> <hdmi_in_0/Inst_dvi_decoder/dec_r/des_0/counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/counter_8> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/counter_8> <hdmi_in_0/Inst_dvi_decoder/dec_r/des_0/counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/cbnd/rawdata_vld_rising> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/cbnd/rawdata_vld_rising> <hdmi_in_0/Inst_dvi_decoder/dec_r/cbnd/rawdata_vld_rising> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/cbnd/wa_0> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/cbnd/wa_0> <hdmi_in_0/Inst_dvi_decoder/dec_r/cbnd/wa_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/cbnd/wa_1> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/cbnd/wa_1> <hdmi_in_0/Inst_dvi_decoder/dec_r/cbnd/wa_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/cbnd/wa_2> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/cbnd/wa_2> <hdmi_in_0/Inst_dvi_decoder/dec_r/cbnd/wa_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/cbnd/wa_3> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/cbnd/wa_3> <hdmi_in_0/Inst_dvi_decoder/dec_r/cbnd/wa_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_r/toggle> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/toggle> <hdmi_in_0/Inst_dvi_decoder/dec_b/toggle> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/Inst_dvi_decoder/dec_b/cbnd/rawdata_vld_q> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/Inst_dvi_decoder/dec_g/cbnd/rawdata_vld_q> <hdmi_in_0/Inst_dvi_decoder/dec_r/cbnd/rawdata_vld_q> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_hdmi_in_0_wrapper, actual ratio is 7.

Final Macro Processing ...

Processing Unit <system_hdmi_in_0_wrapper> :
	Found 4-bit shift register for signal <hdmi_in_0/Inst_yoko_vfbc_backend/pixel_de>.
Unit <system_hdmi_in_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 831
 Flip-Flops                                            : 831
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_hdmi_in_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2053
#      GND                         : 1
#      INV                         : 28
#      LUT1                        : 115
#      LUT2                        : 72
#      LUT3                        : 156
#      LUT4                        : 122
#      LUT5                        : 596
#      LUT6                        : 541
#      MUXCY                       : 208
#      MUXF7                       : 19
#      VCC                         : 1
#      XORCY                       : 194
# FlipFlops/Latches                : 832
#      FD                          : 282
#      FDC                         : 58
#      FDCE                        : 31
#      FDE                         : 112
#      FDP                         : 9
#      FDPE                        : 3
#      FDR                         : 199
#      FDRE                        : 138
# RAMS                             : 94
#      RAM16X1D                    : 30
#      RAMB16BWER                  : 64
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 5
#      BUFIO2                      : 1
#      IBUFDS                      : 4
# DSPs                             : 7
#      DSP48A1                     : 7
# Others                           : 14
#      BUFPLL                      : 1
#      IODELAY2                    : 6
#      ISERDES2                    : 6
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             832  out of  54576     1%  
 Number of Slice LUTs:                 1691  out of  27288     6%  
    Number used as Logic:              1630  out of  27288     5%  
    Number used as Memory:               61  out of   6408     0%  
       Number used as RAM:               60
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1784
   Number with an unused Flip Flop:     952  out of   1784    53%  
   Number with an unused LUT:            93  out of   1784     5%  
   Number of fully used LUT-FF pairs:   739  out of   1784    41%  
   Number of unique control sets:        79

IO Utilization: 
 Number of IOs:                          80
 Number of bonded IOBs:                   8  out of    218     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               64  out of    116    55%  
    Number using Block RAM only:         64
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      7  out of     58    12%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)  | Load  |
----------------------------------------------+------------------------+-------+
hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1| BUFG                   | 814   |
hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2| BUFG                   | 119   |
----------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 17.107ns (Maximum Frequency: 58.456MHz)
   Minimum input arrival time before clock: 8.453ns
   Maximum output required time after clock: 2.844ns
   Maximum combinational path delay: 3.935ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Clock period: 17.107ns (frequency: 58.456MHz)
  Total number of paths / destination ports: 1844274 / 3554
-------------------------------------------------------------------------
Delay:               17.107ns (Levels of Logic = 8)
  Source:            hdmi_in_0/p_cnt_0 (FF)
  Destination:       hdmi_in_0/VFBC_WD_DATA_3 (FF)
  Source Clock:      hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_in_0/p_cnt_0 to hdmi_in_0/VFBC_WD_DATA_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.525   1.127  hdmi_in_0/p_cnt_0 (hdmi_in_0/p_cnt_0)
     LUT2:I1->O            6   0.254   0.875  hdmi_in_0/GND_9_o_GND_9_o_sub_84_OUT<1>11 (hdmi_in_0/GND_9_o_GND_9_o_sub_84_OUT<1>)
     DSP48A1:A1->PCOUT47    1   5.228   0.000  hdmi_in_0/Mmult_n0249 (hdmi_in_0/Mmult_n0249_PCOUT_to_Maddsub_n0248_PCIN_47)
     DSP48A1:PCIN47->P8   16   2.645   1.612  hdmi_in_0/Maddsub_n0248 (hdmi_in_0/GND_9_o_PWR_9_o_div_96/Madd_a[11]_b[3]_add_9_OUT_Madd_cy<8>)
     LUT5:I0->O            2   0.254   0.954  hdmi_in_0/GND_9_o_PWR_9_o_div_96/Mmux_a[0]_a[11]_MUX_459_o191 (hdmi_in_0/GND_9_o_PWR_9_o_div_96/a[7]_a[11]_MUX_452_o)
     LUT6:I3->O            1   0.235   0.790  hdmi_in_0/n0223<4>16_SW1 (N135)
     LUT4:I2->O            5   0.250   0.841  hdmi_in_0/n0223<4>16 (hdmi_in_0/n0223<4>)
     LUT6:I5->O            2   0.254   0.954  hdmi_in_0/Mmux_pxl_data109 (hdmi_in_0/Mmux_pxl_data109)
     LUT6:I3->O            2   0.235   0.000  hdmi_in_0/Mmux_pxl_data1014 (hdmi_in_0/pxl_data<3>)
     FDR:D                     0.074          hdmi_in_0/Inst_yoko_vfbc_backend/line_buffer_01_din_3
    ----------------------------------------
    Total                     17.107ns (9.954ns logic, 7.153ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Clock period: 5.913ns (frequency: 169.119MHz)
  Total number of paths / destination ports: 1148 / 143
-------------------------------------------------------------------------
Delay:               5.913ns (Levels of Logic = 3)
  Source:            hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/pdcounter_4 (FF)
  Destination:       hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/pdcounter_4 (FF)
  Source Clock:      hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/pdcounter_4 to hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/pdcounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.525   1.340  hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/pdcounter_4 (hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/pdcounter_4)
     LUT5:I0->O            7   0.254   1.186  hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/pdcounter[4]_GND_1083_o_equal_50_o<4>1 (hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/pdcounter[4]_GND_1083_o_equal_50_o)
     LUT6:I2->O            1   0.254   0.958  hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/_n0277_inv1 (hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/_n0277_inv1)
     LUT4:I0->O            5   0.254   0.840  hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/_n0277_inv2 (hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/_n0277_inv)
     FDCE:CE                   0.302          hdmi_in_0/Inst_dvi_decoder/dec_g/des_0/pdcounter_0
    ----------------------------------------
    Total                      5.913ns (1.589ns logic, 4.324ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 6922 / 177
-------------------------------------------------------------------------
Offset:              8.453ns (Levels of Logic = 34)
  Source:            SW<2> (PAD)
  Destination:       hdmi_in_0/Inst_yoko_vfbc_backend/frame_base_addr_30 (FF)
  Destination Clock: hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: SW<2> to hdmi_in_0/Inst_yoko_vfbc_backend/frame_base_addr_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            2   0.250   0.725  hdmi_in_0/Mram_hOffset31 (hdmi_in_0/Mram_hOffset3)
     DSP48A1:A3->P0        2   5.220   0.726  hdmi_in_0/Maddsub_hOffset[7]_PWR_9_o_MuLt_3_OUT (hdmi_in_0/frame_base_addr<0>)
     LUT5:I4->O            1   0.254   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_lut<0> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<0> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<1> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<2> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<3> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<4> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<5> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<6> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<7> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<8> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<9> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<10> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<11> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<12> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<13> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<14> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<15> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<16> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<17> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<18> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<19> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<20> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<21> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<22> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<23> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<24> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<25> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<26> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<27> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<28> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<28>)
     MUXCY:CI->O           0   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<29> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<29>)
     XORCY:CI->O           1   0.206   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_xor<30> (hdmi_in_0/Inst_yoko_vfbc_backend/frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT<30>)
     FDE:D                     0.074          hdmi_in_0/Inst_yoko_vfbc_backend/frame_base_addr_30
    ----------------------------------------
    Total                      8.453ns (7.002ns logic, 1.451ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 113 / 113
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            hdmi_in_0/Inst_dvi_decoder/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_in_0/Inst_dvi_decoder/dec_r/toggle (FF)
  Destination Clock: hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_in_0/Inst_dvi_decoder/ioclk_buf:LOCK to hdmi_in_0/Inst_dvi_decoder/dec_r/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           29   0.000   1.469  hdmi_in_0/Inst_dvi_decoder/ioclk_buf (hdmi_in_0/Inst_dvi_decoder/bufpll_lock)
     INV:I->O            101   0.255   2.211  hdmi_in_0/Inst_dvi_decoder/reset1_INV_0 (hdmi_in_0/pll_locked_n)
     FDC:CLR                   0.459          hdmi_in_0/Inst_dvi_decoder/dec_r/toggle
    ----------------------------------------
    Total                      4.394ns (0.714ns logic, 3.680ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 56 / 55
-------------------------------------------------------------------------
Offset:              2.844ns (Levels of Logic = 1)
  Source:            hdmi_in_0/frame_state_FSM_FFd1 (FF)
  Destination:       LOCKED_N (PAD)
  Source Clock:      hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_in_0/frame_state_FSM_FFd1 to LOCKED_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             68   0.525   2.069  hdmi_in_0/frame_state_FSM_FFd1 (hdmi_in_0/frame_state_FSM_FFd1)
     LUT2:I0->O            1   0.250   0.000  hdmi_in_0/_n02801 (LOCKED_N)
    ----------------------------------------
    Total                      2.844ns (0.775ns logic, 2.069ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.290ns (Levels of Logic = 0)
  Source:            hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/inc_data_int (FF)
  Destination:       hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/iodelay_s:INC (PAD)
  Source Clock:      hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/inc_data_int to hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/iodelay_s:INC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.765  hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/inc_data_int (hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/inc_data_int)
    IODELAY2:INC               0.000          hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/iodelay_m
    ----------------------------------------
    Total                      1.290ns (0.525ns logic, 0.765ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 50 / 43
-------------------------------------------------------------------------
Delay:               3.935ns (Levels of Logic = 1)
  Source:            hdmi_in_0/Inst_dvi_decoder/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/iserdes_s:RST (PAD)

  Data Path: hdmi_in_0/Inst_dvi_decoder/ioclk_buf:LOCK to hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/iserdes_s:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           29   0.000   1.469  hdmi_in_0/Inst_dvi_decoder/ioclk_buf (hdmi_in_0/Inst_dvi_decoder/bufpll_lock)
     INV:I->O            101   0.255   2.211  hdmi_in_0/Inst_dvi_decoder/reset1_INV_0 (hdmi_in_0/pll_locked_n)
    ISERDES2:RST               0.000          hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/iserdes_m
    ----------------------------------------
    Total                      3.935ns (0.255ns logic, 3.680ns route)
                                       (6.5% logic, 93.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1|   17.107|         |         |         |
hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2|    3.089|         |         |         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1|    1.619|         |         |         |
hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2|    5.913|         |         |         |
----------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.60 secs
 
--> 


Total memory usage is 546472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  219 (   0 filtered)
Number of infos    :   81 (   0 filtered)

