
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.36

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sine_out[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: sine_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sine_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.53    0.01    0.08    0.08 v sine_out[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         sine_out[0] (net)
                  0.01    0.00    0.08 v _521_/A1 (NAND2_X1)
     1    1.60    0.01    0.01    0.09 ^ _521_/ZN (NAND2_X1)
                                         _182_ (net)
                  0.01    0.00    0.09 ^ _527_/A1 (NAND2_X1)
     1    1.06    0.01    0.01    0.10 v _527_/ZN (NAND2_X1)
                                         _011_ (net)
                  0.01    0.00    0.10 v sine_out[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ sine_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: phase_in[12] (input port clocked by core_clock)
Endpoint: sine_out[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    7.35    0.00    0.00    0.20 ^ phase_in[12] (in)
                                         phase_in[12] (net)
                  0.00    0.00    0.20 ^ _323_/A (BUF_X1)
     7   13.09    0.03    0.05    0.25 ^ _323_/Z (BUF_X1)
                                         _261_ (net)
                  0.03    0.00    0.25 ^ _324_/A (INV_X1)
     4   12.23    0.02    0.03    0.28 v _324_/ZN (INV_X1)
                                         _309_ (net)
                  0.02    0.00    0.28 v _613_/A (HA_X1)
     1    0.88    0.01    0.03    0.31 v _613_/CO (HA_X1)
                                         _315_ (net)
                  0.01    0.00    0.31 v _363_/A (BUF_X1)
     4    4.62    0.01    0.03    0.34 v _363_/Z (BUF_X1)
                                         _036_ (net)
                  0.01    0.00    0.34 v _399_/A1 (NOR3_X1)
     1    6.71    0.06    0.07    0.41 ^ _399_/ZN (NOR3_X1)
                                         _071_ (net)
                  0.06    0.00    0.41 ^ _400_/B2 (AOI21_X4)
     8   17.87    0.02    0.03    0.44 v _400_/ZN (AOI21_X4)
                                         _072_ (net)
                  0.02    0.00    0.44 v _416_/A2 (OR2_X4)
     1    5.81    0.01    0.05    0.49 v _416_/ZN (OR2_X4)
                                         _087_ (net)
                  0.01    0.00    0.49 v _417_/A (BUF_X8)
    10   17.60    0.01    0.03    0.52 v _417_/Z (BUF_X8)
                                         _088_ (net)
                  0.01    0.00    0.52 v _590_/A (AOI221_X2)
     1    3.44    0.04    0.07    0.59 ^ _590_/ZN (AOI221_X2)
                                         _244_ (net)
                  0.04    0.00    0.59 ^ _591_/A3 (NOR3_X2)
     1    1.06    0.01    0.01    0.60 v _591_/ZN (NOR3_X2)
                                         _018_ (net)
                  0.01    0.00    0.60 v sine_out[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.60   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ sine_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: phase_in[12] (input port clocked by core_clock)
Endpoint: sine_out[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    7.35    0.00    0.00    0.20 ^ phase_in[12] (in)
                                         phase_in[12] (net)
                  0.00    0.00    0.20 ^ _323_/A (BUF_X1)
     7   13.09    0.03    0.05    0.25 ^ _323_/Z (BUF_X1)
                                         _261_ (net)
                  0.03    0.00    0.25 ^ _324_/A (INV_X1)
     4   12.23    0.02    0.03    0.28 v _324_/ZN (INV_X1)
                                         _309_ (net)
                  0.02    0.00    0.28 v _613_/A (HA_X1)
     1    0.88    0.01    0.03    0.31 v _613_/CO (HA_X1)
                                         _315_ (net)
                  0.01    0.00    0.31 v _363_/A (BUF_X1)
     4    4.62    0.01    0.03    0.34 v _363_/Z (BUF_X1)
                                         _036_ (net)
                  0.01    0.00    0.34 v _399_/A1 (NOR3_X1)
     1    6.71    0.06    0.07    0.41 ^ _399_/ZN (NOR3_X1)
                                         _071_ (net)
                  0.06    0.00    0.41 ^ _400_/B2 (AOI21_X4)
     8   17.87    0.02    0.03    0.44 v _400_/ZN (AOI21_X4)
                                         _072_ (net)
                  0.02    0.00    0.44 v _416_/A2 (OR2_X4)
     1    5.81    0.01    0.05    0.49 v _416_/ZN (OR2_X4)
                                         _087_ (net)
                  0.01    0.00    0.49 v _417_/A (BUF_X8)
    10   17.60    0.01    0.03    0.52 v _417_/Z (BUF_X8)
                                         _088_ (net)
                  0.01    0.00    0.52 v _590_/A (AOI221_X2)
     1    3.44    0.04    0.07    0.59 ^ _590_/ZN (AOI221_X2)
                                         _244_ (net)
                  0.04    0.00    0.59 ^ _591_/A3 (NOR3_X2)
     1    1.06    0.01    0.01    0.60 v _591_/ZN (NOR3_X2)
                                         _018_ (net)
                  0.01    0.00    0.60 v sine_out[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.60   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ sine_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.43e-04   4.17e-06   1.80e-06   1.49e-04  48.8%
Combinational          7.86e-05   6.94e-05   8.83e-06   1.57e-04  51.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.22e-04   7.36e-05   1.06e-05   3.06e-04 100.0%
                          72.5%      24.0%       3.5%
