lib_name: bag2_analog
cell_name: amp_folded_cascode
pins: [ "VDD", "VSS", "VINN", "VINP", "VNMIDA", "VBTAIL", "VOUTP", "VOUTN", "VNMIDB", "VPMIDA", "VPMIDB", "VP<1:0>", "VN<1:0>", "VOUT" ]
instances:
  XDIFFPAIR:
    lib_name: bag2_analog
    cell_name: diffpair_n
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "VPMIDB"
        num_bits: 1
      VOUTP:
        direction: output
        net_name: "VPMIDA"
        num_bits: 1
      VBTAIL:
        direction: input
        net_name: "VBTAIL"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VINN"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VINP"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN12:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN13:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XNB:
    lib_name: bag2_analog
    cell_name: cascode_n
    instpins:
      M:
        direction: inputOutput
        net_name: "VNMIDB"
        num_bits: 1
      G<0>:
        direction: inputOutput
        net_name: "VN<0>"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VOUTN"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G<1>:
        direction: inputOutput
        net_name: "VN<1>"
        num_bits: 1
  XNA:
    lib_name: bag2_analog
    cell_name: cascode_n
    instpins:
      M:
        direction: inputOutput
        net_name: "VNMIDA"
        num_bits: 1
      G<0>:
        direction: inputOutput
        net_name: "VN<0>"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VOUTP"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G<1>:
        direction: inputOutput
        net_name: "VN<1>"
        num_bits: 1
  XPA:
    lib_name: bag2_analog
    cell_name: cascode_p
    instpins:
      M:
        direction: inputOutput
        net_name: "VPMIDA"
        num_bits: 1
      G<0>:
        direction: inputOutput
        net_name: "VP<0>"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VOUTP"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G<1>:
        direction: inputOutput
        net_name: "VP<1>"
        num_bits: 1
  XPB:
    lib_name: bag2_analog
    cell_name: cascode_p
    instpins:
      M:
        direction: inputOutput
        net_name: "VPMIDB"
        num_bits: 1
      G<0>:
        direction: inputOutput
        net_name: "VP<0>"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VOUTN"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G<1>:
        direction: inputOutput
        net_name: "VP<1>"
        num_bits: 1
