FIRRTL version 1.2.0
circuit GPIO :
  module GPIO :
    input clock : Clock
    input reset : UInt<1>
    input io_apb_PSEL : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    input io_apb_PENABLE : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    input io_apb_PWRITE : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    input io_apb_PADDR : UInt<8> @[src/main/scala/GPIO.scala 13:14]
    input io_apb_PWDATA : UInt<16> @[src/main/scala/GPIO.scala 13:14]
    output io_apb_PRDATA : UInt<16> @[src/main/scala/GPIO.scala 13:14]
    output io_apb_PREADY : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    output io_apb_PSLVERR : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    input io_pins_gpioInput : UInt<16> @[src/main/scala/GPIO.scala 13:14]
    output io_pins_gpioOutput : UInt<16> @[src/main/scala/GPIO.scala 13:14]
    output io_pins_gpioOutputEnable : UInt<16> @[src/main/scala/GPIO.scala 13:14]
    output io_pins_irqOutput : UInt<1> @[src/main/scala/GPIO.scala 13:14]

    reg regs_DIRECTION : UInt<16>, clock with :
      reset => (UInt<1>("h0"), regs_DIRECTION) @[src/main/scala/GPIORegs.scala 34:26]
    reg regs_OUTPUT : UInt<16>, clock with :
      reset => (UInt<1>("h0"), regs_OUTPUT) @[src/main/scala/GPIORegs.scala 35:23]
    reg regs_INPUT : UInt<16>, clock with :
      reset => (UInt<1>("h0"), regs_INPUT) @[src/main/scala/GPIORegs.scala 36:22]
    reg regs_MODE : UInt<16>, clock with :
      reset => (UInt<1>("h0"), regs_MODE) @[src/main/scala/GPIORegs.scala 37:21]
    reg regs_ATOMIC_OPERATION : UInt<4>, clock with :
      reset => (UInt<1>("h0"), regs_ATOMIC_OPERATION) @[src/main/scala/GPIORegs.scala 40:33]
    reg regs_ATOMIC_MASK : UInt<16>, clock with :
      reset => (UInt<1>("h0"), regs_ATOMIC_MASK) @[src/main/scala/GPIORegs.scala 41:28]
    reg regs_ATOMIC_SET : UInt<1>, clock with :
      reset => (UInt<1>("h0"), regs_ATOMIC_SET) @[src/main/scala/GPIORegs.scala 42:27]
    reg regs_virtualPortOutput : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regs_virtualPortOutput) @[src/main/scala/GPIORegs.scala 45:34]
    reg regs_virtualToPhysicalMap_0 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_0) @[src/main/scala/GPIORegs.scala 48:12]
    reg regs_virtualToPhysicalMap_1 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_1) @[src/main/scala/GPIORegs.scala 48:12]
    reg regs_virtualToPhysicalMap_2 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_2) @[src/main/scala/GPIORegs.scala 48:12]
    reg regs_virtualToPhysicalMap_3 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_3) @[src/main/scala/GPIORegs.scala 48:12]
    reg regs_virtualToPhysicalMap_4 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_4) @[src/main/scala/GPIORegs.scala 48:12]
    reg regs_virtualToPhysicalMap_5 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_5) @[src/main/scala/GPIORegs.scala 48:12]
    reg regs_virtualToPhysicalMap_6 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_6) @[src/main/scala/GPIORegs.scala 48:12]
    reg regs_virtualToPhysicalMap_7 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), regs_virtualToPhysicalMap_7) @[src/main/scala/GPIORegs.scala 48:12]
    reg regs_virtualPortEnable : UInt<1>, clock with :
      reset => (UInt<1>("h0"), regs_virtualPortEnable) @[src/main/scala/GPIORegs.scala 52:34]
    reg regs_TRIGGER_TYPE : UInt<16>, clock with :
      reset => (UInt<1>("h0"), regs_TRIGGER_TYPE) @[src/main/scala/GPIORegs.scala 55:29]
    reg regs_TRIGGER_LO : UInt<16>, clock with :
      reset => (UInt<1>("h0"), regs_TRIGGER_LO) @[src/main/scala/GPIORegs.scala 56:27]
    reg regs_TRIGGER_HI : UInt<16>, clock with :
      reset => (UInt<1>("h0"), regs_TRIGGER_HI) @[src/main/scala/GPIORegs.scala 57:27]
    reg regs_TRIGGER_STATUS : UInt<16>, clock with :
      reset => (UInt<1>("h0"), regs_TRIGGER_STATUS) @[src/main/scala/GPIORegs.scala 58:31]
    reg regs_IRQ_ENABLE : UInt<16>, clock with :
      reset => (UInt<1>("h0"), regs_IRQ_ENABLE) @[src/main/scala/GPIORegs.scala 59:27]
    reg gpioInputSyncPrev : UInt<16>, clock with :
      reset => (UInt<1>("h0"), gpioInputSyncPrev) @[src/main/scala/GPIO.scala 29:34]
    reg gpioInputSync_REG : UInt<16>, clock with :
      reset => (UInt<1>("h0"), gpioInputSync_REG) @[src/main/scala/GPIO.scala 31:38]
    reg gpioInputSync : UInt<16>, clock with :
      reset => (UInt<1>("h0"), gpioInputSync) @[src/main/scala/GPIO.scala 31:30]
    node _T = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_1 = eq(regs_virtualToPhysicalMap_7, UInt<1>("h0")) @[src/main/scala/GPIO.scala 36:41]
    node _T_2 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 38:28]
    node _T_3 = eq(_T_2, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_4 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_5 = eq(_T_4, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_1 = or(regs_OUTPUT, _OUTPUT_T) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_2 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_3 = not(_OUTPUT_T_2) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_4 = and(regs_OUTPUT, _OUTPUT_T_3) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_0 = mux(_T_5, _OUTPUT_T_1, _OUTPUT_T_4) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_6 = bits(regs_INPUT, 0, 0) @[src/main/scala/GPIO.scala 43:26]
    node _T_7 = eq(_T_6, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_1 = or(regs_virtualPortOutput, _virtualPortOutput_T) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_2 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_3 = not(_virtualPortOutput_T_2) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_4 = and(regs_virtualPortOutput, _virtualPortOutput_T_3) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_1 = mux(_T_7, _virtualPortOutput_T_1, _virtualPortOutput_T_4) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_2 = mux(_T_3, _GEN_0, regs_OUTPUT) @[src/main/scala/GPIO.scala 38:41 src/main/scala/GPIORegs.scala 35:23]
    node _GEN_3 = mux(_T_3, regs_virtualPortOutput, _GEN_1) @[src/main/scala/GPIO.scala 38:41 src/main/scala/GPIORegs.scala 45:34]
    node _GEN_4 = mux(_T_1, _GEN_2, regs_OUTPUT) @[src/main/scala/GPIO.scala 36:50 src/main/scala/GPIORegs.scala 35:23]
    node _GEN_5 = mux(_T_1, _GEN_3, regs_virtualPortOutput) @[src/main/scala/GPIO.scala 36:50 src/main/scala/GPIORegs.scala 45:34]
    node _T_8 = eq(regs_virtualToPhysicalMap_6, UInt<1>("h0")) @[src/main/scala/GPIO.scala 36:41]
    node _T_9 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 38:28]
    node _T_10 = eq(_T_9, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_11 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_12 = eq(_T_11, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_5 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_6 = or(regs_OUTPUT, _OUTPUT_T_5) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_7 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_8 = not(_OUTPUT_T_7) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_9 = and(regs_OUTPUT, _OUTPUT_T_8) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_6 = mux(_T_12, _OUTPUT_T_6, _OUTPUT_T_9) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_13 = bits(regs_INPUT, 0, 0) @[src/main/scala/GPIO.scala 43:26]
    node _T_14 = eq(_T_13, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_5 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_6 = or(regs_virtualPortOutput, _virtualPortOutput_T_5) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_7 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_8 = not(_virtualPortOutput_T_7) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_9 = and(regs_virtualPortOutput, _virtualPortOutput_T_8) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_7 = mux(_T_14, _virtualPortOutput_T_6, _virtualPortOutput_T_9) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_8 = mux(_T_10, _GEN_6, _GEN_4) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_9 = mux(_T_10, _GEN_5, _GEN_7) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_10 = mux(_T_8, _GEN_8, _GEN_4) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_11 = mux(_T_8, _GEN_9, _GEN_5) @[src/main/scala/GPIO.scala 36:50]
    node _T_15 = eq(regs_virtualToPhysicalMap_5, UInt<1>("h0")) @[src/main/scala/GPIO.scala 36:41]
    node _T_16 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 38:28]
    node _T_17 = eq(_T_16, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_18 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_19 = eq(_T_18, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_10 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_11 = or(regs_OUTPUT, _OUTPUT_T_10) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_12 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_13 = not(_OUTPUT_T_12) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_14 = and(regs_OUTPUT, _OUTPUT_T_13) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_12 = mux(_T_19, _OUTPUT_T_11, _OUTPUT_T_14) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_20 = bits(regs_INPUT, 0, 0) @[src/main/scala/GPIO.scala 43:26]
    node _T_21 = eq(_T_20, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_10 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_11 = or(regs_virtualPortOutput, _virtualPortOutput_T_10) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_12 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_13 = not(_virtualPortOutput_T_12) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_14 = and(regs_virtualPortOutput, _virtualPortOutput_T_13) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_13 = mux(_T_21, _virtualPortOutput_T_11, _virtualPortOutput_T_14) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_14 = mux(_T_17, _GEN_12, _GEN_10) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_15 = mux(_T_17, _GEN_11, _GEN_13) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_16 = mux(_T_15, _GEN_14, _GEN_10) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_17 = mux(_T_15, _GEN_15, _GEN_11) @[src/main/scala/GPIO.scala 36:50]
    node _T_22 = eq(regs_virtualToPhysicalMap_4, UInt<1>("h0")) @[src/main/scala/GPIO.scala 36:41]
    node _T_23 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 38:28]
    node _T_24 = eq(_T_23, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_25 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_26 = eq(_T_25, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_15 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_16 = or(regs_OUTPUT, _OUTPUT_T_15) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_17 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_18 = not(_OUTPUT_T_17) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_19 = and(regs_OUTPUT, _OUTPUT_T_18) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_18 = mux(_T_26, _OUTPUT_T_16, _OUTPUT_T_19) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_27 = bits(regs_INPUT, 0, 0) @[src/main/scala/GPIO.scala 43:26]
    node _T_28 = eq(_T_27, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_15 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_16 = or(regs_virtualPortOutput, _virtualPortOutput_T_15) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_17 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_18 = not(_virtualPortOutput_T_17) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_19 = and(regs_virtualPortOutput, _virtualPortOutput_T_18) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_19 = mux(_T_28, _virtualPortOutput_T_16, _virtualPortOutput_T_19) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_20 = mux(_T_24, _GEN_18, _GEN_16) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_21 = mux(_T_24, _GEN_17, _GEN_19) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_22 = mux(_T_22, _GEN_20, _GEN_16) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_23 = mux(_T_22, _GEN_21, _GEN_17) @[src/main/scala/GPIO.scala 36:50]
    node _T_29 = eq(regs_virtualToPhysicalMap_3, UInt<1>("h0")) @[src/main/scala/GPIO.scala 36:41]
    node _T_30 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 38:28]
    node _T_31 = eq(_T_30, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_32 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_33 = eq(_T_32, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_20 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_21 = or(regs_OUTPUT, _OUTPUT_T_20) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_22 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_23 = not(_OUTPUT_T_22) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_24 = and(regs_OUTPUT, _OUTPUT_T_23) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_24 = mux(_T_33, _OUTPUT_T_21, _OUTPUT_T_24) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_34 = bits(regs_INPUT, 0, 0) @[src/main/scala/GPIO.scala 43:26]
    node _T_35 = eq(_T_34, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_20 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_21 = or(regs_virtualPortOutput, _virtualPortOutput_T_20) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_22 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_23 = not(_virtualPortOutput_T_22) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_24 = and(regs_virtualPortOutput, _virtualPortOutput_T_23) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_25 = mux(_T_35, _virtualPortOutput_T_21, _virtualPortOutput_T_24) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_26 = mux(_T_31, _GEN_24, _GEN_22) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_27 = mux(_T_31, _GEN_23, _GEN_25) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_28 = mux(_T_29, _GEN_26, _GEN_22) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_29 = mux(_T_29, _GEN_27, _GEN_23) @[src/main/scala/GPIO.scala 36:50]
    node _T_36 = eq(regs_virtualToPhysicalMap_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 36:41]
    node _T_37 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 38:28]
    node _T_38 = eq(_T_37, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_39 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_40 = eq(_T_39, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_25 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_26 = or(regs_OUTPUT, _OUTPUT_T_25) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_27 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_28 = not(_OUTPUT_T_27) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_29 = and(regs_OUTPUT, _OUTPUT_T_28) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_30 = mux(_T_40, _OUTPUT_T_26, _OUTPUT_T_29) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_41 = bits(regs_INPUT, 0, 0) @[src/main/scala/GPIO.scala 43:26]
    node _T_42 = eq(_T_41, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_25 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_26 = or(regs_virtualPortOutput, _virtualPortOutput_T_25) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_27 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_28 = not(_virtualPortOutput_T_27) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_29 = and(regs_virtualPortOutput, _virtualPortOutput_T_28) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_31 = mux(_T_42, _virtualPortOutput_T_26, _virtualPortOutput_T_29) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_32 = mux(_T_38, _GEN_30, _GEN_28) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_33 = mux(_T_38, _GEN_29, _GEN_31) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_34 = mux(_T_36, _GEN_32, _GEN_28) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_35 = mux(_T_36, _GEN_33, _GEN_29) @[src/main/scala/GPIO.scala 36:50]
    node _T_43 = eq(regs_virtualToPhysicalMap_1, UInt<1>("h0")) @[src/main/scala/GPIO.scala 36:41]
    node _T_44 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 38:28]
    node _T_45 = eq(_T_44, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_46 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_47 = eq(_T_46, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_30 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_31 = or(regs_OUTPUT, _OUTPUT_T_30) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_32 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_33 = not(_OUTPUT_T_32) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_34 = and(regs_OUTPUT, _OUTPUT_T_33) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_36 = mux(_T_47, _OUTPUT_T_31, _OUTPUT_T_34) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_48 = bits(regs_INPUT, 0, 0) @[src/main/scala/GPIO.scala 43:26]
    node _T_49 = eq(_T_48, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_30 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_31 = or(regs_virtualPortOutput, _virtualPortOutput_T_30) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_32 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_33 = not(_virtualPortOutput_T_32) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_34 = and(regs_virtualPortOutput, _virtualPortOutput_T_33) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_37 = mux(_T_49, _virtualPortOutput_T_31, _virtualPortOutput_T_34) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_38 = mux(_T_45, _GEN_36, _GEN_34) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_39 = mux(_T_45, _GEN_35, _GEN_37) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_40 = mux(_T_43, _GEN_38, _GEN_34) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_41 = mux(_T_43, _GEN_39, _GEN_35) @[src/main/scala/GPIO.scala 36:50]
    node _T_50 = eq(regs_virtualToPhysicalMap_0, UInt<1>("h0")) @[src/main/scala/GPIO.scala 36:41]
    node _T_51 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 38:28]
    node _T_52 = eq(_T_51, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_53 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_54 = eq(_T_53, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_35 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_36 = or(regs_OUTPUT, _OUTPUT_T_35) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_37 = dshl(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_38 = not(_OUTPUT_T_37) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_39 = and(regs_OUTPUT, _OUTPUT_T_38) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_42 = mux(_T_54, _OUTPUT_T_36, _OUTPUT_T_39) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_55 = bits(regs_INPUT, 0, 0) @[src/main/scala/GPIO.scala 43:26]
    node _T_56 = eq(_T_55, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_35 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_36 = or(regs_virtualPortOutput, _virtualPortOutput_T_35) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_37 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_38 = not(_virtualPortOutput_T_37) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_39 = and(regs_virtualPortOutput, _virtualPortOutput_T_38) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_43 = mux(_T_56, _virtualPortOutput_T_36, _virtualPortOutput_T_39) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_44 = mux(_T_52, _GEN_42, _GEN_40) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_45 = mux(_T_52, _GEN_41, _GEN_43) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_46 = mux(_T_50, _GEN_44, _GEN_40) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_47 = mux(_T_50, _GEN_45, _GEN_41) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_48 = mux(_T, _GEN_46, regs_OUTPUT) @[src/main/scala/GPIO.scala 34:71 src/main/scala/GPIORegs.scala 35:23]
    node _GEN_49 = mux(_T, _GEN_47, regs_virtualPortOutput) @[src/main/scala/GPIO.scala 34:71 src/main/scala/GPIORegs.scala 45:34]
    node _T_57 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_58 = eq(regs_virtualToPhysicalMap_7, UInt<1>("h1")) @[src/main/scala/GPIO.scala 36:41]
    node _T_59 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 38:28]
    node _T_60 = eq(_T_59, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_61 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_62 = eq(_T_61, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_40 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_41 = or(regs_OUTPUT, _OUTPUT_T_40) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_42 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_43 = not(_OUTPUT_T_42) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_44 = and(regs_OUTPUT, _OUTPUT_T_43) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_50 = mux(_T_62, _OUTPUT_T_41, _OUTPUT_T_44) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_63 = bits(regs_INPUT, 1, 1) @[src/main/scala/GPIO.scala 43:26]
    node _T_64 = eq(_T_63, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_40 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_41 = or(regs_virtualPortOutput, _virtualPortOutput_T_40) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_42 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_43 = not(_virtualPortOutput_T_42) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_44 = and(regs_virtualPortOutput, _virtualPortOutput_T_43) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_51 = mux(_T_64, _virtualPortOutput_T_41, _virtualPortOutput_T_44) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_52 = mux(_T_60, _GEN_50, _GEN_48) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_53 = mux(_T_60, _GEN_49, _GEN_51) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_54 = mux(_T_58, _GEN_52, _GEN_48) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_55 = mux(_T_58, _GEN_53, _GEN_49) @[src/main/scala/GPIO.scala 36:50]
    node _T_65 = eq(regs_virtualToPhysicalMap_6, UInt<1>("h1")) @[src/main/scala/GPIO.scala 36:41]
    node _T_66 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 38:28]
    node _T_67 = eq(_T_66, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_68 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_69 = eq(_T_68, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_45 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_46 = or(regs_OUTPUT, _OUTPUT_T_45) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_47 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_48 = not(_OUTPUT_T_47) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_49 = and(regs_OUTPUT, _OUTPUT_T_48) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_56 = mux(_T_69, _OUTPUT_T_46, _OUTPUT_T_49) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_70 = bits(regs_INPUT, 1, 1) @[src/main/scala/GPIO.scala 43:26]
    node _T_71 = eq(_T_70, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_45 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_46 = or(regs_virtualPortOutput, _virtualPortOutput_T_45) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_47 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_48 = not(_virtualPortOutput_T_47) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_49 = and(regs_virtualPortOutput, _virtualPortOutput_T_48) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_57 = mux(_T_71, _virtualPortOutput_T_46, _virtualPortOutput_T_49) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_58 = mux(_T_67, _GEN_56, _GEN_54) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_59 = mux(_T_67, _GEN_55, _GEN_57) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_60 = mux(_T_65, _GEN_58, _GEN_54) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_61 = mux(_T_65, _GEN_59, _GEN_55) @[src/main/scala/GPIO.scala 36:50]
    node _T_72 = eq(regs_virtualToPhysicalMap_5, UInt<1>("h1")) @[src/main/scala/GPIO.scala 36:41]
    node _T_73 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 38:28]
    node _T_74 = eq(_T_73, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_75 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_76 = eq(_T_75, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_50 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_51 = or(regs_OUTPUT, _OUTPUT_T_50) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_52 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_53 = not(_OUTPUT_T_52) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_54 = and(regs_OUTPUT, _OUTPUT_T_53) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_62 = mux(_T_76, _OUTPUT_T_51, _OUTPUT_T_54) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_77 = bits(regs_INPUT, 1, 1) @[src/main/scala/GPIO.scala 43:26]
    node _T_78 = eq(_T_77, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_50 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_51 = or(regs_virtualPortOutput, _virtualPortOutput_T_50) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_52 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_53 = not(_virtualPortOutput_T_52) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_54 = and(regs_virtualPortOutput, _virtualPortOutput_T_53) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_63 = mux(_T_78, _virtualPortOutput_T_51, _virtualPortOutput_T_54) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_64 = mux(_T_74, _GEN_62, _GEN_60) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_65 = mux(_T_74, _GEN_61, _GEN_63) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_66 = mux(_T_72, _GEN_64, _GEN_60) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_67 = mux(_T_72, _GEN_65, _GEN_61) @[src/main/scala/GPIO.scala 36:50]
    node _T_79 = eq(regs_virtualToPhysicalMap_4, UInt<1>("h1")) @[src/main/scala/GPIO.scala 36:41]
    node _T_80 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 38:28]
    node _T_81 = eq(_T_80, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_82 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_83 = eq(_T_82, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_55 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_56 = or(regs_OUTPUT, _OUTPUT_T_55) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_57 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_58 = not(_OUTPUT_T_57) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_59 = and(regs_OUTPUT, _OUTPUT_T_58) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_68 = mux(_T_83, _OUTPUT_T_56, _OUTPUT_T_59) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_84 = bits(regs_INPUT, 1, 1) @[src/main/scala/GPIO.scala 43:26]
    node _T_85 = eq(_T_84, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_55 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_56 = or(regs_virtualPortOutput, _virtualPortOutput_T_55) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_57 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_58 = not(_virtualPortOutput_T_57) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_59 = and(regs_virtualPortOutput, _virtualPortOutput_T_58) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_69 = mux(_T_85, _virtualPortOutput_T_56, _virtualPortOutput_T_59) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_70 = mux(_T_81, _GEN_68, _GEN_66) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_71 = mux(_T_81, _GEN_67, _GEN_69) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_72 = mux(_T_79, _GEN_70, _GEN_66) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_73 = mux(_T_79, _GEN_71, _GEN_67) @[src/main/scala/GPIO.scala 36:50]
    node _T_86 = eq(regs_virtualToPhysicalMap_3, UInt<1>("h1")) @[src/main/scala/GPIO.scala 36:41]
    node _T_87 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 38:28]
    node _T_88 = eq(_T_87, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_89 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_90 = eq(_T_89, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_60 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_61 = or(regs_OUTPUT, _OUTPUT_T_60) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_62 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_63 = not(_OUTPUT_T_62) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_64 = and(regs_OUTPUT, _OUTPUT_T_63) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_74 = mux(_T_90, _OUTPUT_T_61, _OUTPUT_T_64) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_91 = bits(regs_INPUT, 1, 1) @[src/main/scala/GPIO.scala 43:26]
    node _T_92 = eq(_T_91, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_60 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_61 = or(regs_virtualPortOutput, _virtualPortOutput_T_60) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_62 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_63 = not(_virtualPortOutput_T_62) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_64 = and(regs_virtualPortOutput, _virtualPortOutput_T_63) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_75 = mux(_T_92, _virtualPortOutput_T_61, _virtualPortOutput_T_64) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_76 = mux(_T_88, _GEN_74, _GEN_72) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_77 = mux(_T_88, _GEN_73, _GEN_75) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_78 = mux(_T_86, _GEN_76, _GEN_72) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_79 = mux(_T_86, _GEN_77, _GEN_73) @[src/main/scala/GPIO.scala 36:50]
    node _T_93 = eq(regs_virtualToPhysicalMap_2, UInt<1>("h1")) @[src/main/scala/GPIO.scala 36:41]
    node _T_94 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 38:28]
    node _T_95 = eq(_T_94, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_96 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_97 = eq(_T_96, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_65 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_66 = or(regs_OUTPUT, _OUTPUT_T_65) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_67 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_68 = not(_OUTPUT_T_67) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_69 = and(regs_OUTPUT, _OUTPUT_T_68) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_80 = mux(_T_97, _OUTPUT_T_66, _OUTPUT_T_69) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_98 = bits(regs_INPUT, 1, 1) @[src/main/scala/GPIO.scala 43:26]
    node _T_99 = eq(_T_98, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_65 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_66 = or(regs_virtualPortOutput, _virtualPortOutput_T_65) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_67 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_68 = not(_virtualPortOutput_T_67) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_69 = and(regs_virtualPortOutput, _virtualPortOutput_T_68) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_81 = mux(_T_99, _virtualPortOutput_T_66, _virtualPortOutput_T_69) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_82 = mux(_T_95, _GEN_80, _GEN_78) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_83 = mux(_T_95, _GEN_79, _GEN_81) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_84 = mux(_T_93, _GEN_82, _GEN_78) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_85 = mux(_T_93, _GEN_83, _GEN_79) @[src/main/scala/GPIO.scala 36:50]
    node _T_100 = eq(regs_virtualToPhysicalMap_1, UInt<1>("h1")) @[src/main/scala/GPIO.scala 36:41]
    node _T_101 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 38:28]
    node _T_102 = eq(_T_101, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_103 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_104 = eq(_T_103, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_70 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_71 = or(regs_OUTPUT, _OUTPUT_T_70) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_72 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_73 = not(_OUTPUT_T_72) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_74 = and(regs_OUTPUT, _OUTPUT_T_73) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_86 = mux(_T_104, _OUTPUT_T_71, _OUTPUT_T_74) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_105 = bits(regs_INPUT, 1, 1) @[src/main/scala/GPIO.scala 43:26]
    node _T_106 = eq(_T_105, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_70 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_71 = or(regs_virtualPortOutput, _virtualPortOutput_T_70) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_72 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_73 = not(_virtualPortOutput_T_72) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_74 = and(regs_virtualPortOutput, _virtualPortOutput_T_73) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_87 = mux(_T_106, _virtualPortOutput_T_71, _virtualPortOutput_T_74) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_88 = mux(_T_102, _GEN_86, _GEN_84) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_89 = mux(_T_102, _GEN_85, _GEN_87) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_90 = mux(_T_100, _GEN_88, _GEN_84) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_91 = mux(_T_100, _GEN_89, _GEN_85) @[src/main/scala/GPIO.scala 36:50]
    node _T_107 = eq(regs_virtualToPhysicalMap_0, UInt<1>("h1")) @[src/main/scala/GPIO.scala 36:41]
    node _T_108 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 38:28]
    node _T_109 = eq(_T_108, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_110 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_111 = eq(_T_110, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_75 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_76 = or(regs_OUTPUT, _OUTPUT_T_75) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_77 = dshl(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_78 = not(_OUTPUT_T_77) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_79 = and(regs_OUTPUT, _OUTPUT_T_78) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_92 = mux(_T_111, _OUTPUT_T_76, _OUTPUT_T_79) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_112 = bits(regs_INPUT, 1, 1) @[src/main/scala/GPIO.scala 43:26]
    node _T_113 = eq(_T_112, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_75 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_76 = or(regs_virtualPortOutput, _virtualPortOutput_T_75) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_77 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_78 = not(_virtualPortOutput_T_77) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_79 = and(regs_virtualPortOutput, _virtualPortOutput_T_78) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_93 = mux(_T_113, _virtualPortOutput_T_76, _virtualPortOutput_T_79) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_94 = mux(_T_109, _GEN_92, _GEN_90) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_95 = mux(_T_109, _GEN_91, _GEN_93) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_96 = mux(_T_107, _GEN_94, _GEN_90) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_97 = mux(_T_107, _GEN_95, _GEN_91) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_98 = mux(_T_57, _GEN_96, _GEN_48) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_99 = mux(_T_57, _GEN_97, _GEN_49) @[src/main/scala/GPIO.scala 34:71]
    node _T_114 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_115 = eq(regs_virtualToPhysicalMap_7, UInt<2>("h2")) @[src/main/scala/GPIO.scala 36:41]
    node _T_116 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 38:28]
    node _T_117 = eq(_T_116, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_118 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_119 = eq(_T_118, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_80 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_81 = or(regs_OUTPUT, _OUTPUT_T_80) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_82 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_83 = not(_OUTPUT_T_82) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_84 = and(regs_OUTPUT, _OUTPUT_T_83) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_100 = mux(_T_119, _OUTPUT_T_81, _OUTPUT_T_84) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_120 = bits(regs_INPUT, 2, 2) @[src/main/scala/GPIO.scala 43:26]
    node _T_121 = eq(_T_120, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_80 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_81 = or(regs_virtualPortOutput, _virtualPortOutput_T_80) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_82 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_83 = not(_virtualPortOutput_T_82) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_84 = and(regs_virtualPortOutput, _virtualPortOutput_T_83) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_101 = mux(_T_121, _virtualPortOutput_T_81, _virtualPortOutput_T_84) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_102 = mux(_T_117, _GEN_100, _GEN_98) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_103 = mux(_T_117, _GEN_99, _GEN_101) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_104 = mux(_T_115, _GEN_102, _GEN_98) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_105 = mux(_T_115, _GEN_103, _GEN_99) @[src/main/scala/GPIO.scala 36:50]
    node _T_122 = eq(regs_virtualToPhysicalMap_6, UInt<2>("h2")) @[src/main/scala/GPIO.scala 36:41]
    node _T_123 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 38:28]
    node _T_124 = eq(_T_123, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_125 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_126 = eq(_T_125, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_85 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_86 = or(regs_OUTPUT, _OUTPUT_T_85) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_87 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_88 = not(_OUTPUT_T_87) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_89 = and(regs_OUTPUT, _OUTPUT_T_88) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_106 = mux(_T_126, _OUTPUT_T_86, _OUTPUT_T_89) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_127 = bits(regs_INPUT, 2, 2) @[src/main/scala/GPIO.scala 43:26]
    node _T_128 = eq(_T_127, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_85 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_86 = or(regs_virtualPortOutput, _virtualPortOutput_T_85) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_87 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_88 = not(_virtualPortOutput_T_87) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_89 = and(regs_virtualPortOutput, _virtualPortOutput_T_88) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_107 = mux(_T_128, _virtualPortOutput_T_86, _virtualPortOutput_T_89) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_108 = mux(_T_124, _GEN_106, _GEN_104) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_109 = mux(_T_124, _GEN_105, _GEN_107) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_110 = mux(_T_122, _GEN_108, _GEN_104) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_111 = mux(_T_122, _GEN_109, _GEN_105) @[src/main/scala/GPIO.scala 36:50]
    node _T_129 = eq(regs_virtualToPhysicalMap_5, UInt<2>("h2")) @[src/main/scala/GPIO.scala 36:41]
    node _T_130 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 38:28]
    node _T_131 = eq(_T_130, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_132 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_133 = eq(_T_132, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_90 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_91 = or(regs_OUTPUT, _OUTPUT_T_90) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_92 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_93 = not(_OUTPUT_T_92) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_94 = and(regs_OUTPUT, _OUTPUT_T_93) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_112 = mux(_T_133, _OUTPUT_T_91, _OUTPUT_T_94) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_134 = bits(regs_INPUT, 2, 2) @[src/main/scala/GPIO.scala 43:26]
    node _T_135 = eq(_T_134, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_90 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_91 = or(regs_virtualPortOutput, _virtualPortOutput_T_90) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_92 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_93 = not(_virtualPortOutput_T_92) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_94 = and(regs_virtualPortOutput, _virtualPortOutput_T_93) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_113 = mux(_T_135, _virtualPortOutput_T_91, _virtualPortOutput_T_94) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_114 = mux(_T_131, _GEN_112, _GEN_110) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_115 = mux(_T_131, _GEN_111, _GEN_113) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_116 = mux(_T_129, _GEN_114, _GEN_110) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_117 = mux(_T_129, _GEN_115, _GEN_111) @[src/main/scala/GPIO.scala 36:50]
    node _T_136 = eq(regs_virtualToPhysicalMap_4, UInt<2>("h2")) @[src/main/scala/GPIO.scala 36:41]
    node _T_137 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 38:28]
    node _T_138 = eq(_T_137, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_139 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_140 = eq(_T_139, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_95 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_96 = or(regs_OUTPUT, _OUTPUT_T_95) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_97 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_98 = not(_OUTPUT_T_97) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_99 = and(regs_OUTPUT, _OUTPUT_T_98) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_118 = mux(_T_140, _OUTPUT_T_96, _OUTPUT_T_99) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_141 = bits(regs_INPUT, 2, 2) @[src/main/scala/GPIO.scala 43:26]
    node _T_142 = eq(_T_141, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_95 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_96 = or(regs_virtualPortOutput, _virtualPortOutput_T_95) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_97 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_98 = not(_virtualPortOutput_T_97) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_99 = and(regs_virtualPortOutput, _virtualPortOutput_T_98) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_119 = mux(_T_142, _virtualPortOutput_T_96, _virtualPortOutput_T_99) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_120 = mux(_T_138, _GEN_118, _GEN_116) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_121 = mux(_T_138, _GEN_117, _GEN_119) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_122 = mux(_T_136, _GEN_120, _GEN_116) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_123 = mux(_T_136, _GEN_121, _GEN_117) @[src/main/scala/GPIO.scala 36:50]
    node _T_143 = eq(regs_virtualToPhysicalMap_3, UInt<2>("h2")) @[src/main/scala/GPIO.scala 36:41]
    node _T_144 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 38:28]
    node _T_145 = eq(_T_144, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_146 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_147 = eq(_T_146, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_100 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_101 = or(regs_OUTPUT, _OUTPUT_T_100) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_102 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_103 = not(_OUTPUT_T_102) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_104 = and(regs_OUTPUT, _OUTPUT_T_103) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_124 = mux(_T_147, _OUTPUT_T_101, _OUTPUT_T_104) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_148 = bits(regs_INPUT, 2, 2) @[src/main/scala/GPIO.scala 43:26]
    node _T_149 = eq(_T_148, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_100 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_101 = or(regs_virtualPortOutput, _virtualPortOutput_T_100) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_102 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_103 = not(_virtualPortOutput_T_102) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_104 = and(regs_virtualPortOutput, _virtualPortOutput_T_103) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_125 = mux(_T_149, _virtualPortOutput_T_101, _virtualPortOutput_T_104) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_126 = mux(_T_145, _GEN_124, _GEN_122) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_127 = mux(_T_145, _GEN_123, _GEN_125) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_128 = mux(_T_143, _GEN_126, _GEN_122) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_129 = mux(_T_143, _GEN_127, _GEN_123) @[src/main/scala/GPIO.scala 36:50]
    node _T_150 = eq(regs_virtualToPhysicalMap_2, UInt<2>("h2")) @[src/main/scala/GPIO.scala 36:41]
    node _T_151 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 38:28]
    node _T_152 = eq(_T_151, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_153 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_154 = eq(_T_153, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_105 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_106 = or(regs_OUTPUT, _OUTPUT_T_105) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_107 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_108 = not(_OUTPUT_T_107) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_109 = and(regs_OUTPUT, _OUTPUT_T_108) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_130 = mux(_T_154, _OUTPUT_T_106, _OUTPUT_T_109) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_155 = bits(regs_INPUT, 2, 2) @[src/main/scala/GPIO.scala 43:26]
    node _T_156 = eq(_T_155, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_105 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_106 = or(regs_virtualPortOutput, _virtualPortOutput_T_105) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_107 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_108 = not(_virtualPortOutput_T_107) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_109 = and(regs_virtualPortOutput, _virtualPortOutput_T_108) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_131 = mux(_T_156, _virtualPortOutput_T_106, _virtualPortOutput_T_109) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_132 = mux(_T_152, _GEN_130, _GEN_128) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_133 = mux(_T_152, _GEN_129, _GEN_131) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_134 = mux(_T_150, _GEN_132, _GEN_128) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_135 = mux(_T_150, _GEN_133, _GEN_129) @[src/main/scala/GPIO.scala 36:50]
    node _T_157 = eq(regs_virtualToPhysicalMap_1, UInt<2>("h2")) @[src/main/scala/GPIO.scala 36:41]
    node _T_158 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 38:28]
    node _T_159 = eq(_T_158, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_160 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_161 = eq(_T_160, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_110 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_111 = or(regs_OUTPUT, _OUTPUT_T_110) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_112 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_113 = not(_OUTPUT_T_112) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_114 = and(regs_OUTPUT, _OUTPUT_T_113) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_136 = mux(_T_161, _OUTPUT_T_111, _OUTPUT_T_114) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_162 = bits(regs_INPUT, 2, 2) @[src/main/scala/GPIO.scala 43:26]
    node _T_163 = eq(_T_162, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_110 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_111 = or(regs_virtualPortOutput, _virtualPortOutput_T_110) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_112 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_113 = not(_virtualPortOutput_T_112) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_114 = and(regs_virtualPortOutput, _virtualPortOutput_T_113) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_137 = mux(_T_163, _virtualPortOutput_T_111, _virtualPortOutput_T_114) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_138 = mux(_T_159, _GEN_136, _GEN_134) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_139 = mux(_T_159, _GEN_135, _GEN_137) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_140 = mux(_T_157, _GEN_138, _GEN_134) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_141 = mux(_T_157, _GEN_139, _GEN_135) @[src/main/scala/GPIO.scala 36:50]
    node _T_164 = eq(regs_virtualToPhysicalMap_0, UInt<2>("h2")) @[src/main/scala/GPIO.scala 36:41]
    node _T_165 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 38:28]
    node _T_166 = eq(_T_165, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_167 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_168 = eq(_T_167, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_115 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_116 = or(regs_OUTPUT, _OUTPUT_T_115) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_117 = dshl(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_118 = not(_OUTPUT_T_117) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_119 = and(regs_OUTPUT, _OUTPUT_T_118) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_142 = mux(_T_168, _OUTPUT_T_116, _OUTPUT_T_119) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_169 = bits(regs_INPUT, 2, 2) @[src/main/scala/GPIO.scala 43:26]
    node _T_170 = eq(_T_169, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_115 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_116 = or(regs_virtualPortOutput, _virtualPortOutput_T_115) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_117 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_118 = not(_virtualPortOutput_T_117) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_119 = and(regs_virtualPortOutput, _virtualPortOutput_T_118) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_143 = mux(_T_170, _virtualPortOutput_T_116, _virtualPortOutput_T_119) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_144 = mux(_T_166, _GEN_142, _GEN_140) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_145 = mux(_T_166, _GEN_141, _GEN_143) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_146 = mux(_T_164, _GEN_144, _GEN_140) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_147 = mux(_T_164, _GEN_145, _GEN_141) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_148 = mux(_T_114, _GEN_146, _GEN_98) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_149 = mux(_T_114, _GEN_147, _GEN_99) @[src/main/scala/GPIO.scala 34:71]
    node _T_171 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_172 = eq(regs_virtualToPhysicalMap_7, UInt<2>("h3")) @[src/main/scala/GPIO.scala 36:41]
    node _T_173 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 38:28]
    node _T_174 = eq(_T_173, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_175 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_176 = eq(_T_175, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_120 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_121 = or(regs_OUTPUT, _OUTPUT_T_120) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_122 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_123 = not(_OUTPUT_T_122) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_124 = and(regs_OUTPUT, _OUTPUT_T_123) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_150 = mux(_T_176, _OUTPUT_T_121, _OUTPUT_T_124) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_177 = bits(regs_INPUT, 3, 3) @[src/main/scala/GPIO.scala 43:26]
    node _T_178 = eq(_T_177, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_120 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_121 = or(regs_virtualPortOutput, _virtualPortOutput_T_120) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_122 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_123 = not(_virtualPortOutput_T_122) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_124 = and(regs_virtualPortOutput, _virtualPortOutput_T_123) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_151 = mux(_T_178, _virtualPortOutput_T_121, _virtualPortOutput_T_124) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_152 = mux(_T_174, _GEN_150, _GEN_148) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_153 = mux(_T_174, _GEN_149, _GEN_151) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_154 = mux(_T_172, _GEN_152, _GEN_148) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_155 = mux(_T_172, _GEN_153, _GEN_149) @[src/main/scala/GPIO.scala 36:50]
    node _T_179 = eq(regs_virtualToPhysicalMap_6, UInt<2>("h3")) @[src/main/scala/GPIO.scala 36:41]
    node _T_180 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 38:28]
    node _T_181 = eq(_T_180, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_182 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_183 = eq(_T_182, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_125 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_126 = or(regs_OUTPUT, _OUTPUT_T_125) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_127 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_128 = not(_OUTPUT_T_127) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_129 = and(regs_OUTPUT, _OUTPUT_T_128) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_156 = mux(_T_183, _OUTPUT_T_126, _OUTPUT_T_129) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_184 = bits(regs_INPUT, 3, 3) @[src/main/scala/GPIO.scala 43:26]
    node _T_185 = eq(_T_184, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_125 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_126 = or(regs_virtualPortOutput, _virtualPortOutput_T_125) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_127 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_128 = not(_virtualPortOutput_T_127) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_129 = and(regs_virtualPortOutput, _virtualPortOutput_T_128) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_157 = mux(_T_185, _virtualPortOutput_T_126, _virtualPortOutput_T_129) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_158 = mux(_T_181, _GEN_156, _GEN_154) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_159 = mux(_T_181, _GEN_155, _GEN_157) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_160 = mux(_T_179, _GEN_158, _GEN_154) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_161 = mux(_T_179, _GEN_159, _GEN_155) @[src/main/scala/GPIO.scala 36:50]
    node _T_186 = eq(regs_virtualToPhysicalMap_5, UInt<2>("h3")) @[src/main/scala/GPIO.scala 36:41]
    node _T_187 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 38:28]
    node _T_188 = eq(_T_187, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_189 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_190 = eq(_T_189, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_130 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_131 = or(regs_OUTPUT, _OUTPUT_T_130) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_132 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_133 = not(_OUTPUT_T_132) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_134 = and(regs_OUTPUT, _OUTPUT_T_133) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_162 = mux(_T_190, _OUTPUT_T_131, _OUTPUT_T_134) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_191 = bits(regs_INPUT, 3, 3) @[src/main/scala/GPIO.scala 43:26]
    node _T_192 = eq(_T_191, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_130 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_131 = or(regs_virtualPortOutput, _virtualPortOutput_T_130) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_132 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_133 = not(_virtualPortOutput_T_132) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_134 = and(regs_virtualPortOutput, _virtualPortOutput_T_133) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_163 = mux(_T_192, _virtualPortOutput_T_131, _virtualPortOutput_T_134) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_164 = mux(_T_188, _GEN_162, _GEN_160) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_165 = mux(_T_188, _GEN_161, _GEN_163) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_166 = mux(_T_186, _GEN_164, _GEN_160) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_167 = mux(_T_186, _GEN_165, _GEN_161) @[src/main/scala/GPIO.scala 36:50]
    node _T_193 = eq(regs_virtualToPhysicalMap_4, UInt<2>("h3")) @[src/main/scala/GPIO.scala 36:41]
    node _T_194 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 38:28]
    node _T_195 = eq(_T_194, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_196 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_197 = eq(_T_196, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_135 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_136 = or(regs_OUTPUT, _OUTPUT_T_135) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_137 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_138 = not(_OUTPUT_T_137) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_139 = and(regs_OUTPUT, _OUTPUT_T_138) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_168 = mux(_T_197, _OUTPUT_T_136, _OUTPUT_T_139) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_198 = bits(regs_INPUT, 3, 3) @[src/main/scala/GPIO.scala 43:26]
    node _T_199 = eq(_T_198, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_135 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_136 = or(regs_virtualPortOutput, _virtualPortOutput_T_135) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_137 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_138 = not(_virtualPortOutput_T_137) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_139 = and(regs_virtualPortOutput, _virtualPortOutput_T_138) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_169 = mux(_T_199, _virtualPortOutput_T_136, _virtualPortOutput_T_139) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_170 = mux(_T_195, _GEN_168, _GEN_166) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_171 = mux(_T_195, _GEN_167, _GEN_169) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_172 = mux(_T_193, _GEN_170, _GEN_166) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_173 = mux(_T_193, _GEN_171, _GEN_167) @[src/main/scala/GPIO.scala 36:50]
    node _T_200 = eq(regs_virtualToPhysicalMap_3, UInt<2>("h3")) @[src/main/scala/GPIO.scala 36:41]
    node _T_201 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 38:28]
    node _T_202 = eq(_T_201, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_203 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_204 = eq(_T_203, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_140 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_141 = or(regs_OUTPUT, _OUTPUT_T_140) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_142 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_143 = not(_OUTPUT_T_142) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_144 = and(regs_OUTPUT, _OUTPUT_T_143) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_174 = mux(_T_204, _OUTPUT_T_141, _OUTPUT_T_144) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_205 = bits(regs_INPUT, 3, 3) @[src/main/scala/GPIO.scala 43:26]
    node _T_206 = eq(_T_205, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_140 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_141 = or(regs_virtualPortOutput, _virtualPortOutput_T_140) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_142 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_143 = not(_virtualPortOutput_T_142) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_144 = and(regs_virtualPortOutput, _virtualPortOutput_T_143) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_175 = mux(_T_206, _virtualPortOutput_T_141, _virtualPortOutput_T_144) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_176 = mux(_T_202, _GEN_174, _GEN_172) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_177 = mux(_T_202, _GEN_173, _GEN_175) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_178 = mux(_T_200, _GEN_176, _GEN_172) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_179 = mux(_T_200, _GEN_177, _GEN_173) @[src/main/scala/GPIO.scala 36:50]
    node _T_207 = eq(regs_virtualToPhysicalMap_2, UInt<2>("h3")) @[src/main/scala/GPIO.scala 36:41]
    node _T_208 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 38:28]
    node _T_209 = eq(_T_208, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_210 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_211 = eq(_T_210, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_145 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_146 = or(regs_OUTPUT, _OUTPUT_T_145) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_147 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_148 = not(_OUTPUT_T_147) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_149 = and(regs_OUTPUT, _OUTPUT_T_148) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_180 = mux(_T_211, _OUTPUT_T_146, _OUTPUT_T_149) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_212 = bits(regs_INPUT, 3, 3) @[src/main/scala/GPIO.scala 43:26]
    node _T_213 = eq(_T_212, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_145 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_146 = or(regs_virtualPortOutput, _virtualPortOutput_T_145) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_147 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_148 = not(_virtualPortOutput_T_147) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_149 = and(regs_virtualPortOutput, _virtualPortOutput_T_148) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_181 = mux(_T_213, _virtualPortOutput_T_146, _virtualPortOutput_T_149) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_182 = mux(_T_209, _GEN_180, _GEN_178) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_183 = mux(_T_209, _GEN_179, _GEN_181) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_184 = mux(_T_207, _GEN_182, _GEN_178) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_185 = mux(_T_207, _GEN_183, _GEN_179) @[src/main/scala/GPIO.scala 36:50]
    node _T_214 = eq(regs_virtualToPhysicalMap_1, UInt<2>("h3")) @[src/main/scala/GPIO.scala 36:41]
    node _T_215 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 38:28]
    node _T_216 = eq(_T_215, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_217 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_218 = eq(_T_217, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_150 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_151 = or(regs_OUTPUT, _OUTPUT_T_150) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_152 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_153 = not(_OUTPUT_T_152) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_154 = and(regs_OUTPUT, _OUTPUT_T_153) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_186 = mux(_T_218, _OUTPUT_T_151, _OUTPUT_T_154) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_219 = bits(regs_INPUT, 3, 3) @[src/main/scala/GPIO.scala 43:26]
    node _T_220 = eq(_T_219, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_150 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_151 = or(regs_virtualPortOutput, _virtualPortOutput_T_150) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_152 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_153 = not(_virtualPortOutput_T_152) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_154 = and(regs_virtualPortOutput, _virtualPortOutput_T_153) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_187 = mux(_T_220, _virtualPortOutput_T_151, _virtualPortOutput_T_154) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_188 = mux(_T_216, _GEN_186, _GEN_184) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_189 = mux(_T_216, _GEN_185, _GEN_187) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_190 = mux(_T_214, _GEN_188, _GEN_184) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_191 = mux(_T_214, _GEN_189, _GEN_185) @[src/main/scala/GPIO.scala 36:50]
    node _T_221 = eq(regs_virtualToPhysicalMap_0, UInt<2>("h3")) @[src/main/scala/GPIO.scala 36:41]
    node _T_222 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 38:28]
    node _T_223 = eq(_T_222, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_224 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_225 = eq(_T_224, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_155 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_156 = or(regs_OUTPUT, _OUTPUT_T_155) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_157 = dshl(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_158 = not(_OUTPUT_T_157) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_159 = and(regs_OUTPUT, _OUTPUT_T_158) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_192 = mux(_T_225, _OUTPUT_T_156, _OUTPUT_T_159) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_226 = bits(regs_INPUT, 3, 3) @[src/main/scala/GPIO.scala 43:26]
    node _T_227 = eq(_T_226, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_155 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_156 = or(regs_virtualPortOutput, _virtualPortOutput_T_155) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_157 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_158 = not(_virtualPortOutput_T_157) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_159 = and(regs_virtualPortOutput, _virtualPortOutput_T_158) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_193 = mux(_T_227, _virtualPortOutput_T_156, _virtualPortOutput_T_159) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_194 = mux(_T_223, _GEN_192, _GEN_190) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_195 = mux(_T_223, _GEN_191, _GEN_193) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_196 = mux(_T_221, _GEN_194, _GEN_190) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_197 = mux(_T_221, _GEN_195, _GEN_191) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_198 = mux(_T_171, _GEN_196, _GEN_148) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_199 = mux(_T_171, _GEN_197, _GEN_149) @[src/main/scala/GPIO.scala 34:71]
    node _T_228 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_229 = eq(regs_virtualToPhysicalMap_7, UInt<3>("h4")) @[src/main/scala/GPIO.scala 36:41]
    node _T_230 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 38:28]
    node _T_231 = eq(_T_230, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_232 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_233 = eq(_T_232, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_160 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_161 = or(regs_OUTPUT, _OUTPUT_T_160) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_162 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_163 = not(_OUTPUT_T_162) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_164 = and(regs_OUTPUT, _OUTPUT_T_163) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_200 = mux(_T_233, _OUTPUT_T_161, _OUTPUT_T_164) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_234 = bits(regs_INPUT, 4, 4) @[src/main/scala/GPIO.scala 43:26]
    node _T_235 = eq(_T_234, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_160 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_161 = or(regs_virtualPortOutput, _virtualPortOutput_T_160) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_162 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_163 = not(_virtualPortOutput_T_162) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_164 = and(regs_virtualPortOutput, _virtualPortOutput_T_163) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_201 = mux(_T_235, _virtualPortOutput_T_161, _virtualPortOutput_T_164) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_202 = mux(_T_231, _GEN_200, _GEN_198) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_203 = mux(_T_231, _GEN_199, _GEN_201) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_204 = mux(_T_229, _GEN_202, _GEN_198) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_205 = mux(_T_229, _GEN_203, _GEN_199) @[src/main/scala/GPIO.scala 36:50]
    node _T_236 = eq(regs_virtualToPhysicalMap_6, UInt<3>("h4")) @[src/main/scala/GPIO.scala 36:41]
    node _T_237 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 38:28]
    node _T_238 = eq(_T_237, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_239 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_240 = eq(_T_239, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_165 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_166 = or(regs_OUTPUT, _OUTPUT_T_165) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_167 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_168 = not(_OUTPUT_T_167) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_169 = and(regs_OUTPUT, _OUTPUT_T_168) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_206 = mux(_T_240, _OUTPUT_T_166, _OUTPUT_T_169) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_241 = bits(regs_INPUT, 4, 4) @[src/main/scala/GPIO.scala 43:26]
    node _T_242 = eq(_T_241, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_165 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_166 = or(regs_virtualPortOutput, _virtualPortOutput_T_165) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_167 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_168 = not(_virtualPortOutput_T_167) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_169 = and(regs_virtualPortOutput, _virtualPortOutput_T_168) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_207 = mux(_T_242, _virtualPortOutput_T_166, _virtualPortOutput_T_169) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_208 = mux(_T_238, _GEN_206, _GEN_204) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_209 = mux(_T_238, _GEN_205, _GEN_207) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_210 = mux(_T_236, _GEN_208, _GEN_204) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_211 = mux(_T_236, _GEN_209, _GEN_205) @[src/main/scala/GPIO.scala 36:50]
    node _T_243 = eq(regs_virtualToPhysicalMap_5, UInt<3>("h4")) @[src/main/scala/GPIO.scala 36:41]
    node _T_244 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 38:28]
    node _T_245 = eq(_T_244, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_246 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_247 = eq(_T_246, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_170 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_171 = or(regs_OUTPUT, _OUTPUT_T_170) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_172 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_173 = not(_OUTPUT_T_172) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_174 = and(regs_OUTPUT, _OUTPUT_T_173) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_212 = mux(_T_247, _OUTPUT_T_171, _OUTPUT_T_174) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_248 = bits(regs_INPUT, 4, 4) @[src/main/scala/GPIO.scala 43:26]
    node _T_249 = eq(_T_248, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_170 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_171 = or(regs_virtualPortOutput, _virtualPortOutput_T_170) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_172 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_173 = not(_virtualPortOutput_T_172) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_174 = and(regs_virtualPortOutput, _virtualPortOutput_T_173) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_213 = mux(_T_249, _virtualPortOutput_T_171, _virtualPortOutput_T_174) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_214 = mux(_T_245, _GEN_212, _GEN_210) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_215 = mux(_T_245, _GEN_211, _GEN_213) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_216 = mux(_T_243, _GEN_214, _GEN_210) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_217 = mux(_T_243, _GEN_215, _GEN_211) @[src/main/scala/GPIO.scala 36:50]
    node _T_250 = eq(regs_virtualToPhysicalMap_4, UInt<3>("h4")) @[src/main/scala/GPIO.scala 36:41]
    node _T_251 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 38:28]
    node _T_252 = eq(_T_251, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_253 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_254 = eq(_T_253, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_175 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_176 = or(regs_OUTPUT, _OUTPUT_T_175) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_177 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_178 = not(_OUTPUT_T_177) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_179 = and(regs_OUTPUT, _OUTPUT_T_178) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_218 = mux(_T_254, _OUTPUT_T_176, _OUTPUT_T_179) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_255 = bits(regs_INPUT, 4, 4) @[src/main/scala/GPIO.scala 43:26]
    node _T_256 = eq(_T_255, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_175 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_176 = or(regs_virtualPortOutput, _virtualPortOutput_T_175) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_177 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_178 = not(_virtualPortOutput_T_177) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_179 = and(regs_virtualPortOutput, _virtualPortOutput_T_178) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_219 = mux(_T_256, _virtualPortOutput_T_176, _virtualPortOutput_T_179) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_220 = mux(_T_252, _GEN_218, _GEN_216) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_221 = mux(_T_252, _GEN_217, _GEN_219) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_222 = mux(_T_250, _GEN_220, _GEN_216) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_223 = mux(_T_250, _GEN_221, _GEN_217) @[src/main/scala/GPIO.scala 36:50]
    node _T_257 = eq(regs_virtualToPhysicalMap_3, UInt<3>("h4")) @[src/main/scala/GPIO.scala 36:41]
    node _T_258 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 38:28]
    node _T_259 = eq(_T_258, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_260 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_261 = eq(_T_260, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_180 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_181 = or(regs_OUTPUT, _OUTPUT_T_180) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_182 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_183 = not(_OUTPUT_T_182) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_184 = and(regs_OUTPUT, _OUTPUT_T_183) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_224 = mux(_T_261, _OUTPUT_T_181, _OUTPUT_T_184) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_262 = bits(regs_INPUT, 4, 4) @[src/main/scala/GPIO.scala 43:26]
    node _T_263 = eq(_T_262, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_180 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_181 = or(regs_virtualPortOutput, _virtualPortOutput_T_180) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_182 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_183 = not(_virtualPortOutput_T_182) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_184 = and(regs_virtualPortOutput, _virtualPortOutput_T_183) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_225 = mux(_T_263, _virtualPortOutput_T_181, _virtualPortOutput_T_184) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_226 = mux(_T_259, _GEN_224, _GEN_222) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_227 = mux(_T_259, _GEN_223, _GEN_225) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_228 = mux(_T_257, _GEN_226, _GEN_222) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_229 = mux(_T_257, _GEN_227, _GEN_223) @[src/main/scala/GPIO.scala 36:50]
    node _T_264 = eq(regs_virtualToPhysicalMap_2, UInt<3>("h4")) @[src/main/scala/GPIO.scala 36:41]
    node _T_265 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 38:28]
    node _T_266 = eq(_T_265, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_267 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_268 = eq(_T_267, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_185 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_186 = or(regs_OUTPUT, _OUTPUT_T_185) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_187 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_188 = not(_OUTPUT_T_187) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_189 = and(regs_OUTPUT, _OUTPUT_T_188) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_230 = mux(_T_268, _OUTPUT_T_186, _OUTPUT_T_189) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_269 = bits(regs_INPUT, 4, 4) @[src/main/scala/GPIO.scala 43:26]
    node _T_270 = eq(_T_269, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_185 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_186 = or(regs_virtualPortOutput, _virtualPortOutput_T_185) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_187 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_188 = not(_virtualPortOutput_T_187) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_189 = and(regs_virtualPortOutput, _virtualPortOutput_T_188) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_231 = mux(_T_270, _virtualPortOutput_T_186, _virtualPortOutput_T_189) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_232 = mux(_T_266, _GEN_230, _GEN_228) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_233 = mux(_T_266, _GEN_229, _GEN_231) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_234 = mux(_T_264, _GEN_232, _GEN_228) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_235 = mux(_T_264, _GEN_233, _GEN_229) @[src/main/scala/GPIO.scala 36:50]
    node _T_271 = eq(regs_virtualToPhysicalMap_1, UInt<3>("h4")) @[src/main/scala/GPIO.scala 36:41]
    node _T_272 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 38:28]
    node _T_273 = eq(_T_272, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_274 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_275 = eq(_T_274, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_190 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_191 = or(regs_OUTPUT, _OUTPUT_T_190) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_192 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_193 = not(_OUTPUT_T_192) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_194 = and(regs_OUTPUT, _OUTPUT_T_193) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_236 = mux(_T_275, _OUTPUT_T_191, _OUTPUT_T_194) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_276 = bits(regs_INPUT, 4, 4) @[src/main/scala/GPIO.scala 43:26]
    node _T_277 = eq(_T_276, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_190 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_191 = or(regs_virtualPortOutput, _virtualPortOutput_T_190) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_192 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_193 = not(_virtualPortOutput_T_192) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_194 = and(regs_virtualPortOutput, _virtualPortOutput_T_193) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_237 = mux(_T_277, _virtualPortOutput_T_191, _virtualPortOutput_T_194) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_238 = mux(_T_273, _GEN_236, _GEN_234) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_239 = mux(_T_273, _GEN_235, _GEN_237) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_240 = mux(_T_271, _GEN_238, _GEN_234) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_241 = mux(_T_271, _GEN_239, _GEN_235) @[src/main/scala/GPIO.scala 36:50]
    node _T_278 = eq(regs_virtualToPhysicalMap_0, UInt<3>("h4")) @[src/main/scala/GPIO.scala 36:41]
    node _T_279 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 38:28]
    node _T_280 = eq(_T_279, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_281 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_282 = eq(_T_281, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_195 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_196 = or(regs_OUTPUT, _OUTPUT_T_195) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_197 = dshl(UInt<1>("h1"), UInt<3>("h4")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_198 = not(_OUTPUT_T_197) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_199 = and(regs_OUTPUT, _OUTPUT_T_198) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_242 = mux(_T_282, _OUTPUT_T_196, _OUTPUT_T_199) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_283 = bits(regs_INPUT, 4, 4) @[src/main/scala/GPIO.scala 43:26]
    node _T_284 = eq(_T_283, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_195 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_196 = or(regs_virtualPortOutput, _virtualPortOutput_T_195) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_197 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_198 = not(_virtualPortOutput_T_197) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_199 = and(regs_virtualPortOutput, _virtualPortOutput_T_198) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_243 = mux(_T_284, _virtualPortOutput_T_196, _virtualPortOutput_T_199) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_244 = mux(_T_280, _GEN_242, _GEN_240) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_245 = mux(_T_280, _GEN_241, _GEN_243) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_246 = mux(_T_278, _GEN_244, _GEN_240) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_247 = mux(_T_278, _GEN_245, _GEN_241) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_248 = mux(_T_228, _GEN_246, _GEN_198) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_249 = mux(_T_228, _GEN_247, _GEN_199) @[src/main/scala/GPIO.scala 34:71]
    node _T_285 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_286 = eq(regs_virtualToPhysicalMap_7, UInt<3>("h5")) @[src/main/scala/GPIO.scala 36:41]
    node _T_287 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 38:28]
    node _T_288 = eq(_T_287, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_289 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_290 = eq(_T_289, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_200 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_201 = or(regs_OUTPUT, _OUTPUT_T_200) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_202 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_203 = not(_OUTPUT_T_202) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_204 = and(regs_OUTPUT, _OUTPUT_T_203) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_250 = mux(_T_290, _OUTPUT_T_201, _OUTPUT_T_204) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_291 = bits(regs_INPUT, 5, 5) @[src/main/scala/GPIO.scala 43:26]
    node _T_292 = eq(_T_291, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_200 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_201 = or(regs_virtualPortOutput, _virtualPortOutput_T_200) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_202 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_203 = not(_virtualPortOutput_T_202) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_204 = and(regs_virtualPortOutput, _virtualPortOutput_T_203) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_251 = mux(_T_292, _virtualPortOutput_T_201, _virtualPortOutput_T_204) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_252 = mux(_T_288, _GEN_250, _GEN_248) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_253 = mux(_T_288, _GEN_249, _GEN_251) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_254 = mux(_T_286, _GEN_252, _GEN_248) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_255 = mux(_T_286, _GEN_253, _GEN_249) @[src/main/scala/GPIO.scala 36:50]
    node _T_293 = eq(regs_virtualToPhysicalMap_6, UInt<3>("h5")) @[src/main/scala/GPIO.scala 36:41]
    node _T_294 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 38:28]
    node _T_295 = eq(_T_294, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_296 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_297 = eq(_T_296, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_205 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_206 = or(regs_OUTPUT, _OUTPUT_T_205) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_207 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_208 = not(_OUTPUT_T_207) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_209 = and(regs_OUTPUT, _OUTPUT_T_208) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_256 = mux(_T_297, _OUTPUT_T_206, _OUTPUT_T_209) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_298 = bits(regs_INPUT, 5, 5) @[src/main/scala/GPIO.scala 43:26]
    node _T_299 = eq(_T_298, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_205 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_206 = or(regs_virtualPortOutput, _virtualPortOutput_T_205) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_207 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_208 = not(_virtualPortOutput_T_207) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_209 = and(regs_virtualPortOutput, _virtualPortOutput_T_208) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_257 = mux(_T_299, _virtualPortOutput_T_206, _virtualPortOutput_T_209) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_258 = mux(_T_295, _GEN_256, _GEN_254) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_259 = mux(_T_295, _GEN_255, _GEN_257) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_260 = mux(_T_293, _GEN_258, _GEN_254) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_261 = mux(_T_293, _GEN_259, _GEN_255) @[src/main/scala/GPIO.scala 36:50]
    node _T_300 = eq(regs_virtualToPhysicalMap_5, UInt<3>("h5")) @[src/main/scala/GPIO.scala 36:41]
    node _T_301 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 38:28]
    node _T_302 = eq(_T_301, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_303 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_304 = eq(_T_303, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_210 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_211 = or(regs_OUTPUT, _OUTPUT_T_210) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_212 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_213 = not(_OUTPUT_T_212) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_214 = and(regs_OUTPUT, _OUTPUT_T_213) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_262 = mux(_T_304, _OUTPUT_T_211, _OUTPUT_T_214) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_305 = bits(regs_INPUT, 5, 5) @[src/main/scala/GPIO.scala 43:26]
    node _T_306 = eq(_T_305, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_210 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_211 = or(regs_virtualPortOutput, _virtualPortOutput_T_210) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_212 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_213 = not(_virtualPortOutput_T_212) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_214 = and(regs_virtualPortOutput, _virtualPortOutput_T_213) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_263 = mux(_T_306, _virtualPortOutput_T_211, _virtualPortOutput_T_214) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_264 = mux(_T_302, _GEN_262, _GEN_260) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_265 = mux(_T_302, _GEN_261, _GEN_263) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_266 = mux(_T_300, _GEN_264, _GEN_260) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_267 = mux(_T_300, _GEN_265, _GEN_261) @[src/main/scala/GPIO.scala 36:50]
    node _T_307 = eq(regs_virtualToPhysicalMap_4, UInt<3>("h5")) @[src/main/scala/GPIO.scala 36:41]
    node _T_308 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 38:28]
    node _T_309 = eq(_T_308, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_310 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_311 = eq(_T_310, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_215 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_216 = or(regs_OUTPUT, _OUTPUT_T_215) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_217 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_218 = not(_OUTPUT_T_217) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_219 = and(regs_OUTPUT, _OUTPUT_T_218) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_268 = mux(_T_311, _OUTPUT_T_216, _OUTPUT_T_219) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_312 = bits(regs_INPUT, 5, 5) @[src/main/scala/GPIO.scala 43:26]
    node _T_313 = eq(_T_312, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_215 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_216 = or(regs_virtualPortOutput, _virtualPortOutput_T_215) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_217 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_218 = not(_virtualPortOutput_T_217) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_219 = and(regs_virtualPortOutput, _virtualPortOutput_T_218) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_269 = mux(_T_313, _virtualPortOutput_T_216, _virtualPortOutput_T_219) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_270 = mux(_T_309, _GEN_268, _GEN_266) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_271 = mux(_T_309, _GEN_267, _GEN_269) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_272 = mux(_T_307, _GEN_270, _GEN_266) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_273 = mux(_T_307, _GEN_271, _GEN_267) @[src/main/scala/GPIO.scala 36:50]
    node _T_314 = eq(regs_virtualToPhysicalMap_3, UInt<3>("h5")) @[src/main/scala/GPIO.scala 36:41]
    node _T_315 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 38:28]
    node _T_316 = eq(_T_315, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_317 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_318 = eq(_T_317, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_220 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_221 = or(regs_OUTPUT, _OUTPUT_T_220) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_222 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_223 = not(_OUTPUT_T_222) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_224 = and(regs_OUTPUT, _OUTPUT_T_223) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_274 = mux(_T_318, _OUTPUT_T_221, _OUTPUT_T_224) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_319 = bits(regs_INPUT, 5, 5) @[src/main/scala/GPIO.scala 43:26]
    node _T_320 = eq(_T_319, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_220 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_221 = or(regs_virtualPortOutput, _virtualPortOutput_T_220) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_222 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_223 = not(_virtualPortOutput_T_222) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_224 = and(regs_virtualPortOutput, _virtualPortOutput_T_223) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_275 = mux(_T_320, _virtualPortOutput_T_221, _virtualPortOutput_T_224) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_276 = mux(_T_316, _GEN_274, _GEN_272) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_277 = mux(_T_316, _GEN_273, _GEN_275) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_278 = mux(_T_314, _GEN_276, _GEN_272) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_279 = mux(_T_314, _GEN_277, _GEN_273) @[src/main/scala/GPIO.scala 36:50]
    node _T_321 = eq(regs_virtualToPhysicalMap_2, UInt<3>("h5")) @[src/main/scala/GPIO.scala 36:41]
    node _T_322 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 38:28]
    node _T_323 = eq(_T_322, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_324 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_325 = eq(_T_324, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_225 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_226 = or(regs_OUTPUT, _OUTPUT_T_225) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_227 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_228 = not(_OUTPUT_T_227) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_229 = and(regs_OUTPUT, _OUTPUT_T_228) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_280 = mux(_T_325, _OUTPUT_T_226, _OUTPUT_T_229) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_326 = bits(regs_INPUT, 5, 5) @[src/main/scala/GPIO.scala 43:26]
    node _T_327 = eq(_T_326, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_225 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_226 = or(regs_virtualPortOutput, _virtualPortOutput_T_225) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_227 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_228 = not(_virtualPortOutput_T_227) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_229 = and(regs_virtualPortOutput, _virtualPortOutput_T_228) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_281 = mux(_T_327, _virtualPortOutput_T_226, _virtualPortOutput_T_229) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_282 = mux(_T_323, _GEN_280, _GEN_278) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_283 = mux(_T_323, _GEN_279, _GEN_281) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_284 = mux(_T_321, _GEN_282, _GEN_278) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_285 = mux(_T_321, _GEN_283, _GEN_279) @[src/main/scala/GPIO.scala 36:50]
    node _T_328 = eq(regs_virtualToPhysicalMap_1, UInt<3>("h5")) @[src/main/scala/GPIO.scala 36:41]
    node _T_329 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 38:28]
    node _T_330 = eq(_T_329, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_331 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_332 = eq(_T_331, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_230 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_231 = or(regs_OUTPUT, _OUTPUT_T_230) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_232 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_233 = not(_OUTPUT_T_232) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_234 = and(regs_OUTPUT, _OUTPUT_T_233) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_286 = mux(_T_332, _OUTPUT_T_231, _OUTPUT_T_234) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_333 = bits(regs_INPUT, 5, 5) @[src/main/scala/GPIO.scala 43:26]
    node _T_334 = eq(_T_333, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_230 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_231 = or(regs_virtualPortOutput, _virtualPortOutput_T_230) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_232 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_233 = not(_virtualPortOutput_T_232) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_234 = and(regs_virtualPortOutput, _virtualPortOutput_T_233) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_287 = mux(_T_334, _virtualPortOutput_T_231, _virtualPortOutput_T_234) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_288 = mux(_T_330, _GEN_286, _GEN_284) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_289 = mux(_T_330, _GEN_285, _GEN_287) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_290 = mux(_T_328, _GEN_288, _GEN_284) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_291 = mux(_T_328, _GEN_289, _GEN_285) @[src/main/scala/GPIO.scala 36:50]
    node _T_335 = eq(regs_virtualToPhysicalMap_0, UInt<3>("h5")) @[src/main/scala/GPIO.scala 36:41]
    node _T_336 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 38:28]
    node _T_337 = eq(_T_336, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_338 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_339 = eq(_T_338, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_235 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_236 = or(regs_OUTPUT, _OUTPUT_T_235) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_237 = dshl(UInt<1>("h1"), UInt<3>("h5")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_238 = not(_OUTPUT_T_237) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_239 = and(regs_OUTPUT, _OUTPUT_T_238) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_292 = mux(_T_339, _OUTPUT_T_236, _OUTPUT_T_239) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_340 = bits(regs_INPUT, 5, 5) @[src/main/scala/GPIO.scala 43:26]
    node _T_341 = eq(_T_340, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_235 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_236 = or(regs_virtualPortOutput, _virtualPortOutput_T_235) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_237 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_238 = not(_virtualPortOutput_T_237) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_239 = and(regs_virtualPortOutput, _virtualPortOutput_T_238) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_293 = mux(_T_341, _virtualPortOutput_T_236, _virtualPortOutput_T_239) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_294 = mux(_T_337, _GEN_292, _GEN_290) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_295 = mux(_T_337, _GEN_291, _GEN_293) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_296 = mux(_T_335, _GEN_294, _GEN_290) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_297 = mux(_T_335, _GEN_295, _GEN_291) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_298 = mux(_T_285, _GEN_296, _GEN_248) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_299 = mux(_T_285, _GEN_297, _GEN_249) @[src/main/scala/GPIO.scala 34:71]
    node _T_342 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_343 = eq(regs_virtualToPhysicalMap_7, UInt<3>("h6")) @[src/main/scala/GPIO.scala 36:41]
    node _T_344 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 38:28]
    node _T_345 = eq(_T_344, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_346 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_347 = eq(_T_346, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_240 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_241 = or(regs_OUTPUT, _OUTPUT_T_240) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_242 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_243 = not(_OUTPUT_T_242) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_244 = and(regs_OUTPUT, _OUTPUT_T_243) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_300 = mux(_T_347, _OUTPUT_T_241, _OUTPUT_T_244) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_348 = bits(regs_INPUT, 6, 6) @[src/main/scala/GPIO.scala 43:26]
    node _T_349 = eq(_T_348, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_240 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_241 = or(regs_virtualPortOutput, _virtualPortOutput_T_240) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_242 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_243 = not(_virtualPortOutput_T_242) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_244 = and(regs_virtualPortOutput, _virtualPortOutput_T_243) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_301 = mux(_T_349, _virtualPortOutput_T_241, _virtualPortOutput_T_244) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_302 = mux(_T_345, _GEN_300, _GEN_298) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_303 = mux(_T_345, _GEN_299, _GEN_301) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_304 = mux(_T_343, _GEN_302, _GEN_298) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_305 = mux(_T_343, _GEN_303, _GEN_299) @[src/main/scala/GPIO.scala 36:50]
    node _T_350 = eq(regs_virtualToPhysicalMap_6, UInt<3>("h6")) @[src/main/scala/GPIO.scala 36:41]
    node _T_351 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 38:28]
    node _T_352 = eq(_T_351, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_353 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_354 = eq(_T_353, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_245 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_246 = or(regs_OUTPUT, _OUTPUT_T_245) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_247 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_248 = not(_OUTPUT_T_247) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_249 = and(regs_OUTPUT, _OUTPUT_T_248) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_306 = mux(_T_354, _OUTPUT_T_246, _OUTPUT_T_249) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_355 = bits(regs_INPUT, 6, 6) @[src/main/scala/GPIO.scala 43:26]
    node _T_356 = eq(_T_355, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_245 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_246 = or(regs_virtualPortOutput, _virtualPortOutput_T_245) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_247 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_248 = not(_virtualPortOutput_T_247) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_249 = and(regs_virtualPortOutput, _virtualPortOutput_T_248) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_307 = mux(_T_356, _virtualPortOutput_T_246, _virtualPortOutput_T_249) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_308 = mux(_T_352, _GEN_306, _GEN_304) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_309 = mux(_T_352, _GEN_305, _GEN_307) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_310 = mux(_T_350, _GEN_308, _GEN_304) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_311 = mux(_T_350, _GEN_309, _GEN_305) @[src/main/scala/GPIO.scala 36:50]
    node _T_357 = eq(regs_virtualToPhysicalMap_5, UInt<3>("h6")) @[src/main/scala/GPIO.scala 36:41]
    node _T_358 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 38:28]
    node _T_359 = eq(_T_358, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_360 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_361 = eq(_T_360, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_250 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_251 = or(regs_OUTPUT, _OUTPUT_T_250) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_252 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_253 = not(_OUTPUT_T_252) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_254 = and(regs_OUTPUT, _OUTPUT_T_253) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_312 = mux(_T_361, _OUTPUT_T_251, _OUTPUT_T_254) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_362 = bits(regs_INPUT, 6, 6) @[src/main/scala/GPIO.scala 43:26]
    node _T_363 = eq(_T_362, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_250 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_251 = or(regs_virtualPortOutput, _virtualPortOutput_T_250) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_252 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_253 = not(_virtualPortOutput_T_252) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_254 = and(regs_virtualPortOutput, _virtualPortOutput_T_253) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_313 = mux(_T_363, _virtualPortOutput_T_251, _virtualPortOutput_T_254) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_314 = mux(_T_359, _GEN_312, _GEN_310) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_315 = mux(_T_359, _GEN_311, _GEN_313) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_316 = mux(_T_357, _GEN_314, _GEN_310) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_317 = mux(_T_357, _GEN_315, _GEN_311) @[src/main/scala/GPIO.scala 36:50]
    node _T_364 = eq(regs_virtualToPhysicalMap_4, UInt<3>("h6")) @[src/main/scala/GPIO.scala 36:41]
    node _T_365 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 38:28]
    node _T_366 = eq(_T_365, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_367 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_368 = eq(_T_367, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_255 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_256 = or(regs_OUTPUT, _OUTPUT_T_255) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_257 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_258 = not(_OUTPUT_T_257) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_259 = and(regs_OUTPUT, _OUTPUT_T_258) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_318 = mux(_T_368, _OUTPUT_T_256, _OUTPUT_T_259) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_369 = bits(regs_INPUT, 6, 6) @[src/main/scala/GPIO.scala 43:26]
    node _T_370 = eq(_T_369, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_255 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_256 = or(regs_virtualPortOutput, _virtualPortOutput_T_255) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_257 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_258 = not(_virtualPortOutput_T_257) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_259 = and(regs_virtualPortOutput, _virtualPortOutput_T_258) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_319 = mux(_T_370, _virtualPortOutput_T_256, _virtualPortOutput_T_259) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_320 = mux(_T_366, _GEN_318, _GEN_316) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_321 = mux(_T_366, _GEN_317, _GEN_319) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_322 = mux(_T_364, _GEN_320, _GEN_316) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_323 = mux(_T_364, _GEN_321, _GEN_317) @[src/main/scala/GPIO.scala 36:50]
    node _T_371 = eq(regs_virtualToPhysicalMap_3, UInt<3>("h6")) @[src/main/scala/GPIO.scala 36:41]
    node _T_372 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 38:28]
    node _T_373 = eq(_T_372, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_374 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_375 = eq(_T_374, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_260 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_261 = or(regs_OUTPUT, _OUTPUT_T_260) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_262 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_263 = not(_OUTPUT_T_262) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_264 = and(regs_OUTPUT, _OUTPUT_T_263) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_324 = mux(_T_375, _OUTPUT_T_261, _OUTPUT_T_264) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_376 = bits(regs_INPUT, 6, 6) @[src/main/scala/GPIO.scala 43:26]
    node _T_377 = eq(_T_376, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_260 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_261 = or(regs_virtualPortOutput, _virtualPortOutput_T_260) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_262 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_263 = not(_virtualPortOutput_T_262) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_264 = and(regs_virtualPortOutput, _virtualPortOutput_T_263) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_325 = mux(_T_377, _virtualPortOutput_T_261, _virtualPortOutput_T_264) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_326 = mux(_T_373, _GEN_324, _GEN_322) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_327 = mux(_T_373, _GEN_323, _GEN_325) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_328 = mux(_T_371, _GEN_326, _GEN_322) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_329 = mux(_T_371, _GEN_327, _GEN_323) @[src/main/scala/GPIO.scala 36:50]
    node _T_378 = eq(regs_virtualToPhysicalMap_2, UInt<3>("h6")) @[src/main/scala/GPIO.scala 36:41]
    node _T_379 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 38:28]
    node _T_380 = eq(_T_379, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_381 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_382 = eq(_T_381, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_265 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_266 = or(regs_OUTPUT, _OUTPUT_T_265) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_267 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_268 = not(_OUTPUT_T_267) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_269 = and(regs_OUTPUT, _OUTPUT_T_268) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_330 = mux(_T_382, _OUTPUT_T_266, _OUTPUT_T_269) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_383 = bits(regs_INPUT, 6, 6) @[src/main/scala/GPIO.scala 43:26]
    node _T_384 = eq(_T_383, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_265 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_266 = or(regs_virtualPortOutput, _virtualPortOutput_T_265) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_267 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_268 = not(_virtualPortOutput_T_267) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_269 = and(regs_virtualPortOutput, _virtualPortOutput_T_268) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_331 = mux(_T_384, _virtualPortOutput_T_266, _virtualPortOutput_T_269) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_332 = mux(_T_380, _GEN_330, _GEN_328) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_333 = mux(_T_380, _GEN_329, _GEN_331) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_334 = mux(_T_378, _GEN_332, _GEN_328) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_335 = mux(_T_378, _GEN_333, _GEN_329) @[src/main/scala/GPIO.scala 36:50]
    node _T_385 = eq(regs_virtualToPhysicalMap_1, UInt<3>("h6")) @[src/main/scala/GPIO.scala 36:41]
    node _T_386 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 38:28]
    node _T_387 = eq(_T_386, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_388 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_389 = eq(_T_388, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_270 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_271 = or(regs_OUTPUT, _OUTPUT_T_270) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_272 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_273 = not(_OUTPUT_T_272) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_274 = and(regs_OUTPUT, _OUTPUT_T_273) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_336 = mux(_T_389, _OUTPUT_T_271, _OUTPUT_T_274) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_390 = bits(regs_INPUT, 6, 6) @[src/main/scala/GPIO.scala 43:26]
    node _T_391 = eq(_T_390, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_270 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_271 = or(regs_virtualPortOutput, _virtualPortOutput_T_270) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_272 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_273 = not(_virtualPortOutput_T_272) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_274 = and(regs_virtualPortOutput, _virtualPortOutput_T_273) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_337 = mux(_T_391, _virtualPortOutput_T_271, _virtualPortOutput_T_274) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_338 = mux(_T_387, _GEN_336, _GEN_334) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_339 = mux(_T_387, _GEN_335, _GEN_337) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_340 = mux(_T_385, _GEN_338, _GEN_334) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_341 = mux(_T_385, _GEN_339, _GEN_335) @[src/main/scala/GPIO.scala 36:50]
    node _T_392 = eq(regs_virtualToPhysicalMap_0, UInt<3>("h6")) @[src/main/scala/GPIO.scala 36:41]
    node _T_393 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 38:28]
    node _T_394 = eq(_T_393, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_395 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_396 = eq(_T_395, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_275 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_276 = or(regs_OUTPUT, _OUTPUT_T_275) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_277 = dshl(UInt<1>("h1"), UInt<3>("h6")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_278 = not(_OUTPUT_T_277) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_279 = and(regs_OUTPUT, _OUTPUT_T_278) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_342 = mux(_T_396, _OUTPUT_T_276, _OUTPUT_T_279) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_397 = bits(regs_INPUT, 6, 6) @[src/main/scala/GPIO.scala 43:26]
    node _T_398 = eq(_T_397, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_275 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_276 = or(regs_virtualPortOutput, _virtualPortOutput_T_275) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_277 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_278 = not(_virtualPortOutput_T_277) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_279 = and(regs_virtualPortOutput, _virtualPortOutput_T_278) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_343 = mux(_T_398, _virtualPortOutput_T_276, _virtualPortOutput_T_279) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_344 = mux(_T_394, _GEN_342, _GEN_340) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_345 = mux(_T_394, _GEN_341, _GEN_343) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_346 = mux(_T_392, _GEN_344, _GEN_340) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_347 = mux(_T_392, _GEN_345, _GEN_341) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_348 = mux(_T_342, _GEN_346, _GEN_298) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_349 = mux(_T_342, _GEN_347, _GEN_299) @[src/main/scala/GPIO.scala 34:71]
    node _T_399 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_400 = eq(regs_virtualToPhysicalMap_7, UInt<3>("h7")) @[src/main/scala/GPIO.scala 36:41]
    node _T_401 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 38:28]
    node _T_402 = eq(_T_401, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_403 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_404 = eq(_T_403, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_280 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_281 = or(regs_OUTPUT, _OUTPUT_T_280) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_282 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_283 = not(_OUTPUT_T_282) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_284 = and(regs_OUTPUT, _OUTPUT_T_283) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_350 = mux(_T_404, _OUTPUT_T_281, _OUTPUT_T_284) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_405 = bits(regs_INPUT, 7, 7) @[src/main/scala/GPIO.scala 43:26]
    node _T_406 = eq(_T_405, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_280 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_281 = or(regs_virtualPortOutput, _virtualPortOutput_T_280) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_282 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_283 = not(_virtualPortOutput_T_282) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_284 = and(regs_virtualPortOutput, _virtualPortOutput_T_283) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_351 = mux(_T_406, _virtualPortOutput_T_281, _virtualPortOutput_T_284) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_352 = mux(_T_402, _GEN_350, _GEN_348) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_353 = mux(_T_402, _GEN_349, _GEN_351) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_354 = mux(_T_400, _GEN_352, _GEN_348) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_355 = mux(_T_400, _GEN_353, _GEN_349) @[src/main/scala/GPIO.scala 36:50]
    node _T_407 = eq(regs_virtualToPhysicalMap_6, UInt<3>("h7")) @[src/main/scala/GPIO.scala 36:41]
    node _T_408 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 38:28]
    node _T_409 = eq(_T_408, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_410 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_411 = eq(_T_410, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_285 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_286 = or(regs_OUTPUT, _OUTPUT_T_285) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_287 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_288 = not(_OUTPUT_T_287) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_289 = and(regs_OUTPUT, _OUTPUT_T_288) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_356 = mux(_T_411, _OUTPUT_T_286, _OUTPUT_T_289) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_412 = bits(regs_INPUT, 7, 7) @[src/main/scala/GPIO.scala 43:26]
    node _T_413 = eq(_T_412, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_285 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_286 = or(regs_virtualPortOutput, _virtualPortOutput_T_285) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_287 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_288 = not(_virtualPortOutput_T_287) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_289 = and(regs_virtualPortOutput, _virtualPortOutput_T_288) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_357 = mux(_T_413, _virtualPortOutput_T_286, _virtualPortOutput_T_289) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_358 = mux(_T_409, _GEN_356, _GEN_354) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_359 = mux(_T_409, _GEN_355, _GEN_357) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_360 = mux(_T_407, _GEN_358, _GEN_354) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_361 = mux(_T_407, _GEN_359, _GEN_355) @[src/main/scala/GPIO.scala 36:50]
    node _T_414 = eq(regs_virtualToPhysicalMap_5, UInt<3>("h7")) @[src/main/scala/GPIO.scala 36:41]
    node _T_415 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 38:28]
    node _T_416 = eq(_T_415, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_417 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_418 = eq(_T_417, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_290 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_291 = or(regs_OUTPUT, _OUTPUT_T_290) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_292 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_293 = not(_OUTPUT_T_292) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_294 = and(regs_OUTPUT, _OUTPUT_T_293) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_362 = mux(_T_418, _OUTPUT_T_291, _OUTPUT_T_294) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_419 = bits(regs_INPUT, 7, 7) @[src/main/scala/GPIO.scala 43:26]
    node _T_420 = eq(_T_419, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_290 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_291 = or(regs_virtualPortOutput, _virtualPortOutput_T_290) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_292 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_293 = not(_virtualPortOutput_T_292) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_294 = and(regs_virtualPortOutput, _virtualPortOutput_T_293) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_363 = mux(_T_420, _virtualPortOutput_T_291, _virtualPortOutput_T_294) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_364 = mux(_T_416, _GEN_362, _GEN_360) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_365 = mux(_T_416, _GEN_361, _GEN_363) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_366 = mux(_T_414, _GEN_364, _GEN_360) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_367 = mux(_T_414, _GEN_365, _GEN_361) @[src/main/scala/GPIO.scala 36:50]
    node _T_421 = eq(regs_virtualToPhysicalMap_4, UInt<3>("h7")) @[src/main/scala/GPIO.scala 36:41]
    node _T_422 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 38:28]
    node _T_423 = eq(_T_422, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_424 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_425 = eq(_T_424, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_295 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_296 = or(regs_OUTPUT, _OUTPUT_T_295) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_297 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_298 = not(_OUTPUT_T_297) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_299 = and(regs_OUTPUT, _OUTPUT_T_298) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_368 = mux(_T_425, _OUTPUT_T_296, _OUTPUT_T_299) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_426 = bits(regs_INPUT, 7, 7) @[src/main/scala/GPIO.scala 43:26]
    node _T_427 = eq(_T_426, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_295 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_296 = or(regs_virtualPortOutput, _virtualPortOutput_T_295) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_297 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_298 = not(_virtualPortOutput_T_297) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_299 = and(regs_virtualPortOutput, _virtualPortOutput_T_298) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_369 = mux(_T_427, _virtualPortOutput_T_296, _virtualPortOutput_T_299) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_370 = mux(_T_423, _GEN_368, _GEN_366) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_371 = mux(_T_423, _GEN_367, _GEN_369) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_372 = mux(_T_421, _GEN_370, _GEN_366) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_373 = mux(_T_421, _GEN_371, _GEN_367) @[src/main/scala/GPIO.scala 36:50]
    node _T_428 = eq(regs_virtualToPhysicalMap_3, UInt<3>("h7")) @[src/main/scala/GPIO.scala 36:41]
    node _T_429 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 38:28]
    node _T_430 = eq(_T_429, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_431 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_432 = eq(_T_431, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_300 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_301 = or(regs_OUTPUT, _OUTPUT_T_300) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_302 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_303 = not(_OUTPUT_T_302) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_304 = and(regs_OUTPUT, _OUTPUT_T_303) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_374 = mux(_T_432, _OUTPUT_T_301, _OUTPUT_T_304) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_433 = bits(regs_INPUT, 7, 7) @[src/main/scala/GPIO.scala 43:26]
    node _T_434 = eq(_T_433, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_300 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_301 = or(regs_virtualPortOutput, _virtualPortOutput_T_300) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_302 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_303 = not(_virtualPortOutput_T_302) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_304 = and(regs_virtualPortOutput, _virtualPortOutput_T_303) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_375 = mux(_T_434, _virtualPortOutput_T_301, _virtualPortOutput_T_304) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_376 = mux(_T_430, _GEN_374, _GEN_372) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_377 = mux(_T_430, _GEN_373, _GEN_375) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_378 = mux(_T_428, _GEN_376, _GEN_372) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_379 = mux(_T_428, _GEN_377, _GEN_373) @[src/main/scala/GPIO.scala 36:50]
    node _T_435 = eq(regs_virtualToPhysicalMap_2, UInt<3>("h7")) @[src/main/scala/GPIO.scala 36:41]
    node _T_436 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 38:28]
    node _T_437 = eq(_T_436, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_438 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_439 = eq(_T_438, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_305 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_306 = or(regs_OUTPUT, _OUTPUT_T_305) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_307 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_308 = not(_OUTPUT_T_307) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_309 = and(regs_OUTPUT, _OUTPUT_T_308) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_380 = mux(_T_439, _OUTPUT_T_306, _OUTPUT_T_309) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_440 = bits(regs_INPUT, 7, 7) @[src/main/scala/GPIO.scala 43:26]
    node _T_441 = eq(_T_440, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_305 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_306 = or(regs_virtualPortOutput, _virtualPortOutput_T_305) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_307 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_308 = not(_virtualPortOutput_T_307) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_309 = and(regs_virtualPortOutput, _virtualPortOutput_T_308) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_381 = mux(_T_441, _virtualPortOutput_T_306, _virtualPortOutput_T_309) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_382 = mux(_T_437, _GEN_380, _GEN_378) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_383 = mux(_T_437, _GEN_379, _GEN_381) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_384 = mux(_T_435, _GEN_382, _GEN_378) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_385 = mux(_T_435, _GEN_383, _GEN_379) @[src/main/scala/GPIO.scala 36:50]
    node _T_442 = eq(regs_virtualToPhysicalMap_1, UInt<3>("h7")) @[src/main/scala/GPIO.scala 36:41]
    node _T_443 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 38:28]
    node _T_444 = eq(_T_443, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_445 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_446 = eq(_T_445, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_310 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_311 = or(regs_OUTPUT, _OUTPUT_T_310) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_312 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_313 = not(_OUTPUT_T_312) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_314 = and(regs_OUTPUT, _OUTPUT_T_313) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_386 = mux(_T_446, _OUTPUT_T_311, _OUTPUT_T_314) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_447 = bits(regs_INPUT, 7, 7) @[src/main/scala/GPIO.scala 43:26]
    node _T_448 = eq(_T_447, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_310 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_311 = or(regs_virtualPortOutput, _virtualPortOutput_T_310) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_312 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_313 = not(_virtualPortOutput_T_312) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_314 = and(regs_virtualPortOutput, _virtualPortOutput_T_313) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_387 = mux(_T_448, _virtualPortOutput_T_311, _virtualPortOutput_T_314) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_388 = mux(_T_444, _GEN_386, _GEN_384) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_389 = mux(_T_444, _GEN_385, _GEN_387) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_390 = mux(_T_442, _GEN_388, _GEN_384) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_391 = mux(_T_442, _GEN_389, _GEN_385) @[src/main/scala/GPIO.scala 36:50]
    node _T_449 = eq(regs_virtualToPhysicalMap_0, UInt<3>("h7")) @[src/main/scala/GPIO.scala 36:41]
    node _T_450 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 38:28]
    node _T_451 = eq(_T_450, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_452 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_453 = eq(_T_452, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_315 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_316 = or(regs_OUTPUT, _OUTPUT_T_315) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_317 = dshl(UInt<1>("h1"), UInt<3>("h7")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_318 = not(_OUTPUT_T_317) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_319 = and(regs_OUTPUT, _OUTPUT_T_318) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_392 = mux(_T_453, _OUTPUT_T_316, _OUTPUT_T_319) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_454 = bits(regs_INPUT, 7, 7) @[src/main/scala/GPIO.scala 43:26]
    node _T_455 = eq(_T_454, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_315 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_316 = or(regs_virtualPortOutput, _virtualPortOutput_T_315) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_317 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_318 = not(_virtualPortOutput_T_317) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_319 = and(regs_virtualPortOutput, _virtualPortOutput_T_318) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_393 = mux(_T_455, _virtualPortOutput_T_316, _virtualPortOutput_T_319) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_394 = mux(_T_451, _GEN_392, _GEN_390) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_395 = mux(_T_451, _GEN_391, _GEN_393) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_396 = mux(_T_449, _GEN_394, _GEN_390) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_397 = mux(_T_449, _GEN_395, _GEN_391) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_398 = mux(_T_399, _GEN_396, _GEN_348) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_399 = mux(_T_399, _GEN_397, _GEN_349) @[src/main/scala/GPIO.scala 34:71]
    node _T_456 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_457 = eq(regs_virtualToPhysicalMap_7, UInt<4>("h8")) @[src/main/scala/GPIO.scala 36:41]
    node _T_458 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 38:28]
    node _T_459 = eq(_T_458, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_460 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_461 = eq(_T_460, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_320 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_321 = or(regs_OUTPUT, _OUTPUT_T_320) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_322 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_323 = not(_OUTPUT_T_322) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_324 = and(regs_OUTPUT, _OUTPUT_T_323) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_400 = mux(_T_461, _OUTPUT_T_321, _OUTPUT_T_324) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_462 = bits(regs_INPUT, 8, 8) @[src/main/scala/GPIO.scala 43:26]
    node _T_463 = eq(_T_462, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_320 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_321 = or(regs_virtualPortOutput, _virtualPortOutput_T_320) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_322 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_323 = not(_virtualPortOutput_T_322) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_324 = and(regs_virtualPortOutput, _virtualPortOutput_T_323) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_401 = mux(_T_463, _virtualPortOutput_T_321, _virtualPortOutput_T_324) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_402 = mux(_T_459, _GEN_400, _GEN_398) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_403 = mux(_T_459, _GEN_399, _GEN_401) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_404 = mux(_T_457, _GEN_402, _GEN_398) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_405 = mux(_T_457, _GEN_403, _GEN_399) @[src/main/scala/GPIO.scala 36:50]
    node _T_464 = eq(regs_virtualToPhysicalMap_6, UInt<4>("h8")) @[src/main/scala/GPIO.scala 36:41]
    node _T_465 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 38:28]
    node _T_466 = eq(_T_465, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_467 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_468 = eq(_T_467, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_325 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_326 = or(regs_OUTPUT, _OUTPUT_T_325) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_327 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_328 = not(_OUTPUT_T_327) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_329 = and(regs_OUTPUT, _OUTPUT_T_328) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_406 = mux(_T_468, _OUTPUT_T_326, _OUTPUT_T_329) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_469 = bits(regs_INPUT, 8, 8) @[src/main/scala/GPIO.scala 43:26]
    node _T_470 = eq(_T_469, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_325 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_326 = or(regs_virtualPortOutput, _virtualPortOutput_T_325) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_327 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_328 = not(_virtualPortOutput_T_327) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_329 = and(regs_virtualPortOutput, _virtualPortOutput_T_328) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_407 = mux(_T_470, _virtualPortOutput_T_326, _virtualPortOutput_T_329) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_408 = mux(_T_466, _GEN_406, _GEN_404) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_409 = mux(_T_466, _GEN_405, _GEN_407) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_410 = mux(_T_464, _GEN_408, _GEN_404) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_411 = mux(_T_464, _GEN_409, _GEN_405) @[src/main/scala/GPIO.scala 36:50]
    node _T_471 = eq(regs_virtualToPhysicalMap_5, UInt<4>("h8")) @[src/main/scala/GPIO.scala 36:41]
    node _T_472 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 38:28]
    node _T_473 = eq(_T_472, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_474 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_475 = eq(_T_474, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_330 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_331 = or(regs_OUTPUT, _OUTPUT_T_330) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_332 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_333 = not(_OUTPUT_T_332) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_334 = and(regs_OUTPUT, _OUTPUT_T_333) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_412 = mux(_T_475, _OUTPUT_T_331, _OUTPUT_T_334) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_476 = bits(regs_INPUT, 8, 8) @[src/main/scala/GPIO.scala 43:26]
    node _T_477 = eq(_T_476, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_330 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_331 = or(regs_virtualPortOutput, _virtualPortOutput_T_330) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_332 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_333 = not(_virtualPortOutput_T_332) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_334 = and(regs_virtualPortOutput, _virtualPortOutput_T_333) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_413 = mux(_T_477, _virtualPortOutput_T_331, _virtualPortOutput_T_334) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_414 = mux(_T_473, _GEN_412, _GEN_410) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_415 = mux(_T_473, _GEN_411, _GEN_413) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_416 = mux(_T_471, _GEN_414, _GEN_410) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_417 = mux(_T_471, _GEN_415, _GEN_411) @[src/main/scala/GPIO.scala 36:50]
    node _T_478 = eq(regs_virtualToPhysicalMap_4, UInt<4>("h8")) @[src/main/scala/GPIO.scala 36:41]
    node _T_479 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 38:28]
    node _T_480 = eq(_T_479, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_481 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_482 = eq(_T_481, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_335 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_336 = or(regs_OUTPUT, _OUTPUT_T_335) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_337 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_338 = not(_OUTPUT_T_337) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_339 = and(regs_OUTPUT, _OUTPUT_T_338) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_418 = mux(_T_482, _OUTPUT_T_336, _OUTPUT_T_339) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_483 = bits(regs_INPUT, 8, 8) @[src/main/scala/GPIO.scala 43:26]
    node _T_484 = eq(_T_483, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_335 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_336 = or(regs_virtualPortOutput, _virtualPortOutput_T_335) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_337 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_338 = not(_virtualPortOutput_T_337) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_339 = and(regs_virtualPortOutput, _virtualPortOutput_T_338) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_419 = mux(_T_484, _virtualPortOutput_T_336, _virtualPortOutput_T_339) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_420 = mux(_T_480, _GEN_418, _GEN_416) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_421 = mux(_T_480, _GEN_417, _GEN_419) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_422 = mux(_T_478, _GEN_420, _GEN_416) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_423 = mux(_T_478, _GEN_421, _GEN_417) @[src/main/scala/GPIO.scala 36:50]
    node _T_485 = eq(regs_virtualToPhysicalMap_3, UInt<4>("h8")) @[src/main/scala/GPIO.scala 36:41]
    node _T_486 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 38:28]
    node _T_487 = eq(_T_486, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_488 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_489 = eq(_T_488, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_340 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_341 = or(regs_OUTPUT, _OUTPUT_T_340) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_342 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_343 = not(_OUTPUT_T_342) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_344 = and(regs_OUTPUT, _OUTPUT_T_343) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_424 = mux(_T_489, _OUTPUT_T_341, _OUTPUT_T_344) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_490 = bits(regs_INPUT, 8, 8) @[src/main/scala/GPIO.scala 43:26]
    node _T_491 = eq(_T_490, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_340 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_341 = or(regs_virtualPortOutput, _virtualPortOutput_T_340) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_342 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_343 = not(_virtualPortOutput_T_342) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_344 = and(regs_virtualPortOutput, _virtualPortOutput_T_343) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_425 = mux(_T_491, _virtualPortOutput_T_341, _virtualPortOutput_T_344) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_426 = mux(_T_487, _GEN_424, _GEN_422) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_427 = mux(_T_487, _GEN_423, _GEN_425) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_428 = mux(_T_485, _GEN_426, _GEN_422) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_429 = mux(_T_485, _GEN_427, _GEN_423) @[src/main/scala/GPIO.scala 36:50]
    node _T_492 = eq(regs_virtualToPhysicalMap_2, UInt<4>("h8")) @[src/main/scala/GPIO.scala 36:41]
    node _T_493 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 38:28]
    node _T_494 = eq(_T_493, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_495 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_496 = eq(_T_495, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_345 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_346 = or(regs_OUTPUT, _OUTPUT_T_345) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_347 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_348 = not(_OUTPUT_T_347) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_349 = and(regs_OUTPUT, _OUTPUT_T_348) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_430 = mux(_T_496, _OUTPUT_T_346, _OUTPUT_T_349) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_497 = bits(regs_INPUT, 8, 8) @[src/main/scala/GPIO.scala 43:26]
    node _T_498 = eq(_T_497, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_345 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_346 = or(regs_virtualPortOutput, _virtualPortOutput_T_345) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_347 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_348 = not(_virtualPortOutput_T_347) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_349 = and(regs_virtualPortOutput, _virtualPortOutput_T_348) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_431 = mux(_T_498, _virtualPortOutput_T_346, _virtualPortOutput_T_349) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_432 = mux(_T_494, _GEN_430, _GEN_428) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_433 = mux(_T_494, _GEN_429, _GEN_431) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_434 = mux(_T_492, _GEN_432, _GEN_428) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_435 = mux(_T_492, _GEN_433, _GEN_429) @[src/main/scala/GPIO.scala 36:50]
    node _T_499 = eq(regs_virtualToPhysicalMap_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 36:41]
    node _T_500 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 38:28]
    node _T_501 = eq(_T_500, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_502 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_503 = eq(_T_502, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_350 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_351 = or(regs_OUTPUT, _OUTPUT_T_350) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_352 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_353 = not(_OUTPUT_T_352) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_354 = and(regs_OUTPUT, _OUTPUT_T_353) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_436 = mux(_T_503, _OUTPUT_T_351, _OUTPUT_T_354) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_504 = bits(regs_INPUT, 8, 8) @[src/main/scala/GPIO.scala 43:26]
    node _T_505 = eq(_T_504, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_350 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_351 = or(regs_virtualPortOutput, _virtualPortOutput_T_350) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_352 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_353 = not(_virtualPortOutput_T_352) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_354 = and(regs_virtualPortOutput, _virtualPortOutput_T_353) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_437 = mux(_T_505, _virtualPortOutput_T_351, _virtualPortOutput_T_354) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_438 = mux(_T_501, _GEN_436, _GEN_434) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_439 = mux(_T_501, _GEN_435, _GEN_437) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_440 = mux(_T_499, _GEN_438, _GEN_434) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_441 = mux(_T_499, _GEN_439, _GEN_435) @[src/main/scala/GPIO.scala 36:50]
    node _T_506 = eq(regs_virtualToPhysicalMap_0, UInt<4>("h8")) @[src/main/scala/GPIO.scala 36:41]
    node _T_507 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 38:28]
    node _T_508 = eq(_T_507, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_509 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_510 = eq(_T_509, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_355 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_356 = or(regs_OUTPUT, _OUTPUT_T_355) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_357 = dshl(UInt<1>("h1"), UInt<4>("h8")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_358 = not(_OUTPUT_T_357) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_359 = and(regs_OUTPUT, _OUTPUT_T_358) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_442 = mux(_T_510, _OUTPUT_T_356, _OUTPUT_T_359) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_511 = bits(regs_INPUT, 8, 8) @[src/main/scala/GPIO.scala 43:26]
    node _T_512 = eq(_T_511, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_355 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_356 = or(regs_virtualPortOutput, _virtualPortOutput_T_355) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_357 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_358 = not(_virtualPortOutput_T_357) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_359 = and(regs_virtualPortOutput, _virtualPortOutput_T_358) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_443 = mux(_T_512, _virtualPortOutput_T_356, _virtualPortOutput_T_359) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_444 = mux(_T_508, _GEN_442, _GEN_440) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_445 = mux(_T_508, _GEN_441, _GEN_443) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_446 = mux(_T_506, _GEN_444, _GEN_440) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_447 = mux(_T_506, _GEN_445, _GEN_441) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_448 = mux(_T_456, _GEN_446, _GEN_398) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_449 = mux(_T_456, _GEN_447, _GEN_399) @[src/main/scala/GPIO.scala 34:71]
    node _T_513 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_514 = eq(regs_virtualToPhysicalMap_7, UInt<4>("h9")) @[src/main/scala/GPIO.scala 36:41]
    node _T_515 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 38:28]
    node _T_516 = eq(_T_515, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_517 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_518 = eq(_T_517, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_360 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_361 = or(regs_OUTPUT, _OUTPUT_T_360) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_362 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_363 = not(_OUTPUT_T_362) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_364 = and(regs_OUTPUT, _OUTPUT_T_363) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_450 = mux(_T_518, _OUTPUT_T_361, _OUTPUT_T_364) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_519 = bits(regs_INPUT, 9, 9) @[src/main/scala/GPIO.scala 43:26]
    node _T_520 = eq(_T_519, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_360 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_361 = or(regs_virtualPortOutput, _virtualPortOutput_T_360) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_362 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_363 = not(_virtualPortOutput_T_362) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_364 = and(regs_virtualPortOutput, _virtualPortOutput_T_363) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_451 = mux(_T_520, _virtualPortOutput_T_361, _virtualPortOutput_T_364) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_452 = mux(_T_516, _GEN_450, _GEN_448) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_453 = mux(_T_516, _GEN_449, _GEN_451) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_454 = mux(_T_514, _GEN_452, _GEN_448) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_455 = mux(_T_514, _GEN_453, _GEN_449) @[src/main/scala/GPIO.scala 36:50]
    node _T_521 = eq(regs_virtualToPhysicalMap_6, UInt<4>("h9")) @[src/main/scala/GPIO.scala 36:41]
    node _T_522 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 38:28]
    node _T_523 = eq(_T_522, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_524 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_525 = eq(_T_524, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_365 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_366 = or(regs_OUTPUT, _OUTPUT_T_365) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_367 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_368 = not(_OUTPUT_T_367) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_369 = and(regs_OUTPUT, _OUTPUT_T_368) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_456 = mux(_T_525, _OUTPUT_T_366, _OUTPUT_T_369) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_526 = bits(regs_INPUT, 9, 9) @[src/main/scala/GPIO.scala 43:26]
    node _T_527 = eq(_T_526, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_365 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_366 = or(regs_virtualPortOutput, _virtualPortOutput_T_365) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_367 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_368 = not(_virtualPortOutput_T_367) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_369 = and(regs_virtualPortOutput, _virtualPortOutput_T_368) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_457 = mux(_T_527, _virtualPortOutput_T_366, _virtualPortOutput_T_369) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_458 = mux(_T_523, _GEN_456, _GEN_454) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_459 = mux(_T_523, _GEN_455, _GEN_457) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_460 = mux(_T_521, _GEN_458, _GEN_454) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_461 = mux(_T_521, _GEN_459, _GEN_455) @[src/main/scala/GPIO.scala 36:50]
    node _T_528 = eq(regs_virtualToPhysicalMap_5, UInt<4>("h9")) @[src/main/scala/GPIO.scala 36:41]
    node _T_529 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 38:28]
    node _T_530 = eq(_T_529, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_531 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_532 = eq(_T_531, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_370 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_371 = or(regs_OUTPUT, _OUTPUT_T_370) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_372 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_373 = not(_OUTPUT_T_372) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_374 = and(regs_OUTPUT, _OUTPUT_T_373) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_462 = mux(_T_532, _OUTPUT_T_371, _OUTPUT_T_374) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_533 = bits(regs_INPUT, 9, 9) @[src/main/scala/GPIO.scala 43:26]
    node _T_534 = eq(_T_533, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_370 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_371 = or(regs_virtualPortOutput, _virtualPortOutput_T_370) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_372 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_373 = not(_virtualPortOutput_T_372) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_374 = and(regs_virtualPortOutput, _virtualPortOutput_T_373) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_463 = mux(_T_534, _virtualPortOutput_T_371, _virtualPortOutput_T_374) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_464 = mux(_T_530, _GEN_462, _GEN_460) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_465 = mux(_T_530, _GEN_461, _GEN_463) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_466 = mux(_T_528, _GEN_464, _GEN_460) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_467 = mux(_T_528, _GEN_465, _GEN_461) @[src/main/scala/GPIO.scala 36:50]
    node _T_535 = eq(regs_virtualToPhysicalMap_4, UInt<4>("h9")) @[src/main/scala/GPIO.scala 36:41]
    node _T_536 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 38:28]
    node _T_537 = eq(_T_536, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_538 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_539 = eq(_T_538, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_375 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_376 = or(regs_OUTPUT, _OUTPUT_T_375) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_377 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_378 = not(_OUTPUT_T_377) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_379 = and(regs_OUTPUT, _OUTPUT_T_378) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_468 = mux(_T_539, _OUTPUT_T_376, _OUTPUT_T_379) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_540 = bits(regs_INPUT, 9, 9) @[src/main/scala/GPIO.scala 43:26]
    node _T_541 = eq(_T_540, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_375 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_376 = or(regs_virtualPortOutput, _virtualPortOutput_T_375) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_377 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_378 = not(_virtualPortOutput_T_377) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_379 = and(regs_virtualPortOutput, _virtualPortOutput_T_378) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_469 = mux(_T_541, _virtualPortOutput_T_376, _virtualPortOutput_T_379) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_470 = mux(_T_537, _GEN_468, _GEN_466) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_471 = mux(_T_537, _GEN_467, _GEN_469) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_472 = mux(_T_535, _GEN_470, _GEN_466) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_473 = mux(_T_535, _GEN_471, _GEN_467) @[src/main/scala/GPIO.scala 36:50]
    node _T_542 = eq(regs_virtualToPhysicalMap_3, UInt<4>("h9")) @[src/main/scala/GPIO.scala 36:41]
    node _T_543 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 38:28]
    node _T_544 = eq(_T_543, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_545 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_546 = eq(_T_545, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_380 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_381 = or(regs_OUTPUT, _OUTPUT_T_380) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_382 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_383 = not(_OUTPUT_T_382) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_384 = and(regs_OUTPUT, _OUTPUT_T_383) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_474 = mux(_T_546, _OUTPUT_T_381, _OUTPUT_T_384) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_547 = bits(regs_INPUT, 9, 9) @[src/main/scala/GPIO.scala 43:26]
    node _T_548 = eq(_T_547, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_380 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_381 = or(regs_virtualPortOutput, _virtualPortOutput_T_380) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_382 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_383 = not(_virtualPortOutput_T_382) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_384 = and(regs_virtualPortOutput, _virtualPortOutput_T_383) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_475 = mux(_T_548, _virtualPortOutput_T_381, _virtualPortOutput_T_384) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_476 = mux(_T_544, _GEN_474, _GEN_472) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_477 = mux(_T_544, _GEN_473, _GEN_475) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_478 = mux(_T_542, _GEN_476, _GEN_472) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_479 = mux(_T_542, _GEN_477, _GEN_473) @[src/main/scala/GPIO.scala 36:50]
    node _T_549 = eq(regs_virtualToPhysicalMap_2, UInt<4>("h9")) @[src/main/scala/GPIO.scala 36:41]
    node _T_550 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 38:28]
    node _T_551 = eq(_T_550, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_552 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_553 = eq(_T_552, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_385 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_386 = or(regs_OUTPUT, _OUTPUT_T_385) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_387 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_388 = not(_OUTPUT_T_387) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_389 = and(regs_OUTPUT, _OUTPUT_T_388) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_480 = mux(_T_553, _OUTPUT_T_386, _OUTPUT_T_389) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_554 = bits(regs_INPUT, 9, 9) @[src/main/scala/GPIO.scala 43:26]
    node _T_555 = eq(_T_554, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_385 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_386 = or(regs_virtualPortOutput, _virtualPortOutput_T_385) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_387 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_388 = not(_virtualPortOutput_T_387) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_389 = and(regs_virtualPortOutput, _virtualPortOutput_T_388) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_481 = mux(_T_555, _virtualPortOutput_T_386, _virtualPortOutput_T_389) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_482 = mux(_T_551, _GEN_480, _GEN_478) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_483 = mux(_T_551, _GEN_479, _GEN_481) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_484 = mux(_T_549, _GEN_482, _GEN_478) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_485 = mux(_T_549, _GEN_483, _GEN_479) @[src/main/scala/GPIO.scala 36:50]
    node _T_556 = eq(regs_virtualToPhysicalMap_1, UInt<4>("h9")) @[src/main/scala/GPIO.scala 36:41]
    node _T_557 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 38:28]
    node _T_558 = eq(_T_557, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_559 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_560 = eq(_T_559, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_390 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_391 = or(regs_OUTPUT, _OUTPUT_T_390) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_392 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_393 = not(_OUTPUT_T_392) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_394 = and(regs_OUTPUT, _OUTPUT_T_393) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_486 = mux(_T_560, _OUTPUT_T_391, _OUTPUT_T_394) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_561 = bits(regs_INPUT, 9, 9) @[src/main/scala/GPIO.scala 43:26]
    node _T_562 = eq(_T_561, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_390 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_391 = or(regs_virtualPortOutput, _virtualPortOutput_T_390) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_392 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_393 = not(_virtualPortOutput_T_392) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_394 = and(regs_virtualPortOutput, _virtualPortOutput_T_393) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_487 = mux(_T_562, _virtualPortOutput_T_391, _virtualPortOutput_T_394) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_488 = mux(_T_558, _GEN_486, _GEN_484) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_489 = mux(_T_558, _GEN_485, _GEN_487) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_490 = mux(_T_556, _GEN_488, _GEN_484) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_491 = mux(_T_556, _GEN_489, _GEN_485) @[src/main/scala/GPIO.scala 36:50]
    node _T_563 = eq(regs_virtualToPhysicalMap_0, UInt<4>("h9")) @[src/main/scala/GPIO.scala 36:41]
    node _T_564 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 38:28]
    node _T_565 = eq(_T_564, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_566 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_567 = eq(_T_566, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_395 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_396 = or(regs_OUTPUT, _OUTPUT_T_395) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_397 = dshl(UInt<1>("h1"), UInt<4>("h9")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_398 = not(_OUTPUT_T_397) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_399 = and(regs_OUTPUT, _OUTPUT_T_398) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_492 = mux(_T_567, _OUTPUT_T_396, _OUTPUT_T_399) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_568 = bits(regs_INPUT, 9, 9) @[src/main/scala/GPIO.scala 43:26]
    node _T_569 = eq(_T_568, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_395 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_396 = or(regs_virtualPortOutput, _virtualPortOutput_T_395) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_397 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_398 = not(_virtualPortOutput_T_397) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_399 = and(regs_virtualPortOutput, _virtualPortOutput_T_398) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_493 = mux(_T_569, _virtualPortOutput_T_396, _virtualPortOutput_T_399) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_494 = mux(_T_565, _GEN_492, _GEN_490) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_495 = mux(_T_565, _GEN_491, _GEN_493) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_496 = mux(_T_563, _GEN_494, _GEN_490) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_497 = mux(_T_563, _GEN_495, _GEN_491) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_498 = mux(_T_513, _GEN_496, _GEN_448) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_499 = mux(_T_513, _GEN_497, _GEN_449) @[src/main/scala/GPIO.scala 34:71]
    node _T_570 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_571 = eq(regs_virtualToPhysicalMap_7, UInt<4>("ha")) @[src/main/scala/GPIO.scala 36:41]
    node _T_572 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 38:28]
    node _T_573 = eq(_T_572, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_574 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_575 = eq(_T_574, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_400 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_401 = or(regs_OUTPUT, _OUTPUT_T_400) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_402 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_403 = not(_OUTPUT_T_402) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_404 = and(regs_OUTPUT, _OUTPUT_T_403) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_500 = mux(_T_575, _OUTPUT_T_401, _OUTPUT_T_404) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_576 = bits(regs_INPUT, 10, 10) @[src/main/scala/GPIO.scala 43:26]
    node _T_577 = eq(_T_576, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_400 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_401 = or(regs_virtualPortOutput, _virtualPortOutput_T_400) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_402 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_403 = not(_virtualPortOutput_T_402) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_404 = and(regs_virtualPortOutput, _virtualPortOutput_T_403) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_501 = mux(_T_577, _virtualPortOutput_T_401, _virtualPortOutput_T_404) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_502 = mux(_T_573, _GEN_500, _GEN_498) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_503 = mux(_T_573, _GEN_499, _GEN_501) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_504 = mux(_T_571, _GEN_502, _GEN_498) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_505 = mux(_T_571, _GEN_503, _GEN_499) @[src/main/scala/GPIO.scala 36:50]
    node _T_578 = eq(regs_virtualToPhysicalMap_6, UInt<4>("ha")) @[src/main/scala/GPIO.scala 36:41]
    node _T_579 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 38:28]
    node _T_580 = eq(_T_579, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_581 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_582 = eq(_T_581, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_405 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_406 = or(regs_OUTPUT, _OUTPUT_T_405) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_407 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_408 = not(_OUTPUT_T_407) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_409 = and(regs_OUTPUT, _OUTPUT_T_408) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_506 = mux(_T_582, _OUTPUT_T_406, _OUTPUT_T_409) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_583 = bits(regs_INPUT, 10, 10) @[src/main/scala/GPIO.scala 43:26]
    node _T_584 = eq(_T_583, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_405 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_406 = or(regs_virtualPortOutput, _virtualPortOutput_T_405) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_407 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_408 = not(_virtualPortOutput_T_407) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_409 = and(regs_virtualPortOutput, _virtualPortOutput_T_408) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_507 = mux(_T_584, _virtualPortOutput_T_406, _virtualPortOutput_T_409) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_508 = mux(_T_580, _GEN_506, _GEN_504) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_509 = mux(_T_580, _GEN_505, _GEN_507) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_510 = mux(_T_578, _GEN_508, _GEN_504) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_511 = mux(_T_578, _GEN_509, _GEN_505) @[src/main/scala/GPIO.scala 36:50]
    node _T_585 = eq(regs_virtualToPhysicalMap_5, UInt<4>("ha")) @[src/main/scala/GPIO.scala 36:41]
    node _T_586 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 38:28]
    node _T_587 = eq(_T_586, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_588 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_589 = eq(_T_588, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_410 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_411 = or(regs_OUTPUT, _OUTPUT_T_410) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_412 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_413 = not(_OUTPUT_T_412) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_414 = and(regs_OUTPUT, _OUTPUT_T_413) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_512 = mux(_T_589, _OUTPUT_T_411, _OUTPUT_T_414) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_590 = bits(regs_INPUT, 10, 10) @[src/main/scala/GPIO.scala 43:26]
    node _T_591 = eq(_T_590, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_410 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_411 = or(regs_virtualPortOutput, _virtualPortOutput_T_410) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_412 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_413 = not(_virtualPortOutput_T_412) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_414 = and(regs_virtualPortOutput, _virtualPortOutput_T_413) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_513 = mux(_T_591, _virtualPortOutput_T_411, _virtualPortOutput_T_414) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_514 = mux(_T_587, _GEN_512, _GEN_510) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_515 = mux(_T_587, _GEN_511, _GEN_513) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_516 = mux(_T_585, _GEN_514, _GEN_510) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_517 = mux(_T_585, _GEN_515, _GEN_511) @[src/main/scala/GPIO.scala 36:50]
    node _T_592 = eq(regs_virtualToPhysicalMap_4, UInt<4>("ha")) @[src/main/scala/GPIO.scala 36:41]
    node _T_593 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 38:28]
    node _T_594 = eq(_T_593, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_595 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_596 = eq(_T_595, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_415 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_416 = or(regs_OUTPUT, _OUTPUT_T_415) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_417 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_418 = not(_OUTPUT_T_417) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_419 = and(regs_OUTPUT, _OUTPUT_T_418) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_518 = mux(_T_596, _OUTPUT_T_416, _OUTPUT_T_419) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_597 = bits(regs_INPUT, 10, 10) @[src/main/scala/GPIO.scala 43:26]
    node _T_598 = eq(_T_597, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_415 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_416 = or(regs_virtualPortOutput, _virtualPortOutput_T_415) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_417 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_418 = not(_virtualPortOutput_T_417) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_419 = and(regs_virtualPortOutput, _virtualPortOutput_T_418) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_519 = mux(_T_598, _virtualPortOutput_T_416, _virtualPortOutput_T_419) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_520 = mux(_T_594, _GEN_518, _GEN_516) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_521 = mux(_T_594, _GEN_517, _GEN_519) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_522 = mux(_T_592, _GEN_520, _GEN_516) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_523 = mux(_T_592, _GEN_521, _GEN_517) @[src/main/scala/GPIO.scala 36:50]
    node _T_599 = eq(regs_virtualToPhysicalMap_3, UInt<4>("ha")) @[src/main/scala/GPIO.scala 36:41]
    node _T_600 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 38:28]
    node _T_601 = eq(_T_600, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_602 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_603 = eq(_T_602, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_420 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_421 = or(regs_OUTPUT, _OUTPUT_T_420) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_422 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_423 = not(_OUTPUT_T_422) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_424 = and(regs_OUTPUT, _OUTPUT_T_423) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_524 = mux(_T_603, _OUTPUT_T_421, _OUTPUT_T_424) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_604 = bits(regs_INPUT, 10, 10) @[src/main/scala/GPIO.scala 43:26]
    node _T_605 = eq(_T_604, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_420 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_421 = or(regs_virtualPortOutput, _virtualPortOutput_T_420) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_422 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_423 = not(_virtualPortOutput_T_422) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_424 = and(regs_virtualPortOutput, _virtualPortOutput_T_423) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_525 = mux(_T_605, _virtualPortOutput_T_421, _virtualPortOutput_T_424) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_526 = mux(_T_601, _GEN_524, _GEN_522) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_527 = mux(_T_601, _GEN_523, _GEN_525) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_528 = mux(_T_599, _GEN_526, _GEN_522) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_529 = mux(_T_599, _GEN_527, _GEN_523) @[src/main/scala/GPIO.scala 36:50]
    node _T_606 = eq(regs_virtualToPhysicalMap_2, UInt<4>("ha")) @[src/main/scala/GPIO.scala 36:41]
    node _T_607 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 38:28]
    node _T_608 = eq(_T_607, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_609 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_610 = eq(_T_609, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_425 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_426 = or(regs_OUTPUT, _OUTPUT_T_425) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_427 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_428 = not(_OUTPUT_T_427) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_429 = and(regs_OUTPUT, _OUTPUT_T_428) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_530 = mux(_T_610, _OUTPUT_T_426, _OUTPUT_T_429) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_611 = bits(regs_INPUT, 10, 10) @[src/main/scala/GPIO.scala 43:26]
    node _T_612 = eq(_T_611, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_425 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_426 = or(regs_virtualPortOutput, _virtualPortOutput_T_425) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_427 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_428 = not(_virtualPortOutput_T_427) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_429 = and(regs_virtualPortOutput, _virtualPortOutput_T_428) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_531 = mux(_T_612, _virtualPortOutput_T_426, _virtualPortOutput_T_429) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_532 = mux(_T_608, _GEN_530, _GEN_528) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_533 = mux(_T_608, _GEN_529, _GEN_531) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_534 = mux(_T_606, _GEN_532, _GEN_528) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_535 = mux(_T_606, _GEN_533, _GEN_529) @[src/main/scala/GPIO.scala 36:50]
    node _T_613 = eq(regs_virtualToPhysicalMap_1, UInt<4>("ha")) @[src/main/scala/GPIO.scala 36:41]
    node _T_614 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 38:28]
    node _T_615 = eq(_T_614, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_616 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_617 = eq(_T_616, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_430 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_431 = or(regs_OUTPUT, _OUTPUT_T_430) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_432 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_433 = not(_OUTPUT_T_432) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_434 = and(regs_OUTPUT, _OUTPUT_T_433) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_536 = mux(_T_617, _OUTPUT_T_431, _OUTPUT_T_434) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_618 = bits(regs_INPUT, 10, 10) @[src/main/scala/GPIO.scala 43:26]
    node _T_619 = eq(_T_618, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_430 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_431 = or(regs_virtualPortOutput, _virtualPortOutput_T_430) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_432 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_433 = not(_virtualPortOutput_T_432) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_434 = and(regs_virtualPortOutput, _virtualPortOutput_T_433) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_537 = mux(_T_619, _virtualPortOutput_T_431, _virtualPortOutput_T_434) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_538 = mux(_T_615, _GEN_536, _GEN_534) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_539 = mux(_T_615, _GEN_535, _GEN_537) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_540 = mux(_T_613, _GEN_538, _GEN_534) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_541 = mux(_T_613, _GEN_539, _GEN_535) @[src/main/scala/GPIO.scala 36:50]
    node _T_620 = eq(regs_virtualToPhysicalMap_0, UInt<4>("ha")) @[src/main/scala/GPIO.scala 36:41]
    node _T_621 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 38:28]
    node _T_622 = eq(_T_621, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_623 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_624 = eq(_T_623, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_435 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_436 = or(regs_OUTPUT, _OUTPUT_T_435) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_437 = dshl(UInt<1>("h1"), UInt<4>("ha")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_438 = not(_OUTPUT_T_437) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_439 = and(regs_OUTPUT, _OUTPUT_T_438) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_542 = mux(_T_624, _OUTPUT_T_436, _OUTPUT_T_439) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_625 = bits(regs_INPUT, 10, 10) @[src/main/scala/GPIO.scala 43:26]
    node _T_626 = eq(_T_625, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_435 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_436 = or(regs_virtualPortOutput, _virtualPortOutput_T_435) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_437 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_438 = not(_virtualPortOutput_T_437) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_439 = and(regs_virtualPortOutput, _virtualPortOutput_T_438) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_543 = mux(_T_626, _virtualPortOutput_T_436, _virtualPortOutput_T_439) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_544 = mux(_T_622, _GEN_542, _GEN_540) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_545 = mux(_T_622, _GEN_541, _GEN_543) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_546 = mux(_T_620, _GEN_544, _GEN_540) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_547 = mux(_T_620, _GEN_545, _GEN_541) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_548 = mux(_T_570, _GEN_546, _GEN_498) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_549 = mux(_T_570, _GEN_547, _GEN_499) @[src/main/scala/GPIO.scala 34:71]
    node _T_627 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_628 = eq(regs_virtualToPhysicalMap_7, UInt<4>("hb")) @[src/main/scala/GPIO.scala 36:41]
    node _T_629 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 38:28]
    node _T_630 = eq(_T_629, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_631 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_632 = eq(_T_631, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_440 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_441 = or(regs_OUTPUT, _OUTPUT_T_440) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_442 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_443 = not(_OUTPUT_T_442) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_444 = and(regs_OUTPUT, _OUTPUT_T_443) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_550 = mux(_T_632, _OUTPUT_T_441, _OUTPUT_T_444) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_633 = bits(regs_INPUT, 11, 11) @[src/main/scala/GPIO.scala 43:26]
    node _T_634 = eq(_T_633, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_440 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_441 = or(regs_virtualPortOutput, _virtualPortOutput_T_440) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_442 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_443 = not(_virtualPortOutput_T_442) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_444 = and(regs_virtualPortOutput, _virtualPortOutput_T_443) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_551 = mux(_T_634, _virtualPortOutput_T_441, _virtualPortOutput_T_444) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_552 = mux(_T_630, _GEN_550, _GEN_548) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_553 = mux(_T_630, _GEN_549, _GEN_551) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_554 = mux(_T_628, _GEN_552, _GEN_548) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_555 = mux(_T_628, _GEN_553, _GEN_549) @[src/main/scala/GPIO.scala 36:50]
    node _T_635 = eq(regs_virtualToPhysicalMap_6, UInt<4>("hb")) @[src/main/scala/GPIO.scala 36:41]
    node _T_636 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 38:28]
    node _T_637 = eq(_T_636, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_638 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_639 = eq(_T_638, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_445 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_446 = or(regs_OUTPUT, _OUTPUT_T_445) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_447 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_448 = not(_OUTPUT_T_447) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_449 = and(regs_OUTPUT, _OUTPUT_T_448) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_556 = mux(_T_639, _OUTPUT_T_446, _OUTPUT_T_449) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_640 = bits(regs_INPUT, 11, 11) @[src/main/scala/GPIO.scala 43:26]
    node _T_641 = eq(_T_640, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_445 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_446 = or(regs_virtualPortOutput, _virtualPortOutput_T_445) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_447 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_448 = not(_virtualPortOutput_T_447) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_449 = and(regs_virtualPortOutput, _virtualPortOutput_T_448) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_557 = mux(_T_641, _virtualPortOutput_T_446, _virtualPortOutput_T_449) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_558 = mux(_T_637, _GEN_556, _GEN_554) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_559 = mux(_T_637, _GEN_555, _GEN_557) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_560 = mux(_T_635, _GEN_558, _GEN_554) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_561 = mux(_T_635, _GEN_559, _GEN_555) @[src/main/scala/GPIO.scala 36:50]
    node _T_642 = eq(regs_virtualToPhysicalMap_5, UInt<4>("hb")) @[src/main/scala/GPIO.scala 36:41]
    node _T_643 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 38:28]
    node _T_644 = eq(_T_643, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_645 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_646 = eq(_T_645, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_450 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_451 = or(regs_OUTPUT, _OUTPUT_T_450) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_452 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_453 = not(_OUTPUT_T_452) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_454 = and(regs_OUTPUT, _OUTPUT_T_453) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_562 = mux(_T_646, _OUTPUT_T_451, _OUTPUT_T_454) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_647 = bits(regs_INPUT, 11, 11) @[src/main/scala/GPIO.scala 43:26]
    node _T_648 = eq(_T_647, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_450 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_451 = or(regs_virtualPortOutput, _virtualPortOutput_T_450) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_452 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_453 = not(_virtualPortOutput_T_452) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_454 = and(regs_virtualPortOutput, _virtualPortOutput_T_453) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_563 = mux(_T_648, _virtualPortOutput_T_451, _virtualPortOutput_T_454) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_564 = mux(_T_644, _GEN_562, _GEN_560) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_565 = mux(_T_644, _GEN_561, _GEN_563) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_566 = mux(_T_642, _GEN_564, _GEN_560) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_567 = mux(_T_642, _GEN_565, _GEN_561) @[src/main/scala/GPIO.scala 36:50]
    node _T_649 = eq(regs_virtualToPhysicalMap_4, UInt<4>("hb")) @[src/main/scala/GPIO.scala 36:41]
    node _T_650 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 38:28]
    node _T_651 = eq(_T_650, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_652 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_653 = eq(_T_652, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_455 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_456 = or(regs_OUTPUT, _OUTPUT_T_455) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_457 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_458 = not(_OUTPUT_T_457) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_459 = and(regs_OUTPUT, _OUTPUT_T_458) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_568 = mux(_T_653, _OUTPUT_T_456, _OUTPUT_T_459) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_654 = bits(regs_INPUT, 11, 11) @[src/main/scala/GPIO.scala 43:26]
    node _T_655 = eq(_T_654, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_455 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_456 = or(regs_virtualPortOutput, _virtualPortOutput_T_455) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_457 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_458 = not(_virtualPortOutput_T_457) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_459 = and(regs_virtualPortOutput, _virtualPortOutput_T_458) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_569 = mux(_T_655, _virtualPortOutput_T_456, _virtualPortOutput_T_459) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_570 = mux(_T_651, _GEN_568, _GEN_566) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_571 = mux(_T_651, _GEN_567, _GEN_569) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_572 = mux(_T_649, _GEN_570, _GEN_566) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_573 = mux(_T_649, _GEN_571, _GEN_567) @[src/main/scala/GPIO.scala 36:50]
    node _T_656 = eq(regs_virtualToPhysicalMap_3, UInt<4>("hb")) @[src/main/scala/GPIO.scala 36:41]
    node _T_657 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 38:28]
    node _T_658 = eq(_T_657, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_659 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_660 = eq(_T_659, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_460 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_461 = or(regs_OUTPUT, _OUTPUT_T_460) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_462 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_463 = not(_OUTPUT_T_462) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_464 = and(regs_OUTPUT, _OUTPUT_T_463) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_574 = mux(_T_660, _OUTPUT_T_461, _OUTPUT_T_464) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_661 = bits(regs_INPUT, 11, 11) @[src/main/scala/GPIO.scala 43:26]
    node _T_662 = eq(_T_661, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_460 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_461 = or(regs_virtualPortOutput, _virtualPortOutput_T_460) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_462 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_463 = not(_virtualPortOutput_T_462) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_464 = and(regs_virtualPortOutput, _virtualPortOutput_T_463) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_575 = mux(_T_662, _virtualPortOutput_T_461, _virtualPortOutput_T_464) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_576 = mux(_T_658, _GEN_574, _GEN_572) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_577 = mux(_T_658, _GEN_573, _GEN_575) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_578 = mux(_T_656, _GEN_576, _GEN_572) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_579 = mux(_T_656, _GEN_577, _GEN_573) @[src/main/scala/GPIO.scala 36:50]
    node _T_663 = eq(regs_virtualToPhysicalMap_2, UInt<4>("hb")) @[src/main/scala/GPIO.scala 36:41]
    node _T_664 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 38:28]
    node _T_665 = eq(_T_664, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_666 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_667 = eq(_T_666, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_465 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_466 = or(regs_OUTPUT, _OUTPUT_T_465) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_467 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_468 = not(_OUTPUT_T_467) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_469 = and(regs_OUTPUT, _OUTPUT_T_468) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_580 = mux(_T_667, _OUTPUT_T_466, _OUTPUT_T_469) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_668 = bits(regs_INPUT, 11, 11) @[src/main/scala/GPIO.scala 43:26]
    node _T_669 = eq(_T_668, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_465 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_466 = or(regs_virtualPortOutput, _virtualPortOutput_T_465) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_467 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_468 = not(_virtualPortOutput_T_467) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_469 = and(regs_virtualPortOutput, _virtualPortOutput_T_468) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_581 = mux(_T_669, _virtualPortOutput_T_466, _virtualPortOutput_T_469) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_582 = mux(_T_665, _GEN_580, _GEN_578) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_583 = mux(_T_665, _GEN_579, _GEN_581) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_584 = mux(_T_663, _GEN_582, _GEN_578) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_585 = mux(_T_663, _GEN_583, _GEN_579) @[src/main/scala/GPIO.scala 36:50]
    node _T_670 = eq(regs_virtualToPhysicalMap_1, UInt<4>("hb")) @[src/main/scala/GPIO.scala 36:41]
    node _T_671 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 38:28]
    node _T_672 = eq(_T_671, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_673 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_674 = eq(_T_673, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_470 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_471 = or(regs_OUTPUT, _OUTPUT_T_470) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_472 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_473 = not(_OUTPUT_T_472) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_474 = and(regs_OUTPUT, _OUTPUT_T_473) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_586 = mux(_T_674, _OUTPUT_T_471, _OUTPUT_T_474) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_675 = bits(regs_INPUT, 11, 11) @[src/main/scala/GPIO.scala 43:26]
    node _T_676 = eq(_T_675, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_470 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_471 = or(regs_virtualPortOutput, _virtualPortOutput_T_470) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_472 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_473 = not(_virtualPortOutput_T_472) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_474 = and(regs_virtualPortOutput, _virtualPortOutput_T_473) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_587 = mux(_T_676, _virtualPortOutput_T_471, _virtualPortOutput_T_474) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_588 = mux(_T_672, _GEN_586, _GEN_584) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_589 = mux(_T_672, _GEN_585, _GEN_587) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_590 = mux(_T_670, _GEN_588, _GEN_584) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_591 = mux(_T_670, _GEN_589, _GEN_585) @[src/main/scala/GPIO.scala 36:50]
    node _T_677 = eq(regs_virtualToPhysicalMap_0, UInt<4>("hb")) @[src/main/scala/GPIO.scala 36:41]
    node _T_678 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 38:28]
    node _T_679 = eq(_T_678, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_680 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_681 = eq(_T_680, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_475 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_476 = or(regs_OUTPUT, _OUTPUT_T_475) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_477 = dshl(UInt<1>("h1"), UInt<4>("hb")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_478 = not(_OUTPUT_T_477) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_479 = and(regs_OUTPUT, _OUTPUT_T_478) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_592 = mux(_T_681, _OUTPUT_T_476, _OUTPUT_T_479) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_682 = bits(regs_INPUT, 11, 11) @[src/main/scala/GPIO.scala 43:26]
    node _T_683 = eq(_T_682, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_475 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_476 = or(regs_virtualPortOutput, _virtualPortOutput_T_475) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_477 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_478 = not(_virtualPortOutput_T_477) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_479 = and(regs_virtualPortOutput, _virtualPortOutput_T_478) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_593 = mux(_T_683, _virtualPortOutput_T_476, _virtualPortOutput_T_479) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_594 = mux(_T_679, _GEN_592, _GEN_590) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_595 = mux(_T_679, _GEN_591, _GEN_593) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_596 = mux(_T_677, _GEN_594, _GEN_590) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_597 = mux(_T_677, _GEN_595, _GEN_591) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_598 = mux(_T_627, _GEN_596, _GEN_548) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_599 = mux(_T_627, _GEN_597, _GEN_549) @[src/main/scala/GPIO.scala 34:71]
    node _T_684 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_685 = eq(regs_virtualToPhysicalMap_7, UInt<4>("hc")) @[src/main/scala/GPIO.scala 36:41]
    node _T_686 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 38:28]
    node _T_687 = eq(_T_686, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_688 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_689 = eq(_T_688, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_480 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_481 = or(regs_OUTPUT, _OUTPUT_T_480) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_482 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_483 = not(_OUTPUT_T_482) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_484 = and(regs_OUTPUT, _OUTPUT_T_483) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_600 = mux(_T_689, _OUTPUT_T_481, _OUTPUT_T_484) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_690 = bits(regs_INPUT, 12, 12) @[src/main/scala/GPIO.scala 43:26]
    node _T_691 = eq(_T_690, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_480 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_481 = or(regs_virtualPortOutput, _virtualPortOutput_T_480) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_482 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_483 = not(_virtualPortOutput_T_482) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_484 = and(regs_virtualPortOutput, _virtualPortOutput_T_483) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_601 = mux(_T_691, _virtualPortOutput_T_481, _virtualPortOutput_T_484) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_602 = mux(_T_687, _GEN_600, _GEN_598) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_603 = mux(_T_687, _GEN_599, _GEN_601) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_604 = mux(_T_685, _GEN_602, _GEN_598) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_605 = mux(_T_685, _GEN_603, _GEN_599) @[src/main/scala/GPIO.scala 36:50]
    node _T_692 = eq(regs_virtualToPhysicalMap_6, UInt<4>("hc")) @[src/main/scala/GPIO.scala 36:41]
    node _T_693 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 38:28]
    node _T_694 = eq(_T_693, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_695 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_696 = eq(_T_695, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_485 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_486 = or(regs_OUTPUT, _OUTPUT_T_485) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_487 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_488 = not(_OUTPUT_T_487) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_489 = and(regs_OUTPUT, _OUTPUT_T_488) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_606 = mux(_T_696, _OUTPUT_T_486, _OUTPUT_T_489) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_697 = bits(regs_INPUT, 12, 12) @[src/main/scala/GPIO.scala 43:26]
    node _T_698 = eq(_T_697, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_485 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_486 = or(regs_virtualPortOutput, _virtualPortOutput_T_485) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_487 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_488 = not(_virtualPortOutput_T_487) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_489 = and(regs_virtualPortOutput, _virtualPortOutput_T_488) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_607 = mux(_T_698, _virtualPortOutput_T_486, _virtualPortOutput_T_489) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_608 = mux(_T_694, _GEN_606, _GEN_604) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_609 = mux(_T_694, _GEN_605, _GEN_607) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_610 = mux(_T_692, _GEN_608, _GEN_604) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_611 = mux(_T_692, _GEN_609, _GEN_605) @[src/main/scala/GPIO.scala 36:50]
    node _T_699 = eq(regs_virtualToPhysicalMap_5, UInt<4>("hc")) @[src/main/scala/GPIO.scala 36:41]
    node _T_700 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 38:28]
    node _T_701 = eq(_T_700, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_702 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_703 = eq(_T_702, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_490 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_491 = or(regs_OUTPUT, _OUTPUT_T_490) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_492 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_493 = not(_OUTPUT_T_492) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_494 = and(regs_OUTPUT, _OUTPUT_T_493) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_612 = mux(_T_703, _OUTPUT_T_491, _OUTPUT_T_494) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_704 = bits(regs_INPUT, 12, 12) @[src/main/scala/GPIO.scala 43:26]
    node _T_705 = eq(_T_704, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_490 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_491 = or(regs_virtualPortOutput, _virtualPortOutput_T_490) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_492 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_493 = not(_virtualPortOutput_T_492) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_494 = and(regs_virtualPortOutput, _virtualPortOutput_T_493) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_613 = mux(_T_705, _virtualPortOutput_T_491, _virtualPortOutput_T_494) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_614 = mux(_T_701, _GEN_612, _GEN_610) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_615 = mux(_T_701, _GEN_611, _GEN_613) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_616 = mux(_T_699, _GEN_614, _GEN_610) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_617 = mux(_T_699, _GEN_615, _GEN_611) @[src/main/scala/GPIO.scala 36:50]
    node _T_706 = eq(regs_virtualToPhysicalMap_4, UInt<4>("hc")) @[src/main/scala/GPIO.scala 36:41]
    node _T_707 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 38:28]
    node _T_708 = eq(_T_707, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_709 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_710 = eq(_T_709, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_495 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_496 = or(regs_OUTPUT, _OUTPUT_T_495) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_497 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_498 = not(_OUTPUT_T_497) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_499 = and(regs_OUTPUT, _OUTPUT_T_498) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_618 = mux(_T_710, _OUTPUT_T_496, _OUTPUT_T_499) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_711 = bits(regs_INPUT, 12, 12) @[src/main/scala/GPIO.scala 43:26]
    node _T_712 = eq(_T_711, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_495 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_496 = or(regs_virtualPortOutput, _virtualPortOutput_T_495) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_497 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_498 = not(_virtualPortOutput_T_497) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_499 = and(regs_virtualPortOutput, _virtualPortOutput_T_498) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_619 = mux(_T_712, _virtualPortOutput_T_496, _virtualPortOutput_T_499) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_620 = mux(_T_708, _GEN_618, _GEN_616) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_621 = mux(_T_708, _GEN_617, _GEN_619) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_622 = mux(_T_706, _GEN_620, _GEN_616) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_623 = mux(_T_706, _GEN_621, _GEN_617) @[src/main/scala/GPIO.scala 36:50]
    node _T_713 = eq(regs_virtualToPhysicalMap_3, UInt<4>("hc")) @[src/main/scala/GPIO.scala 36:41]
    node _T_714 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 38:28]
    node _T_715 = eq(_T_714, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_716 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_717 = eq(_T_716, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_500 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_501 = or(regs_OUTPUT, _OUTPUT_T_500) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_502 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_503 = not(_OUTPUT_T_502) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_504 = and(regs_OUTPUT, _OUTPUT_T_503) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_624 = mux(_T_717, _OUTPUT_T_501, _OUTPUT_T_504) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_718 = bits(regs_INPUT, 12, 12) @[src/main/scala/GPIO.scala 43:26]
    node _T_719 = eq(_T_718, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_500 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_501 = or(regs_virtualPortOutput, _virtualPortOutput_T_500) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_502 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_503 = not(_virtualPortOutput_T_502) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_504 = and(regs_virtualPortOutput, _virtualPortOutput_T_503) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_625 = mux(_T_719, _virtualPortOutput_T_501, _virtualPortOutput_T_504) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_626 = mux(_T_715, _GEN_624, _GEN_622) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_627 = mux(_T_715, _GEN_623, _GEN_625) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_628 = mux(_T_713, _GEN_626, _GEN_622) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_629 = mux(_T_713, _GEN_627, _GEN_623) @[src/main/scala/GPIO.scala 36:50]
    node _T_720 = eq(regs_virtualToPhysicalMap_2, UInt<4>("hc")) @[src/main/scala/GPIO.scala 36:41]
    node _T_721 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 38:28]
    node _T_722 = eq(_T_721, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_723 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_724 = eq(_T_723, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_505 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_506 = or(regs_OUTPUT, _OUTPUT_T_505) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_507 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_508 = not(_OUTPUT_T_507) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_509 = and(regs_OUTPUT, _OUTPUT_T_508) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_630 = mux(_T_724, _OUTPUT_T_506, _OUTPUT_T_509) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_725 = bits(regs_INPUT, 12, 12) @[src/main/scala/GPIO.scala 43:26]
    node _T_726 = eq(_T_725, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_505 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_506 = or(regs_virtualPortOutput, _virtualPortOutput_T_505) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_507 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_508 = not(_virtualPortOutput_T_507) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_509 = and(regs_virtualPortOutput, _virtualPortOutput_T_508) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_631 = mux(_T_726, _virtualPortOutput_T_506, _virtualPortOutput_T_509) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_632 = mux(_T_722, _GEN_630, _GEN_628) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_633 = mux(_T_722, _GEN_629, _GEN_631) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_634 = mux(_T_720, _GEN_632, _GEN_628) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_635 = mux(_T_720, _GEN_633, _GEN_629) @[src/main/scala/GPIO.scala 36:50]
    node _T_727 = eq(regs_virtualToPhysicalMap_1, UInt<4>("hc")) @[src/main/scala/GPIO.scala 36:41]
    node _T_728 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 38:28]
    node _T_729 = eq(_T_728, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_730 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_731 = eq(_T_730, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_510 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_511 = or(regs_OUTPUT, _OUTPUT_T_510) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_512 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_513 = not(_OUTPUT_T_512) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_514 = and(regs_OUTPUT, _OUTPUT_T_513) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_636 = mux(_T_731, _OUTPUT_T_511, _OUTPUT_T_514) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_732 = bits(regs_INPUT, 12, 12) @[src/main/scala/GPIO.scala 43:26]
    node _T_733 = eq(_T_732, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_510 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_511 = or(regs_virtualPortOutput, _virtualPortOutput_T_510) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_512 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_513 = not(_virtualPortOutput_T_512) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_514 = and(regs_virtualPortOutput, _virtualPortOutput_T_513) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_637 = mux(_T_733, _virtualPortOutput_T_511, _virtualPortOutput_T_514) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_638 = mux(_T_729, _GEN_636, _GEN_634) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_639 = mux(_T_729, _GEN_635, _GEN_637) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_640 = mux(_T_727, _GEN_638, _GEN_634) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_641 = mux(_T_727, _GEN_639, _GEN_635) @[src/main/scala/GPIO.scala 36:50]
    node _T_734 = eq(regs_virtualToPhysicalMap_0, UInt<4>("hc")) @[src/main/scala/GPIO.scala 36:41]
    node _T_735 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 38:28]
    node _T_736 = eq(_T_735, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_737 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_738 = eq(_T_737, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_515 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_516 = or(regs_OUTPUT, _OUTPUT_T_515) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_517 = dshl(UInt<1>("h1"), UInt<4>("hc")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_518 = not(_OUTPUT_T_517) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_519 = and(regs_OUTPUT, _OUTPUT_T_518) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_642 = mux(_T_738, _OUTPUT_T_516, _OUTPUT_T_519) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_739 = bits(regs_INPUT, 12, 12) @[src/main/scala/GPIO.scala 43:26]
    node _T_740 = eq(_T_739, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_515 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_516 = or(regs_virtualPortOutput, _virtualPortOutput_T_515) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_517 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_518 = not(_virtualPortOutput_T_517) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_519 = and(regs_virtualPortOutput, _virtualPortOutput_T_518) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_643 = mux(_T_740, _virtualPortOutput_T_516, _virtualPortOutput_T_519) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_644 = mux(_T_736, _GEN_642, _GEN_640) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_645 = mux(_T_736, _GEN_641, _GEN_643) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_646 = mux(_T_734, _GEN_644, _GEN_640) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_647 = mux(_T_734, _GEN_645, _GEN_641) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_648 = mux(_T_684, _GEN_646, _GEN_598) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_649 = mux(_T_684, _GEN_647, _GEN_599) @[src/main/scala/GPIO.scala 34:71]
    node _T_741 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_742 = eq(regs_virtualToPhysicalMap_7, UInt<4>("hd")) @[src/main/scala/GPIO.scala 36:41]
    node _T_743 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 38:28]
    node _T_744 = eq(_T_743, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_745 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_746 = eq(_T_745, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_520 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_521 = or(regs_OUTPUT, _OUTPUT_T_520) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_522 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_523 = not(_OUTPUT_T_522) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_524 = and(regs_OUTPUT, _OUTPUT_T_523) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_650 = mux(_T_746, _OUTPUT_T_521, _OUTPUT_T_524) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_747 = bits(regs_INPUT, 13, 13) @[src/main/scala/GPIO.scala 43:26]
    node _T_748 = eq(_T_747, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_520 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_521 = or(regs_virtualPortOutput, _virtualPortOutput_T_520) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_522 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_523 = not(_virtualPortOutput_T_522) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_524 = and(regs_virtualPortOutput, _virtualPortOutput_T_523) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_651 = mux(_T_748, _virtualPortOutput_T_521, _virtualPortOutput_T_524) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_652 = mux(_T_744, _GEN_650, _GEN_648) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_653 = mux(_T_744, _GEN_649, _GEN_651) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_654 = mux(_T_742, _GEN_652, _GEN_648) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_655 = mux(_T_742, _GEN_653, _GEN_649) @[src/main/scala/GPIO.scala 36:50]
    node _T_749 = eq(regs_virtualToPhysicalMap_6, UInt<4>("hd")) @[src/main/scala/GPIO.scala 36:41]
    node _T_750 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 38:28]
    node _T_751 = eq(_T_750, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_752 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_753 = eq(_T_752, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_525 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_526 = or(regs_OUTPUT, _OUTPUT_T_525) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_527 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_528 = not(_OUTPUT_T_527) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_529 = and(regs_OUTPUT, _OUTPUT_T_528) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_656 = mux(_T_753, _OUTPUT_T_526, _OUTPUT_T_529) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_754 = bits(regs_INPUT, 13, 13) @[src/main/scala/GPIO.scala 43:26]
    node _T_755 = eq(_T_754, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_525 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_526 = or(regs_virtualPortOutput, _virtualPortOutput_T_525) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_527 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_528 = not(_virtualPortOutput_T_527) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_529 = and(regs_virtualPortOutput, _virtualPortOutput_T_528) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_657 = mux(_T_755, _virtualPortOutput_T_526, _virtualPortOutput_T_529) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_658 = mux(_T_751, _GEN_656, _GEN_654) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_659 = mux(_T_751, _GEN_655, _GEN_657) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_660 = mux(_T_749, _GEN_658, _GEN_654) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_661 = mux(_T_749, _GEN_659, _GEN_655) @[src/main/scala/GPIO.scala 36:50]
    node _T_756 = eq(regs_virtualToPhysicalMap_5, UInt<4>("hd")) @[src/main/scala/GPIO.scala 36:41]
    node _T_757 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 38:28]
    node _T_758 = eq(_T_757, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_759 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_760 = eq(_T_759, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_530 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_531 = or(regs_OUTPUT, _OUTPUT_T_530) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_532 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_533 = not(_OUTPUT_T_532) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_534 = and(regs_OUTPUT, _OUTPUT_T_533) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_662 = mux(_T_760, _OUTPUT_T_531, _OUTPUT_T_534) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_761 = bits(regs_INPUT, 13, 13) @[src/main/scala/GPIO.scala 43:26]
    node _T_762 = eq(_T_761, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_530 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_531 = or(regs_virtualPortOutput, _virtualPortOutput_T_530) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_532 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_533 = not(_virtualPortOutput_T_532) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_534 = and(regs_virtualPortOutput, _virtualPortOutput_T_533) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_663 = mux(_T_762, _virtualPortOutput_T_531, _virtualPortOutput_T_534) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_664 = mux(_T_758, _GEN_662, _GEN_660) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_665 = mux(_T_758, _GEN_661, _GEN_663) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_666 = mux(_T_756, _GEN_664, _GEN_660) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_667 = mux(_T_756, _GEN_665, _GEN_661) @[src/main/scala/GPIO.scala 36:50]
    node _T_763 = eq(regs_virtualToPhysicalMap_4, UInt<4>("hd")) @[src/main/scala/GPIO.scala 36:41]
    node _T_764 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 38:28]
    node _T_765 = eq(_T_764, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_766 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_767 = eq(_T_766, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_535 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_536 = or(regs_OUTPUT, _OUTPUT_T_535) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_537 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_538 = not(_OUTPUT_T_537) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_539 = and(regs_OUTPUT, _OUTPUT_T_538) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_668 = mux(_T_767, _OUTPUT_T_536, _OUTPUT_T_539) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_768 = bits(regs_INPUT, 13, 13) @[src/main/scala/GPIO.scala 43:26]
    node _T_769 = eq(_T_768, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_535 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_536 = or(regs_virtualPortOutput, _virtualPortOutput_T_535) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_537 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_538 = not(_virtualPortOutput_T_537) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_539 = and(regs_virtualPortOutput, _virtualPortOutput_T_538) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_669 = mux(_T_769, _virtualPortOutput_T_536, _virtualPortOutput_T_539) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_670 = mux(_T_765, _GEN_668, _GEN_666) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_671 = mux(_T_765, _GEN_667, _GEN_669) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_672 = mux(_T_763, _GEN_670, _GEN_666) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_673 = mux(_T_763, _GEN_671, _GEN_667) @[src/main/scala/GPIO.scala 36:50]
    node _T_770 = eq(regs_virtualToPhysicalMap_3, UInt<4>("hd")) @[src/main/scala/GPIO.scala 36:41]
    node _T_771 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 38:28]
    node _T_772 = eq(_T_771, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_773 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_774 = eq(_T_773, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_540 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_541 = or(regs_OUTPUT, _OUTPUT_T_540) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_542 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_543 = not(_OUTPUT_T_542) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_544 = and(regs_OUTPUT, _OUTPUT_T_543) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_674 = mux(_T_774, _OUTPUT_T_541, _OUTPUT_T_544) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_775 = bits(regs_INPUT, 13, 13) @[src/main/scala/GPIO.scala 43:26]
    node _T_776 = eq(_T_775, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_540 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_541 = or(regs_virtualPortOutput, _virtualPortOutput_T_540) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_542 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_543 = not(_virtualPortOutput_T_542) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_544 = and(regs_virtualPortOutput, _virtualPortOutput_T_543) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_675 = mux(_T_776, _virtualPortOutput_T_541, _virtualPortOutput_T_544) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_676 = mux(_T_772, _GEN_674, _GEN_672) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_677 = mux(_T_772, _GEN_673, _GEN_675) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_678 = mux(_T_770, _GEN_676, _GEN_672) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_679 = mux(_T_770, _GEN_677, _GEN_673) @[src/main/scala/GPIO.scala 36:50]
    node _T_777 = eq(regs_virtualToPhysicalMap_2, UInt<4>("hd")) @[src/main/scala/GPIO.scala 36:41]
    node _T_778 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 38:28]
    node _T_779 = eq(_T_778, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_780 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_781 = eq(_T_780, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_545 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_546 = or(regs_OUTPUT, _OUTPUT_T_545) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_547 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_548 = not(_OUTPUT_T_547) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_549 = and(regs_OUTPUT, _OUTPUT_T_548) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_680 = mux(_T_781, _OUTPUT_T_546, _OUTPUT_T_549) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_782 = bits(regs_INPUT, 13, 13) @[src/main/scala/GPIO.scala 43:26]
    node _T_783 = eq(_T_782, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_545 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_546 = or(regs_virtualPortOutput, _virtualPortOutput_T_545) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_547 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_548 = not(_virtualPortOutput_T_547) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_549 = and(regs_virtualPortOutput, _virtualPortOutput_T_548) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_681 = mux(_T_783, _virtualPortOutput_T_546, _virtualPortOutput_T_549) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_682 = mux(_T_779, _GEN_680, _GEN_678) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_683 = mux(_T_779, _GEN_679, _GEN_681) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_684 = mux(_T_777, _GEN_682, _GEN_678) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_685 = mux(_T_777, _GEN_683, _GEN_679) @[src/main/scala/GPIO.scala 36:50]
    node _T_784 = eq(regs_virtualToPhysicalMap_1, UInt<4>("hd")) @[src/main/scala/GPIO.scala 36:41]
    node _T_785 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 38:28]
    node _T_786 = eq(_T_785, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_787 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_788 = eq(_T_787, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_550 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_551 = or(regs_OUTPUT, _OUTPUT_T_550) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_552 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_553 = not(_OUTPUT_T_552) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_554 = and(regs_OUTPUT, _OUTPUT_T_553) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_686 = mux(_T_788, _OUTPUT_T_551, _OUTPUT_T_554) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_789 = bits(regs_INPUT, 13, 13) @[src/main/scala/GPIO.scala 43:26]
    node _T_790 = eq(_T_789, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_550 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_551 = or(regs_virtualPortOutput, _virtualPortOutput_T_550) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_552 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_553 = not(_virtualPortOutput_T_552) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_554 = and(regs_virtualPortOutput, _virtualPortOutput_T_553) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_687 = mux(_T_790, _virtualPortOutput_T_551, _virtualPortOutput_T_554) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_688 = mux(_T_786, _GEN_686, _GEN_684) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_689 = mux(_T_786, _GEN_685, _GEN_687) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_690 = mux(_T_784, _GEN_688, _GEN_684) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_691 = mux(_T_784, _GEN_689, _GEN_685) @[src/main/scala/GPIO.scala 36:50]
    node _T_791 = eq(regs_virtualToPhysicalMap_0, UInt<4>("hd")) @[src/main/scala/GPIO.scala 36:41]
    node _T_792 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 38:28]
    node _T_793 = eq(_T_792, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_794 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_795 = eq(_T_794, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_555 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_556 = or(regs_OUTPUT, _OUTPUT_T_555) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_557 = dshl(UInt<1>("h1"), UInt<4>("hd")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_558 = not(_OUTPUT_T_557) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_559 = and(regs_OUTPUT, _OUTPUT_T_558) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_692 = mux(_T_795, _OUTPUT_T_556, _OUTPUT_T_559) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_796 = bits(regs_INPUT, 13, 13) @[src/main/scala/GPIO.scala 43:26]
    node _T_797 = eq(_T_796, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_555 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_556 = or(regs_virtualPortOutput, _virtualPortOutput_T_555) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_557 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_558 = not(_virtualPortOutput_T_557) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_559 = and(regs_virtualPortOutput, _virtualPortOutput_T_558) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_693 = mux(_T_797, _virtualPortOutput_T_556, _virtualPortOutput_T_559) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_694 = mux(_T_793, _GEN_692, _GEN_690) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_695 = mux(_T_793, _GEN_691, _GEN_693) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_696 = mux(_T_791, _GEN_694, _GEN_690) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_697 = mux(_T_791, _GEN_695, _GEN_691) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_698 = mux(_T_741, _GEN_696, _GEN_648) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_699 = mux(_T_741, _GEN_697, _GEN_649) @[src/main/scala/GPIO.scala 34:71]
    node _T_798 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_799 = eq(regs_virtualToPhysicalMap_7, UInt<4>("he")) @[src/main/scala/GPIO.scala 36:41]
    node _T_800 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 38:28]
    node _T_801 = eq(_T_800, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_802 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_803 = eq(_T_802, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_560 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_561 = or(regs_OUTPUT, _OUTPUT_T_560) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_562 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_563 = not(_OUTPUT_T_562) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_564 = and(regs_OUTPUT, _OUTPUT_T_563) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_700 = mux(_T_803, _OUTPUT_T_561, _OUTPUT_T_564) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_804 = bits(regs_INPUT, 14, 14) @[src/main/scala/GPIO.scala 43:26]
    node _T_805 = eq(_T_804, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_560 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_561 = or(regs_virtualPortOutput, _virtualPortOutput_T_560) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_562 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_563 = not(_virtualPortOutput_T_562) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_564 = and(regs_virtualPortOutput, _virtualPortOutput_T_563) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_701 = mux(_T_805, _virtualPortOutput_T_561, _virtualPortOutput_T_564) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_702 = mux(_T_801, _GEN_700, _GEN_698) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_703 = mux(_T_801, _GEN_699, _GEN_701) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_704 = mux(_T_799, _GEN_702, _GEN_698) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_705 = mux(_T_799, _GEN_703, _GEN_699) @[src/main/scala/GPIO.scala 36:50]
    node _T_806 = eq(regs_virtualToPhysicalMap_6, UInt<4>("he")) @[src/main/scala/GPIO.scala 36:41]
    node _T_807 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 38:28]
    node _T_808 = eq(_T_807, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_809 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_810 = eq(_T_809, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_565 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_566 = or(regs_OUTPUT, _OUTPUT_T_565) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_567 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_568 = not(_OUTPUT_T_567) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_569 = and(regs_OUTPUT, _OUTPUT_T_568) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_706 = mux(_T_810, _OUTPUT_T_566, _OUTPUT_T_569) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_811 = bits(regs_INPUT, 14, 14) @[src/main/scala/GPIO.scala 43:26]
    node _T_812 = eq(_T_811, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_565 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_566 = or(regs_virtualPortOutput, _virtualPortOutput_T_565) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_567 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_568 = not(_virtualPortOutput_T_567) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_569 = and(regs_virtualPortOutput, _virtualPortOutput_T_568) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_707 = mux(_T_812, _virtualPortOutput_T_566, _virtualPortOutput_T_569) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_708 = mux(_T_808, _GEN_706, _GEN_704) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_709 = mux(_T_808, _GEN_705, _GEN_707) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_710 = mux(_T_806, _GEN_708, _GEN_704) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_711 = mux(_T_806, _GEN_709, _GEN_705) @[src/main/scala/GPIO.scala 36:50]
    node _T_813 = eq(regs_virtualToPhysicalMap_5, UInt<4>("he")) @[src/main/scala/GPIO.scala 36:41]
    node _T_814 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 38:28]
    node _T_815 = eq(_T_814, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_816 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_817 = eq(_T_816, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_570 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_571 = or(regs_OUTPUT, _OUTPUT_T_570) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_572 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_573 = not(_OUTPUT_T_572) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_574 = and(regs_OUTPUT, _OUTPUT_T_573) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_712 = mux(_T_817, _OUTPUT_T_571, _OUTPUT_T_574) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_818 = bits(regs_INPUT, 14, 14) @[src/main/scala/GPIO.scala 43:26]
    node _T_819 = eq(_T_818, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_570 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_571 = or(regs_virtualPortOutput, _virtualPortOutput_T_570) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_572 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_573 = not(_virtualPortOutput_T_572) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_574 = and(regs_virtualPortOutput, _virtualPortOutput_T_573) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_713 = mux(_T_819, _virtualPortOutput_T_571, _virtualPortOutput_T_574) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_714 = mux(_T_815, _GEN_712, _GEN_710) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_715 = mux(_T_815, _GEN_711, _GEN_713) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_716 = mux(_T_813, _GEN_714, _GEN_710) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_717 = mux(_T_813, _GEN_715, _GEN_711) @[src/main/scala/GPIO.scala 36:50]
    node _T_820 = eq(regs_virtualToPhysicalMap_4, UInt<4>("he")) @[src/main/scala/GPIO.scala 36:41]
    node _T_821 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 38:28]
    node _T_822 = eq(_T_821, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_823 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_824 = eq(_T_823, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_575 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_576 = or(regs_OUTPUT, _OUTPUT_T_575) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_577 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_578 = not(_OUTPUT_T_577) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_579 = and(regs_OUTPUT, _OUTPUT_T_578) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_718 = mux(_T_824, _OUTPUT_T_576, _OUTPUT_T_579) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_825 = bits(regs_INPUT, 14, 14) @[src/main/scala/GPIO.scala 43:26]
    node _T_826 = eq(_T_825, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_575 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_576 = or(regs_virtualPortOutput, _virtualPortOutput_T_575) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_577 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_578 = not(_virtualPortOutput_T_577) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_579 = and(regs_virtualPortOutput, _virtualPortOutput_T_578) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_719 = mux(_T_826, _virtualPortOutput_T_576, _virtualPortOutput_T_579) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_720 = mux(_T_822, _GEN_718, _GEN_716) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_721 = mux(_T_822, _GEN_717, _GEN_719) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_722 = mux(_T_820, _GEN_720, _GEN_716) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_723 = mux(_T_820, _GEN_721, _GEN_717) @[src/main/scala/GPIO.scala 36:50]
    node _T_827 = eq(regs_virtualToPhysicalMap_3, UInt<4>("he")) @[src/main/scala/GPIO.scala 36:41]
    node _T_828 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 38:28]
    node _T_829 = eq(_T_828, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_830 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_831 = eq(_T_830, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_580 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_581 = or(regs_OUTPUT, _OUTPUT_T_580) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_582 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_583 = not(_OUTPUT_T_582) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_584 = and(regs_OUTPUT, _OUTPUT_T_583) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_724 = mux(_T_831, _OUTPUT_T_581, _OUTPUT_T_584) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_832 = bits(regs_INPUT, 14, 14) @[src/main/scala/GPIO.scala 43:26]
    node _T_833 = eq(_T_832, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_580 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_581 = or(regs_virtualPortOutput, _virtualPortOutput_T_580) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_582 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_583 = not(_virtualPortOutput_T_582) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_584 = and(regs_virtualPortOutput, _virtualPortOutput_T_583) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_725 = mux(_T_833, _virtualPortOutput_T_581, _virtualPortOutput_T_584) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_726 = mux(_T_829, _GEN_724, _GEN_722) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_727 = mux(_T_829, _GEN_723, _GEN_725) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_728 = mux(_T_827, _GEN_726, _GEN_722) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_729 = mux(_T_827, _GEN_727, _GEN_723) @[src/main/scala/GPIO.scala 36:50]
    node _T_834 = eq(regs_virtualToPhysicalMap_2, UInt<4>("he")) @[src/main/scala/GPIO.scala 36:41]
    node _T_835 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 38:28]
    node _T_836 = eq(_T_835, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_837 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_838 = eq(_T_837, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_585 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_586 = or(regs_OUTPUT, _OUTPUT_T_585) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_587 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_588 = not(_OUTPUT_T_587) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_589 = and(regs_OUTPUT, _OUTPUT_T_588) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_730 = mux(_T_838, _OUTPUT_T_586, _OUTPUT_T_589) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_839 = bits(regs_INPUT, 14, 14) @[src/main/scala/GPIO.scala 43:26]
    node _T_840 = eq(_T_839, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_585 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_586 = or(regs_virtualPortOutput, _virtualPortOutput_T_585) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_587 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_588 = not(_virtualPortOutput_T_587) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_589 = and(regs_virtualPortOutput, _virtualPortOutput_T_588) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_731 = mux(_T_840, _virtualPortOutput_T_586, _virtualPortOutput_T_589) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_732 = mux(_T_836, _GEN_730, _GEN_728) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_733 = mux(_T_836, _GEN_729, _GEN_731) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_734 = mux(_T_834, _GEN_732, _GEN_728) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_735 = mux(_T_834, _GEN_733, _GEN_729) @[src/main/scala/GPIO.scala 36:50]
    node _T_841 = eq(regs_virtualToPhysicalMap_1, UInt<4>("he")) @[src/main/scala/GPIO.scala 36:41]
    node _T_842 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 38:28]
    node _T_843 = eq(_T_842, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_844 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_845 = eq(_T_844, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_590 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_591 = or(regs_OUTPUT, _OUTPUT_T_590) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_592 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_593 = not(_OUTPUT_T_592) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_594 = and(regs_OUTPUT, _OUTPUT_T_593) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_736 = mux(_T_845, _OUTPUT_T_591, _OUTPUT_T_594) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_846 = bits(regs_INPUT, 14, 14) @[src/main/scala/GPIO.scala 43:26]
    node _T_847 = eq(_T_846, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_590 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_591 = or(regs_virtualPortOutput, _virtualPortOutput_T_590) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_592 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_593 = not(_virtualPortOutput_T_592) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_594 = and(regs_virtualPortOutput, _virtualPortOutput_T_593) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_737 = mux(_T_847, _virtualPortOutput_T_591, _virtualPortOutput_T_594) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_738 = mux(_T_843, _GEN_736, _GEN_734) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_739 = mux(_T_843, _GEN_735, _GEN_737) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_740 = mux(_T_841, _GEN_738, _GEN_734) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_741 = mux(_T_841, _GEN_739, _GEN_735) @[src/main/scala/GPIO.scala 36:50]
    node _T_848 = eq(regs_virtualToPhysicalMap_0, UInt<4>("he")) @[src/main/scala/GPIO.scala 36:41]
    node _T_849 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 38:28]
    node _T_850 = eq(_T_849, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_851 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_852 = eq(_T_851, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_595 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_596 = or(regs_OUTPUT, _OUTPUT_T_595) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_597 = dshl(UInt<1>("h1"), UInt<4>("he")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_598 = not(_OUTPUT_T_597) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_599 = and(regs_OUTPUT, _OUTPUT_T_598) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_742 = mux(_T_852, _OUTPUT_T_596, _OUTPUT_T_599) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_853 = bits(regs_INPUT, 14, 14) @[src/main/scala/GPIO.scala 43:26]
    node _T_854 = eq(_T_853, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_595 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_596 = or(regs_virtualPortOutput, _virtualPortOutput_T_595) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_597 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_598 = not(_virtualPortOutput_T_597) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_599 = and(regs_virtualPortOutput, _virtualPortOutput_T_598) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_743 = mux(_T_854, _virtualPortOutput_T_596, _virtualPortOutput_T_599) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_744 = mux(_T_850, _GEN_742, _GEN_740) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_745 = mux(_T_850, _GEN_741, _GEN_743) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_746 = mux(_T_848, _GEN_744, _GEN_740) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_747 = mux(_T_848, _GEN_745, _GEN_741) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_748 = mux(_T_798, _GEN_746, _GEN_698) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_749 = mux(_T_798, _GEN_747, _GEN_699) @[src/main/scala/GPIO.scala 34:71]
    node _T_855 = eq(regs_virtualPortEnable, UInt<1>("h1")) @[src/main/scala/GPIO.scala 34:62]
    node _T_856 = eq(regs_virtualToPhysicalMap_7, UInt<4>("hf")) @[src/main/scala/GPIO.scala 36:41]
    node _T_857 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 38:28]
    node _T_858 = eq(_T_857, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_859 = bits(regs_virtualPortOutput, 7, 7) @[src/main/scala/GPIO.scala 39:38]
    node _T_860 = eq(_T_859, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_600 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_601 = or(regs_OUTPUT, _OUTPUT_T_600) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_602 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_603 = not(_OUTPUT_T_602) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_604 = and(regs_OUTPUT, _OUTPUT_T_603) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_750 = mux(_T_860, _OUTPUT_T_601, _OUTPUT_T_604) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_861 = bits(regs_INPUT, 15, 15) @[src/main/scala/GPIO.scala 43:26]
    node _T_862 = eq(_T_861, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_600 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_601 = or(regs_virtualPortOutput, _virtualPortOutput_T_600) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_602 = shl(UInt<1>("h1"), 7) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_603 = not(_virtualPortOutput_T_602) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_604 = and(regs_virtualPortOutput, _virtualPortOutput_T_603) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_751 = mux(_T_862, _virtualPortOutput_T_601, _virtualPortOutput_T_604) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_752 = mux(_T_858, _GEN_750, _GEN_748) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_753 = mux(_T_858, _GEN_749, _GEN_751) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_754 = mux(_T_856, _GEN_752, _GEN_748) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_755 = mux(_T_856, _GEN_753, _GEN_749) @[src/main/scala/GPIO.scala 36:50]
    node _T_863 = eq(regs_virtualToPhysicalMap_6, UInt<4>("hf")) @[src/main/scala/GPIO.scala 36:41]
    node _T_864 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 38:28]
    node _T_865 = eq(_T_864, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_866 = bits(regs_virtualPortOutput, 6, 6) @[src/main/scala/GPIO.scala 39:38]
    node _T_867 = eq(_T_866, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_605 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_606 = or(regs_OUTPUT, _OUTPUT_T_605) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_607 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_608 = not(_OUTPUT_T_607) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_609 = and(regs_OUTPUT, _OUTPUT_T_608) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_756 = mux(_T_867, _OUTPUT_T_606, _OUTPUT_T_609) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_868 = bits(regs_INPUT, 15, 15) @[src/main/scala/GPIO.scala 43:26]
    node _T_869 = eq(_T_868, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_605 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_606 = or(regs_virtualPortOutput, _virtualPortOutput_T_605) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_607 = shl(UInt<1>("h1"), 6) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_608 = not(_virtualPortOutput_T_607) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_609 = and(regs_virtualPortOutput, _virtualPortOutput_T_608) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_757 = mux(_T_869, _virtualPortOutput_T_606, _virtualPortOutput_T_609) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_758 = mux(_T_865, _GEN_756, _GEN_754) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_759 = mux(_T_865, _GEN_755, _GEN_757) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_760 = mux(_T_863, _GEN_758, _GEN_754) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_761 = mux(_T_863, _GEN_759, _GEN_755) @[src/main/scala/GPIO.scala 36:50]
    node _T_870 = eq(regs_virtualToPhysicalMap_5, UInt<4>("hf")) @[src/main/scala/GPIO.scala 36:41]
    node _T_871 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 38:28]
    node _T_872 = eq(_T_871, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_873 = bits(regs_virtualPortOutput, 5, 5) @[src/main/scala/GPIO.scala 39:38]
    node _T_874 = eq(_T_873, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_610 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_611 = or(regs_OUTPUT, _OUTPUT_T_610) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_612 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_613 = not(_OUTPUT_T_612) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_614 = and(regs_OUTPUT, _OUTPUT_T_613) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_762 = mux(_T_874, _OUTPUT_T_611, _OUTPUT_T_614) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_875 = bits(regs_INPUT, 15, 15) @[src/main/scala/GPIO.scala 43:26]
    node _T_876 = eq(_T_875, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_610 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_611 = or(regs_virtualPortOutput, _virtualPortOutput_T_610) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_612 = shl(UInt<1>("h1"), 5) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_613 = not(_virtualPortOutput_T_612) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_614 = and(regs_virtualPortOutput, _virtualPortOutput_T_613) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_763 = mux(_T_876, _virtualPortOutput_T_611, _virtualPortOutput_T_614) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_764 = mux(_T_872, _GEN_762, _GEN_760) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_765 = mux(_T_872, _GEN_761, _GEN_763) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_766 = mux(_T_870, _GEN_764, _GEN_760) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_767 = mux(_T_870, _GEN_765, _GEN_761) @[src/main/scala/GPIO.scala 36:50]
    node _T_877 = eq(regs_virtualToPhysicalMap_4, UInt<4>("hf")) @[src/main/scala/GPIO.scala 36:41]
    node _T_878 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 38:28]
    node _T_879 = eq(_T_878, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_880 = bits(regs_virtualPortOutput, 4, 4) @[src/main/scala/GPIO.scala 39:38]
    node _T_881 = eq(_T_880, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_615 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_616 = or(regs_OUTPUT, _OUTPUT_T_615) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_617 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_618 = not(_OUTPUT_T_617) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_619 = and(regs_OUTPUT, _OUTPUT_T_618) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_768 = mux(_T_881, _OUTPUT_T_616, _OUTPUT_T_619) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_882 = bits(regs_INPUT, 15, 15) @[src/main/scala/GPIO.scala 43:26]
    node _T_883 = eq(_T_882, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_615 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_616 = or(regs_virtualPortOutput, _virtualPortOutput_T_615) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_617 = shl(UInt<1>("h1"), 4) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_618 = not(_virtualPortOutput_T_617) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_619 = and(regs_virtualPortOutput, _virtualPortOutput_T_618) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_769 = mux(_T_883, _virtualPortOutput_T_616, _virtualPortOutput_T_619) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_770 = mux(_T_879, _GEN_768, _GEN_766) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_771 = mux(_T_879, _GEN_767, _GEN_769) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_772 = mux(_T_877, _GEN_770, _GEN_766) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_773 = mux(_T_877, _GEN_771, _GEN_767) @[src/main/scala/GPIO.scala 36:50]
    node _T_884 = eq(regs_virtualToPhysicalMap_3, UInt<4>("hf")) @[src/main/scala/GPIO.scala 36:41]
    node _T_885 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 38:28]
    node _T_886 = eq(_T_885, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_887 = bits(regs_virtualPortOutput, 3, 3) @[src/main/scala/GPIO.scala 39:38]
    node _T_888 = eq(_T_887, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_620 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_621 = or(regs_OUTPUT, _OUTPUT_T_620) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_622 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_623 = not(_OUTPUT_T_622) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_624 = and(regs_OUTPUT, _OUTPUT_T_623) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_774 = mux(_T_888, _OUTPUT_T_621, _OUTPUT_T_624) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_889 = bits(regs_INPUT, 15, 15) @[src/main/scala/GPIO.scala 43:26]
    node _T_890 = eq(_T_889, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_620 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_621 = or(regs_virtualPortOutput, _virtualPortOutput_T_620) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_622 = shl(UInt<1>("h1"), 3) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_623 = not(_virtualPortOutput_T_622) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_624 = and(regs_virtualPortOutput, _virtualPortOutput_T_623) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_775 = mux(_T_890, _virtualPortOutput_T_621, _virtualPortOutput_T_624) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_776 = mux(_T_886, _GEN_774, _GEN_772) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_777 = mux(_T_886, _GEN_773, _GEN_775) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_778 = mux(_T_884, _GEN_776, _GEN_772) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_779 = mux(_T_884, _GEN_777, _GEN_773) @[src/main/scala/GPIO.scala 36:50]
    node _T_891 = eq(regs_virtualToPhysicalMap_2, UInt<4>("hf")) @[src/main/scala/GPIO.scala 36:41]
    node _T_892 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 38:28]
    node _T_893 = eq(_T_892, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_894 = bits(regs_virtualPortOutput, 2, 2) @[src/main/scala/GPIO.scala 39:38]
    node _T_895 = eq(_T_894, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_625 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_626 = or(regs_OUTPUT, _OUTPUT_T_625) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_627 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_628 = not(_OUTPUT_T_627) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_629 = and(regs_OUTPUT, _OUTPUT_T_628) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_780 = mux(_T_895, _OUTPUT_T_626, _OUTPUT_T_629) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_896 = bits(regs_INPUT, 15, 15) @[src/main/scala/GPIO.scala 43:26]
    node _T_897 = eq(_T_896, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_625 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_626 = or(regs_virtualPortOutput, _virtualPortOutput_T_625) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_627 = shl(UInt<1>("h1"), 2) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_628 = not(_virtualPortOutput_T_627) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_629 = and(regs_virtualPortOutput, _virtualPortOutput_T_628) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_781 = mux(_T_897, _virtualPortOutput_T_626, _virtualPortOutput_T_629) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_782 = mux(_T_893, _GEN_780, _GEN_778) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_783 = mux(_T_893, _GEN_779, _GEN_781) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_784 = mux(_T_891, _GEN_782, _GEN_778) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_785 = mux(_T_891, _GEN_783, _GEN_779) @[src/main/scala/GPIO.scala 36:50]
    node _T_898 = eq(regs_virtualToPhysicalMap_1, UInt<4>("hf")) @[src/main/scala/GPIO.scala 36:41]
    node _T_899 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 38:28]
    node _T_900 = eq(_T_899, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_901 = bits(regs_virtualPortOutput, 1, 1) @[src/main/scala/GPIO.scala 39:38]
    node _T_902 = eq(_T_901, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_630 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_631 = or(regs_OUTPUT, _OUTPUT_T_630) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_632 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_633 = not(_OUTPUT_T_632) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_634 = and(regs_OUTPUT, _OUTPUT_T_633) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_786 = mux(_T_902, _OUTPUT_T_631, _OUTPUT_T_634) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_903 = bits(regs_INPUT, 15, 15) @[src/main/scala/GPIO.scala 43:26]
    node _T_904 = eq(_T_903, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_630 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_631 = or(regs_virtualPortOutput, _virtualPortOutput_T_630) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_632 = shl(UInt<1>("h1"), 1) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_633 = not(_virtualPortOutput_T_632) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_634 = and(regs_virtualPortOutput, _virtualPortOutput_T_633) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_787 = mux(_T_904, _virtualPortOutput_T_631, _virtualPortOutput_T_634) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_788 = mux(_T_900, _GEN_786, _GEN_784) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_789 = mux(_T_900, _GEN_785, _GEN_787) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_790 = mux(_T_898, _GEN_788, _GEN_784) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_791 = mux(_T_898, _GEN_789, _GEN_785) @[src/main/scala/GPIO.scala 36:50]
    node _T_905 = eq(regs_virtualToPhysicalMap_0, UInt<4>("hf")) @[src/main/scala/GPIO.scala 36:41]
    node _T_906 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 38:28]
    node _T_907 = eq(_T_906, UInt<1>("h1")) @[src/main/scala/GPIO.scala 38:32]
    node _T_908 = bits(regs_virtualPortOutput, 0, 0) @[src/main/scala/GPIO.scala 39:38]
    node _T_909 = eq(_T_908, UInt<1>("h1")) @[src/main/scala/GPIO.scala 39:42]
    node _OUTPUT_T_635 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 40:47]
    node _OUTPUT_T_636 = or(regs_OUTPUT, _OUTPUT_T_635) @[src/main/scala/GPIO.scala 40:40]
    node _OUTPUT_T_637 = dshl(UInt<1>("h1"), UInt<4>("hf")) @[src/main/scala/GPIO.scala 41:58]
    node _OUTPUT_T_638 = not(_OUTPUT_T_637) @[src/main/scala/GPIO.scala 41:52]
    node _OUTPUT_T_639 = and(regs_OUTPUT, _OUTPUT_T_638) @[src/main/scala/GPIO.scala 41:50]
    node _GEN_792 = mux(_T_909, _OUTPUT_T_636, _OUTPUT_T_639) @[src/main/scala/GPIO.scala 39:51 40:25 41:35]
    node _T_910 = bits(regs_INPUT, 15, 15) @[src/main/scala/GPIO.scala 43:26]
    node _T_911 = eq(_T_910, UInt<1>("h1")) @[src/main/scala/GPIO.scala 43:30]
    node _virtualPortOutput_T_635 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 44:69]
    node _virtualPortOutput_T_636 = or(regs_virtualPortOutput, _virtualPortOutput_T_635) @[src/main/scala/GPIO.scala 44:62]
    node _virtualPortOutput_T_637 = shl(UInt<1>("h1"), 0) @[src/main/scala/GPIO.scala 46:70]
    node _virtualPortOutput_T_638 = not(_virtualPortOutput_T_637) @[src/main/scala/GPIO.scala 46:64]
    node _virtualPortOutput_T_639 = and(regs_virtualPortOutput, _virtualPortOutput_T_638) @[src/main/scala/GPIO.scala 46:62]
    node _GEN_793 = mux(_T_911, _virtualPortOutput_T_636, _virtualPortOutput_T_639) @[src/main/scala/GPIO.scala 43:39 44:36 46:36]
    node _GEN_794 = mux(_T_907, _GEN_792, _GEN_790) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_795 = mux(_T_907, _GEN_791, _GEN_793) @[src/main/scala/GPIO.scala 38:41]
    node _GEN_796 = mux(_T_905, _GEN_794, _GEN_790) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_797 = mux(_T_905, _GEN_795, _GEN_791) @[src/main/scala/GPIO.scala 36:50]
    node _GEN_798 = mux(_T_855, _GEN_796, _GEN_748) @[src/main/scala/GPIO.scala 34:71]
    node _GEN_799 = mux(_T_855, _GEN_797, _GEN_749) @[src/main/scala/GPIO.scala 34:71]
    node _T_912 = and(io_apb_PSEL, io_apb_PENABLE) @[src/main/scala/GPIO.scala 53:20]
    node _T_913 = geq(io_apb_PADDR, UInt<1>("h0")) @[src/main/scala/GPIO.scala 174:15]
    node _T_914 = leq(io_apb_PADDR, UInt<1>("h1")) @[src/main/scala/GPIO.scala 174:48]
    node _T_915 = and(_T_913, _T_914) @[src/main/scala/GPIO.scala 174:40]
    node _T_916 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 175:13]
    node _shiftAddr_T = sub(io_apb_PADDR, UInt<1>("h0")) @[src/main/scala/GPIO.scala 180:28]
    node shiftAddr = tail(_shiftAddr_T, 1) @[src/main/scala/GPIO.scala 180:28]
    node _DIRECTION_T = bits(io_apb_PWDATA, 15, 0) @[src/main/scala/GPIO.scala 182:23]
    node _DIRECTION_T_1 = bits(shiftAddr, 1, 0) @[src/main/scala/GPIO.scala 183:21]
    node _DIRECTION_T_2 = mul(_DIRECTION_T_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 183:54]
    node _DIRECTION_T_3 = dshl(_DIRECTION_T, _DIRECTION_T_2) @[src/main/scala/GPIO.scala 182:52]
    node _GEN_800 = mux(_T_915, _DIRECTION_T_3, regs_DIRECTION) @[src/main/scala/GPIO.scala 174:78 181:22 src/main/scala/GPIORegs.scala 34:26]
    node _T_917 = geq(io_apb_PADDR, UInt<3>("h4")) @[src/main/scala/GPIO.scala 185:15]
    node _T_918 = leq(io_apb_PADDR, UInt<3>("h5")) @[src/main/scala/GPIO.scala 185:44]
    node _T_919 = and(_T_917, _T_918) @[src/main/scala/GPIO.scala 185:36]
    node _T_920 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 186:13]
    node _shiftAddr_T_1 = sub(io_apb_PADDR, UInt<3>("h4")) @[src/main/scala/GPIO.scala 187:28]
    node shiftAddr_1 = tail(_shiftAddr_T_1, 1) @[src/main/scala/GPIO.scala 187:28]
    node _INPUT_T = bits(io_apb_PWDATA, 15, 0) @[src/main/scala/GPIO.scala 189:23]
    node _INPUT_T_1 = bits(shiftAddr_1, 1, 0) @[src/main/scala/GPIO.scala 190:21]
    node _INPUT_T_2 = mul(_INPUT_T_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 190:50]
    node _INPUT_T_3 = dshl(_INPUT_T, _INPUT_T_2) @[src/main/scala/GPIO.scala 189:48]
    node _GEN_801 = mux(_T_919, _INPUT_T_3, regs_INPUT) @[src/main/scala/GPIO.scala 185:70 188:18 src/main/scala/GPIORegs.scala 36:22]
    node _T_921 = geq(io_apb_PADDR, UInt<2>("h2")) @[src/main/scala/GPIO.scala 192:15]
    node _T_922 = leq(io_apb_PADDR, UInt<2>("h3")) @[src/main/scala/GPIO.scala 192:45]
    node _T_923 = and(_T_921, _T_922) @[src/main/scala/GPIO.scala 192:37]
    node _T_924 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 193:13]
    node _shiftAddr_T_2 = sub(io_apb_PADDR, UInt<2>("h2")) @[src/main/scala/GPIO.scala 198:28]
    node shiftAddr_2 = tail(_shiftAddr_T_2, 1) @[src/main/scala/GPIO.scala 198:28]
    node _OUTPUT_T_640 = bits(io_apb_PWDATA, 15, 0) @[src/main/scala/GPIO.scala 200:23]
    node _OUTPUT_T_641 = bits(shiftAddr_2, 1, 0) @[src/main/scala/GPIO.scala 201:21]
    node _OUTPUT_T_642 = mul(_OUTPUT_T_641, UInt<4>("h8")) @[src/main/scala/GPIO.scala 201:51]
    node _OUTPUT_T_643 = dshl(_OUTPUT_T_640, _OUTPUT_T_642) @[src/main/scala/GPIO.scala 200:49]
    node _GEN_802 = mux(_T_923, _OUTPUT_T_643, _GEN_798) @[src/main/scala/GPIO.scala 192:72 199:19]
    node _T_925 = geq(io_apb_PADDR, UInt<3>("h6")) @[src/main/scala/GPIO.scala 203:15]
    node _T_926 = leq(io_apb_PADDR, UInt<3>("h7")) @[src/main/scala/GPIO.scala 203:43]
    node _T_927 = and(_T_925, _T_926) @[src/main/scala/GPIO.scala 203:35]
    node _T_928 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 204:13]
    node _shiftAddr_T_3 = sub(io_apb_PADDR, UInt<3>("h6")) @[src/main/scala/GPIO.scala 205:28]
    node shiftAddr_3 = tail(_shiftAddr_T_3, 1) @[src/main/scala/GPIO.scala 205:28]
    node _MODE_T = bits(io_apb_PWDATA, 15, 0) @[src/main/scala/GPIO.scala 207:23]
    node _MODE_T_1 = bits(shiftAddr_3, 1, 0) @[src/main/scala/GPIO.scala 208:21]
    node _MODE_T_2 = mul(_MODE_T_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 208:49]
    node _MODE_T_3 = dshl(_MODE_T, _MODE_T_2) @[src/main/scala/GPIO.scala 207:47]
    node _GEN_803 = mux(_T_927, _MODE_T_3, regs_MODE) @[src/main/scala/GPIO.scala 203:68 206:17 src/main/scala/GPIORegs.scala 37:21]
    node _T_929 = geq(io_apb_PADDR, UInt<4>("h8")) @[src/main/scala/GPIO.scala 211:12]
    node _T_930 = leq(io_apb_PADDR, UInt<4>("h8")) @[src/main/scala/GPIO.scala 212:14]
    node _T_931 = and(_T_929, _T_930) @[src/main/scala/GPIO.scala 211:44]
    node _T_932 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 214:13]
    node _shiftAddr_T_4 = sub(io_apb_PADDR, UInt<4>("h8")) @[src/main/scala/GPIO.scala 219:28]
    node shiftAddr_4 = tail(_shiftAddr_T_4, 1) @[src/main/scala/GPIO.scala 219:28]
    node _ATOMIC_OPERATION_T = bits(io_apb_PWDATA, 3, 0) @[src/main/scala/GPIO.scala 221:23]
    node _ATOMIC_OPERATION_T_1 = bits(shiftAddr_4, 0, 0) @[src/main/scala/GPIO.scala 222:21]
    node _ATOMIC_OPERATION_T_2 = mul(_ATOMIC_OPERATION_T_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 222:61]
    node _ATOMIC_OPERATION_T_3 = dshl(_ATOMIC_OPERATION_T, _ATOMIC_OPERATION_T_2) @[src/main/scala/GPIO.scala 221:59]
    node _GEN_804 = mux(_T_931, _ATOMIC_OPERATION_T_3, regs_ATOMIC_OPERATION) @[src/main/scala/GPIO.scala 213:7 220:29 src/main/scala/GPIORegs.scala 40:33]
    node _T_933 = geq(io_apb_PADDR, UInt<4>("h9")) @[src/main/scala/GPIO.scala 224:15]
    node _T_934 = leq(io_apb_PADDR, UInt<4>("ha")) @[src/main/scala/GPIO.scala 224:50]
    node _T_935 = and(_T_933, _T_934) @[src/main/scala/GPIO.scala 224:42]
    node _T_936 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 225:13]
    node _shiftAddr_T_5 = sub(io_apb_PADDR, UInt<4>("h9")) @[src/main/scala/GPIO.scala 230:28]
    node shiftAddr_5 = tail(_shiftAddr_T_5, 1) @[src/main/scala/GPIO.scala 230:28]
    node _ATOMIC_MASK_T = bits(io_apb_PWDATA, 15, 0) @[src/main/scala/GPIO.scala 232:23]
    node _ATOMIC_MASK_T_1 = bits(shiftAddr_5, 1, 0) @[src/main/scala/GPIO.scala 233:21]
    node _ATOMIC_MASK_T_2 = mul(_ATOMIC_MASK_T_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 233:56]
    node _ATOMIC_MASK_T_3 = dshl(_ATOMIC_MASK_T, _ATOMIC_MASK_T_2) @[src/main/scala/GPIO.scala 232:54]
    node _GEN_805 = mux(_T_935, _ATOMIC_MASK_T_3, regs_ATOMIC_MASK) @[src/main/scala/GPIO.scala 224:82 231:24 src/main/scala/GPIORegs.scala 41:28]
    node _T_937 = geq(io_apb_PADDR, UInt<4>("hb")) @[src/main/scala/GPIO.scala 235:15]
    node _T_938 = leq(io_apb_PADDR, UInt<4>("hb")) @[src/main/scala/GPIO.scala 235:49]
    node _T_939 = and(_T_937, _T_938) @[src/main/scala/GPIO.scala 235:41]
    node _T_940 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 236:13]
    node _shiftAddr_T_6 = sub(io_apb_PADDR, UInt<4>("hb")) @[src/main/scala/GPIO.scala 241:28]
    node shiftAddr_6 = tail(_shiftAddr_T_6, 1) @[src/main/scala/GPIO.scala 241:28]
    node _ATOMIC_SET_T = bits(io_apb_PWDATA, 0, 0) @[src/main/scala/GPIO.scala 243:23]
    node _ATOMIC_SET_T_1 = bits(shiftAddr_6, 0, 0) @[src/main/scala/GPIO.scala 244:21]
    node _ATOMIC_SET_T_2 = mul(_ATOMIC_SET_T_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 244:55]
    node _ATOMIC_SET_T_3 = dshl(_ATOMIC_SET_T, _ATOMIC_SET_T_2) @[src/main/scala/GPIO.scala 243:53]
    node _GEN_806 = mux(_T_939, _ATOMIC_SET_T_3, regs_ATOMIC_SET) @[src/main/scala/GPIO.scala 235:80 242:23 src/main/scala/GPIORegs.scala 42:27]
    node _T_941 = geq(io_apb_PADDR, UInt<4>("hc")) @[src/main/scala/GPIO.scala 247:12]
    node _T_942 = leq(io_apb_PADDR, UInt<5>("h13")) @[src/main/scala/GPIO.scala 248:14]
    node _T_943 = and(_T_941, _T_942) @[src/main/scala/GPIO.scala 247:44]
    node _T_944 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 250:13]
    node _index_T = sub(io_apb_PADDR, UInt<4>("hc")) @[src/main/scala/GPIO.scala 257:15]
    node _index_T_1 = tail(_index_T, 1) @[src/main/scala/GPIO.scala 257:15]
    node index = div(_index_T_1, UInt<1>("h1")) @[src/main/scala/GPIO.scala 257:47]
    node _T_945 = bits(index, 2, 0)
    node _virtualToPhysicalMap_T = bits(io_apb_PWDATA, 4, 0) @[src/main/scala/GPIO.scala 259:22]
    node _regs_virtualToPhysicalMap_T_945 = _virtualToPhysicalMap_T @[src/main/scala/GPIO.scala 258:{40,40}]
    node _GEN_807 = mux(eq(UInt<1>("h0"), _T_945), _regs_virtualToPhysicalMap_T_945, regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 258:{40,40} src/main/scala/GPIORegs.scala 48:12]
    node _GEN_808 = mux(eq(UInt<1>("h1"), _T_945), _regs_virtualToPhysicalMap_T_945, regs_virtualToPhysicalMap_1) @[src/main/scala/GPIO.scala 258:{40,40} src/main/scala/GPIORegs.scala 48:12]
    node _GEN_809 = mux(eq(UInt<2>("h2"), _T_945), _regs_virtualToPhysicalMap_T_945, regs_virtualToPhysicalMap_2) @[src/main/scala/GPIO.scala 258:{40,40} src/main/scala/GPIORegs.scala 48:12]
    node _GEN_810 = mux(eq(UInt<2>("h3"), _T_945), _regs_virtualToPhysicalMap_T_945, regs_virtualToPhysicalMap_3) @[src/main/scala/GPIO.scala 258:{40,40} src/main/scala/GPIORegs.scala 48:12]
    node _GEN_811 = mux(eq(UInt<3>("h4"), _T_945), _regs_virtualToPhysicalMap_T_945, regs_virtualToPhysicalMap_4) @[src/main/scala/GPIO.scala 258:{40,40} src/main/scala/GPIORegs.scala 48:12]
    node _GEN_812 = mux(eq(UInt<3>("h5"), _T_945), _regs_virtualToPhysicalMap_T_945, regs_virtualToPhysicalMap_5) @[src/main/scala/GPIO.scala 258:{40,40} src/main/scala/GPIORegs.scala 48:12]
    node _GEN_813 = mux(eq(UInt<3>("h6"), _T_945), _regs_virtualToPhysicalMap_T_945, regs_virtualToPhysicalMap_6) @[src/main/scala/GPIO.scala 258:{40,40} src/main/scala/GPIORegs.scala 48:12]
    node _GEN_814 = mux(eq(UInt<3>("h7"), _T_945), _regs_virtualToPhysicalMap_T_945, regs_virtualToPhysicalMap_7) @[src/main/scala/GPIO.scala 258:{40,40} src/main/scala/GPIORegs.scala 48:12]
    node _GEN_815 = mux(_T_943, _GEN_807, regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 249:7 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_816 = mux(_T_943, _GEN_808, regs_virtualToPhysicalMap_1) @[src/main/scala/GPIO.scala 249:7 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_817 = mux(_T_943, _GEN_809, regs_virtualToPhysicalMap_2) @[src/main/scala/GPIO.scala 249:7 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_818 = mux(_T_943, _GEN_810, regs_virtualToPhysicalMap_3) @[src/main/scala/GPIO.scala 249:7 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_819 = mux(_T_943, _GEN_811, regs_virtualToPhysicalMap_4) @[src/main/scala/GPIO.scala 249:7 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_820 = mux(_T_943, _GEN_812, regs_virtualToPhysicalMap_5) @[src/main/scala/GPIO.scala 249:7 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_821 = mux(_T_943, _GEN_813, regs_virtualToPhysicalMap_6) @[src/main/scala/GPIO.scala 249:7 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_822 = mux(_T_943, _GEN_814, regs_virtualToPhysicalMap_7) @[src/main/scala/GPIO.scala 249:7 src/main/scala/GPIORegs.scala 48:12]
    node _T_946 = geq(io_apb_PADDR, UInt<5>("h14")) @[src/main/scala/GPIO.scala 262:12]
    node _T_947 = leq(io_apb_PADDR, UInt<5>("h14")) @[src/main/scala/GPIO.scala 263:14]
    node _T_948 = and(_T_946, _T_947) @[src/main/scala/GPIO.scala 262:47]
    node _T_949 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 265:13]
    node _shiftAddr_T_7 = sub(io_apb_PADDR, UInt<5>("h14")) @[src/main/scala/GPIO.scala 270:28]
    node shiftAddr_7 = tail(_shiftAddr_T_7, 1) @[src/main/scala/GPIO.scala 270:28]
    node _virtualPortOutput_T_640 = bits(io_apb_PWDATA, 7, 0) @[src/main/scala/GPIO.scala 272:23]
    node _virtualPortOutput_T_641 = bits(shiftAddr_7, 0, 0) @[src/main/scala/GPIO.scala 273:21]
    node _virtualPortOutput_T_642 = mul(_virtualPortOutput_T_641, UInt<4>("h8")) @[src/main/scala/GPIO.scala 273:64]
    node _virtualPortOutput_T_643 = dshl(_virtualPortOutput_T_640, _virtualPortOutput_T_642) @[src/main/scala/GPIO.scala 272:62]
    node _GEN_823 = mux(_T_948, _virtualPortOutput_T_643, _GEN_799) @[src/main/scala/GPIO.scala 264:7 271:30]
    node _T_950 = geq(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 276:12]
    node _T_951 = leq(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 277:14]
    node _T_952 = and(_T_950, _T_951) @[src/main/scala/GPIO.scala 276:47]
    node _T_953 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 279:13]
    node _shiftAddr_T_8 = sub(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 284:28]
    node shiftAddr_8 = tail(_shiftAddr_T_8, 1) @[src/main/scala/GPIO.scala 284:28]
    node _virtualPortEnable_T = bits(io_apb_PWDATA, 0, 0) @[src/main/scala/GPIO.scala 286:23]
    node _virtualPortEnable_T_1 = bits(shiftAddr_8, 0, 0) @[src/main/scala/GPIO.scala 287:21]
    node _virtualPortEnable_T_2 = mul(_virtualPortEnable_T_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 287:64]
    node _virtualPortEnable_T_3 = dshl(_virtualPortEnable_T, _virtualPortEnable_T_2) @[src/main/scala/GPIO.scala 286:62]
    node _GEN_824 = mux(_T_952, _virtualPortEnable_T_3, regs_virtualPortEnable) @[src/main/scala/GPIO.scala 278:7 285:30 src/main/scala/GPIORegs.scala 52:34]
    node _T_954 = geq(io_apb_PADDR, UInt<5>("h16")) @[src/main/scala/GPIO.scala 290:12]
    node _T_955 = leq(io_apb_PADDR, UInt<5>("h17")) @[src/main/scala/GPIO.scala 290:48]
    node _T_956 = and(_T_954, _T_955) @[src/main/scala/GPIO.scala 290:40]
    node _T_957 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 292:13]
    node _shiftAddr_T_9 = sub(io_apb_PADDR, UInt<5>("h16")) @[src/main/scala/GPIO.scala 297:28]
    node shiftAddr_9 = tail(_shiftAddr_T_9, 1) @[src/main/scala/GPIO.scala 297:28]
    node _TRIGGER_TYPE_T = bits(io_apb_PWDATA, 15, 0) @[src/main/scala/GPIO.scala 299:23]
    node _TRIGGER_TYPE_T_1 = bits(shiftAddr_9, 1, 0) @[src/main/scala/GPIO.scala 300:21]
    node _TRIGGER_TYPE_T_2 = mul(_TRIGGER_TYPE_T_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 300:57]
    node _TRIGGER_TYPE_T_3 = dshl(_TRIGGER_TYPE_T, _TRIGGER_TYPE_T_2) @[src/main/scala/GPIO.scala 299:55]
    node _GEN_825 = mux(_T_956, _TRIGGER_TYPE_T_3, regs_TRIGGER_TYPE) @[src/main/scala/GPIO.scala 291:7 298:25 src/main/scala/GPIORegs.scala 55:29]
    node _T_958 = geq(io_apb_PADDR, UInt<5>("h18")) @[src/main/scala/GPIO.scala 302:15]
    node _T_959 = leq(io_apb_PADDR, UInt<5>("h19")) @[src/main/scala/GPIO.scala 302:49]
    node _T_960 = and(_T_958, _T_959) @[src/main/scala/GPIO.scala 302:41]
    node _T_961 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 303:13]
    node _shiftAddr_T_10 = sub(io_apb_PADDR, UInt<5>("h18")) @[src/main/scala/GPIO.scala 308:28]
    node shiftAddr_10 = tail(_shiftAddr_T_10, 1) @[src/main/scala/GPIO.scala 308:28]
    node _TRIGGER_LO_T = bits(io_apb_PWDATA, 15, 0) @[src/main/scala/GPIO.scala 310:23]
    node _TRIGGER_LO_T_1 = bits(shiftAddr_10, 1, 0) @[src/main/scala/GPIO.scala 311:21]
    node _TRIGGER_LO_T_2 = mul(_TRIGGER_LO_T_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 311:55]
    node _TRIGGER_LO_T_3 = dshl(_TRIGGER_LO_T, _TRIGGER_LO_T_2) @[src/main/scala/GPIO.scala 310:53]
    node _GEN_826 = mux(_T_960, _TRIGGER_LO_T_3, regs_TRIGGER_LO) @[src/main/scala/GPIO.scala 302:80 309:23 src/main/scala/GPIORegs.scala 56:27]
    node _T_962 = geq(io_apb_PADDR, UInt<5>("h1a")) @[src/main/scala/GPIO.scala 313:15]
    node _T_963 = leq(io_apb_PADDR, UInt<5>("h1b")) @[src/main/scala/GPIO.scala 313:49]
    node _T_964 = and(_T_962, _T_963) @[src/main/scala/GPIO.scala 313:41]
    node _T_965 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 314:13]
    node _shiftAddr_T_11 = sub(io_apb_PADDR, UInt<5>("h1a")) @[src/main/scala/GPIO.scala 319:28]
    node shiftAddr_11 = tail(_shiftAddr_T_11, 1) @[src/main/scala/GPIO.scala 319:28]
    node _TRIGGER_HI_T = bits(io_apb_PWDATA, 15, 0) @[src/main/scala/GPIO.scala 321:23]
    node _TRIGGER_HI_T_1 = bits(shiftAddr_11, 1, 0) @[src/main/scala/GPIO.scala 322:21]
    node _TRIGGER_HI_T_2 = mul(_TRIGGER_HI_T_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 322:55]
    node _TRIGGER_HI_T_3 = dshl(_TRIGGER_HI_T, _TRIGGER_HI_T_2) @[src/main/scala/GPIO.scala 321:53]
    node _GEN_827 = mux(_T_964, _TRIGGER_HI_T_3, regs_TRIGGER_HI) @[src/main/scala/GPIO.scala 313:80 320:23 src/main/scala/GPIORegs.scala 57:27]
    node _T_966 = geq(io_apb_PADDR, UInt<5>("h1c")) @[src/main/scala/GPIO.scala 325:12]
    node _T_967 = leq(io_apb_PADDR, UInt<5>("h1d")) @[src/main/scala/GPIO.scala 326:14]
    node _T_968 = and(_T_966, _T_967) @[src/main/scala/GPIO.scala 325:42]
    node _T_969 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 328:13]
    node _shiftAddr_T_12 = sub(io_apb_PADDR, UInt<5>("h1c")) @[src/main/scala/GPIO.scala 333:28]
    node shiftAddr_12 = tail(_shiftAddr_T_12, 1) @[src/main/scala/GPIO.scala 333:28]
    node _TRIGGER_STATUS_T = bits(io_apb_PWDATA, 15, 0) @[src/main/scala/GPIO.scala 335:24]
    node _TRIGGER_STATUS_T_1 = bits(shiftAddr_12, 1, 0) @[src/main/scala/GPIO.scala 336:21]
    node _TRIGGER_STATUS_T_2 = mul(_TRIGGER_STATUS_T_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 336:59]
    node _TRIGGER_STATUS_T_3 = dshl(_TRIGGER_STATUS_T, _TRIGGER_STATUS_T_2) @[src/main/scala/GPIO.scala 335:58]
    node _TRIGGER_STATUS_T_4 = not(_TRIGGER_STATUS_T_3) @[src/main/scala/GPIO.scala 335:9]
    node _TRIGGER_STATUS_T_5 = and(regs_TRIGGER_STATUS, _TRIGGER_STATUS_T_4) @[src/main/scala/GPIO.scala 334:50]
    node _GEN_828 = mux(_T_968, _TRIGGER_STATUS_T_5, regs_TRIGGER_STATUS) @[src/main/scala/GPIO.scala 327:7 334:27 src/main/scala/GPIORegs.scala 58:31]
    node _T_970 = geq(io_apb_PADDR, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 338:15]
    node _T_971 = leq(io_apb_PADDR, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 338:49]
    node _T_972 = and(_T_970, _T_971) @[src/main/scala/GPIO.scala 338:41]
    node _T_973 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 339:13]
    node _shiftAddr_T_13 = sub(io_apb_PADDR, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 344:28]
    node shiftAddr_13 = tail(_shiftAddr_T_13, 1) @[src/main/scala/GPIO.scala 344:28]
    node _IRQ_ENABLE_T = bits(io_apb_PWDATA, 15, 0) @[src/main/scala/GPIO.scala 346:23]
    node _IRQ_ENABLE_T_1 = bits(shiftAddr_13, 1, 0) @[src/main/scala/GPIO.scala 347:21]
    node _IRQ_ENABLE_T_2 = mul(_IRQ_ENABLE_T_1, UInt<4>("h8")) @[src/main/scala/GPIO.scala 347:55]
    node _IRQ_ENABLE_T_3 = dshl(_IRQ_ENABLE_T, _IRQ_ENABLE_T_2) @[src/main/scala/GPIO.scala 346:53]
    node _GEN_829 = mux(_T_972, _IRQ_ENABLE_T_3, regs_IRQ_ENABLE) @[src/main/scala/GPIO.scala 338:80 345:23 src/main/scala/GPIORegs.scala 59:27]
    node _T_974 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 353:11]
    node _T_975 = geq(io_apb_PADDR, UInt<1>("h0")) @[src/main/scala/GPIO.scala 354:15]
    node _T_976 = leq(io_apb_PADDR, UInt<1>("h1")) @[src/main/scala/GPIO.scala 354:48]
    node _T_977 = and(_T_975, _T_976) @[src/main/scala/GPIO.scala 354:40]
    node _T_978 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 355:13]
    node _GEN_830 = mux(_T_977, regs_DIRECTION, UInt<1>("h0")) @[src/main/scala/GPIO.scala 354:78 360:21 52:17]
    node _T_979 = geq(io_apb_PADDR, UInt<2>("h2")) @[src/main/scala/GPIO.scala 362:15]
    node _T_980 = leq(io_apb_PADDR, UInt<2>("h3")) @[src/main/scala/GPIO.scala 362:45]
    node _T_981 = and(_T_979, _T_980) @[src/main/scala/GPIO.scala 362:37]
    node _T_982 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 363:13]
    node _GEN_831 = mux(_T_981, regs_OUTPUT, _GEN_830) @[src/main/scala/GPIO.scala 362:72 364:21]
    node _T_983 = geq(io_apb_PADDR, UInt<3>("h4")) @[src/main/scala/GPIO.scala 366:15]
    node _T_984 = leq(io_apb_PADDR, UInt<3>("h5")) @[src/main/scala/GPIO.scala 366:44]
    node _T_985 = and(_T_983, _T_984) @[src/main/scala/GPIO.scala 366:36]
    node _T_986 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 367:13]
    node _GEN_832 = mux(_T_985, regs_INPUT, _GEN_831) @[src/main/scala/GPIO.scala 366:70 368:21]
    node _T_987 = geq(io_apb_PADDR, UInt<3>("h6")) @[src/main/scala/GPIO.scala 370:15]
    node _T_988 = leq(io_apb_PADDR, UInt<3>("h7")) @[src/main/scala/GPIO.scala 370:43]
    node _T_989 = and(_T_987, _T_988) @[src/main/scala/GPIO.scala 370:35]
    node _T_990 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 371:13]
    node _GEN_833 = mux(_T_989, regs_MODE, _GEN_832) @[src/main/scala/GPIO.scala 370:68 372:21]
    node _T_991 = geq(io_apb_PADDR, UInt<4>("h8")) @[src/main/scala/GPIO.scala 375:12]
    node _T_992 = leq(io_apb_PADDR, UInt<4>("h8")) @[src/main/scala/GPIO.scala 376:14]
    node _T_993 = and(_T_991, _T_992) @[src/main/scala/GPIO.scala 375:44]
    node _T_994 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 378:13]
    node _T_995 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 383:13]
    node _GEN_834 = mux(_T_993, regs_ATOMIC_OPERATION, _GEN_833) @[src/main/scala/GPIO.scala 377:7 388:21]
    node _T_996 = geq(io_apb_PADDR, UInt<4>("h9")) @[src/main/scala/GPIO.scala 390:15]
    node _T_997 = leq(io_apb_PADDR, UInt<4>("ha")) @[src/main/scala/GPIO.scala 390:50]
    node _T_998 = and(_T_996, _T_997) @[src/main/scala/GPIO.scala 390:42]
    node _T_999 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 391:13]
    node _GEN_835 = mux(_T_998, regs_ATOMIC_MASK, _GEN_834) @[src/main/scala/GPIO.scala 390:82 396:21]
    node _T_1000 = geq(io_apb_PADDR, UInt<4>("hb")) @[src/main/scala/GPIO.scala 398:15]
    node _T_1001 = leq(io_apb_PADDR, UInt<4>("hb")) @[src/main/scala/GPIO.scala 398:49]
    node _T_1002 = and(_T_1000, _T_1001) @[src/main/scala/GPIO.scala 398:41]
    node _T_1003 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 399:13]
    node _GEN_836 = mux(_T_1002, regs_ATOMIC_SET, _GEN_835) @[src/main/scala/GPIO.scala 398:80 404:21]
    node _T_1004 = geq(io_apb_PADDR, UInt<4>("hc")) @[src/main/scala/GPIO.scala 407:12]
    node _T_1005 = leq(io_apb_PADDR, UInt<5>("h13")) @[src/main/scala/GPIO.scala 408:14]
    node _T_1006 = and(_T_1004, _T_1005) @[src/main/scala/GPIO.scala 407:44]
    node _T_1007 = sub(io_apb_PADDR, UInt<4>("hc")) @[src/main/scala/GPIO.scala 413:17]
    node _T_1008 = tail(_T_1007, 1) @[src/main/scala/GPIO.scala 413:17]
    node _T_1009 = div(_T_1008, UInt<1>("h1")) @[src/main/scala/GPIO.scala 413:49]
    node _T_1010 = bits(_T_1009, 2, 0)
    node _T_1011 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 410:13]
    node _GEN_837 = validif(eq(UInt<1>("h0"), _T_1010), regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 410:{13,13}]
    node _GEN_838 = mux(eq(UInt<1>("h1"), _T_1010), regs_virtualToPhysicalMap_1, _GEN_837) @[src/main/scala/GPIO.scala 410:{13,13}]
    node _GEN_839 = mux(eq(UInt<2>("h2"), _T_1010), regs_virtualToPhysicalMap_2, _GEN_838) @[src/main/scala/GPIO.scala 410:{13,13}]
    node _GEN_840 = mux(eq(UInt<2>("h3"), _T_1010), regs_virtualToPhysicalMap_3, _GEN_839) @[src/main/scala/GPIO.scala 410:{13,13}]
    node _GEN_841 = mux(eq(UInt<3>("h4"), _T_1010), regs_virtualToPhysicalMap_4, _GEN_840) @[src/main/scala/GPIO.scala 410:{13,13}]
    node _GEN_842 = mux(eq(UInt<3>("h5"), _T_1010), regs_virtualToPhysicalMap_5, _GEN_841) @[src/main/scala/GPIO.scala 410:{13,13}]
    node _GEN_843 = mux(eq(UInt<3>("h6"), _T_1010), regs_virtualToPhysicalMap_6, _GEN_842) @[src/main/scala/GPIO.scala 410:{13,13}]
    node _GEN_844 = mux(eq(UInt<3>("h7"), _T_1010), regs_virtualToPhysicalMap_7, _GEN_843) @[src/main/scala/GPIO.scala 410:{13,13}]
    node _io_apb_PRDATA_T = sub(io_apb_PADDR, UInt<4>("hc")) @[src/main/scala/GPIO.scala 419:15]
    node _io_apb_PRDATA_T_1 = tail(_io_apb_PRDATA_T, 1) @[src/main/scala/GPIO.scala 419:15]
    node _io_apb_PRDATA_T_2 = div(_io_apb_PRDATA_T_1, UInt<1>("h1")) @[src/main/scala/GPIO.scala 419:47]
    node _io_apb_PRDATA_T_3 = bits(_io_apb_PRDATA_T_2, 2, 0)
    node _GEN_845 = validif(eq(UInt<1>("h0"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 418:{21,21}]
    node _GEN_846 = mux(eq(UInt<1>("h1"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_1, _GEN_845) @[src/main/scala/GPIO.scala 418:{21,21}]
    node _GEN_847 = mux(eq(UInt<2>("h2"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_2, _GEN_846) @[src/main/scala/GPIO.scala 418:{21,21}]
    node _GEN_848 = mux(eq(UInt<2>("h3"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_3, _GEN_847) @[src/main/scala/GPIO.scala 418:{21,21}]
    node _GEN_849 = mux(eq(UInt<3>("h4"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_4, _GEN_848) @[src/main/scala/GPIO.scala 418:{21,21}]
    node _GEN_850 = mux(eq(UInt<3>("h5"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_5, _GEN_849) @[src/main/scala/GPIO.scala 418:{21,21}]
    node _GEN_851 = mux(eq(UInt<3>("h6"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_6, _GEN_850) @[src/main/scala/GPIO.scala 418:{21,21}]
    node _GEN_852 = mux(eq(UInt<3>("h7"), _io_apb_PRDATA_T_3), regs_virtualToPhysicalMap_7, _GEN_851) @[src/main/scala/GPIO.scala 418:{21,21}]
    node _regs_virtualToPhysicalMap_io_apb_PRDATA_T_3 = _GEN_852 @[src/main/scala/GPIO.scala 418:21]
    node _GEN_853 = mux(_T_1006, _regs_virtualToPhysicalMap_io_apb_PRDATA_T_3, _GEN_836) @[src/main/scala/GPIO.scala 409:7 418:21]
    node _T_1012 = geq(io_apb_PADDR, UInt<5>("h14")) @[src/main/scala/GPIO.scala 423:12]
    node _T_1013 = leq(io_apb_PADDR, UInt<5>("h14")) @[src/main/scala/GPIO.scala 424:14]
    node _T_1014 = and(_T_1012, _T_1013) @[src/main/scala/GPIO.scala 423:47]
    node _T_1015 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 426:13]
    node _GEN_854 = mux(_T_1014, regs_virtualPortOutput, _GEN_853) @[src/main/scala/GPIO.scala 425:7 431:21]
    node _T_1016 = geq(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 434:12]
    node _T_1017 = leq(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 435:14]
    node _T_1018 = and(_T_1016, _T_1017) @[src/main/scala/GPIO.scala 434:47]
    node _T_1019 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 437:13]
    node _GEN_855 = mux(_T_1018, regs_virtualPortEnable, _GEN_854) @[src/main/scala/GPIO.scala 436:7 442:21]
    node _T_1020 = geq(io_apb_PADDR, UInt<5>("h16")) @[src/main/scala/GPIO.scala 445:12]
    node _T_1021 = leq(io_apb_PADDR, UInt<5>("h17")) @[src/main/scala/GPIO.scala 445:48]
    node _T_1022 = and(_T_1020, _T_1021) @[src/main/scala/GPIO.scala 445:40]
    node _T_1023 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 447:13]
    node _GEN_856 = mux(_T_1022, regs_TRIGGER_TYPE, _GEN_855) @[src/main/scala/GPIO.scala 446:7 452:21]
    node _T_1024 = geq(io_apb_PADDR, UInt<5>("h18")) @[src/main/scala/GPIO.scala 455:12]
    node _T_1025 = leq(io_apb_PADDR, UInt<5>("h19")) @[src/main/scala/GPIO.scala 455:51]
    node _T_1026 = and(_T_1024, _T_1025) @[src/main/scala/GPIO.scala 455:43]
    node _T_1027 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 457:13]
    node _GEN_857 = mux(_T_1026, regs_TRIGGER_LO, _GEN_856) @[src/main/scala/GPIO.scala 456:7 462:21]
    node _T_1028 = geq(io_apb_PADDR, UInt<5>("h1a")) @[src/main/scala/GPIO.scala 464:15]
    node _T_1029 = leq(io_apb_PADDR, UInt<5>("h1b")) @[src/main/scala/GPIO.scala 464:49]
    node _T_1030 = and(_T_1028, _T_1029) @[src/main/scala/GPIO.scala 464:41]
    node _T_1031 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 465:13]
    node _GEN_858 = mux(_T_1030, regs_TRIGGER_HI, _GEN_857) @[src/main/scala/GPIO.scala 464:80 470:21]
    node _T_1032 = geq(io_apb_PADDR, UInt<5>("h1c")) @[src/main/scala/GPIO.scala 473:12]
    node _T_1033 = leq(io_apb_PADDR, UInt<5>("h1d")) @[src/main/scala/GPIO.scala 474:14]
    node _T_1034 = and(_T_1032, _T_1033) @[src/main/scala/GPIO.scala 473:42]
    node _T_1035 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 476:13]
    node _GEN_859 = mux(_T_1034, regs_TRIGGER_STATUS, _GEN_858) @[src/main/scala/GPIO.scala 475:7 481:21]
    node _T_1036 = geq(io_apb_PADDR, UInt<5>("h1e")) @[src/main/scala/GPIO.scala 483:15]
    node _T_1037 = leq(io_apb_PADDR, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 483:49]
    node _T_1038 = and(_T_1036, _T_1037) @[src/main/scala/GPIO.scala 483:41]
    node _T_1039 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 484:13]
    node _GEN_860 = mux(_T_1038, regs_IRQ_ENABLE, _GEN_859) @[src/main/scala/GPIO.scala 483:80 489:21]
    node _GEN_861 = mux(io_apb_PWRITE, _GEN_800, regs_DIRECTION) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 34:26]
    node _GEN_862 = mux(io_apb_PWRITE, _GEN_801, regs_INPUT) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 36:22]
    node _GEN_863 = mux(io_apb_PWRITE, _GEN_802, _GEN_798) @[src/main/scala/GPIO.scala 54:25]
    node _GEN_864 = mux(io_apb_PWRITE, _GEN_803, regs_MODE) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 37:21]
    node _GEN_865 = mux(io_apb_PWRITE, _GEN_804, regs_ATOMIC_OPERATION) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 40:33]
    node _GEN_866 = mux(io_apb_PWRITE, _GEN_805, regs_ATOMIC_MASK) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 41:28]
    node _GEN_867 = mux(io_apb_PWRITE, _GEN_806, regs_ATOMIC_SET) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 42:27]
    node _GEN_868 = mux(io_apb_PWRITE, _GEN_815, regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_869 = mux(io_apb_PWRITE, _GEN_816, regs_virtualToPhysicalMap_1) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_870 = mux(io_apb_PWRITE, _GEN_817, regs_virtualToPhysicalMap_2) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_871 = mux(io_apb_PWRITE, _GEN_818, regs_virtualToPhysicalMap_3) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_872 = mux(io_apb_PWRITE, _GEN_819, regs_virtualToPhysicalMap_4) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_873 = mux(io_apb_PWRITE, _GEN_820, regs_virtualToPhysicalMap_5) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_874 = mux(io_apb_PWRITE, _GEN_821, regs_virtualToPhysicalMap_6) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_875 = mux(io_apb_PWRITE, _GEN_822, regs_virtualToPhysicalMap_7) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_876 = mux(io_apb_PWRITE, _GEN_823, _GEN_799) @[src/main/scala/GPIO.scala 54:25]
    node _GEN_877 = mux(io_apb_PWRITE, _GEN_824, regs_virtualPortEnable) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 52:34]
    node _GEN_878 = mux(io_apb_PWRITE, _GEN_825, regs_TRIGGER_TYPE) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 55:29]
    node _GEN_879 = mux(io_apb_PWRITE, _GEN_826, regs_TRIGGER_LO) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 56:27]
    node _GEN_880 = mux(io_apb_PWRITE, _GEN_827, regs_TRIGGER_HI) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 57:27]
    node _GEN_881 = mux(io_apb_PWRITE, _GEN_828, regs_TRIGGER_STATUS) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 58:31]
    node _GEN_882 = mux(io_apb_PWRITE, _GEN_829, regs_IRQ_ENABLE) @[src/main/scala/GPIO.scala 54:25 src/main/scala/GPIORegs.scala 59:27]
    node _GEN_883 = mux(io_apb_PWRITE, UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 54:25 56:21 59:21]
    node _GEN_884 = mux(io_apb_PWRITE, UInt<1>("h0"), _GEN_860) @[src/main/scala/GPIO.scala 52:17 54:25]
    node _GEN_885 = mux(_T_912, _GEN_861, regs_DIRECTION) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 34:26]
    node _GEN_886 = mux(_T_912, _GEN_862, regs_INPUT) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 36:22]
    node _GEN_887 = mux(_T_912, _GEN_863, _GEN_798) @[src/main/scala/GPIO.scala 53:39]
    node _GEN_888 = mux(_T_912, _GEN_864, regs_MODE) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 37:21]
    node _GEN_889 = mux(_T_912, _GEN_865, regs_ATOMIC_OPERATION) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 40:33]
    node _GEN_890 = mux(_T_912, _GEN_866, regs_ATOMIC_MASK) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 41:28]
    node _GEN_891 = mux(_T_912, _GEN_867, regs_ATOMIC_SET) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 42:27]
    node _GEN_892 = mux(_T_912, _GEN_868, regs_virtualToPhysicalMap_0) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_893 = mux(_T_912, _GEN_869, regs_virtualToPhysicalMap_1) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_894 = mux(_T_912, _GEN_870, regs_virtualToPhysicalMap_2) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_895 = mux(_T_912, _GEN_871, regs_virtualToPhysicalMap_3) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_896 = mux(_T_912, _GEN_872, regs_virtualToPhysicalMap_4) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_897 = mux(_T_912, _GEN_873, regs_virtualToPhysicalMap_5) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_898 = mux(_T_912, _GEN_874, regs_virtualToPhysicalMap_6) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_899 = mux(_T_912, _GEN_875, regs_virtualToPhysicalMap_7) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 48:12]
    node _GEN_900 = mux(_T_912, _GEN_876, _GEN_799) @[src/main/scala/GPIO.scala 53:39]
    node _GEN_901 = mux(_T_912, _GEN_877, regs_virtualPortEnable) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 52:34]
    node _GEN_902 = mux(_T_912, _GEN_878, regs_TRIGGER_TYPE) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 55:29]
    node _GEN_903 = mux(_T_912, _GEN_879, regs_TRIGGER_LO) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 56:27]
    node _GEN_904 = mux(_T_912, _GEN_880, regs_TRIGGER_HI) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 57:27]
    node _GEN_905 = mux(_T_912, _GEN_881, regs_TRIGGER_STATUS) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 58:31]
    node _GEN_906 = mux(_T_912, _GEN_882, regs_IRQ_ENABLE) @[src/main/scala/GPIO.scala 53:39 src/main/scala/GPIORegs.scala 59:27]
    node _GEN_907 = mux(_T_912, _GEN_883, UInt<1>("h0")) @[src/main/scala/GPIO.scala 53:39 61:29]
    node _GEN_908 = mux(_T_912, _GEN_884, UInt<1>("h0")) @[src/main/scala/GPIO.scala 52:17 53:39]
    node _condition_T = bits(regs_TRIGGER_TYPE, 0, 0) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_1 = bits(regs_TRIGGER_LO, 0, 0) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_2 = bits(regs_TRIGGER_HI, 0, 0) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi = cat(_condition_T, _condition_T_1) @[src/main/scala/GPIO.scala 66:10]
    node condition = cat(condition_hi, _condition_T_2) @[src/main/scala/GPIO.scala 66:10]
    node _T_1040 = eq(UInt<1>("h1"), condition) @[src/main/scala/GPIO.scala 69:23]
    node _T_1041 = bits(gpioInputSync, 0, 0) @[src/main/scala/GPIO.scala 71:27]
    node _T_1042 = eq(_T_1041, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_909 = mux(_T_1042, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1043 = eq(UInt<2>("h2"), condition) @[src/main/scala/GPIO.scala 69:23]
    node _T_1044 = bits(gpioInputSync, 0, 0) @[src/main/scala/GPIO.scala 74:27]
    node _T_1045 = eq(_T_1044, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_910 = mux(_T_1045, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1046 = eq(UInt<2>("h3"), condition) @[src/main/scala/GPIO.scala 69:23]
    node _T_1047 = eq(UInt<3>("h5"), condition) @[src/main/scala/GPIO.scala 69:23]
    node _T_1048 = bits(gpioInputSync, 0, 0) @[src/main/scala/GPIO.scala 80:27]
    node _T_1049 = bits(gpioInputSyncPrev, 0, 0) @[src/main/scala/GPIO.scala 80:51]
    node _T_1050 = not(_T_1049) @[src/main/scala/GPIO.scala 80:33]
    node _T_1051 = and(_T_1048, _T_1050) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_911 = mux(_T_1051, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1052 = eq(UInt<3>("h6"), condition) @[src/main/scala/GPIO.scala 69:23]
    node _T_1053 = bits(gpioInputSync, 0, 0) @[src/main/scala/GPIO.scala 85:28]
    node _T_1054 = not(_T_1053) @[src/main/scala/GPIO.scala 85:14]
    node _T_1055 = bits(gpioInputSyncPrev, 0, 0) @[src/main/scala/GPIO.scala 85:52]
    node _T_1056 = and(_T_1054, _T_1055) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_912 = mux(_T_1056, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1057 = eq(UInt<3>("h7"), condition) @[src/main/scala/GPIO.scala 69:23]
    node _T_1058 = bits(gpioInputSync, 0, 0) @[src/main/scala/GPIO.scala 90:27]
    node _T_1059 = bits(gpioInputSyncPrev, 0, 0) @[src/main/scala/GPIO.scala 90:52]
    node _T_1060 = neq(_T_1058, _T_1059) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_913 = mux(_T_1060, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_914 = mux(_T_1057, _GEN_913, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_915 = mux(_T_1052, _GEN_912, _GEN_914) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_916 = mux(_T_1047, _GEN_911, _GEN_915) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_917 = mux(_T_1046, UInt<1>("h1"), _GEN_916) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_918 = mux(_T_1043, _GEN_910, _GEN_917) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_919 = mux(_T_1040, _GEN_909, _GEN_918) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_3 = bits(regs_TRIGGER_TYPE, 1, 1) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_4 = bits(regs_TRIGGER_LO, 1, 1) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_5 = bits(regs_TRIGGER_HI, 1, 1) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_1 = cat(_condition_T_3, _condition_T_4) @[src/main/scala/GPIO.scala 66:10]
    node condition_1 = cat(condition_hi_1, _condition_T_5) @[src/main/scala/GPIO.scala 66:10]
    node _T_1061 = eq(UInt<1>("h1"), condition_1) @[src/main/scala/GPIO.scala 69:23]
    node _T_1062 = bits(gpioInputSync, 1, 1) @[src/main/scala/GPIO.scala 71:27]
    node _T_1063 = eq(_T_1062, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_920 = mux(_T_1063, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1064 = eq(UInt<2>("h2"), condition_1) @[src/main/scala/GPIO.scala 69:23]
    node _T_1065 = bits(gpioInputSync, 1, 1) @[src/main/scala/GPIO.scala 74:27]
    node _T_1066 = eq(_T_1065, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_921 = mux(_T_1066, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1067 = eq(UInt<2>("h3"), condition_1) @[src/main/scala/GPIO.scala 69:23]
    node _T_1068 = eq(UInt<3>("h5"), condition_1) @[src/main/scala/GPIO.scala 69:23]
    node _T_1069 = bits(gpioInputSync, 1, 1) @[src/main/scala/GPIO.scala 80:27]
    node _T_1070 = bits(gpioInputSyncPrev, 1, 1) @[src/main/scala/GPIO.scala 80:51]
    node _T_1071 = not(_T_1070) @[src/main/scala/GPIO.scala 80:33]
    node _T_1072 = and(_T_1069, _T_1071) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_922 = mux(_T_1072, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1073 = eq(UInt<3>("h6"), condition_1) @[src/main/scala/GPIO.scala 69:23]
    node _T_1074 = bits(gpioInputSync, 1, 1) @[src/main/scala/GPIO.scala 85:28]
    node _T_1075 = not(_T_1074) @[src/main/scala/GPIO.scala 85:14]
    node _T_1076 = bits(gpioInputSyncPrev, 1, 1) @[src/main/scala/GPIO.scala 85:52]
    node _T_1077 = and(_T_1075, _T_1076) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_923 = mux(_T_1077, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1078 = eq(UInt<3>("h7"), condition_1) @[src/main/scala/GPIO.scala 69:23]
    node _T_1079 = bits(gpioInputSync, 1, 1) @[src/main/scala/GPIO.scala 90:27]
    node _T_1080 = bits(gpioInputSyncPrev, 1, 1) @[src/main/scala/GPIO.scala 90:52]
    node _T_1081 = neq(_T_1079, _T_1080) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_924 = mux(_T_1081, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_925 = mux(_T_1078, _GEN_924, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_926 = mux(_T_1073, _GEN_923, _GEN_925) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_927 = mux(_T_1068, _GEN_922, _GEN_926) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_928 = mux(_T_1067, UInt<1>("h1"), _GEN_927) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_929 = mux(_T_1064, _GEN_921, _GEN_928) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_930 = mux(_T_1061, _GEN_920, _GEN_929) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_6 = bits(regs_TRIGGER_TYPE, 2, 2) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_7 = bits(regs_TRIGGER_LO, 2, 2) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_8 = bits(regs_TRIGGER_HI, 2, 2) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_2 = cat(_condition_T_6, _condition_T_7) @[src/main/scala/GPIO.scala 66:10]
    node condition_2 = cat(condition_hi_2, _condition_T_8) @[src/main/scala/GPIO.scala 66:10]
    node _T_1082 = eq(UInt<1>("h1"), condition_2) @[src/main/scala/GPIO.scala 69:23]
    node _T_1083 = bits(gpioInputSync, 2, 2) @[src/main/scala/GPIO.scala 71:27]
    node _T_1084 = eq(_T_1083, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_931 = mux(_T_1084, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1085 = eq(UInt<2>("h2"), condition_2) @[src/main/scala/GPIO.scala 69:23]
    node _T_1086 = bits(gpioInputSync, 2, 2) @[src/main/scala/GPIO.scala 74:27]
    node _T_1087 = eq(_T_1086, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_932 = mux(_T_1087, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1088 = eq(UInt<2>("h3"), condition_2) @[src/main/scala/GPIO.scala 69:23]
    node _T_1089 = eq(UInt<3>("h5"), condition_2) @[src/main/scala/GPIO.scala 69:23]
    node _T_1090 = bits(gpioInputSync, 2, 2) @[src/main/scala/GPIO.scala 80:27]
    node _T_1091 = bits(gpioInputSyncPrev, 2, 2) @[src/main/scala/GPIO.scala 80:51]
    node _T_1092 = not(_T_1091) @[src/main/scala/GPIO.scala 80:33]
    node _T_1093 = and(_T_1090, _T_1092) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_933 = mux(_T_1093, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1094 = eq(UInt<3>("h6"), condition_2) @[src/main/scala/GPIO.scala 69:23]
    node _T_1095 = bits(gpioInputSync, 2, 2) @[src/main/scala/GPIO.scala 85:28]
    node _T_1096 = not(_T_1095) @[src/main/scala/GPIO.scala 85:14]
    node _T_1097 = bits(gpioInputSyncPrev, 2, 2) @[src/main/scala/GPIO.scala 85:52]
    node _T_1098 = and(_T_1096, _T_1097) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_934 = mux(_T_1098, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1099 = eq(UInt<3>("h7"), condition_2) @[src/main/scala/GPIO.scala 69:23]
    node _T_1100 = bits(gpioInputSync, 2, 2) @[src/main/scala/GPIO.scala 90:27]
    node _T_1101 = bits(gpioInputSyncPrev, 2, 2) @[src/main/scala/GPIO.scala 90:52]
    node _T_1102 = neq(_T_1100, _T_1101) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_935 = mux(_T_1102, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_936 = mux(_T_1099, _GEN_935, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_937 = mux(_T_1094, _GEN_934, _GEN_936) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_938 = mux(_T_1089, _GEN_933, _GEN_937) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_939 = mux(_T_1088, UInt<1>("h1"), _GEN_938) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_940 = mux(_T_1085, _GEN_932, _GEN_939) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_941 = mux(_T_1082, _GEN_931, _GEN_940) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_9 = bits(regs_TRIGGER_TYPE, 3, 3) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_10 = bits(regs_TRIGGER_LO, 3, 3) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_11 = bits(regs_TRIGGER_HI, 3, 3) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_3 = cat(_condition_T_9, _condition_T_10) @[src/main/scala/GPIO.scala 66:10]
    node condition_3 = cat(condition_hi_3, _condition_T_11) @[src/main/scala/GPIO.scala 66:10]
    node _T_1103 = eq(UInt<1>("h1"), condition_3) @[src/main/scala/GPIO.scala 69:23]
    node _T_1104 = bits(gpioInputSync, 3, 3) @[src/main/scala/GPIO.scala 71:27]
    node _T_1105 = eq(_T_1104, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_942 = mux(_T_1105, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1106 = eq(UInt<2>("h2"), condition_3) @[src/main/scala/GPIO.scala 69:23]
    node _T_1107 = bits(gpioInputSync, 3, 3) @[src/main/scala/GPIO.scala 74:27]
    node _T_1108 = eq(_T_1107, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_943 = mux(_T_1108, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1109 = eq(UInt<2>("h3"), condition_3) @[src/main/scala/GPIO.scala 69:23]
    node _T_1110 = eq(UInt<3>("h5"), condition_3) @[src/main/scala/GPIO.scala 69:23]
    node _T_1111 = bits(gpioInputSync, 3, 3) @[src/main/scala/GPIO.scala 80:27]
    node _T_1112 = bits(gpioInputSyncPrev, 3, 3) @[src/main/scala/GPIO.scala 80:51]
    node _T_1113 = not(_T_1112) @[src/main/scala/GPIO.scala 80:33]
    node _T_1114 = and(_T_1111, _T_1113) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_944 = mux(_T_1114, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1115 = eq(UInt<3>("h6"), condition_3) @[src/main/scala/GPIO.scala 69:23]
    node _T_1116 = bits(gpioInputSync, 3, 3) @[src/main/scala/GPIO.scala 85:28]
    node _T_1117 = not(_T_1116) @[src/main/scala/GPIO.scala 85:14]
    node _T_1118 = bits(gpioInputSyncPrev, 3, 3) @[src/main/scala/GPIO.scala 85:52]
    node _T_1119 = and(_T_1117, _T_1118) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_945 = mux(_T_1119, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1120 = eq(UInt<3>("h7"), condition_3) @[src/main/scala/GPIO.scala 69:23]
    node _T_1121 = bits(gpioInputSync, 3, 3) @[src/main/scala/GPIO.scala 90:27]
    node _T_1122 = bits(gpioInputSyncPrev, 3, 3) @[src/main/scala/GPIO.scala 90:52]
    node _T_1123 = neq(_T_1121, _T_1122) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_946 = mux(_T_1123, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_947 = mux(_T_1120, _GEN_946, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_948 = mux(_T_1115, _GEN_945, _GEN_947) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_949 = mux(_T_1110, _GEN_944, _GEN_948) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_950 = mux(_T_1109, UInt<1>("h1"), _GEN_949) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_951 = mux(_T_1106, _GEN_943, _GEN_950) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_952 = mux(_T_1103, _GEN_942, _GEN_951) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_12 = bits(regs_TRIGGER_TYPE, 4, 4) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_13 = bits(regs_TRIGGER_LO, 4, 4) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_14 = bits(regs_TRIGGER_HI, 4, 4) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_4 = cat(_condition_T_12, _condition_T_13) @[src/main/scala/GPIO.scala 66:10]
    node condition_4 = cat(condition_hi_4, _condition_T_14) @[src/main/scala/GPIO.scala 66:10]
    node _T_1124 = eq(UInt<1>("h1"), condition_4) @[src/main/scala/GPIO.scala 69:23]
    node _T_1125 = bits(gpioInputSync, 4, 4) @[src/main/scala/GPIO.scala 71:27]
    node _T_1126 = eq(_T_1125, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_953 = mux(_T_1126, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1127 = eq(UInt<2>("h2"), condition_4) @[src/main/scala/GPIO.scala 69:23]
    node _T_1128 = bits(gpioInputSync, 4, 4) @[src/main/scala/GPIO.scala 74:27]
    node _T_1129 = eq(_T_1128, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_954 = mux(_T_1129, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1130 = eq(UInt<2>("h3"), condition_4) @[src/main/scala/GPIO.scala 69:23]
    node _T_1131 = eq(UInt<3>("h5"), condition_4) @[src/main/scala/GPIO.scala 69:23]
    node _T_1132 = bits(gpioInputSync, 4, 4) @[src/main/scala/GPIO.scala 80:27]
    node _T_1133 = bits(gpioInputSyncPrev, 4, 4) @[src/main/scala/GPIO.scala 80:51]
    node _T_1134 = not(_T_1133) @[src/main/scala/GPIO.scala 80:33]
    node _T_1135 = and(_T_1132, _T_1134) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_955 = mux(_T_1135, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1136 = eq(UInt<3>("h6"), condition_4) @[src/main/scala/GPIO.scala 69:23]
    node _T_1137 = bits(gpioInputSync, 4, 4) @[src/main/scala/GPIO.scala 85:28]
    node _T_1138 = not(_T_1137) @[src/main/scala/GPIO.scala 85:14]
    node _T_1139 = bits(gpioInputSyncPrev, 4, 4) @[src/main/scala/GPIO.scala 85:52]
    node _T_1140 = and(_T_1138, _T_1139) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_956 = mux(_T_1140, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1141 = eq(UInt<3>("h7"), condition_4) @[src/main/scala/GPIO.scala 69:23]
    node _T_1142 = bits(gpioInputSync, 4, 4) @[src/main/scala/GPIO.scala 90:27]
    node _T_1143 = bits(gpioInputSyncPrev, 4, 4) @[src/main/scala/GPIO.scala 90:52]
    node _T_1144 = neq(_T_1142, _T_1143) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_957 = mux(_T_1144, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_958 = mux(_T_1141, _GEN_957, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_959 = mux(_T_1136, _GEN_956, _GEN_958) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_960 = mux(_T_1131, _GEN_955, _GEN_959) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_961 = mux(_T_1130, UInt<1>("h1"), _GEN_960) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_962 = mux(_T_1127, _GEN_954, _GEN_961) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_963 = mux(_T_1124, _GEN_953, _GEN_962) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_15 = bits(regs_TRIGGER_TYPE, 5, 5) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_16 = bits(regs_TRIGGER_LO, 5, 5) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_17 = bits(regs_TRIGGER_HI, 5, 5) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_5 = cat(_condition_T_15, _condition_T_16) @[src/main/scala/GPIO.scala 66:10]
    node condition_5 = cat(condition_hi_5, _condition_T_17) @[src/main/scala/GPIO.scala 66:10]
    node _T_1145 = eq(UInt<1>("h1"), condition_5) @[src/main/scala/GPIO.scala 69:23]
    node _T_1146 = bits(gpioInputSync, 5, 5) @[src/main/scala/GPIO.scala 71:27]
    node _T_1147 = eq(_T_1146, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_964 = mux(_T_1147, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1148 = eq(UInt<2>("h2"), condition_5) @[src/main/scala/GPIO.scala 69:23]
    node _T_1149 = bits(gpioInputSync, 5, 5) @[src/main/scala/GPIO.scala 74:27]
    node _T_1150 = eq(_T_1149, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_965 = mux(_T_1150, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1151 = eq(UInt<2>("h3"), condition_5) @[src/main/scala/GPIO.scala 69:23]
    node _T_1152 = eq(UInt<3>("h5"), condition_5) @[src/main/scala/GPIO.scala 69:23]
    node _T_1153 = bits(gpioInputSync, 5, 5) @[src/main/scala/GPIO.scala 80:27]
    node _T_1154 = bits(gpioInputSyncPrev, 5, 5) @[src/main/scala/GPIO.scala 80:51]
    node _T_1155 = not(_T_1154) @[src/main/scala/GPIO.scala 80:33]
    node _T_1156 = and(_T_1153, _T_1155) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_966 = mux(_T_1156, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1157 = eq(UInt<3>("h6"), condition_5) @[src/main/scala/GPIO.scala 69:23]
    node _T_1158 = bits(gpioInputSync, 5, 5) @[src/main/scala/GPIO.scala 85:28]
    node _T_1159 = not(_T_1158) @[src/main/scala/GPIO.scala 85:14]
    node _T_1160 = bits(gpioInputSyncPrev, 5, 5) @[src/main/scala/GPIO.scala 85:52]
    node _T_1161 = and(_T_1159, _T_1160) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_967 = mux(_T_1161, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1162 = eq(UInt<3>("h7"), condition_5) @[src/main/scala/GPIO.scala 69:23]
    node _T_1163 = bits(gpioInputSync, 5, 5) @[src/main/scala/GPIO.scala 90:27]
    node _T_1164 = bits(gpioInputSyncPrev, 5, 5) @[src/main/scala/GPIO.scala 90:52]
    node _T_1165 = neq(_T_1163, _T_1164) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_968 = mux(_T_1165, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_969 = mux(_T_1162, _GEN_968, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_970 = mux(_T_1157, _GEN_967, _GEN_969) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_971 = mux(_T_1152, _GEN_966, _GEN_970) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_972 = mux(_T_1151, UInt<1>("h1"), _GEN_971) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_973 = mux(_T_1148, _GEN_965, _GEN_972) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_974 = mux(_T_1145, _GEN_964, _GEN_973) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_18 = bits(regs_TRIGGER_TYPE, 6, 6) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_19 = bits(regs_TRIGGER_LO, 6, 6) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_20 = bits(regs_TRIGGER_HI, 6, 6) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_6 = cat(_condition_T_18, _condition_T_19) @[src/main/scala/GPIO.scala 66:10]
    node condition_6 = cat(condition_hi_6, _condition_T_20) @[src/main/scala/GPIO.scala 66:10]
    node _T_1166 = eq(UInt<1>("h1"), condition_6) @[src/main/scala/GPIO.scala 69:23]
    node _T_1167 = bits(gpioInputSync, 6, 6) @[src/main/scala/GPIO.scala 71:27]
    node _T_1168 = eq(_T_1167, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_975 = mux(_T_1168, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1169 = eq(UInt<2>("h2"), condition_6) @[src/main/scala/GPIO.scala 69:23]
    node _T_1170 = bits(gpioInputSync, 6, 6) @[src/main/scala/GPIO.scala 74:27]
    node _T_1171 = eq(_T_1170, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_976 = mux(_T_1171, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1172 = eq(UInt<2>("h3"), condition_6) @[src/main/scala/GPIO.scala 69:23]
    node _T_1173 = eq(UInt<3>("h5"), condition_6) @[src/main/scala/GPIO.scala 69:23]
    node _T_1174 = bits(gpioInputSync, 6, 6) @[src/main/scala/GPIO.scala 80:27]
    node _T_1175 = bits(gpioInputSyncPrev, 6, 6) @[src/main/scala/GPIO.scala 80:51]
    node _T_1176 = not(_T_1175) @[src/main/scala/GPIO.scala 80:33]
    node _T_1177 = and(_T_1174, _T_1176) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_977 = mux(_T_1177, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1178 = eq(UInt<3>("h6"), condition_6) @[src/main/scala/GPIO.scala 69:23]
    node _T_1179 = bits(gpioInputSync, 6, 6) @[src/main/scala/GPIO.scala 85:28]
    node _T_1180 = not(_T_1179) @[src/main/scala/GPIO.scala 85:14]
    node _T_1181 = bits(gpioInputSyncPrev, 6, 6) @[src/main/scala/GPIO.scala 85:52]
    node _T_1182 = and(_T_1180, _T_1181) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_978 = mux(_T_1182, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1183 = eq(UInt<3>("h7"), condition_6) @[src/main/scala/GPIO.scala 69:23]
    node _T_1184 = bits(gpioInputSync, 6, 6) @[src/main/scala/GPIO.scala 90:27]
    node _T_1185 = bits(gpioInputSyncPrev, 6, 6) @[src/main/scala/GPIO.scala 90:52]
    node _T_1186 = neq(_T_1184, _T_1185) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_979 = mux(_T_1186, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_980 = mux(_T_1183, _GEN_979, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_981 = mux(_T_1178, _GEN_978, _GEN_980) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_982 = mux(_T_1173, _GEN_977, _GEN_981) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_983 = mux(_T_1172, UInt<1>("h1"), _GEN_982) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_984 = mux(_T_1169, _GEN_976, _GEN_983) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_985 = mux(_T_1166, _GEN_975, _GEN_984) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_21 = bits(regs_TRIGGER_TYPE, 7, 7) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_22 = bits(regs_TRIGGER_LO, 7, 7) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_23 = bits(regs_TRIGGER_HI, 7, 7) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_7 = cat(_condition_T_21, _condition_T_22) @[src/main/scala/GPIO.scala 66:10]
    node condition_7 = cat(condition_hi_7, _condition_T_23) @[src/main/scala/GPIO.scala 66:10]
    node _T_1187 = eq(UInt<1>("h1"), condition_7) @[src/main/scala/GPIO.scala 69:23]
    node _T_1188 = bits(gpioInputSync, 7, 7) @[src/main/scala/GPIO.scala 71:27]
    node _T_1189 = eq(_T_1188, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_986 = mux(_T_1189, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1190 = eq(UInt<2>("h2"), condition_7) @[src/main/scala/GPIO.scala 69:23]
    node _T_1191 = bits(gpioInputSync, 7, 7) @[src/main/scala/GPIO.scala 74:27]
    node _T_1192 = eq(_T_1191, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_987 = mux(_T_1192, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1193 = eq(UInt<2>("h3"), condition_7) @[src/main/scala/GPIO.scala 69:23]
    node _T_1194 = eq(UInt<3>("h5"), condition_7) @[src/main/scala/GPIO.scala 69:23]
    node _T_1195 = bits(gpioInputSync, 7, 7) @[src/main/scala/GPIO.scala 80:27]
    node _T_1196 = bits(gpioInputSyncPrev, 7, 7) @[src/main/scala/GPIO.scala 80:51]
    node _T_1197 = not(_T_1196) @[src/main/scala/GPIO.scala 80:33]
    node _T_1198 = and(_T_1195, _T_1197) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_988 = mux(_T_1198, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1199 = eq(UInt<3>("h6"), condition_7) @[src/main/scala/GPIO.scala 69:23]
    node _T_1200 = bits(gpioInputSync, 7, 7) @[src/main/scala/GPIO.scala 85:28]
    node _T_1201 = not(_T_1200) @[src/main/scala/GPIO.scala 85:14]
    node _T_1202 = bits(gpioInputSyncPrev, 7, 7) @[src/main/scala/GPIO.scala 85:52]
    node _T_1203 = and(_T_1201, _T_1202) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_989 = mux(_T_1203, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1204 = eq(UInt<3>("h7"), condition_7) @[src/main/scala/GPIO.scala 69:23]
    node _T_1205 = bits(gpioInputSync, 7, 7) @[src/main/scala/GPIO.scala 90:27]
    node _T_1206 = bits(gpioInputSyncPrev, 7, 7) @[src/main/scala/GPIO.scala 90:52]
    node _T_1207 = neq(_T_1205, _T_1206) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_990 = mux(_T_1207, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_991 = mux(_T_1204, _GEN_990, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_992 = mux(_T_1199, _GEN_989, _GEN_991) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_993 = mux(_T_1194, _GEN_988, _GEN_992) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_994 = mux(_T_1193, UInt<1>("h1"), _GEN_993) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_995 = mux(_T_1190, _GEN_987, _GEN_994) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_996 = mux(_T_1187, _GEN_986, _GEN_995) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_24 = bits(regs_TRIGGER_TYPE, 8, 8) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_25 = bits(regs_TRIGGER_LO, 8, 8) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_26 = bits(regs_TRIGGER_HI, 8, 8) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_8 = cat(_condition_T_24, _condition_T_25) @[src/main/scala/GPIO.scala 66:10]
    node condition_8 = cat(condition_hi_8, _condition_T_26) @[src/main/scala/GPIO.scala 66:10]
    node _T_1208 = eq(UInt<1>("h1"), condition_8) @[src/main/scala/GPIO.scala 69:23]
    node _T_1209 = bits(gpioInputSync, 8, 8) @[src/main/scala/GPIO.scala 71:27]
    node _T_1210 = eq(_T_1209, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_997 = mux(_T_1210, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1211 = eq(UInt<2>("h2"), condition_8) @[src/main/scala/GPIO.scala 69:23]
    node _T_1212 = bits(gpioInputSync, 8, 8) @[src/main/scala/GPIO.scala 74:27]
    node _T_1213 = eq(_T_1212, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_998 = mux(_T_1213, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1214 = eq(UInt<2>("h3"), condition_8) @[src/main/scala/GPIO.scala 69:23]
    node _T_1215 = eq(UInt<3>("h5"), condition_8) @[src/main/scala/GPIO.scala 69:23]
    node _T_1216 = bits(gpioInputSync, 8, 8) @[src/main/scala/GPIO.scala 80:27]
    node _T_1217 = bits(gpioInputSyncPrev, 8, 8) @[src/main/scala/GPIO.scala 80:51]
    node _T_1218 = not(_T_1217) @[src/main/scala/GPIO.scala 80:33]
    node _T_1219 = and(_T_1216, _T_1218) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_999 = mux(_T_1219, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1220 = eq(UInt<3>("h6"), condition_8) @[src/main/scala/GPIO.scala 69:23]
    node _T_1221 = bits(gpioInputSync, 8, 8) @[src/main/scala/GPIO.scala 85:28]
    node _T_1222 = not(_T_1221) @[src/main/scala/GPIO.scala 85:14]
    node _T_1223 = bits(gpioInputSyncPrev, 8, 8) @[src/main/scala/GPIO.scala 85:52]
    node _T_1224 = and(_T_1222, _T_1223) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_1000 = mux(_T_1224, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1225 = eq(UInt<3>("h7"), condition_8) @[src/main/scala/GPIO.scala 69:23]
    node _T_1226 = bits(gpioInputSync, 8, 8) @[src/main/scala/GPIO.scala 90:27]
    node _T_1227 = bits(gpioInputSyncPrev, 8, 8) @[src/main/scala/GPIO.scala 90:52]
    node _T_1228 = neq(_T_1226, _T_1227) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_1001 = mux(_T_1228, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_1002 = mux(_T_1225, _GEN_1001, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_1003 = mux(_T_1220, _GEN_1000, _GEN_1002) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1004 = mux(_T_1215, _GEN_999, _GEN_1003) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1005 = mux(_T_1214, UInt<1>("h1"), _GEN_1004) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_1006 = mux(_T_1211, _GEN_998, _GEN_1005) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1007 = mux(_T_1208, _GEN_997, _GEN_1006) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_27 = bits(regs_TRIGGER_TYPE, 9, 9) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_28 = bits(regs_TRIGGER_LO, 9, 9) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_29 = bits(regs_TRIGGER_HI, 9, 9) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_9 = cat(_condition_T_27, _condition_T_28) @[src/main/scala/GPIO.scala 66:10]
    node condition_9 = cat(condition_hi_9, _condition_T_29) @[src/main/scala/GPIO.scala 66:10]
    node _T_1229 = eq(UInt<1>("h1"), condition_9) @[src/main/scala/GPIO.scala 69:23]
    node _T_1230 = bits(gpioInputSync, 9, 9) @[src/main/scala/GPIO.scala 71:27]
    node _T_1231 = eq(_T_1230, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_1008 = mux(_T_1231, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1232 = eq(UInt<2>("h2"), condition_9) @[src/main/scala/GPIO.scala 69:23]
    node _T_1233 = bits(gpioInputSync, 9, 9) @[src/main/scala/GPIO.scala 74:27]
    node _T_1234 = eq(_T_1233, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_1009 = mux(_T_1234, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1235 = eq(UInt<2>("h3"), condition_9) @[src/main/scala/GPIO.scala 69:23]
    node _T_1236 = eq(UInt<3>("h5"), condition_9) @[src/main/scala/GPIO.scala 69:23]
    node _T_1237 = bits(gpioInputSync, 9, 9) @[src/main/scala/GPIO.scala 80:27]
    node _T_1238 = bits(gpioInputSyncPrev, 9, 9) @[src/main/scala/GPIO.scala 80:51]
    node _T_1239 = not(_T_1238) @[src/main/scala/GPIO.scala 80:33]
    node _T_1240 = and(_T_1237, _T_1239) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_1010 = mux(_T_1240, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1241 = eq(UInt<3>("h6"), condition_9) @[src/main/scala/GPIO.scala 69:23]
    node _T_1242 = bits(gpioInputSync, 9, 9) @[src/main/scala/GPIO.scala 85:28]
    node _T_1243 = not(_T_1242) @[src/main/scala/GPIO.scala 85:14]
    node _T_1244 = bits(gpioInputSyncPrev, 9, 9) @[src/main/scala/GPIO.scala 85:52]
    node _T_1245 = and(_T_1243, _T_1244) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_1011 = mux(_T_1245, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1246 = eq(UInt<3>("h7"), condition_9) @[src/main/scala/GPIO.scala 69:23]
    node _T_1247 = bits(gpioInputSync, 9, 9) @[src/main/scala/GPIO.scala 90:27]
    node _T_1248 = bits(gpioInputSyncPrev, 9, 9) @[src/main/scala/GPIO.scala 90:52]
    node _T_1249 = neq(_T_1247, _T_1248) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_1012 = mux(_T_1249, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_1013 = mux(_T_1246, _GEN_1012, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_1014 = mux(_T_1241, _GEN_1011, _GEN_1013) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1015 = mux(_T_1236, _GEN_1010, _GEN_1014) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1016 = mux(_T_1235, UInt<1>("h1"), _GEN_1015) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_1017 = mux(_T_1232, _GEN_1009, _GEN_1016) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1018 = mux(_T_1229, _GEN_1008, _GEN_1017) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_30 = bits(regs_TRIGGER_TYPE, 10, 10) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_31 = bits(regs_TRIGGER_LO, 10, 10) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_32 = bits(regs_TRIGGER_HI, 10, 10) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_10 = cat(_condition_T_30, _condition_T_31) @[src/main/scala/GPIO.scala 66:10]
    node condition_10 = cat(condition_hi_10, _condition_T_32) @[src/main/scala/GPIO.scala 66:10]
    node _T_1250 = eq(UInt<1>("h1"), condition_10) @[src/main/scala/GPIO.scala 69:23]
    node _T_1251 = bits(gpioInputSync, 10, 10) @[src/main/scala/GPIO.scala 71:27]
    node _T_1252 = eq(_T_1251, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_1019 = mux(_T_1252, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1253 = eq(UInt<2>("h2"), condition_10) @[src/main/scala/GPIO.scala 69:23]
    node _T_1254 = bits(gpioInputSync, 10, 10) @[src/main/scala/GPIO.scala 74:27]
    node _T_1255 = eq(_T_1254, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_1020 = mux(_T_1255, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1256 = eq(UInt<2>("h3"), condition_10) @[src/main/scala/GPIO.scala 69:23]
    node _T_1257 = eq(UInt<3>("h5"), condition_10) @[src/main/scala/GPIO.scala 69:23]
    node _T_1258 = bits(gpioInputSync, 10, 10) @[src/main/scala/GPIO.scala 80:27]
    node _T_1259 = bits(gpioInputSyncPrev, 10, 10) @[src/main/scala/GPIO.scala 80:51]
    node _T_1260 = not(_T_1259) @[src/main/scala/GPIO.scala 80:33]
    node _T_1261 = and(_T_1258, _T_1260) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_1021 = mux(_T_1261, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1262 = eq(UInt<3>("h6"), condition_10) @[src/main/scala/GPIO.scala 69:23]
    node _T_1263 = bits(gpioInputSync, 10, 10) @[src/main/scala/GPIO.scala 85:28]
    node _T_1264 = not(_T_1263) @[src/main/scala/GPIO.scala 85:14]
    node _T_1265 = bits(gpioInputSyncPrev, 10, 10) @[src/main/scala/GPIO.scala 85:52]
    node _T_1266 = and(_T_1264, _T_1265) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_1022 = mux(_T_1266, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1267 = eq(UInt<3>("h7"), condition_10) @[src/main/scala/GPIO.scala 69:23]
    node _T_1268 = bits(gpioInputSync, 10, 10) @[src/main/scala/GPIO.scala 90:27]
    node _T_1269 = bits(gpioInputSyncPrev, 10, 10) @[src/main/scala/GPIO.scala 90:52]
    node _T_1270 = neq(_T_1268, _T_1269) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_1023 = mux(_T_1270, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_1024 = mux(_T_1267, _GEN_1023, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_1025 = mux(_T_1262, _GEN_1022, _GEN_1024) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1026 = mux(_T_1257, _GEN_1021, _GEN_1025) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1027 = mux(_T_1256, UInt<1>("h1"), _GEN_1026) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_1028 = mux(_T_1253, _GEN_1020, _GEN_1027) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1029 = mux(_T_1250, _GEN_1019, _GEN_1028) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_33 = bits(regs_TRIGGER_TYPE, 11, 11) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_34 = bits(regs_TRIGGER_LO, 11, 11) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_35 = bits(regs_TRIGGER_HI, 11, 11) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_11 = cat(_condition_T_33, _condition_T_34) @[src/main/scala/GPIO.scala 66:10]
    node condition_11 = cat(condition_hi_11, _condition_T_35) @[src/main/scala/GPIO.scala 66:10]
    node _T_1271 = eq(UInt<1>("h1"), condition_11) @[src/main/scala/GPIO.scala 69:23]
    node _T_1272 = bits(gpioInputSync, 11, 11) @[src/main/scala/GPIO.scala 71:27]
    node _T_1273 = eq(_T_1272, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_1030 = mux(_T_1273, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1274 = eq(UInt<2>("h2"), condition_11) @[src/main/scala/GPIO.scala 69:23]
    node _T_1275 = bits(gpioInputSync, 11, 11) @[src/main/scala/GPIO.scala 74:27]
    node _T_1276 = eq(_T_1275, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_1031 = mux(_T_1276, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1277 = eq(UInt<2>("h3"), condition_11) @[src/main/scala/GPIO.scala 69:23]
    node _T_1278 = eq(UInt<3>("h5"), condition_11) @[src/main/scala/GPIO.scala 69:23]
    node _T_1279 = bits(gpioInputSync, 11, 11) @[src/main/scala/GPIO.scala 80:27]
    node _T_1280 = bits(gpioInputSyncPrev, 11, 11) @[src/main/scala/GPIO.scala 80:51]
    node _T_1281 = not(_T_1280) @[src/main/scala/GPIO.scala 80:33]
    node _T_1282 = and(_T_1279, _T_1281) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_1032 = mux(_T_1282, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1283 = eq(UInt<3>("h6"), condition_11) @[src/main/scala/GPIO.scala 69:23]
    node _T_1284 = bits(gpioInputSync, 11, 11) @[src/main/scala/GPIO.scala 85:28]
    node _T_1285 = not(_T_1284) @[src/main/scala/GPIO.scala 85:14]
    node _T_1286 = bits(gpioInputSyncPrev, 11, 11) @[src/main/scala/GPIO.scala 85:52]
    node _T_1287 = and(_T_1285, _T_1286) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_1033 = mux(_T_1287, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1288 = eq(UInt<3>("h7"), condition_11) @[src/main/scala/GPIO.scala 69:23]
    node _T_1289 = bits(gpioInputSync, 11, 11) @[src/main/scala/GPIO.scala 90:27]
    node _T_1290 = bits(gpioInputSyncPrev, 11, 11) @[src/main/scala/GPIO.scala 90:52]
    node _T_1291 = neq(_T_1289, _T_1290) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_1034 = mux(_T_1291, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_1035 = mux(_T_1288, _GEN_1034, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_1036 = mux(_T_1283, _GEN_1033, _GEN_1035) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1037 = mux(_T_1278, _GEN_1032, _GEN_1036) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1038 = mux(_T_1277, UInt<1>("h1"), _GEN_1037) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_1039 = mux(_T_1274, _GEN_1031, _GEN_1038) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1040 = mux(_T_1271, _GEN_1030, _GEN_1039) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_36 = bits(regs_TRIGGER_TYPE, 12, 12) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_37 = bits(regs_TRIGGER_LO, 12, 12) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_38 = bits(regs_TRIGGER_HI, 12, 12) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_12 = cat(_condition_T_36, _condition_T_37) @[src/main/scala/GPIO.scala 66:10]
    node condition_12 = cat(condition_hi_12, _condition_T_38) @[src/main/scala/GPIO.scala 66:10]
    node _T_1292 = eq(UInt<1>("h1"), condition_12) @[src/main/scala/GPIO.scala 69:23]
    node _T_1293 = bits(gpioInputSync, 12, 12) @[src/main/scala/GPIO.scala 71:27]
    node _T_1294 = eq(_T_1293, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_1041 = mux(_T_1294, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1295 = eq(UInt<2>("h2"), condition_12) @[src/main/scala/GPIO.scala 69:23]
    node _T_1296 = bits(gpioInputSync, 12, 12) @[src/main/scala/GPIO.scala 74:27]
    node _T_1297 = eq(_T_1296, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_1042 = mux(_T_1297, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1298 = eq(UInt<2>("h3"), condition_12) @[src/main/scala/GPIO.scala 69:23]
    node _T_1299 = eq(UInt<3>("h5"), condition_12) @[src/main/scala/GPIO.scala 69:23]
    node _T_1300 = bits(gpioInputSync, 12, 12) @[src/main/scala/GPIO.scala 80:27]
    node _T_1301 = bits(gpioInputSyncPrev, 12, 12) @[src/main/scala/GPIO.scala 80:51]
    node _T_1302 = not(_T_1301) @[src/main/scala/GPIO.scala 80:33]
    node _T_1303 = and(_T_1300, _T_1302) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_1043 = mux(_T_1303, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1304 = eq(UInt<3>("h6"), condition_12) @[src/main/scala/GPIO.scala 69:23]
    node _T_1305 = bits(gpioInputSync, 12, 12) @[src/main/scala/GPIO.scala 85:28]
    node _T_1306 = not(_T_1305) @[src/main/scala/GPIO.scala 85:14]
    node _T_1307 = bits(gpioInputSyncPrev, 12, 12) @[src/main/scala/GPIO.scala 85:52]
    node _T_1308 = and(_T_1306, _T_1307) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_1044 = mux(_T_1308, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1309 = eq(UInt<3>("h7"), condition_12) @[src/main/scala/GPIO.scala 69:23]
    node _T_1310 = bits(gpioInputSync, 12, 12) @[src/main/scala/GPIO.scala 90:27]
    node _T_1311 = bits(gpioInputSyncPrev, 12, 12) @[src/main/scala/GPIO.scala 90:52]
    node _T_1312 = neq(_T_1310, _T_1311) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_1045 = mux(_T_1312, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_1046 = mux(_T_1309, _GEN_1045, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_1047 = mux(_T_1304, _GEN_1044, _GEN_1046) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1048 = mux(_T_1299, _GEN_1043, _GEN_1047) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1049 = mux(_T_1298, UInt<1>("h1"), _GEN_1048) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_1050 = mux(_T_1295, _GEN_1042, _GEN_1049) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1051 = mux(_T_1292, _GEN_1041, _GEN_1050) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_39 = bits(regs_TRIGGER_TYPE, 13, 13) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_40 = bits(regs_TRIGGER_LO, 13, 13) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_41 = bits(regs_TRIGGER_HI, 13, 13) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_13 = cat(_condition_T_39, _condition_T_40) @[src/main/scala/GPIO.scala 66:10]
    node condition_13 = cat(condition_hi_13, _condition_T_41) @[src/main/scala/GPIO.scala 66:10]
    node _T_1313 = eq(UInt<1>("h1"), condition_13) @[src/main/scala/GPIO.scala 69:23]
    node _T_1314 = bits(gpioInputSync, 13, 13) @[src/main/scala/GPIO.scala 71:27]
    node _T_1315 = eq(_T_1314, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_1052 = mux(_T_1315, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1316 = eq(UInt<2>("h2"), condition_13) @[src/main/scala/GPIO.scala 69:23]
    node _T_1317 = bits(gpioInputSync, 13, 13) @[src/main/scala/GPIO.scala 74:27]
    node _T_1318 = eq(_T_1317, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_1053 = mux(_T_1318, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1319 = eq(UInt<2>("h3"), condition_13) @[src/main/scala/GPIO.scala 69:23]
    node _T_1320 = eq(UInt<3>("h5"), condition_13) @[src/main/scala/GPIO.scala 69:23]
    node _T_1321 = bits(gpioInputSync, 13, 13) @[src/main/scala/GPIO.scala 80:27]
    node _T_1322 = bits(gpioInputSyncPrev, 13, 13) @[src/main/scala/GPIO.scala 80:51]
    node _T_1323 = not(_T_1322) @[src/main/scala/GPIO.scala 80:33]
    node _T_1324 = and(_T_1321, _T_1323) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_1054 = mux(_T_1324, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1325 = eq(UInt<3>("h6"), condition_13) @[src/main/scala/GPIO.scala 69:23]
    node _T_1326 = bits(gpioInputSync, 13, 13) @[src/main/scala/GPIO.scala 85:28]
    node _T_1327 = not(_T_1326) @[src/main/scala/GPIO.scala 85:14]
    node _T_1328 = bits(gpioInputSyncPrev, 13, 13) @[src/main/scala/GPIO.scala 85:52]
    node _T_1329 = and(_T_1327, _T_1328) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_1055 = mux(_T_1329, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1330 = eq(UInt<3>("h7"), condition_13) @[src/main/scala/GPIO.scala 69:23]
    node _T_1331 = bits(gpioInputSync, 13, 13) @[src/main/scala/GPIO.scala 90:27]
    node _T_1332 = bits(gpioInputSyncPrev, 13, 13) @[src/main/scala/GPIO.scala 90:52]
    node _T_1333 = neq(_T_1331, _T_1332) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_1056 = mux(_T_1333, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_1057 = mux(_T_1330, _GEN_1056, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_1058 = mux(_T_1325, _GEN_1055, _GEN_1057) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1059 = mux(_T_1320, _GEN_1054, _GEN_1058) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1060 = mux(_T_1319, UInt<1>("h1"), _GEN_1059) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_1061 = mux(_T_1316, _GEN_1053, _GEN_1060) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1062 = mux(_T_1313, _GEN_1052, _GEN_1061) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_42 = bits(regs_TRIGGER_TYPE, 14, 14) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_43 = bits(regs_TRIGGER_LO, 14, 14) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_44 = bits(regs_TRIGGER_HI, 14, 14) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_14 = cat(_condition_T_42, _condition_T_43) @[src/main/scala/GPIO.scala 66:10]
    node condition_14 = cat(condition_hi_14, _condition_T_44) @[src/main/scala/GPIO.scala 66:10]
    node _T_1334 = eq(UInt<1>("h1"), condition_14) @[src/main/scala/GPIO.scala 69:23]
    node _T_1335 = bits(gpioInputSync, 14, 14) @[src/main/scala/GPIO.scala 71:27]
    node _T_1336 = eq(_T_1335, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_1063 = mux(_T_1336, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1337 = eq(UInt<2>("h2"), condition_14) @[src/main/scala/GPIO.scala 69:23]
    node _T_1338 = bits(gpioInputSync, 14, 14) @[src/main/scala/GPIO.scala 74:27]
    node _T_1339 = eq(_T_1338, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_1064 = mux(_T_1339, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1340 = eq(UInt<2>("h3"), condition_14) @[src/main/scala/GPIO.scala 69:23]
    node _T_1341 = eq(UInt<3>("h5"), condition_14) @[src/main/scala/GPIO.scala 69:23]
    node _T_1342 = bits(gpioInputSync, 14, 14) @[src/main/scala/GPIO.scala 80:27]
    node _T_1343 = bits(gpioInputSyncPrev, 14, 14) @[src/main/scala/GPIO.scala 80:51]
    node _T_1344 = not(_T_1343) @[src/main/scala/GPIO.scala 80:33]
    node _T_1345 = and(_T_1342, _T_1344) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_1065 = mux(_T_1345, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1346 = eq(UInt<3>("h6"), condition_14) @[src/main/scala/GPIO.scala 69:23]
    node _T_1347 = bits(gpioInputSync, 14, 14) @[src/main/scala/GPIO.scala 85:28]
    node _T_1348 = not(_T_1347) @[src/main/scala/GPIO.scala 85:14]
    node _T_1349 = bits(gpioInputSyncPrev, 14, 14) @[src/main/scala/GPIO.scala 85:52]
    node _T_1350 = and(_T_1348, _T_1349) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_1066 = mux(_T_1350, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1351 = eq(UInt<3>("h7"), condition_14) @[src/main/scala/GPIO.scala 69:23]
    node _T_1352 = bits(gpioInputSync, 14, 14) @[src/main/scala/GPIO.scala 90:27]
    node _T_1353 = bits(gpioInputSyncPrev, 14, 14) @[src/main/scala/GPIO.scala 90:52]
    node _T_1354 = neq(_T_1352, _T_1353) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_1067 = mux(_T_1354, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_1068 = mux(_T_1351, _GEN_1067, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_1069 = mux(_T_1346, _GEN_1066, _GEN_1068) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1070 = mux(_T_1341, _GEN_1065, _GEN_1069) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1071 = mux(_T_1340, UInt<1>("h1"), _GEN_1070) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_1072 = mux(_T_1337, _GEN_1064, _GEN_1071) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1073 = mux(_T_1334, _GEN_1063, _GEN_1072) @[src/main/scala/GPIO.scala 69:23]
    node _condition_T_45 = bits(regs_TRIGGER_TYPE, 15, 15) @[src/main/scala/GPIO.scala 66:28]
    node _condition_T_46 = bits(regs_TRIGGER_LO, 15, 15) @[src/main/scala/GPIO.scala 66:48]
    node _condition_T_47 = bits(regs_TRIGGER_HI, 15, 15) @[src/main/scala/GPIO.scala 66:68]
    node condition_hi_15 = cat(_condition_T_45, _condition_T_46) @[src/main/scala/GPIO.scala 66:10]
    node condition_15 = cat(condition_hi_15, _condition_T_47) @[src/main/scala/GPIO.scala 66:10]
    node _T_1355 = eq(UInt<1>("h1"), condition_15) @[src/main/scala/GPIO.scala 69:23]
    node _T_1356 = bits(gpioInputSync, 15, 15) @[src/main/scala/GPIO.scala 71:27]
    node _T_1357 = eq(_T_1356, UInt<1>("h1")) @[src/main/scala/GPIO.scala 71:31]
    node _GEN_1074 = mux(_T_1357, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 71:{39,60}]
    node _T_1358 = eq(UInt<2>("h2"), condition_15) @[src/main/scala/GPIO.scala 69:23]
    node _T_1359 = bits(gpioInputSync, 15, 15) @[src/main/scala/GPIO.scala 74:27]
    node _T_1360 = eq(_T_1359, UInt<1>("h0")) @[src/main/scala/GPIO.scala 74:31]
    node _GEN_1075 = mux(_T_1360, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 74:{39,60}]
    node _T_1361 = eq(UInt<2>("h3"), condition_15) @[src/main/scala/GPIO.scala 69:23]
    node _T_1362 = eq(UInt<3>("h5"), condition_15) @[src/main/scala/GPIO.scala 69:23]
    node _T_1363 = bits(gpioInputSync, 15, 15) @[src/main/scala/GPIO.scala 80:27]
    node _T_1364 = bits(gpioInputSyncPrev, 15, 15) @[src/main/scala/GPIO.scala 80:51]
    node _T_1365 = not(_T_1364) @[src/main/scala/GPIO.scala 80:33]
    node _T_1366 = and(_T_1363, _T_1365) @[src/main/scala/GPIO.scala 80:31]
    node _GEN_1076 = mux(_T_1366, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 80:56 81:31]
    node _T_1367 = eq(UInt<3>("h6"), condition_15) @[src/main/scala/GPIO.scala 69:23]
    node _T_1368 = bits(gpioInputSync, 15, 15) @[src/main/scala/GPIO.scala 85:28]
    node _T_1369 = not(_T_1368) @[src/main/scala/GPIO.scala 85:14]
    node _T_1370 = bits(gpioInputSyncPrev, 15, 15) @[src/main/scala/GPIO.scala 85:52]
    node _T_1371 = and(_T_1369, _T_1370) @[src/main/scala/GPIO.scala 85:32]
    node _GEN_1077 = mux(_T_1371, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 85:57 86:31]
    node _T_1372 = eq(UInt<3>("h7"), condition_15) @[src/main/scala/GPIO.scala 69:23]
    node _T_1373 = bits(gpioInputSync, 15, 15) @[src/main/scala/GPIO.scala 90:27]
    node _T_1374 = bits(gpioInputSyncPrev, 15, 15) @[src/main/scala/GPIO.scala 90:52]
    node _T_1375 = neq(_T_1373, _T_1374) @[src/main/scala/GPIO.scala 90:31]
    node _GEN_1078 = mux(_T_1375, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 67:25 90:57 91:31]
    node _GEN_1079 = mux(_T_1372, _GEN_1078, UInt<1>("h0")) @[src/main/scala/GPIO.scala 69:23 67:25]
    node _GEN_1080 = mux(_T_1367, _GEN_1077, _GEN_1079) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1081 = mux(_T_1362, _GEN_1076, _GEN_1080) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1082 = mux(_T_1361, UInt<1>("h1"), _GEN_1081) @[src/main/scala/GPIO.scala 69:23 77:29]
    node _GEN_1083 = mux(_T_1358, _GEN_1075, _GEN_1082) @[src/main/scala/GPIO.scala 69:23]
    node _GEN_1084 = mux(_T_1355, _GEN_1074, _GEN_1083) @[src/main/scala/GPIO.scala 69:23]
    node _T_1376 = and(regs_TRIGGER_STATUS, regs_IRQ_ENABLE) @[src/main/scala/GPIO.scala 96:29]
    node _T_1377 = geq(_T_1376, UInt<1>("h1")) @[src/main/scala/GPIO.scala 96:48]
    node _GEN_1085 = mux(_T_1377, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 96:56 97:23 98:33]
    node triggerStatusVec_14 = _GEN_1073 @[src/main/scala/GPIO.scala 27:30]
    node triggerStatusVec_15 = _GEN_1084 @[src/main/scala/GPIO.scala 27:30]
    node TRIGGER_STATUS_lo_lo_lo = cat(triggerStatusVec_14, triggerStatusVec_15) @[src/main/scala/GPIO.scala 99:37]
    node triggerStatusVec_12 = _GEN_1051 @[src/main/scala/GPIO.scala 27:30]
    node triggerStatusVec_13 = _GEN_1062 @[src/main/scala/GPIO.scala 27:30]
    node TRIGGER_STATUS_lo_lo_hi = cat(triggerStatusVec_12, triggerStatusVec_13) @[src/main/scala/GPIO.scala 99:37]
    node TRIGGER_STATUS_lo_lo = cat(TRIGGER_STATUS_lo_lo_hi, TRIGGER_STATUS_lo_lo_lo) @[src/main/scala/GPIO.scala 99:37]
    node triggerStatusVec_10 = _GEN_1029 @[src/main/scala/GPIO.scala 27:30]
    node triggerStatusVec_11 = _GEN_1040 @[src/main/scala/GPIO.scala 27:30]
    node TRIGGER_STATUS_lo_hi_lo = cat(triggerStatusVec_10, triggerStatusVec_11) @[src/main/scala/GPIO.scala 99:37]
    node triggerStatusVec_8 = _GEN_1007 @[src/main/scala/GPIO.scala 27:30]
    node triggerStatusVec_9 = _GEN_1018 @[src/main/scala/GPIO.scala 27:30]
    node TRIGGER_STATUS_lo_hi_hi = cat(triggerStatusVec_8, triggerStatusVec_9) @[src/main/scala/GPIO.scala 99:37]
    node TRIGGER_STATUS_lo_hi = cat(TRIGGER_STATUS_lo_hi_hi, TRIGGER_STATUS_lo_hi_lo) @[src/main/scala/GPIO.scala 99:37]
    node TRIGGER_STATUS_lo = cat(TRIGGER_STATUS_lo_hi, TRIGGER_STATUS_lo_lo) @[src/main/scala/GPIO.scala 99:37]
    node triggerStatusVec_6 = _GEN_985 @[src/main/scala/GPIO.scala 27:30]
    node triggerStatusVec_7 = _GEN_996 @[src/main/scala/GPIO.scala 27:30]
    node TRIGGER_STATUS_hi_lo_lo = cat(triggerStatusVec_6, triggerStatusVec_7) @[src/main/scala/GPIO.scala 99:37]
    node triggerStatusVec_4 = _GEN_963 @[src/main/scala/GPIO.scala 27:30]
    node triggerStatusVec_5 = _GEN_974 @[src/main/scala/GPIO.scala 27:30]
    node TRIGGER_STATUS_hi_lo_hi = cat(triggerStatusVec_4, triggerStatusVec_5) @[src/main/scala/GPIO.scala 99:37]
    node TRIGGER_STATUS_hi_lo = cat(TRIGGER_STATUS_hi_lo_hi, TRIGGER_STATUS_hi_lo_lo) @[src/main/scala/GPIO.scala 99:37]
    node triggerStatusVec_2 = _GEN_941 @[src/main/scala/GPIO.scala 27:30]
    node triggerStatusVec_3 = _GEN_952 @[src/main/scala/GPIO.scala 27:30]
    node TRIGGER_STATUS_hi_hi_lo = cat(triggerStatusVec_2, triggerStatusVec_3) @[src/main/scala/GPIO.scala 99:37]
    node triggerStatusVec_0 = _GEN_919 @[src/main/scala/GPIO.scala 27:30]
    node triggerStatusVec_1 = _GEN_930 @[src/main/scala/GPIO.scala 27:30]
    node TRIGGER_STATUS_hi_hi_hi = cat(triggerStatusVec_0, triggerStatusVec_1) @[src/main/scala/GPIO.scala 99:37]
    node TRIGGER_STATUS_hi_hi = cat(TRIGGER_STATUS_hi_hi_hi, TRIGGER_STATUS_hi_hi_lo) @[src/main/scala/GPIO.scala 99:37]
    node TRIGGER_STATUS_hi = cat(TRIGGER_STATUS_hi_hi, TRIGGER_STATUS_hi_lo) @[src/main/scala/GPIO.scala 99:37]
    node _TRIGGER_STATUS_T_6 = cat(TRIGGER_STATUS_hi, TRIGGER_STATUS_lo) @[src/main/scala/GPIO.scala 99:37]
    node _TRIGGER_STATUS_T_7 = shl(UInt<8>("hff"), 8) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_8 = xor(UInt<16>("hffff"), _TRIGGER_STATUS_T_7) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_9 = shr(_TRIGGER_STATUS_T_6, 8) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_10 = and(_TRIGGER_STATUS_T_9, _TRIGGER_STATUS_T_8) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_11 = bits(_TRIGGER_STATUS_T_6, 7, 0) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_12 = shl(_TRIGGER_STATUS_T_11, 8) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_13 = not(_TRIGGER_STATUS_T_8) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_14 = and(_TRIGGER_STATUS_T_12, _TRIGGER_STATUS_T_13) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_15 = or(_TRIGGER_STATUS_T_10, _TRIGGER_STATUS_T_14) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_16 = bits(_TRIGGER_STATUS_T_8, 11, 0) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_17 = shl(_TRIGGER_STATUS_T_16, 4) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_18 = xor(_TRIGGER_STATUS_T_8, _TRIGGER_STATUS_T_17) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_19 = shr(_TRIGGER_STATUS_T_15, 4) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_20 = and(_TRIGGER_STATUS_T_19, _TRIGGER_STATUS_T_18) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_21 = bits(_TRIGGER_STATUS_T_15, 11, 0) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_22 = shl(_TRIGGER_STATUS_T_21, 4) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_23 = not(_TRIGGER_STATUS_T_18) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_24 = and(_TRIGGER_STATUS_T_22, _TRIGGER_STATUS_T_23) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_25 = or(_TRIGGER_STATUS_T_20, _TRIGGER_STATUS_T_24) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_26 = bits(_TRIGGER_STATUS_T_18, 13, 0) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_27 = shl(_TRIGGER_STATUS_T_26, 2) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_28 = xor(_TRIGGER_STATUS_T_18, _TRIGGER_STATUS_T_27) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_29 = shr(_TRIGGER_STATUS_T_25, 2) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_30 = and(_TRIGGER_STATUS_T_29, _TRIGGER_STATUS_T_28) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_31 = bits(_TRIGGER_STATUS_T_25, 13, 0) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_32 = shl(_TRIGGER_STATUS_T_31, 2) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_33 = not(_TRIGGER_STATUS_T_28) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_34 = and(_TRIGGER_STATUS_T_32, _TRIGGER_STATUS_T_33) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_35 = or(_TRIGGER_STATUS_T_30, _TRIGGER_STATUS_T_34) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_36 = bits(_TRIGGER_STATUS_T_28, 14, 0) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_37 = shl(_TRIGGER_STATUS_T_36, 1) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_38 = xor(_TRIGGER_STATUS_T_28, _TRIGGER_STATUS_T_37) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_39 = shr(_TRIGGER_STATUS_T_35, 1) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_40 = and(_TRIGGER_STATUS_T_39, _TRIGGER_STATUS_T_38) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_41 = bits(_TRIGGER_STATUS_T_35, 14, 0) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_42 = shl(_TRIGGER_STATUS_T_41, 1) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_43 = not(_TRIGGER_STATUS_T_38) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_44 = and(_TRIGGER_STATUS_T_42, _TRIGGER_STATUS_T_43) @[src/main/scala/GPIO.scala 99:33]
    node _TRIGGER_STATUS_T_45 = or(_TRIGGER_STATUS_T_40, _TRIGGER_STATUS_T_44) @[src/main/scala/GPIO.scala 99:33]
    node _atomicOperationTruthTable_0_0_T = bits(regs_ATOMIC_OPERATION, 1, 1) @[src/main/scala/GPIO.scala 103:59]
    node _atomicOperationTruthTable_0_1_T = bits(regs_ATOMIC_OPERATION, 0, 0) @[src/main/scala/GPIO.scala 104:59]
    node _atomicOperationTruthTable_1_0_T = bits(regs_ATOMIC_OPERATION, 3, 3) @[src/main/scala/GPIO.scala 105:59]
    node _atomicOperationTruthTable_1_1_T = bits(regs_ATOMIC_OPERATION, 2, 2) @[src/main/scala/GPIO.scala 106:59]
    node _T_1378 = eq(regs_ATOMIC_SET, UInt<1>("h1")) @[src/main/scala/GPIO.scala 107:24]
    node _output_inner_0_T = bits(regs_ATOMIC_MASK, 0, 0) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_0_T_1 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 117:65]
    node atomicOperationTruthTable_0_0 = _atomicOperationTruthTable_0_0_T @[src/main/scala/GPIO.scala 102:39 103:35]
    node _GEN_1086 = validif(and(eq(UInt<1>("h0"), _output_inner_0_T), eq(UInt<1>("h0"), _output_inner_0_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node atomicOperationTruthTable_0_1 = _atomicOperationTruthTable_0_1_T @[src/main/scala/GPIO.scala 102:39 104:35]
    node _GEN_1087 = mux(and(eq(UInt<1>("h0"), _output_inner_0_T), eq(UInt<1>("h1"), _output_inner_0_T_1)), atomicOperationTruthTable_0_1, _GEN_1086) @[src/main/scala/GPIO.scala 116:{52,52}]
    node atomicOperationTruthTable_1_0 = _atomicOperationTruthTable_1_0_T @[src/main/scala/GPIO.scala 102:39 105:35]
    node _GEN_1088 = mux(and(eq(UInt<1>("h1"), _output_inner_0_T), eq(UInt<1>("h0"), _output_inner_0_T_1)), atomicOperationTruthTable_1_0, _GEN_1087) @[src/main/scala/GPIO.scala 116:{52,52}]
    node atomicOperationTruthTable_1_1 = _atomicOperationTruthTable_1_1_T @[src/main/scala/GPIO.scala 102:39 106:35]
    node _GEN_1089 = mux(and(eq(UInt<1>("h1"), _output_inner_0_T), eq(UInt<1>("h1"), _output_inner_0_T_1)), atomicOperationTruthTable_1_1, _GEN_1088) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_1_T = bits(regs_ATOMIC_MASK, 1, 1) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_1_T_1 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1090 = validif(and(eq(UInt<1>("h0"), _output_inner_1_T), eq(UInt<1>("h0"), _output_inner_1_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1091 = mux(and(eq(UInt<1>("h0"), _output_inner_1_T), eq(UInt<1>("h1"), _output_inner_1_T_1)), atomicOperationTruthTable_0_1, _GEN_1090) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1092 = mux(and(eq(UInt<1>("h1"), _output_inner_1_T), eq(UInt<1>("h0"), _output_inner_1_T_1)), atomicOperationTruthTable_1_0, _GEN_1091) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1093 = mux(and(eq(UInt<1>("h1"), _output_inner_1_T), eq(UInt<1>("h1"), _output_inner_1_T_1)), atomicOperationTruthTable_1_1, _GEN_1092) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_2_T = bits(regs_ATOMIC_MASK, 2, 2) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_2_T_1 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1094 = validif(and(eq(UInt<1>("h0"), _output_inner_2_T), eq(UInt<1>("h0"), _output_inner_2_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1095 = mux(and(eq(UInt<1>("h0"), _output_inner_2_T), eq(UInt<1>("h1"), _output_inner_2_T_1)), atomicOperationTruthTable_0_1, _GEN_1094) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1096 = mux(and(eq(UInt<1>("h1"), _output_inner_2_T), eq(UInt<1>("h0"), _output_inner_2_T_1)), atomicOperationTruthTable_1_0, _GEN_1095) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1097 = mux(and(eq(UInt<1>("h1"), _output_inner_2_T), eq(UInt<1>("h1"), _output_inner_2_T_1)), atomicOperationTruthTable_1_1, _GEN_1096) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_3_T = bits(regs_ATOMIC_MASK, 3, 3) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_3_T_1 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1098 = validif(and(eq(UInt<1>("h0"), _output_inner_3_T), eq(UInt<1>("h0"), _output_inner_3_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1099 = mux(and(eq(UInt<1>("h0"), _output_inner_3_T), eq(UInt<1>("h1"), _output_inner_3_T_1)), atomicOperationTruthTable_0_1, _GEN_1098) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1100 = mux(and(eq(UInt<1>("h1"), _output_inner_3_T), eq(UInt<1>("h0"), _output_inner_3_T_1)), atomicOperationTruthTable_1_0, _GEN_1099) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1101 = mux(and(eq(UInt<1>("h1"), _output_inner_3_T), eq(UInt<1>("h1"), _output_inner_3_T_1)), atomicOperationTruthTable_1_1, _GEN_1100) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_4_T = bits(regs_ATOMIC_MASK, 4, 4) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_4_T_1 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1102 = validif(and(eq(UInt<1>("h0"), _output_inner_4_T), eq(UInt<1>("h0"), _output_inner_4_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1103 = mux(and(eq(UInt<1>("h0"), _output_inner_4_T), eq(UInt<1>("h1"), _output_inner_4_T_1)), atomicOperationTruthTable_0_1, _GEN_1102) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1104 = mux(and(eq(UInt<1>("h1"), _output_inner_4_T), eq(UInt<1>("h0"), _output_inner_4_T_1)), atomicOperationTruthTable_1_0, _GEN_1103) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1105 = mux(and(eq(UInt<1>("h1"), _output_inner_4_T), eq(UInt<1>("h1"), _output_inner_4_T_1)), atomicOperationTruthTable_1_1, _GEN_1104) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_5_T = bits(regs_ATOMIC_MASK, 5, 5) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_5_T_1 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1106 = validif(and(eq(UInt<1>("h0"), _output_inner_5_T), eq(UInt<1>("h0"), _output_inner_5_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1107 = mux(and(eq(UInt<1>("h0"), _output_inner_5_T), eq(UInt<1>("h1"), _output_inner_5_T_1)), atomicOperationTruthTable_0_1, _GEN_1106) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1108 = mux(and(eq(UInt<1>("h1"), _output_inner_5_T), eq(UInt<1>("h0"), _output_inner_5_T_1)), atomicOperationTruthTable_1_0, _GEN_1107) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1109 = mux(and(eq(UInt<1>("h1"), _output_inner_5_T), eq(UInt<1>("h1"), _output_inner_5_T_1)), atomicOperationTruthTable_1_1, _GEN_1108) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_6_T = bits(regs_ATOMIC_MASK, 6, 6) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_6_T_1 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1110 = validif(and(eq(UInt<1>("h0"), _output_inner_6_T), eq(UInt<1>("h0"), _output_inner_6_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1111 = mux(and(eq(UInt<1>("h0"), _output_inner_6_T), eq(UInt<1>("h1"), _output_inner_6_T_1)), atomicOperationTruthTable_0_1, _GEN_1110) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1112 = mux(and(eq(UInt<1>("h1"), _output_inner_6_T), eq(UInt<1>("h0"), _output_inner_6_T_1)), atomicOperationTruthTable_1_0, _GEN_1111) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1113 = mux(and(eq(UInt<1>("h1"), _output_inner_6_T), eq(UInt<1>("h1"), _output_inner_6_T_1)), atomicOperationTruthTable_1_1, _GEN_1112) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_7_T = bits(regs_ATOMIC_MASK, 7, 7) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_7_T_1 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1114 = validif(and(eq(UInt<1>("h0"), _output_inner_7_T), eq(UInt<1>("h0"), _output_inner_7_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1115 = mux(and(eq(UInt<1>("h0"), _output_inner_7_T), eq(UInt<1>("h1"), _output_inner_7_T_1)), atomicOperationTruthTable_0_1, _GEN_1114) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1116 = mux(and(eq(UInt<1>("h1"), _output_inner_7_T), eq(UInt<1>("h0"), _output_inner_7_T_1)), atomicOperationTruthTable_1_0, _GEN_1115) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1117 = mux(and(eq(UInt<1>("h1"), _output_inner_7_T), eq(UInt<1>("h1"), _output_inner_7_T_1)), atomicOperationTruthTable_1_1, _GEN_1116) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_8_T = bits(regs_ATOMIC_MASK, 8, 8) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_8_T_1 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1118 = validif(and(eq(UInt<1>("h0"), _output_inner_8_T), eq(UInt<1>("h0"), _output_inner_8_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1119 = mux(and(eq(UInt<1>("h0"), _output_inner_8_T), eq(UInt<1>("h1"), _output_inner_8_T_1)), atomicOperationTruthTable_0_1, _GEN_1118) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1120 = mux(and(eq(UInt<1>("h1"), _output_inner_8_T), eq(UInt<1>("h0"), _output_inner_8_T_1)), atomicOperationTruthTable_1_0, _GEN_1119) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1121 = mux(and(eq(UInt<1>("h1"), _output_inner_8_T), eq(UInt<1>("h1"), _output_inner_8_T_1)), atomicOperationTruthTable_1_1, _GEN_1120) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_9_T = bits(regs_ATOMIC_MASK, 9, 9) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_9_T_1 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1122 = validif(and(eq(UInt<1>("h0"), _output_inner_9_T), eq(UInt<1>("h0"), _output_inner_9_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1123 = mux(and(eq(UInt<1>("h0"), _output_inner_9_T), eq(UInt<1>("h1"), _output_inner_9_T_1)), atomicOperationTruthTable_0_1, _GEN_1122) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1124 = mux(and(eq(UInt<1>("h1"), _output_inner_9_T), eq(UInt<1>("h0"), _output_inner_9_T_1)), atomicOperationTruthTable_1_0, _GEN_1123) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1125 = mux(and(eq(UInt<1>("h1"), _output_inner_9_T), eq(UInt<1>("h1"), _output_inner_9_T_1)), atomicOperationTruthTable_1_1, _GEN_1124) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_10_T = bits(regs_ATOMIC_MASK, 10, 10) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_10_T_1 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1126 = validif(and(eq(UInt<1>("h0"), _output_inner_10_T), eq(UInt<1>("h0"), _output_inner_10_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1127 = mux(and(eq(UInt<1>("h0"), _output_inner_10_T), eq(UInt<1>("h1"), _output_inner_10_T_1)), atomicOperationTruthTable_0_1, _GEN_1126) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1128 = mux(and(eq(UInt<1>("h1"), _output_inner_10_T), eq(UInt<1>("h0"), _output_inner_10_T_1)), atomicOperationTruthTable_1_0, _GEN_1127) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1129 = mux(and(eq(UInt<1>("h1"), _output_inner_10_T), eq(UInt<1>("h1"), _output_inner_10_T_1)), atomicOperationTruthTable_1_1, _GEN_1128) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_11_T = bits(regs_ATOMIC_MASK, 11, 11) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_11_T_1 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1130 = validif(and(eq(UInt<1>("h0"), _output_inner_11_T), eq(UInt<1>("h0"), _output_inner_11_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1131 = mux(and(eq(UInt<1>("h0"), _output_inner_11_T), eq(UInt<1>("h1"), _output_inner_11_T_1)), atomicOperationTruthTable_0_1, _GEN_1130) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1132 = mux(and(eq(UInt<1>("h1"), _output_inner_11_T), eq(UInt<1>("h0"), _output_inner_11_T_1)), atomicOperationTruthTable_1_0, _GEN_1131) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1133 = mux(and(eq(UInt<1>("h1"), _output_inner_11_T), eq(UInt<1>("h1"), _output_inner_11_T_1)), atomicOperationTruthTable_1_1, _GEN_1132) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_12_T = bits(regs_ATOMIC_MASK, 12, 12) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_12_T_1 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1134 = validif(and(eq(UInt<1>("h0"), _output_inner_12_T), eq(UInt<1>("h0"), _output_inner_12_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1135 = mux(and(eq(UInt<1>("h0"), _output_inner_12_T), eq(UInt<1>("h1"), _output_inner_12_T_1)), atomicOperationTruthTable_0_1, _GEN_1134) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1136 = mux(and(eq(UInt<1>("h1"), _output_inner_12_T), eq(UInt<1>("h0"), _output_inner_12_T_1)), atomicOperationTruthTable_1_0, _GEN_1135) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1137 = mux(and(eq(UInt<1>("h1"), _output_inner_12_T), eq(UInt<1>("h1"), _output_inner_12_T_1)), atomicOperationTruthTable_1_1, _GEN_1136) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_13_T = bits(regs_ATOMIC_MASK, 13, 13) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_13_T_1 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1138 = validif(and(eq(UInt<1>("h0"), _output_inner_13_T), eq(UInt<1>("h0"), _output_inner_13_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1139 = mux(and(eq(UInt<1>("h0"), _output_inner_13_T), eq(UInt<1>("h1"), _output_inner_13_T_1)), atomicOperationTruthTable_0_1, _GEN_1138) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1140 = mux(and(eq(UInt<1>("h1"), _output_inner_13_T), eq(UInt<1>("h0"), _output_inner_13_T_1)), atomicOperationTruthTable_1_0, _GEN_1139) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1141 = mux(and(eq(UInt<1>("h1"), _output_inner_13_T), eq(UInt<1>("h1"), _output_inner_13_T_1)), atomicOperationTruthTable_1_1, _GEN_1140) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_14_T = bits(regs_ATOMIC_MASK, 14, 14) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_14_T_1 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1142 = validif(and(eq(UInt<1>("h0"), _output_inner_14_T), eq(UInt<1>("h0"), _output_inner_14_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1143 = mux(and(eq(UInt<1>("h0"), _output_inner_14_T), eq(UInt<1>("h1"), _output_inner_14_T_1)), atomicOperationTruthTable_0_1, _GEN_1142) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1144 = mux(and(eq(UInt<1>("h1"), _output_inner_14_T), eq(UInt<1>("h0"), _output_inner_14_T_1)), atomicOperationTruthTable_1_0, _GEN_1143) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1145 = mux(and(eq(UInt<1>("h1"), _output_inner_14_T), eq(UInt<1>("h1"), _output_inner_14_T_1)), atomicOperationTruthTable_1_1, _GEN_1144) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _output_inner_15_T = bits(regs_ATOMIC_MASK, 15, 15) @[src/main/scala/GPIO.scala 117:49]
    node _output_inner_15_T_1 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 117:65]
    node _GEN_1146 = validif(and(eq(UInt<1>("h0"), _output_inner_15_T), eq(UInt<1>("h0"), _output_inner_15_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1147 = mux(and(eq(UInt<1>("h0"), _output_inner_15_T), eq(UInt<1>("h1"), _output_inner_15_T_1)), atomicOperationTruthTable_0_1, _GEN_1146) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1148 = mux(and(eq(UInt<1>("h1"), _output_inner_15_T), eq(UInt<1>("h0"), _output_inner_15_T_1)), atomicOperationTruthTable_1_0, _GEN_1147) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _GEN_1149 = mux(and(eq(UInt<1>("h1"), _output_inner_15_T), eq(UInt<1>("h1"), _output_inner_15_T_1)), atomicOperationTruthTable_1_1, _GEN_1148) @[src/main/scala/GPIO.scala 116:{52,52}]
    node _atomicOperationTruthTable_output_inner_14_T_output_inner_14_T_1 = _GEN_1145 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_14 = _atomicOperationTruthTable_output_inner_14_T_output_inner_14_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node _atomicOperationTruthTable_output_inner_15_T_output_inner_15_T_1 = _GEN_1149 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_15 = _atomicOperationTruthTable_output_inner_15_T_output_inner_15_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node OUTPUT_lo_lo_lo = cat(output_inner_14, output_inner_15) @[src/main/scala/GPIO.scala 119:31]
    node _atomicOperationTruthTable_output_inner_12_T_output_inner_12_T_1 = _GEN_1137 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_12 = _atomicOperationTruthTable_output_inner_12_T_output_inner_12_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node _atomicOperationTruthTable_output_inner_13_T_output_inner_13_T_1 = _GEN_1141 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_13 = _atomicOperationTruthTable_output_inner_13_T_output_inner_13_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node OUTPUT_lo_lo_hi = cat(output_inner_12, output_inner_13) @[src/main/scala/GPIO.scala 119:31]
    node OUTPUT_lo_lo = cat(OUTPUT_lo_lo_hi, OUTPUT_lo_lo_lo) @[src/main/scala/GPIO.scala 119:31]
    node _atomicOperationTruthTable_output_inner_10_T_output_inner_10_T_1 = _GEN_1129 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_10 = _atomicOperationTruthTable_output_inner_10_T_output_inner_10_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node _atomicOperationTruthTable_output_inner_11_T_output_inner_11_T_1 = _GEN_1133 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_11 = _atomicOperationTruthTable_output_inner_11_T_output_inner_11_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node OUTPUT_lo_hi_lo = cat(output_inner_10, output_inner_11) @[src/main/scala/GPIO.scala 119:31]
    node _atomicOperationTruthTable_output_inner_8_T_output_inner_8_T_1 = _GEN_1121 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_8 = _atomicOperationTruthTable_output_inner_8_T_output_inner_8_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node _atomicOperationTruthTable_output_inner_9_T_output_inner_9_T_1 = _GEN_1125 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_9 = _atomicOperationTruthTable_output_inner_9_T_output_inner_9_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node OUTPUT_lo_hi_hi = cat(output_inner_8, output_inner_9) @[src/main/scala/GPIO.scala 119:31]
    node OUTPUT_lo_hi = cat(OUTPUT_lo_hi_hi, OUTPUT_lo_hi_lo) @[src/main/scala/GPIO.scala 119:31]
    node OUTPUT_lo = cat(OUTPUT_lo_hi, OUTPUT_lo_lo) @[src/main/scala/GPIO.scala 119:31]
    node _atomicOperationTruthTable_output_inner_6_T_output_inner_6_T_1 = _GEN_1113 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_6 = _atomicOperationTruthTable_output_inner_6_T_output_inner_6_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node _atomicOperationTruthTable_output_inner_7_T_output_inner_7_T_1 = _GEN_1117 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_7 = _atomicOperationTruthTable_output_inner_7_T_output_inner_7_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node OUTPUT_hi_lo_lo = cat(output_inner_6, output_inner_7) @[src/main/scala/GPIO.scala 119:31]
    node _atomicOperationTruthTable_output_inner_4_T_output_inner_4_T_1 = _GEN_1105 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_4 = _atomicOperationTruthTable_output_inner_4_T_output_inner_4_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node _atomicOperationTruthTable_output_inner_5_T_output_inner_5_T_1 = _GEN_1109 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_5 = _atomicOperationTruthTable_output_inner_5_T_output_inner_5_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node OUTPUT_hi_lo_hi = cat(output_inner_4, output_inner_5) @[src/main/scala/GPIO.scala 119:31]
    node OUTPUT_hi_lo = cat(OUTPUT_hi_lo_hi, OUTPUT_hi_lo_lo) @[src/main/scala/GPIO.scala 119:31]
    node _atomicOperationTruthTable_output_inner_2_T_output_inner_2_T_1 = _GEN_1097 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_2 = _atomicOperationTruthTable_output_inner_2_T_output_inner_2_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node _atomicOperationTruthTable_output_inner_3_T_output_inner_3_T_1 = _GEN_1101 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_3 = _atomicOperationTruthTable_output_inner_3_T_output_inner_3_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node OUTPUT_hi_hi_lo = cat(output_inner_2, output_inner_3) @[src/main/scala/GPIO.scala 119:31]
    node _atomicOperationTruthTable_output_inner_0_T_output_inner_0_T_1 = _GEN_1089 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_0 = _atomicOperationTruthTable_output_inner_0_T_output_inner_0_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node _atomicOperationTruthTable_output_inner_1_T_output_inner_1_T_1 = _GEN_1093 @[src/main/scala/GPIO.scala 116:52]
    node output_inner_1 = _atomicOperationTruthTable_output_inner_1_T_output_inner_1_T_1 @[src/main/scala/GPIO.scala 115:28 116:52]
    node OUTPUT_hi_hi_hi = cat(output_inner_0, output_inner_1) @[src/main/scala/GPIO.scala 119:31]
    node OUTPUT_hi_hi = cat(OUTPUT_hi_hi_hi, OUTPUT_hi_hi_lo) @[src/main/scala/GPIO.scala 119:31]
    node OUTPUT_hi = cat(OUTPUT_hi_hi, OUTPUT_hi_lo) @[src/main/scala/GPIO.scala 119:31]
    node _OUTPUT_T_644 = cat(OUTPUT_hi, OUTPUT_lo) @[src/main/scala/GPIO.scala 119:31]
    node _OUTPUT_T_645 = shl(UInt<8>("hff"), 8) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_646 = xor(UInt<16>("hffff"), _OUTPUT_T_645) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_647 = shr(_OUTPUT_T_644, 8) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_648 = and(_OUTPUT_T_647, _OUTPUT_T_646) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_649 = bits(_OUTPUT_T_644, 7, 0) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_650 = shl(_OUTPUT_T_649, 8) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_651 = not(_OUTPUT_T_646) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_652 = and(_OUTPUT_T_650, _OUTPUT_T_651) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_653 = or(_OUTPUT_T_648, _OUTPUT_T_652) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_654 = bits(_OUTPUT_T_646, 11, 0) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_655 = shl(_OUTPUT_T_654, 4) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_656 = xor(_OUTPUT_T_646, _OUTPUT_T_655) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_657 = shr(_OUTPUT_T_653, 4) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_658 = and(_OUTPUT_T_657, _OUTPUT_T_656) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_659 = bits(_OUTPUT_T_653, 11, 0) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_660 = shl(_OUTPUT_T_659, 4) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_661 = not(_OUTPUT_T_656) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_662 = and(_OUTPUT_T_660, _OUTPUT_T_661) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_663 = or(_OUTPUT_T_658, _OUTPUT_T_662) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_664 = bits(_OUTPUT_T_656, 13, 0) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_665 = shl(_OUTPUT_T_664, 2) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_666 = xor(_OUTPUT_T_656, _OUTPUT_T_665) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_667 = shr(_OUTPUT_T_663, 2) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_668 = and(_OUTPUT_T_667, _OUTPUT_T_666) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_669 = bits(_OUTPUT_T_663, 13, 0) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_670 = shl(_OUTPUT_T_669, 2) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_671 = not(_OUTPUT_T_666) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_672 = and(_OUTPUT_T_670, _OUTPUT_T_671) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_673 = or(_OUTPUT_T_668, _OUTPUT_T_672) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_674 = bits(_OUTPUT_T_666, 14, 0) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_675 = shl(_OUTPUT_T_674, 1) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_676 = xor(_OUTPUT_T_666, _OUTPUT_T_675) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_677 = shr(_OUTPUT_T_673, 1) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_678 = and(_OUTPUT_T_677, _OUTPUT_T_676) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_679 = bits(_OUTPUT_T_673, 14, 0) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_680 = shl(_OUTPUT_T_679, 1) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_681 = not(_OUTPUT_T_676) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_682 = and(_OUTPUT_T_680, _OUTPUT_T_681) @[src/main/scala/GPIO.scala 119:27]
    node _OUTPUT_T_683 = or(_OUTPUT_T_678, _OUTPUT_T_682) @[src/main/scala/GPIO.scala 119:27]
    node _GEN_1150 = mux(_T_1378, _OUTPUT_T_683, _GEN_887) @[src/main/scala/GPIO.scala 107:33 119:17]
    node _T_1379 = bits(regs_MODE, 0, 0) @[src/main/scala/GPIO.scala 123:48]
    node _T_1380 = eq(_T_1379, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_15_T = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_15_T_1 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_15_T_2 = and(_gpioOutputVec_15_T, _gpioOutputVec_15_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_15_T = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_15_T_1 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_15_T_2 = not(_gpioOutputEnableVec_15_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_15_T_3 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_15_T_4 = and(_gpioOutputEnableVec_15_T_2, _gpioOutputEnableVec_15_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1151 = mux(_T_1380, _gpioOutputVec_15_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1152 = mux(_T_1380, _gpioOutputEnableVec_15_T, _gpioOutputEnableVec_15_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1381 = bits(regs_MODE, 1, 1) @[src/main/scala/GPIO.scala 123:48]
    node _T_1382 = eq(_T_1381, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_14_T = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_14_T_1 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_14_T_2 = and(_gpioOutputVec_14_T, _gpioOutputVec_14_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_14_T = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_14_T_1 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_14_T_2 = not(_gpioOutputEnableVec_14_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_14_T_3 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_14_T_4 = and(_gpioOutputEnableVec_14_T_2, _gpioOutputEnableVec_14_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1153 = mux(_T_1382, _gpioOutputVec_14_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1154 = mux(_T_1382, _gpioOutputEnableVec_14_T, _gpioOutputEnableVec_14_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1383 = bits(regs_MODE, 2, 2) @[src/main/scala/GPIO.scala 123:48]
    node _T_1384 = eq(_T_1383, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_13_T = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_13_T_1 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_13_T_2 = and(_gpioOutputVec_13_T, _gpioOutputVec_13_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_13_T = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_13_T_1 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_13_T_2 = not(_gpioOutputEnableVec_13_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_13_T_3 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_13_T_4 = and(_gpioOutputEnableVec_13_T_2, _gpioOutputEnableVec_13_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1155 = mux(_T_1384, _gpioOutputVec_13_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1156 = mux(_T_1384, _gpioOutputEnableVec_13_T, _gpioOutputEnableVec_13_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1385 = bits(regs_MODE, 3, 3) @[src/main/scala/GPIO.scala 123:48]
    node _T_1386 = eq(_T_1385, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_12_T = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_12_T_1 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_12_T_2 = and(_gpioOutputVec_12_T, _gpioOutputVec_12_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_12_T = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_12_T_1 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_12_T_2 = not(_gpioOutputEnableVec_12_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_12_T_3 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_12_T_4 = and(_gpioOutputEnableVec_12_T_2, _gpioOutputEnableVec_12_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1157 = mux(_T_1386, _gpioOutputVec_12_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1158 = mux(_T_1386, _gpioOutputEnableVec_12_T, _gpioOutputEnableVec_12_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1387 = bits(regs_MODE, 4, 4) @[src/main/scala/GPIO.scala 123:48]
    node _T_1388 = eq(_T_1387, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_11_T = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_11_T_1 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_11_T_2 = and(_gpioOutputVec_11_T, _gpioOutputVec_11_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_11_T = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_11_T_1 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_11_T_2 = not(_gpioOutputEnableVec_11_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_11_T_3 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_11_T_4 = and(_gpioOutputEnableVec_11_T_2, _gpioOutputEnableVec_11_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1159 = mux(_T_1388, _gpioOutputVec_11_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1160 = mux(_T_1388, _gpioOutputEnableVec_11_T, _gpioOutputEnableVec_11_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1389 = bits(regs_MODE, 5, 5) @[src/main/scala/GPIO.scala 123:48]
    node _T_1390 = eq(_T_1389, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_10_T = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_10_T_1 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_10_T_2 = and(_gpioOutputVec_10_T, _gpioOutputVec_10_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_10_T = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_10_T_1 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_10_T_2 = not(_gpioOutputEnableVec_10_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_10_T_3 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_10_T_4 = and(_gpioOutputEnableVec_10_T_2, _gpioOutputEnableVec_10_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1161 = mux(_T_1390, _gpioOutputVec_10_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1162 = mux(_T_1390, _gpioOutputEnableVec_10_T, _gpioOutputEnableVec_10_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1391 = bits(regs_MODE, 6, 6) @[src/main/scala/GPIO.scala 123:48]
    node _T_1392 = eq(_T_1391, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_9_T = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_9_T_1 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_9_T_2 = and(_gpioOutputVec_9_T, _gpioOutputVec_9_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_9_T = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_9_T_1 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_9_T_2 = not(_gpioOutputEnableVec_9_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_9_T_3 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_9_T_4 = and(_gpioOutputEnableVec_9_T_2, _gpioOutputEnableVec_9_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1163 = mux(_T_1392, _gpioOutputVec_9_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1164 = mux(_T_1392, _gpioOutputEnableVec_9_T, _gpioOutputEnableVec_9_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1393 = bits(regs_MODE, 7, 7) @[src/main/scala/GPIO.scala 123:48]
    node _T_1394 = eq(_T_1393, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_8_T = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_8_T_1 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_8_T_2 = and(_gpioOutputVec_8_T, _gpioOutputVec_8_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_8_T = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_8_T_1 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_8_T_2 = not(_gpioOutputEnableVec_8_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_8_T_3 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_8_T_4 = and(_gpioOutputEnableVec_8_T_2, _gpioOutputEnableVec_8_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1165 = mux(_T_1394, _gpioOutputVec_8_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1166 = mux(_T_1394, _gpioOutputEnableVec_8_T, _gpioOutputEnableVec_8_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1395 = bits(regs_MODE, 8, 8) @[src/main/scala/GPIO.scala 123:48]
    node _T_1396 = eq(_T_1395, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_7_T = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_7_T_1 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_7_T_2 = and(_gpioOutputVec_7_T, _gpioOutputVec_7_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_7_T = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_7_T_1 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_7_T_2 = not(_gpioOutputEnableVec_7_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_7_T_3 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_7_T_4 = and(_gpioOutputEnableVec_7_T_2, _gpioOutputEnableVec_7_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1167 = mux(_T_1396, _gpioOutputVec_7_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1168 = mux(_T_1396, _gpioOutputEnableVec_7_T, _gpioOutputEnableVec_7_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1397 = bits(regs_MODE, 9, 9) @[src/main/scala/GPIO.scala 123:48]
    node _T_1398 = eq(_T_1397, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_6_T = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_6_T_1 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_6_T_2 = and(_gpioOutputVec_6_T, _gpioOutputVec_6_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_6_T = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_6_T_1 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_6_T_2 = not(_gpioOutputEnableVec_6_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_6_T_3 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_6_T_4 = and(_gpioOutputEnableVec_6_T_2, _gpioOutputEnableVec_6_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1169 = mux(_T_1398, _gpioOutputVec_6_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1170 = mux(_T_1398, _gpioOutputEnableVec_6_T, _gpioOutputEnableVec_6_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1399 = bits(regs_MODE, 10, 10) @[src/main/scala/GPIO.scala 123:48]
    node _T_1400 = eq(_T_1399, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_5_T = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_5_T_1 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_5_T_2 = and(_gpioOutputVec_5_T, _gpioOutputVec_5_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_5_T = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_5_T_1 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_5_T_2 = not(_gpioOutputEnableVec_5_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_5_T_3 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_5_T_4 = and(_gpioOutputEnableVec_5_T_2, _gpioOutputEnableVec_5_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1171 = mux(_T_1400, _gpioOutputVec_5_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1172 = mux(_T_1400, _gpioOutputEnableVec_5_T, _gpioOutputEnableVec_5_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1401 = bits(regs_MODE, 11, 11) @[src/main/scala/GPIO.scala 123:48]
    node _T_1402 = eq(_T_1401, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_4_T = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_4_T_1 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_4_T_2 = and(_gpioOutputVec_4_T, _gpioOutputVec_4_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_4_T = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_4_T_1 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_4_T_2 = not(_gpioOutputEnableVec_4_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_4_T_3 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_4_T_4 = and(_gpioOutputEnableVec_4_T_2, _gpioOutputEnableVec_4_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1173 = mux(_T_1402, _gpioOutputVec_4_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1174 = mux(_T_1402, _gpioOutputEnableVec_4_T, _gpioOutputEnableVec_4_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1403 = bits(regs_MODE, 12, 12) @[src/main/scala/GPIO.scala 123:48]
    node _T_1404 = eq(_T_1403, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_3_T = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_3_T_1 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_3_T_2 = and(_gpioOutputVec_3_T, _gpioOutputVec_3_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_3_T = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_3_T_1 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_3_T_2 = not(_gpioOutputEnableVec_3_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_3_T_3 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_3_T_4 = and(_gpioOutputEnableVec_3_T_2, _gpioOutputEnableVec_3_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1175 = mux(_T_1404, _gpioOutputVec_3_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1176 = mux(_T_1404, _gpioOutputEnableVec_3_T, _gpioOutputEnableVec_3_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1405 = bits(regs_MODE, 13, 13) @[src/main/scala/GPIO.scala 123:48]
    node _T_1406 = eq(_T_1405, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_2_T = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_2_T_1 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_2_T_2 = and(_gpioOutputVec_2_T, _gpioOutputVec_2_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_2_T = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_2_T_1 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_2_T_2 = not(_gpioOutputEnableVec_2_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_2_T_3 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_2_T_4 = and(_gpioOutputEnableVec_2_T_2, _gpioOutputEnableVec_2_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1177 = mux(_T_1406, _gpioOutputVec_2_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1178 = mux(_T_1406, _gpioOutputEnableVec_2_T, _gpioOutputEnableVec_2_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1407 = bits(regs_MODE, 14, 14) @[src/main/scala/GPIO.scala 123:48]
    node _T_1408 = eq(_T_1407, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_1_T = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_1_T_1 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_1_T_2 = and(_gpioOutputVec_1_T, _gpioOutputVec_1_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_1_T = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_1_T_1 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_1_T_2 = not(_gpioOutputEnableVec_1_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_1_T_3 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_1_T_4 = and(_gpioOutputEnableVec_1_T_2, _gpioOutputEnableVec_1_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1179 = mux(_T_1408, _gpioOutputVec_1_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1180 = mux(_T_1408, _gpioOutputEnableVec_1_T, _gpioOutputEnableVec_1_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node _T_1409 = bits(regs_MODE, 15, 15) @[src/main/scala/GPIO.scala 123:48]
    node _T_1410 = eq(_T_1409, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:52]
    node _gpioOutputVec_0_T = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 124:54]
    node _gpioOutputVec_0_T_1 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 124:74]
    node _gpioOutputVec_0_T_2 = and(_gpioOutputVec_0_T, _gpioOutputVec_0_T_1) @[src/main/scala/GPIO.scala 124:58]
    node _gpioOutputEnableVec_0_T = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 125:63]
    node _gpioOutputEnableVec_0_T_1 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 128:61]
    node _gpioOutputEnableVec_0_T_2 = not(_gpioOutputEnableVec_0_T_1) @[src/main/scala/GPIO.scala 128:49]
    node _gpioOutputEnableVec_0_T_3 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 129:21]
    node _gpioOutputEnableVec_0_T_4 = and(_gpioOutputEnableVec_0_T_2, _gpioOutputEnableVec_0_T_3) @[src/main/scala/GPIO.scala 128:65]
    node _GEN_1181 = mux(_T_1410, _gpioOutputVec_0_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 123:61 124:40 127:40]
    node _GEN_1182 = mux(_T_1410, _gpioOutputEnableVec_0_T, _gpioOutputEnableVec_0_T_4) @[src/main/scala/GPIO.scala 123:61 125:46 128:46]
    node gpioOutputVec_14 = _GEN_1153 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_15 = _GEN_1151 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_lo_lo_lo = cat(gpioOutputVec_14, gpioOutputVec_15) @[src/main/scala/GPIO.scala 133:28]
    node gpioOutputVec_12 = _GEN_1157 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_13 = _GEN_1155 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_lo_lo_hi = cat(gpioOutputVec_12, gpioOutputVec_13) @[src/main/scala/GPIO.scala 133:28]
    node io_pins_gpioOutput_lo_lo = cat(io_pins_gpioOutput_lo_lo_hi, io_pins_gpioOutput_lo_lo_lo) @[src/main/scala/GPIO.scala 133:28]
    node gpioOutputVec_10 = _GEN_1161 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_11 = _GEN_1159 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_lo_hi_lo = cat(gpioOutputVec_10, gpioOutputVec_11) @[src/main/scala/GPIO.scala 133:28]
    node gpioOutputVec_8 = _GEN_1165 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_9 = _GEN_1163 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_lo_hi_hi = cat(gpioOutputVec_8, gpioOutputVec_9) @[src/main/scala/GPIO.scala 133:28]
    node io_pins_gpioOutput_lo_hi = cat(io_pins_gpioOutput_lo_hi_hi, io_pins_gpioOutput_lo_hi_lo) @[src/main/scala/GPIO.scala 133:28]
    node io_pins_gpioOutput_lo = cat(io_pins_gpioOutput_lo_hi, io_pins_gpioOutput_lo_lo) @[src/main/scala/GPIO.scala 133:28]
    node gpioOutputVec_6 = _GEN_1169 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_7 = _GEN_1167 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_hi_lo_lo = cat(gpioOutputVec_6, gpioOutputVec_7) @[src/main/scala/GPIO.scala 133:28]
    node gpioOutputVec_4 = _GEN_1173 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_5 = _GEN_1171 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_hi_lo_hi = cat(gpioOutputVec_4, gpioOutputVec_5) @[src/main/scala/GPIO.scala 133:28]
    node io_pins_gpioOutput_hi_lo = cat(io_pins_gpioOutput_hi_lo_hi, io_pins_gpioOutput_hi_lo_lo) @[src/main/scala/GPIO.scala 133:28]
    node gpioOutputVec_2 = _GEN_1177 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_3 = _GEN_1175 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_hi_hi_lo = cat(gpioOutputVec_2, gpioOutputVec_3) @[src/main/scala/GPIO.scala 133:28]
    node gpioOutputVec_0 = _GEN_1181 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_1 = _GEN_1179 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_hi_hi_hi = cat(gpioOutputVec_0, gpioOutputVec_1) @[src/main/scala/GPIO.scala 133:28]
    node io_pins_gpioOutput_hi_hi = cat(io_pins_gpioOutput_hi_hi_hi, io_pins_gpioOutput_hi_hi_lo) @[src/main/scala/GPIO.scala 133:28]
    node io_pins_gpioOutput_hi = cat(io_pins_gpioOutput_hi_hi, io_pins_gpioOutput_hi_lo) @[src/main/scala/GPIO.scala 133:28]
    node _io_pins_gpioOutput_T = cat(io_pins_gpioOutput_hi, io_pins_gpioOutput_lo) @[src/main/scala/GPIO.scala 133:28]
    node gpioOutputEnableVec_14 = _GEN_1154 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_15 = _GEN_1152 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_lo_lo_lo = cat(gpioOutputEnableVec_14, gpioOutputEnableVec_15) @[src/main/scala/GPIO.scala 134:34]
    node gpioOutputEnableVec_12 = _GEN_1158 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_13 = _GEN_1156 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_lo_lo_hi = cat(gpioOutputEnableVec_12, gpioOutputEnableVec_13) @[src/main/scala/GPIO.scala 134:34]
    node io_pins_gpioOutputEnable_lo_lo = cat(io_pins_gpioOutputEnable_lo_lo_hi, io_pins_gpioOutputEnable_lo_lo_lo) @[src/main/scala/GPIO.scala 134:34]
    node gpioOutputEnableVec_10 = _GEN_1162 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_11 = _GEN_1160 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_lo_hi_lo = cat(gpioOutputEnableVec_10, gpioOutputEnableVec_11) @[src/main/scala/GPIO.scala 134:34]
    node gpioOutputEnableVec_8 = _GEN_1166 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_9 = _GEN_1164 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_lo_hi_hi = cat(gpioOutputEnableVec_8, gpioOutputEnableVec_9) @[src/main/scala/GPIO.scala 134:34]
    node io_pins_gpioOutputEnable_lo_hi = cat(io_pins_gpioOutputEnable_lo_hi_hi, io_pins_gpioOutputEnable_lo_hi_lo) @[src/main/scala/GPIO.scala 134:34]
    node io_pins_gpioOutputEnable_lo = cat(io_pins_gpioOutputEnable_lo_hi, io_pins_gpioOutputEnable_lo_lo) @[src/main/scala/GPIO.scala 134:34]
    node gpioOutputEnableVec_6 = _GEN_1170 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_7 = _GEN_1168 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_hi_lo_lo = cat(gpioOutputEnableVec_6, gpioOutputEnableVec_7) @[src/main/scala/GPIO.scala 134:34]
    node gpioOutputEnableVec_4 = _GEN_1174 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_5 = _GEN_1172 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_hi_lo_hi = cat(gpioOutputEnableVec_4, gpioOutputEnableVec_5) @[src/main/scala/GPIO.scala 134:34]
    node io_pins_gpioOutputEnable_hi_lo = cat(io_pins_gpioOutputEnable_hi_lo_hi, io_pins_gpioOutputEnable_hi_lo_lo) @[src/main/scala/GPIO.scala 134:34]
    node gpioOutputEnableVec_2 = _GEN_1178 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_3 = _GEN_1176 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_hi_hi_lo = cat(gpioOutputEnableVec_2, gpioOutputEnableVec_3) @[src/main/scala/GPIO.scala 134:34]
    node gpioOutputEnableVec_0 = _GEN_1182 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_1 = _GEN_1180 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_hi_hi_hi = cat(gpioOutputEnableVec_0, gpioOutputEnableVec_1) @[src/main/scala/GPIO.scala 134:34]
    node io_pins_gpioOutputEnable_hi_hi = cat(io_pins_gpioOutputEnable_hi_hi_hi, io_pins_gpioOutputEnable_hi_hi_lo) @[src/main/scala/GPIO.scala 134:34]
    node io_pins_gpioOutputEnable_hi = cat(io_pins_gpioOutputEnable_hi_hi, io_pins_gpioOutputEnable_hi_lo) @[src/main/scala/GPIO.scala 134:34]
    node _io_pins_gpioOutputEnable_T = cat(io_pins_gpioOutputEnable_hi, io_pins_gpioOutputEnable_lo) @[src/main/scala/GPIO.scala 134:34]
    node _T_1411 = lt(io_apb_PADDR, UInt<1>("h0")) @[src/main/scala/GPIO.scala 138:19]
    node _T_1412 = gt(io_apb_PADDR, UInt<5>("h1f")) @[src/main/scala/GPIO.scala 139:21]
    node _T_1413 = or(_T_1411, _T_1412) @[src/main/scala/GPIO.scala 138:44]
    node _GEN_1183 = mux(_T_1413, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 140:5 141:20 143:20]
    node _T_1414 = bits(io_pins_gpioInput, 0, 0) @[src/main/scala/GPIO.scala 152:30]
    node _T_1415 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1416 = bits(io_pins_gpioOutput, 0, 0) @[src/main/scala/GPIO.scala 153:31]
    node _T_1417 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1418 = bits(io_pins_gpioOutputEnable, 0, 0) @[src/main/scala/GPIO.scala 154:37]
    node _T_1419 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1420 = bits(io_apb_PRDATA, 0, 0) @[src/main/scala/GPIO.scala 156:26]
    node _T_1421 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1422 = bits(io_apb_PWDATA, 0, 0) @[src/main/scala/GPIO.scala 157:26]
    node _T_1423 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1424 = bits(io_pins_gpioInput, 1, 1) @[src/main/scala/GPIO.scala 152:30]
    node _T_1425 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1426 = bits(io_pins_gpioOutput, 1, 1) @[src/main/scala/GPIO.scala 153:31]
    node _T_1427 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1428 = bits(io_pins_gpioOutputEnable, 1, 1) @[src/main/scala/GPIO.scala 154:37]
    node _T_1429 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1430 = bits(io_apb_PRDATA, 1, 1) @[src/main/scala/GPIO.scala 156:26]
    node _T_1431 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1432 = bits(io_apb_PWDATA, 1, 1) @[src/main/scala/GPIO.scala 157:26]
    node _T_1433 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1434 = bits(io_pins_gpioInput, 2, 2) @[src/main/scala/GPIO.scala 152:30]
    node _T_1435 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1436 = bits(io_pins_gpioOutput, 2, 2) @[src/main/scala/GPIO.scala 153:31]
    node _T_1437 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1438 = bits(io_pins_gpioOutputEnable, 2, 2) @[src/main/scala/GPIO.scala 154:37]
    node _T_1439 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1440 = bits(io_apb_PRDATA, 2, 2) @[src/main/scala/GPIO.scala 156:26]
    node _T_1441 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1442 = bits(io_apb_PWDATA, 2, 2) @[src/main/scala/GPIO.scala 157:26]
    node _T_1443 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1444 = bits(io_pins_gpioInput, 3, 3) @[src/main/scala/GPIO.scala 152:30]
    node _T_1445 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1446 = bits(io_pins_gpioOutput, 3, 3) @[src/main/scala/GPIO.scala 153:31]
    node _T_1447 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1448 = bits(io_pins_gpioOutputEnable, 3, 3) @[src/main/scala/GPIO.scala 154:37]
    node _T_1449 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1450 = bits(io_apb_PRDATA, 3, 3) @[src/main/scala/GPIO.scala 156:26]
    node _T_1451 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1452 = bits(io_apb_PWDATA, 3, 3) @[src/main/scala/GPIO.scala 157:26]
    node _T_1453 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1454 = bits(io_pins_gpioInput, 4, 4) @[src/main/scala/GPIO.scala 152:30]
    node _T_1455 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1456 = bits(io_pins_gpioOutput, 4, 4) @[src/main/scala/GPIO.scala 153:31]
    node _T_1457 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1458 = bits(io_pins_gpioOutputEnable, 4, 4) @[src/main/scala/GPIO.scala 154:37]
    node _T_1459 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1460 = bits(io_apb_PRDATA, 4, 4) @[src/main/scala/GPIO.scala 156:26]
    node _T_1461 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1462 = bits(io_apb_PWDATA, 4, 4) @[src/main/scala/GPIO.scala 157:26]
    node _T_1463 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1464 = bits(io_pins_gpioInput, 5, 5) @[src/main/scala/GPIO.scala 152:30]
    node _T_1465 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1466 = bits(io_pins_gpioOutput, 5, 5) @[src/main/scala/GPIO.scala 153:31]
    node _T_1467 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1468 = bits(io_pins_gpioOutputEnable, 5, 5) @[src/main/scala/GPIO.scala 154:37]
    node _T_1469 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1470 = bits(io_apb_PRDATA, 5, 5) @[src/main/scala/GPIO.scala 156:26]
    node _T_1471 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1472 = bits(io_apb_PWDATA, 5, 5) @[src/main/scala/GPIO.scala 157:26]
    node _T_1473 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1474 = bits(io_pins_gpioInput, 6, 6) @[src/main/scala/GPIO.scala 152:30]
    node _T_1475 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1476 = bits(io_pins_gpioOutput, 6, 6) @[src/main/scala/GPIO.scala 153:31]
    node _T_1477 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1478 = bits(io_pins_gpioOutputEnable, 6, 6) @[src/main/scala/GPIO.scala 154:37]
    node _T_1479 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1480 = bits(io_apb_PRDATA, 6, 6) @[src/main/scala/GPIO.scala 156:26]
    node _T_1481 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1482 = bits(io_apb_PWDATA, 6, 6) @[src/main/scala/GPIO.scala 157:26]
    node _T_1483 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1484 = bits(io_pins_gpioInput, 7, 7) @[src/main/scala/GPIO.scala 152:30]
    node _T_1485 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1486 = bits(io_pins_gpioOutput, 7, 7) @[src/main/scala/GPIO.scala 153:31]
    node _T_1487 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1488 = bits(io_pins_gpioOutputEnable, 7, 7) @[src/main/scala/GPIO.scala 154:37]
    node _T_1489 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1490 = bits(io_apb_PRDATA, 7, 7) @[src/main/scala/GPIO.scala 156:26]
    node _T_1491 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1492 = bits(io_apb_PWDATA, 7, 7) @[src/main/scala/GPIO.scala 157:26]
    node _T_1493 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1494 = bits(io_pins_gpioInput, 8, 8) @[src/main/scala/GPIO.scala 152:30]
    node _T_1495 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1496 = bits(io_pins_gpioOutput, 8, 8) @[src/main/scala/GPIO.scala 153:31]
    node _T_1497 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1498 = bits(io_pins_gpioOutputEnable, 8, 8) @[src/main/scala/GPIO.scala 154:37]
    node _T_1499 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1500 = bits(io_apb_PRDATA, 8, 8) @[src/main/scala/GPIO.scala 156:26]
    node _T_1501 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1502 = bits(io_apb_PWDATA, 8, 8) @[src/main/scala/GPIO.scala 157:26]
    node _T_1503 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1504 = bits(io_pins_gpioInput, 9, 9) @[src/main/scala/GPIO.scala 152:30]
    node _T_1505 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1506 = bits(io_pins_gpioOutput, 9, 9) @[src/main/scala/GPIO.scala 153:31]
    node _T_1507 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1508 = bits(io_pins_gpioOutputEnable, 9, 9) @[src/main/scala/GPIO.scala 154:37]
    node _T_1509 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1510 = bits(io_apb_PRDATA, 9, 9) @[src/main/scala/GPIO.scala 156:26]
    node _T_1511 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1512 = bits(io_apb_PWDATA, 9, 9) @[src/main/scala/GPIO.scala 157:26]
    node _T_1513 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1514 = bits(io_pins_gpioInput, 10, 10) @[src/main/scala/GPIO.scala 152:30]
    node _T_1515 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1516 = bits(io_pins_gpioOutput, 10, 10) @[src/main/scala/GPIO.scala 153:31]
    node _T_1517 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1518 = bits(io_pins_gpioOutputEnable, 10, 10) @[src/main/scala/GPIO.scala 154:37]
    node _T_1519 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1520 = bits(io_apb_PRDATA, 10, 10) @[src/main/scala/GPIO.scala 156:26]
    node _T_1521 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1522 = bits(io_apb_PWDATA, 10, 10) @[src/main/scala/GPIO.scala 157:26]
    node _T_1523 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1524 = bits(io_pins_gpioInput, 11, 11) @[src/main/scala/GPIO.scala 152:30]
    node _T_1525 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1526 = bits(io_pins_gpioOutput, 11, 11) @[src/main/scala/GPIO.scala 153:31]
    node _T_1527 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1528 = bits(io_pins_gpioOutputEnable, 11, 11) @[src/main/scala/GPIO.scala 154:37]
    node _T_1529 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1530 = bits(io_apb_PRDATA, 11, 11) @[src/main/scala/GPIO.scala 156:26]
    node _T_1531 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1532 = bits(io_apb_PWDATA, 11, 11) @[src/main/scala/GPIO.scala 157:26]
    node _T_1533 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1534 = bits(io_pins_gpioInput, 12, 12) @[src/main/scala/GPIO.scala 152:30]
    node _T_1535 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1536 = bits(io_pins_gpioOutput, 12, 12) @[src/main/scala/GPIO.scala 153:31]
    node _T_1537 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1538 = bits(io_pins_gpioOutputEnable, 12, 12) @[src/main/scala/GPIO.scala 154:37]
    node _T_1539 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1540 = bits(io_apb_PRDATA, 12, 12) @[src/main/scala/GPIO.scala 156:26]
    node _T_1541 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1542 = bits(io_apb_PWDATA, 12, 12) @[src/main/scala/GPIO.scala 157:26]
    node _T_1543 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1544 = bits(io_pins_gpioInput, 13, 13) @[src/main/scala/GPIO.scala 152:30]
    node _T_1545 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1546 = bits(io_pins_gpioOutput, 13, 13) @[src/main/scala/GPIO.scala 153:31]
    node _T_1547 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1548 = bits(io_pins_gpioOutputEnable, 13, 13) @[src/main/scala/GPIO.scala 154:37]
    node _T_1549 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1550 = bits(io_apb_PRDATA, 13, 13) @[src/main/scala/GPIO.scala 156:26]
    node _T_1551 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1552 = bits(io_apb_PWDATA, 13, 13) @[src/main/scala/GPIO.scala 157:26]
    node _T_1553 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1554 = bits(io_pins_gpioInput, 14, 14) @[src/main/scala/GPIO.scala 152:30]
    node _T_1555 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1556 = bits(io_pins_gpioOutput, 14, 14) @[src/main/scala/GPIO.scala 153:31]
    node _T_1557 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1558 = bits(io_pins_gpioOutputEnable, 14, 14) @[src/main/scala/GPIO.scala 154:37]
    node _T_1559 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1560 = bits(io_apb_PRDATA, 14, 14) @[src/main/scala/GPIO.scala 156:26]
    node _T_1561 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1562 = bits(io_apb_PWDATA, 14, 14) @[src/main/scala/GPIO.scala 157:26]
    node _T_1563 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1564 = bits(io_pins_gpioInput, 15, 15) @[src/main/scala/GPIO.scala 152:30]
    node _T_1565 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 152:12]
    node _T_1566 = bits(io_pins_gpioOutput, 15, 15) @[src/main/scala/GPIO.scala 153:31]
    node _T_1567 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 153:12]
    node _T_1568 = bits(io_pins_gpioOutputEnable, 15, 15) @[src/main/scala/GPIO.scala 154:37]
    node _T_1569 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 154:12]
    node _T_1570 = bits(io_apb_PRDATA, 15, 15) @[src/main/scala/GPIO.scala 156:26]
    node _T_1571 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 156:12]
    node _T_1572 = bits(io_apb_PWDATA, 15, 15) @[src/main/scala/GPIO.scala 157:26]
    node _T_1573 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 157:12]
    node _T_1574 = bits(io_apb_PADDR, 0, 0) @[src/main/scala/GPIO.scala 160:57]
    node _T_1575 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 160:44]
    node _T_1576 = bits(io_apb_PADDR, 1, 1) @[src/main/scala/GPIO.scala 160:57]
    node _T_1577 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 160:44]
    node _T_1578 = bits(io_apb_PADDR, 2, 2) @[src/main/scala/GPIO.scala 160:57]
    node _T_1579 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 160:44]
    node _T_1580 = bits(io_apb_PADDR, 3, 3) @[src/main/scala/GPIO.scala 160:57]
    node _T_1581 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 160:44]
    node _T_1582 = bits(io_apb_PADDR, 4, 4) @[src/main/scala/GPIO.scala 160:57]
    node _T_1583 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 160:44]
    node _T_1584 = bits(io_apb_PADDR, 5, 5) @[src/main/scala/GPIO.scala 160:57]
    node _T_1585 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 160:44]
    node _T_1586 = bits(io_apb_PADDR, 6, 6) @[src/main/scala/GPIO.scala 160:57]
    node _T_1587 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 160:44]
    node _T_1588 = bits(io_apb_PADDR, 7, 7) @[src/main/scala/GPIO.scala 160:57]
    node _T_1589 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 160:44]
    node _T_1590 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 163:10]
    node _T_1591 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 164:10]
    node _T_1592 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 165:10]
    node _T_1593 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 166:10]
    node _T_1594 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 167:10]
    node _T_1595 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 168:10]
    node _regs_WIRE_0 = UInt<5>("h0") @[src/main/scala/GPIORegs.scala 49:{14,14}]
    node _regs_WIRE_1 = UInt<5>("h0") @[src/main/scala/GPIORegs.scala 49:{14,14}]
    node _regs_WIRE_2 = UInt<5>("h0") @[src/main/scala/GPIORegs.scala 49:{14,14}]
    node _regs_WIRE_3 = UInt<5>("h0") @[src/main/scala/GPIORegs.scala 49:{14,14}]
    node _regs_WIRE_4 = UInt<5>("h0") @[src/main/scala/GPIORegs.scala 49:{14,14}]
    node _regs_WIRE_5 = UInt<5>("h0") @[src/main/scala/GPIORegs.scala 49:{14,14}]
    node _regs_WIRE_6 = UInt<5>("h0") @[src/main/scala/GPIORegs.scala 49:{14,14}]
    node _regs_WIRE_7 = UInt<5>("h0") @[src/main/scala/GPIORegs.scala 49:{14,14}]
    node _regs_virtualToPhysicalMap_T_1010 = _GEN_844 @[src/main/scala/GPIO.scala 410:13]
    io_apb_PRDATA <= _GEN_908
    io_apb_PREADY <= _GEN_907
    io_apb_PSLVERR <= _GEN_1183
    io_pins_gpioOutput <= _io_pins_gpioOutput_T @[src/main/scala/GPIO.scala 133:22]
    io_pins_gpioOutputEnable <= _io_pins_gpioOutputEnable_T @[src/main/scala/GPIO.scala 134:28]
    io_pins_irqOutput <= _GEN_1085
    regs_DIRECTION <= bits(mux(reset, UInt<16>("h0"), _GEN_885), 15, 0) @[src/main/scala/GPIORegs.scala 34:{26,26}]
    regs_OUTPUT <= bits(mux(reset, UInt<16>("h0"), _GEN_1150), 15, 0) @[src/main/scala/GPIORegs.scala 35:{23,23}]
    regs_INPUT <= mux(reset, UInt<16>("h0"), gpioInputSync) @[src/main/scala/GPIO.scala 132:14 src/main/scala/GPIORegs.scala 36:{22,22}]
    regs_MODE <= bits(mux(reset, UInt<16>("h0"), _GEN_888), 15, 0) @[src/main/scala/GPIORegs.scala 37:{21,21}]
    regs_ATOMIC_OPERATION <= bits(mux(reset, UInt<4>("h0"), _GEN_889), 3, 0) @[src/main/scala/GPIORegs.scala 40:{33,33}]
    regs_ATOMIC_MASK <= bits(mux(reset, UInt<16>("h0"), _GEN_890), 15, 0) @[src/main/scala/GPIORegs.scala 41:{28,28}]
    regs_ATOMIC_SET <= bits(mux(reset, UInt<1>("h0"), _GEN_891), 0, 0) @[src/main/scala/GPIORegs.scala 42:{27,27}]
    regs_virtualPortOutput <= bits(mux(reset, UInt<8>("h0"), _GEN_900), 7, 0) @[src/main/scala/GPIORegs.scala 45:{34,34}]
    regs_virtualToPhysicalMap_0 <= mux(reset, _regs_WIRE_0, _GEN_892) @[src/main/scala/GPIORegs.scala 48:{12,12}]
    regs_virtualToPhysicalMap_1 <= mux(reset, _regs_WIRE_1, _GEN_893) @[src/main/scala/GPIORegs.scala 48:{12,12}]
    regs_virtualToPhysicalMap_2 <= mux(reset, _regs_WIRE_2, _GEN_894) @[src/main/scala/GPIORegs.scala 48:{12,12}]
    regs_virtualToPhysicalMap_3 <= mux(reset, _regs_WIRE_3, _GEN_895) @[src/main/scala/GPIORegs.scala 48:{12,12}]
    regs_virtualToPhysicalMap_4 <= mux(reset, _regs_WIRE_4, _GEN_896) @[src/main/scala/GPIORegs.scala 48:{12,12}]
    regs_virtualToPhysicalMap_5 <= mux(reset, _regs_WIRE_5, _GEN_897) @[src/main/scala/GPIORegs.scala 48:{12,12}]
    regs_virtualToPhysicalMap_6 <= mux(reset, _regs_WIRE_6, _GEN_898) @[src/main/scala/GPIORegs.scala 48:{12,12}]
    regs_virtualToPhysicalMap_7 <= mux(reset, _regs_WIRE_7, _GEN_899) @[src/main/scala/GPIORegs.scala 48:{12,12}]
    regs_virtualPortEnable <= bits(mux(reset, UInt<1>("h0"), _GEN_901), 0, 0) @[src/main/scala/GPIORegs.scala 52:{34,34}]
    regs_TRIGGER_TYPE <= bits(mux(reset, UInt<16>("h0"), _GEN_902), 15, 0) @[src/main/scala/GPIORegs.scala 55:{29,29}]
    regs_TRIGGER_LO <= bits(mux(reset, UInt<16>("h0"), _GEN_903), 15, 0) @[src/main/scala/GPIORegs.scala 56:{27,27}]
    regs_TRIGGER_HI <= bits(mux(reset, UInt<16>("h0"), _GEN_904), 15, 0) @[src/main/scala/GPIORegs.scala 57:{27,27}]
    regs_TRIGGER_STATUS <= mux(reset, UInt<16>("h0"), _TRIGGER_STATUS_T_45) @[src/main/scala/GPIORegs.scala 58:{31,31} src/main/scala/GPIO.scala 99:23]
    regs_IRQ_ENABLE <= bits(mux(reset, UInt<16>("h0"), _GEN_906), 15, 0) @[src/main/scala/GPIORegs.scala 59:{27,27}]
    gpioInputSyncPrev <= mux(reset, UInt<16>("h0"), gpioInputSync) @[src/main/scala/GPIO.scala 29:{34,34} 68:23]
    gpioInputSync_REG <= io_pins_gpioInput @[src/main/scala/GPIO.scala 31:38]
    gpioInputSync <= gpioInputSync_REG @[src/main/scala/GPIO.scala 31:30]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_915), _T_916), UInt<1>("h1")), "Writing DIRECTION Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf @[src/main/scala/GPIO.scala 175:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_919), _T_920), UInt<1>("h1")), "Writing INPUT Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_1 @[src/main/scala/GPIO.scala 186:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_923), _T_924), UInt<1>("h1")), "Writing OUTPUT Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_2 @[src/main/scala/GPIO.scala 193:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_927), _T_928), UInt<1>("h1")), "Writing MODE Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_3 @[src/main/scala/GPIO.scala 204:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_931), _T_932), UInt<1>("h1")), "Writing ATOMIC_OPERATION Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_4 @[src/main/scala/GPIO.scala 214:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_935), _T_936), UInt<1>("h1")), "Writing ATOMIC_MASK Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_5 @[src/main/scala/GPIO.scala 225:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_939), _T_940), UInt<1>("h1")), "Writing ATOMIC_SET Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_6 @[src/main/scala/GPIO.scala 236:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_943), _T_944), UInt<1>("h1")), "Writing VIRTUAL_PORT_MAP Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_7 @[src/main/scala/GPIO.scala 250:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_948), _T_949), UInt<1>("h1")), "Writing VIRTUAL_PORT_OUTPUT Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_8 @[src/main/scala/GPIO.scala 265:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_952), _T_953), UInt<1>("h1")), "Writing VIRTUAL_PORT_ENABLE Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_9 @[src/main/scala/GPIO.scala 279:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_956), _T_957), UInt<1>("h1")), "Writing TRIGGER_TYPE Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_10 @[src/main/scala/GPIO.scala 292:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_960), _T_961), UInt<1>("h1")), "Writing TRIGGER_LO Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_11 @[src/main/scala/GPIO.scala 303:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_964), _T_965), UInt<1>("h1")), "Writing TRIGGER_HI Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_12 @[src/main/scala/GPIO.scala 314:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_968), _T_969), UInt<1>("h1")), "Writing TRIGGER_STATUS Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_13 @[src/main/scala/GPIO.scala 328:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), io_apb_PWRITE), _T_972), _T_973), UInt<1>("h1")), "Writing IRQ_ENABLE Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_14 @[src/main/scala/GPIO.scala 339:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_974), UInt<1>("h1")), "Reading Register, addr: %x\n", io_apb_PADDR) : printf_15 @[src/main/scala/GPIO.scala 353:11]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_977), _T_978), UInt<1>("h1")), "Reading DIRECTION Register, data: %x, addr: %x\n", regs_DIRECTION, io_apb_PADDR) : printf_16 @[src/main/scala/GPIO.scala 355:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_981), _T_982), UInt<1>("h1")), "Reading OUTPUT Register, data: %x, addr: %x\n", regs_OUTPUT, io_apb_PADDR) : printf_17 @[src/main/scala/GPIO.scala 363:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_985), _T_986), UInt<1>("h1")), "Reading INPUT Register, data: %x, addr: %x\n", regs_INPUT, io_apb_PADDR) : printf_18 @[src/main/scala/GPIO.scala 367:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_989), _T_990), UInt<1>("h1")), "Reading MODE Register, data: %x, addr: %x\n", regs_MODE, io_apb_PADDR) : printf_19 @[src/main/scala/GPIO.scala 371:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_993), _T_994), UInt<1>("h1")), "Reading ATOMIC_OPERATION Register, data: %x, addr: %x\n", regs_ATOMIC_OPERATION, io_apb_PADDR) : printf_20 @[src/main/scala/GPIO.scala 378:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_993), _T_995), UInt<1>("h1")), "ATOMIC_OPERATION_MIN: %x\nATOMIC_OPERATION_MAX: %x\n", UInt<4>("h8"), UInt<4>("h8")) : printf_21 @[src/main/scala/GPIO.scala 383:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_998), _T_999), UInt<1>("h1")), "Reading ATOMIC_MASK Register, data: %x, addr: %x\n", regs_ATOMIC_MASK, io_apb_PADDR) : printf_22 @[src/main/scala/GPIO.scala 391:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1002), _T_1003), UInt<1>("h1")), "Reading ATOMIC_SET Register, data: %x, addr: %x\n", regs_ATOMIC_SET, io_apb_PADDR) : printf_23 @[src/main/scala/GPIO.scala 399:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1006), _T_1011), UInt<1>("h1")), "Reading VIRTUAL_PORT_MAP Register, data: %x, addr: %x\n", _regs_virtualToPhysicalMap_T_1010, io_apb_PADDR) : printf_24 @[src/main/scala/GPIO.scala 410:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1014), _T_1015), UInt<1>("h1")), "Reading VIRTUAL_PORT_OUTPUT Register, data: %x, addr: %x\n", regs_virtualPortOutput, io_apb_PADDR) : printf_25 @[src/main/scala/GPIO.scala 426:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1018), _T_1019), UInt<1>("h1")), "Reading VIRTUAL_PORT_ENABLE Register, data: %x, addr: %x\n", regs_virtualPortEnable, io_apb_PADDR) : printf_26 @[src/main/scala/GPIO.scala 437:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1022), _T_1023), UInt<1>("h1")), "READING TRIGGER_TYPE Register, data: %x, addr: %x\n", regs_TRIGGER_TYPE, io_apb_PADDR) : printf_27 @[src/main/scala/GPIO.scala 447:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1026), _T_1027), UInt<1>("h1")), "READING TRIGGER_LO Register, data: %x, addr: %x\n", regs_TRIGGER_LO, io_apb_PADDR) : printf_28 @[src/main/scala/GPIO.scala 457:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1030), _T_1031), UInt<1>("h1")), "READING TRIGGER_HI Register, data: %x, addr: %x\n", regs_TRIGGER_HI, io_apb_PADDR) : printf_29 @[src/main/scala/GPIO.scala 465:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1034), _T_1035), UInt<1>("h1")), "READING TRIGGER_STATUS Register, data: %x, addr: %x\n", regs_TRIGGER_STATUS, io_apb_PADDR) : printf_30 @[src/main/scala/GPIO.scala 476:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_912), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_1038), _T_1039), UInt<1>("h1")), "READING IRQ_ENABLE Register, data: %x, addr: %x\n", regs_IRQ_ENABLE, io_apb_PADDR) : printf_31 @[src/main/scala/GPIO.scala 484:13]
    cover(clock, _T_1414, and(and(UInt<1>("h1"), _T_1415), UInt<1>("h1")), "") : io_gpioInput_0 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1416, and(and(UInt<1>("h1"), _T_1417), UInt<1>("h1")), "") : io_gpioOutput_0 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1418, and(and(UInt<1>("h1"), _T_1419), UInt<1>("h1")), "") : io_gpioOutputEnable_0 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1420, and(and(UInt<1>("h1"), _T_1421), UInt<1>("h1")), "") : apb_PRDATA_0 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1422, and(and(UInt<1>("h1"), _T_1423), UInt<1>("h1")), "") : apb_PWDATA_0 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1424, and(and(UInt<1>("h1"), _T_1425), UInt<1>("h1")), "") : io_gpioInput_1 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1426, and(and(UInt<1>("h1"), _T_1427), UInt<1>("h1")), "") : io_gpioOutput_1 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1428, and(and(UInt<1>("h1"), _T_1429), UInt<1>("h1")), "") : io_gpioOutputEnable_1 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1430, and(and(UInt<1>("h1"), _T_1431), UInt<1>("h1")), "") : apb_PRDATA_1 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1432, and(and(UInt<1>("h1"), _T_1433), UInt<1>("h1")), "") : apb_PWDATA_1 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1434, and(and(UInt<1>("h1"), _T_1435), UInt<1>("h1")), "") : io_gpioInput_2 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1436, and(and(UInt<1>("h1"), _T_1437), UInt<1>("h1")), "") : io_gpioOutput_2 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1438, and(and(UInt<1>("h1"), _T_1439), UInt<1>("h1")), "") : io_gpioOutputEnable_2 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1440, and(and(UInt<1>("h1"), _T_1441), UInt<1>("h1")), "") : apb_PRDATA_2 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1442, and(and(UInt<1>("h1"), _T_1443), UInt<1>("h1")), "") : apb_PWDATA_2 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1444, and(and(UInt<1>("h1"), _T_1445), UInt<1>("h1")), "") : io_gpioInput_3 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1446, and(and(UInt<1>("h1"), _T_1447), UInt<1>("h1")), "") : io_gpioOutput_3 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1448, and(and(UInt<1>("h1"), _T_1449), UInt<1>("h1")), "") : io_gpioOutputEnable_3 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1450, and(and(UInt<1>("h1"), _T_1451), UInt<1>("h1")), "") : apb_PRDATA_3 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1452, and(and(UInt<1>("h1"), _T_1453), UInt<1>("h1")), "") : apb_PWDATA_3 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1454, and(and(UInt<1>("h1"), _T_1455), UInt<1>("h1")), "") : io_gpioInput_4 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1456, and(and(UInt<1>("h1"), _T_1457), UInt<1>("h1")), "") : io_gpioOutput_4 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1458, and(and(UInt<1>("h1"), _T_1459), UInt<1>("h1")), "") : io_gpioOutputEnable_4 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1460, and(and(UInt<1>("h1"), _T_1461), UInt<1>("h1")), "") : apb_PRDATA_4 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1462, and(and(UInt<1>("h1"), _T_1463), UInt<1>("h1")), "") : apb_PWDATA_4 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1464, and(and(UInt<1>("h1"), _T_1465), UInt<1>("h1")), "") : io_gpioInput_5 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1466, and(and(UInt<1>("h1"), _T_1467), UInt<1>("h1")), "") : io_gpioOutput_5 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1468, and(and(UInt<1>("h1"), _T_1469), UInt<1>("h1")), "") : io_gpioOutputEnable_5 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1470, and(and(UInt<1>("h1"), _T_1471), UInt<1>("h1")), "") : apb_PRDATA_5 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1472, and(and(UInt<1>("h1"), _T_1473), UInt<1>("h1")), "") : apb_PWDATA_5 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1474, and(and(UInt<1>("h1"), _T_1475), UInt<1>("h1")), "") : io_gpioInput_6 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1476, and(and(UInt<1>("h1"), _T_1477), UInt<1>("h1")), "") : io_gpioOutput_6 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1478, and(and(UInt<1>("h1"), _T_1479), UInt<1>("h1")), "") : io_gpioOutputEnable_6 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1480, and(and(UInt<1>("h1"), _T_1481), UInt<1>("h1")), "") : apb_PRDATA_6 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1482, and(and(UInt<1>("h1"), _T_1483), UInt<1>("h1")), "") : apb_PWDATA_6 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1484, and(and(UInt<1>("h1"), _T_1485), UInt<1>("h1")), "") : io_gpioInput_7 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1486, and(and(UInt<1>("h1"), _T_1487), UInt<1>("h1")), "") : io_gpioOutput_7 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1488, and(and(UInt<1>("h1"), _T_1489), UInt<1>("h1")), "") : io_gpioOutputEnable_7 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1490, and(and(UInt<1>("h1"), _T_1491), UInt<1>("h1")), "") : apb_PRDATA_7 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1492, and(and(UInt<1>("h1"), _T_1493), UInt<1>("h1")), "") : apb_PWDATA_7 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1494, and(and(UInt<1>("h1"), _T_1495), UInt<1>("h1")), "") : io_gpioInput_8 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1496, and(and(UInt<1>("h1"), _T_1497), UInt<1>("h1")), "") : io_gpioOutput_8 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1498, and(and(UInt<1>("h1"), _T_1499), UInt<1>("h1")), "") : io_gpioOutputEnable_8 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1500, and(and(UInt<1>("h1"), _T_1501), UInt<1>("h1")), "") : apb_PRDATA_8 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1502, and(and(UInt<1>("h1"), _T_1503), UInt<1>("h1")), "") : apb_PWDATA_8 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1504, and(and(UInt<1>("h1"), _T_1505), UInt<1>("h1")), "") : io_gpioInput_9 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1506, and(and(UInt<1>("h1"), _T_1507), UInt<1>("h1")), "") : io_gpioOutput_9 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1508, and(and(UInt<1>("h1"), _T_1509), UInt<1>("h1")), "") : io_gpioOutputEnable_9 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1510, and(and(UInt<1>("h1"), _T_1511), UInt<1>("h1")), "") : apb_PRDATA_9 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1512, and(and(UInt<1>("h1"), _T_1513), UInt<1>("h1")), "") : apb_PWDATA_9 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1514, and(and(UInt<1>("h1"), _T_1515), UInt<1>("h1")), "") : io_gpioInput_10 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1516, and(and(UInt<1>("h1"), _T_1517), UInt<1>("h1")), "") : io_gpioOutput_10 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1518, and(and(UInt<1>("h1"), _T_1519), UInt<1>("h1")), "") : io_gpioOutputEnable_10 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1520, and(and(UInt<1>("h1"), _T_1521), UInt<1>("h1")), "") : apb_PRDATA_10 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1522, and(and(UInt<1>("h1"), _T_1523), UInt<1>("h1")), "") : apb_PWDATA_10 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1524, and(and(UInt<1>("h1"), _T_1525), UInt<1>("h1")), "") : io_gpioInput_11 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1526, and(and(UInt<1>("h1"), _T_1527), UInt<1>("h1")), "") : io_gpioOutput_11 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1528, and(and(UInt<1>("h1"), _T_1529), UInt<1>("h1")), "") : io_gpioOutputEnable_11 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1530, and(and(UInt<1>("h1"), _T_1531), UInt<1>("h1")), "") : apb_PRDATA_11 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1532, and(and(UInt<1>("h1"), _T_1533), UInt<1>("h1")), "") : apb_PWDATA_11 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1534, and(and(UInt<1>("h1"), _T_1535), UInt<1>("h1")), "") : io_gpioInput_12 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1536, and(and(UInt<1>("h1"), _T_1537), UInt<1>("h1")), "") : io_gpioOutput_12 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1538, and(and(UInt<1>("h1"), _T_1539), UInt<1>("h1")), "") : io_gpioOutputEnable_12 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1540, and(and(UInt<1>("h1"), _T_1541), UInt<1>("h1")), "") : apb_PRDATA_12 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1542, and(and(UInt<1>("h1"), _T_1543), UInt<1>("h1")), "") : apb_PWDATA_12 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1544, and(and(UInt<1>("h1"), _T_1545), UInt<1>("h1")), "") : io_gpioInput_13 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1546, and(and(UInt<1>("h1"), _T_1547), UInt<1>("h1")), "") : io_gpioOutput_13 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1548, and(and(UInt<1>("h1"), _T_1549), UInt<1>("h1")), "") : io_gpioOutputEnable_13 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1550, and(and(UInt<1>("h1"), _T_1551), UInt<1>("h1")), "") : apb_PRDATA_13 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1552, and(and(UInt<1>("h1"), _T_1553), UInt<1>("h1")), "") : apb_PWDATA_13 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1554, and(and(UInt<1>("h1"), _T_1555), UInt<1>("h1")), "") : io_gpioInput_14 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1556, and(and(UInt<1>("h1"), _T_1557), UInt<1>("h1")), "") : io_gpioOutput_14 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1558, and(and(UInt<1>("h1"), _T_1559), UInt<1>("h1")), "") : io_gpioOutputEnable_14 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1560, and(and(UInt<1>("h1"), _T_1561), UInt<1>("h1")), "") : apb_PRDATA_14 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1562, and(and(UInt<1>("h1"), _T_1563), UInt<1>("h1")), "") : apb_PWDATA_14 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1564, and(and(UInt<1>("h1"), _T_1565), UInt<1>("h1")), "") : io_gpioInput_15 @[src/main/scala/GPIO.scala 152:12]
    cover(clock, _T_1566, and(and(UInt<1>("h1"), _T_1567), UInt<1>("h1")), "") : io_gpioOutput_15 @[src/main/scala/GPIO.scala 153:12]
    cover(clock, _T_1568, and(and(UInt<1>("h1"), _T_1569), UInt<1>("h1")), "") : io_gpioOutputEnable_15 @[src/main/scala/GPIO.scala 154:12]
    cover(clock, _T_1570, and(and(UInt<1>("h1"), _T_1571), UInt<1>("h1")), "") : apb_PRDATA_15 @[src/main/scala/GPIO.scala 156:12]
    cover(clock, _T_1572, and(and(UInt<1>("h1"), _T_1573), UInt<1>("h1")), "") : apb_PWDATA_15 @[src/main/scala/GPIO.scala 157:12]
    cover(clock, _T_1574, and(and(UInt<1>("h1"), _T_1575), UInt<1>("h1")), "") : apb_ADDR_0 @[src/main/scala/GPIO.scala 160:44]
    cover(clock, _T_1576, and(and(UInt<1>("h1"), _T_1577), UInt<1>("h1")), "") : apb_ADDR_1 @[src/main/scala/GPIO.scala 160:44]
    cover(clock, _T_1578, and(and(UInt<1>("h1"), _T_1579), UInt<1>("h1")), "") : apb_ADDR_2 @[src/main/scala/GPIO.scala 160:44]
    cover(clock, _T_1580, and(and(UInt<1>("h1"), _T_1581), UInt<1>("h1")), "") : apb_ADDR_3 @[src/main/scala/GPIO.scala 160:44]
    cover(clock, _T_1582, and(and(UInt<1>("h1"), _T_1583), UInt<1>("h1")), "") : apb_ADDR_4 @[src/main/scala/GPIO.scala 160:44]
    cover(clock, _T_1584, and(and(UInt<1>("h1"), _T_1585), UInt<1>("h1")), "") : apb_ADDR_5 @[src/main/scala/GPIO.scala 160:44]
    cover(clock, _T_1586, and(and(UInt<1>("h1"), _T_1587), UInt<1>("h1")), "") : apb_ADDR_6 @[src/main/scala/GPIO.scala 160:44]
    cover(clock, _T_1588, and(and(UInt<1>("h1"), _T_1589), UInt<1>("h1")), "") : apb_ADDR_7 @[src/main/scala/GPIO.scala 160:44]
    cover(clock, UInt<1>("h1"), and(and(UInt<1>("h1"), _T_1590), UInt<1>("h1")), "") : tick @[src/main/scala/GPIO.scala 163:10]
    cover(clock, io_apb_PSEL, and(and(UInt<1>("h1"), _T_1591), UInt<1>("h1")), "") : io__PSEL @[src/main/scala/GPIO.scala 164:10]
    cover(clock, io_apb_PENABLE, and(and(UInt<1>("h1"), _T_1592), UInt<1>("h1")), "") : io__PENABLE @[src/main/scala/GPIO.scala 165:10]
    cover(clock, io_apb_PWRITE, and(and(UInt<1>("h1"), _T_1593), UInt<1>("h1")), "") : io__PWRITE @[src/main/scala/GPIO.scala 166:10]
    cover(clock, io_apb_PREADY, and(and(UInt<1>("h1"), _T_1594), UInt<1>("h1")), "") : io__PREADY @[src/main/scala/GPIO.scala 167:10]
    cover(clock, io_apb_PSLVERR, and(and(UInt<1>("h1"), _T_1595), UInt<1>("h1")), "") : io__PSLVERR @[src/main/scala/GPIO.scala 168:10]
