Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Jesus Luciano/Downloads/FINAL_1-12/CPU_TEST_MODULE_01_isim_beh.exe -prj C:/Users/Jesus Luciano/Downloads/FINAL_1-12/CPU_TEST_MODULE_01_beh.prj work.CPU_TEST_MODULE_01 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/SHIFT.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/MPY_32.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/MIPS_32.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/DIV_32.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/regfile32.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/reg32_inc.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/reg32.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/Memory.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/alu_32.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/MCU.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/IU.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/IDP.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/MIPS_CPU.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/IO.v" into library work
Analyzing Verilog file "C:/Users/Jesus Luciano/Downloads/FINAL_1-12/CPU_TEST_MODULE_01.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module MCU_2
Compiling module reg32_inc
Compiling module Memory
Compiling module reg32
Compiling module IU
Compiling module MIPS_32
Compiling module DIV_32
Compiling module MPY_32
Compiling module SHIFT
Compiling module alu_32
Compiling module regfile32
Compiling module IDP
Compiling module MIPS_CPU
Compiling module IO
Compiling module CPU_TEST_MODULE_01
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable C:/Users/Jesus Luciano/Downloads/FINAL_1-12/CPU_TEST_MODULE_01_isim_beh.exe
Fuse Memory Usage: 32760 KB
Fuse CPU Usage: 671 ms
