
MINI_SDV_SYSTEM_MAIN_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003a  00800100  00000eb2  00000f46  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000eb2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000058  0080013a  0080013a  00000f80  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000f80  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000fdc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000198  00000000  00000000  00001018  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002761  00000000  00000000  000011b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000f1c  00000000  00000000  00003911  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f9c  00000000  00000000  0000482d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003e0  00000000  00000000  000057cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008bb  00000000  00000000  00005bac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001155  00000000  00000000  00006467  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000128  00000000  00000000  000075bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
   6:	00 00       	nop
   8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
   a:	00 00       	nop
   c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
   e:	00 00       	nop
  10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
  12:	00 00       	nop
  14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
  16:	00 00       	nop
  18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
  22:	00 00       	nop
  24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
  26:	00 00       	nop
  28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
  32:	00 00       	nop
  34:	48 c0       	rjmp	.+144    	; 0xc6 <__bad_interrupt>
  36:	00 00       	nop
  38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	42 c0       	rjmp	.+132    	; 0xc6 <__bad_interrupt>
  42:	00 00       	nop
  44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
  46:	00 00       	nop
  48:	c5 c1       	rjmp	.+906    	; 0x3d4 <__vector_18>
  4a:	00 00       	nop
  4c:	55 c2       	rjmp	.+1194   	; 0x4f8 <__vector_19>
  4e:	00 00       	nop
  50:	3a c0       	rjmp	.+116    	; 0xc6 <__bad_interrupt>
  52:	00 00       	nop
  54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
  56:	00 00       	nop
  58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
  62:	00 00       	nop
  64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
  66:	00 00       	nop
  68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
  6e:	00 00       	nop
  70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
  72:	00 00       	nop
  74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
  76:	00 00       	nop
  78:	1f c1       	rjmp	.+574    	; 0x2b8 <__vector_30>
  7a:	00 00       	nop
  7c:	46 c1       	rjmp	.+652    	; 0x30a <__vector_31>
  7e:	00 00       	nop
  80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
  82:	00 00       	nop
  84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
  86:	00 00       	nop
  88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e1       	ldi	r29, 0x10	; 16
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	11 e0       	ldi	r17, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	e2 eb       	ldi	r30, 0xB2	; 178
  a0:	fe e0       	ldi	r31, 0x0E	; 14
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	aa 33       	cpi	r26, 0x3A	; 58
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
  b2:	21 e0       	ldi	r18, 0x01	; 1
  b4:	aa e3       	ldi	r26, 0x3A	; 58
  b6:	b1 e0       	ldi	r27, 0x01	; 1
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	a2 39       	cpi	r26, 0x92	; 146
  be:	b2 07       	cpc	r27, r18
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	48 d2       	rcall	.+1168   	; 0x554 <main>
  c4:	f4 c6       	rjmp	.+3560   	; 0xeae <_exit>

000000c6 <__bad_interrupt>:
  c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <Control_UpdateFromDistance>:
	
}

void Control_UpdateFromDistance(void)
{
	uint16_t d= sdv_sys.distance_cm;
  c8:	80 91 86 01 	lds	r24, 0x0186	; 0x800186 <sdv_sys+0x4>
  cc:	90 91 87 01 	lds	r25, 0x0187	; 0x800187 <sdv_sys+0x5>
	
	if(d<=D_EMERGENCY)
  d0:	85 31       	cpi	r24, 0x15	; 21
  d2:	91 05       	cpc	r25, r1
  d4:	38 f4       	brcc	.+14     	; 0xe4 <Control_UpdateFromDistance+0x1c>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;
  d6:	e2 e8       	ldi	r30, 0x82	; 130
  d8:	f1 e0       	ldi	r31, 0x01	; 1
  da:	83 e0       	ldi	r24, 0x03	; 3
  dc:	81 83       	std	Z+1, r24	; 0x01
		sdv_sys.mode=MODE_EMERGENCY;
  de:	82 e0       	ldi	r24, 0x02	; 2
  e0:	80 83       	st	Z, r24
  e2:	08 95       	ret
	}
	else if(d<=D_CAUTION)
  e4:	c3 97       	sbiw	r24, 0x33	; 51
  e6:	50 f4       	brcc	.+20     	; 0xfc <Control_UpdateFromDistance+0x34>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
  e8:	e2 e8       	ldi	r30, 0x82	; 130
  ea:	f1 e0       	ldi	r31, 0x01	; 1
  ec:	82 e0       	ldi	r24, 0x02	; 2
  ee:	81 83       	std	Z+1, r24	; 0x01
		if(sdv_sys.mode != MODE_EMERGENCY)
  f0:	80 81       	ld	r24, Z
  f2:	82 30       	cpi	r24, 0x02	; 2
  f4:	f1 f0       	breq	.+60     	; 0x132 <Control_UpdateFromDistance+0x6a>
			sdv_sys.mode=MODE_AUTO;
  f6:	10 92 82 01 	sts	0x0182, r1	; 0x800182 <sdv_sys>
  fa:	08 95       	ret
	}
	else
	{
		if(sdv_sys.mode != MODE_EMERGENCY)
  fc:	80 91 82 01 	lds	r24, 0x0182	; 0x800182 <sdv_sys>
 100:	82 30       	cpi	r24, 0x02	; 2
 102:	a1 f0       	breq	.+40     	; 0x12c <Control_UpdateFromDistance+0x64>
		{
			if(sdv_sys.last_motor_cmd == SPEED_DOWN)
 104:	80 91 84 01 	lds	r24, 0x0184	; 0x800184 <sdv_sys+0x2>
 108:	82 30       	cpi	r24, 0x02	; 2
 10a:	21 f4       	brne	.+8      	; 0x114 <Control_UpdateFromDistance+0x4c>
				sdv_sys.motor_cmd=SPEED_UP;
 10c:	81 e0       	ldi	r24, 0x01	; 1
 10e:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <sdv_sys+0x1>
 112:	09 c0       	rjmp	.+18     	; 0x126 <Control_UpdateFromDistance+0x5e>
			else if(sdv_sys.last_motor_cmd == MOTOR_STOP)
 114:	83 30       	cpi	r24, 0x03	; 3
 116:	21 f4       	brne	.+8      	; 0x120 <Control_UpdateFromDistance+0x58>
				sdv_sys.motor_cmd=SPEED_DOWN;
 118:	82 e0       	ldi	r24, 0x02	; 2
 11a:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <sdv_sys+0x1>
 11e:	03 c0       	rjmp	.+6      	; 0x126 <Control_UpdateFromDistance+0x5e>
			else
				sdv_sys.motor_cmd=SPEED_STAY;
 120:	84 e0       	ldi	r24, 0x04	; 4
 122:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <sdv_sys+0x1>
			sdv_sys.mode=MODE_AUTO;
 126:	10 92 82 01 	sts	0x0182, r1	; 0x800182 <sdv_sys>
 12a:	08 95       	ret
		}
		else
		{
			sdv_sys.motor_cmd=MOTOR_STOP;
 12c:	83 e0       	ldi	r24, 0x03	; 3
 12e:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <sdv_sys+0x1>
 132:	08 95       	ret

00000134 <Control_ClearEmergency>:
	}
	
}
void Control_ClearEmergency(void)
{
	sdv_sys.mode      = MODE_AUTO;
 134:	e2 e8       	ldi	r30, 0x82	; 130
 136:	f1 e0       	ldi	r31, 0x01	; 1
 138:	10 82       	st	Z, r1
	sdv_sys.motor_cmd = MOTOR_STOP; // 처음엔 정지 상태로 시작
 13a:	83 e0       	ldi	r24, 0x03	; 3
 13c:	81 83       	std	Z+1, r24	; 0x01
 13e:	08 95       	ret

00000140 <HAL_USART0_Init>:
 */ 
#include<avr/io.h>
#include "hal_uart.h"
#define F_CPU 14745600UL
void HAL_USART0_Init(uint32_t baud){
	const uint16_t ubrr0 = (F_CPU/(16UL*baud)) - 1;
 140:	dc 01       	movw	r26, r24
 142:	cb 01       	movw	r24, r22
 144:	88 0f       	add	r24, r24
 146:	99 1f       	adc	r25, r25
 148:	aa 1f       	adc	r26, r26
 14a:	bb 1f       	adc	r27, r27
 14c:	88 0f       	add	r24, r24
 14e:	99 1f       	adc	r25, r25
 150:	aa 1f       	adc	r26, r26
 152:	bb 1f       	adc	r27, r27
 154:	9c 01       	movw	r18, r24
 156:	ad 01       	movw	r20, r26
 158:	22 0f       	add	r18, r18
 15a:	33 1f       	adc	r19, r19
 15c:	44 1f       	adc	r20, r20
 15e:	55 1f       	adc	r21, r21
 160:	22 0f       	add	r18, r18
 162:	33 1f       	adc	r19, r19
 164:	44 1f       	adc	r20, r20
 166:	55 1f       	adc	r21, r21
 168:	60 e0       	ldi	r22, 0x00	; 0
 16a:	70 e0       	ldi	r23, 0x00	; 0
 16c:	81 ee       	ldi	r24, 0xE1	; 225
 16e:	90 e0       	ldi	r25, 0x00	; 0
 170:	a1 d3       	rcall	.+1858   	; 0x8b4 <__udivmodsi4>
 172:	21 50       	subi	r18, 0x01	; 1
 174:	31 09       	sbc	r19, r1
	UBRR0H = (uint8_t)(ubrr0 >> 8);
 176:	30 93 90 00 	sts	0x0090, r19	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UBRR0L = (uint8_t)(ubrr0 & 0xFF);
 17a:	29 b9       	out	0x09, r18	; 9
	UCSR0A = 0x00;
 17c:	1b b8       	out	0x0b, r1	; 11
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
 17e:	88 e9       	ldi	r24, 0x98	; 152
 180:	8a b9       	out	0x0a, r24	; 10
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
 182:	86 e0       	ldi	r24, 0x06	; 6
 184:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
 188:	08 95       	ret

0000018a <HAL_USART1_Init>:
}
/* ================= UART1 ================= */
void HAL_USART1_Init(uint32_t baud){
	const uint16_t ubrr1 = (F_CPU/(16UL*baud)) - 1;
 18a:	dc 01       	movw	r26, r24
 18c:	cb 01       	movw	r24, r22
 18e:	88 0f       	add	r24, r24
 190:	99 1f       	adc	r25, r25
 192:	aa 1f       	adc	r26, r26
 194:	bb 1f       	adc	r27, r27
 196:	88 0f       	add	r24, r24
 198:	99 1f       	adc	r25, r25
 19a:	aa 1f       	adc	r26, r26
 19c:	bb 1f       	adc	r27, r27
 19e:	9c 01       	movw	r18, r24
 1a0:	ad 01       	movw	r20, r26
 1a2:	22 0f       	add	r18, r18
 1a4:	33 1f       	adc	r19, r19
 1a6:	44 1f       	adc	r20, r20
 1a8:	55 1f       	adc	r21, r21
 1aa:	22 0f       	add	r18, r18
 1ac:	33 1f       	adc	r19, r19
 1ae:	44 1f       	adc	r20, r20
 1b0:	55 1f       	adc	r21, r21
 1b2:	60 e0       	ldi	r22, 0x00	; 0
 1b4:	70 e0       	ldi	r23, 0x00	; 0
 1b6:	81 ee       	ldi	r24, 0xE1	; 225
 1b8:	90 e0       	ldi	r25, 0x00	; 0
 1ba:	7c d3       	rcall	.+1784   	; 0x8b4 <__udivmodsi4>
 1bc:	21 50       	subi	r18, 0x01	; 1
 1be:	31 09       	sbc	r19, r1
	UBRR1H = (uint8_t)(ubrr1 >> 8);
 1c0:	30 93 98 00 	sts	0x0098, r19	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
	UBRR1L = (uint8_t)(ubrr1 & 0xFF);
 1c4:	20 93 99 00 	sts	0x0099, r18	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
	UCSR1A = 0x00;
 1c8:	10 92 9b 00 	sts	0x009B, r1	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
	UCSR1B = (1<<RXCIE1) | (1<<RXEN1) | (1<<TXEN1);  // RX IRQ, RX/TX enable
 1cc:	88 e9       	ldi	r24, 0x98	; 152
 1ce:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
	UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);              // 8N1
 1d2:	86 e0       	ldi	r24, 0x06	; 6
 1d4:	80 93 9d 00 	sts	0x009D, r24	; 0x80009d <__TEXT_REGION_LENGTH__+0x7e009d>
 1d8:	08 95       	ret

000001da <HAL_USART1_Enable_Tx_Int>:
}

void HAL_USART1_Enable_Tx_Int(void){UCSR1B |= (1<<UDRIE1);}
 1da:	ea e9       	ldi	r30, 0x9A	; 154
 1dc:	f0 e0       	ldi	r31, 0x00	; 0
 1de:	80 81       	ld	r24, Z
 1e0:	80 62       	ori	r24, 0x20	; 32
 1e2:	80 83       	st	Z, r24
 1e4:	08 95       	ret

000001e6 <HAL_USART1_Disable_Tx_Int>:
void HAL_USART1_Disable_Tx_Int(void){UCSR1B &= ~(1<<UDRIE1);}
 1e6:	ea e9       	ldi	r30, 0x9A	; 154
 1e8:	f0 e0       	ldi	r31, 0x00	; 0
 1ea:	80 81       	ld	r24, Z
 1ec:	8f 7d       	andi	r24, 0xDF	; 223
 1ee:	80 83       	st	Z, r24
 1f0:	08 95       	ret

000001f2 <HAL_USART0_Enable_Tx_Int>:
void HAL_USART0_Enable_Tx_Int(void){UCSR0B |= (1<<UDRIE0);}
 1f2:	8a b1       	in	r24, 0x0a	; 10
 1f4:	80 62       	ori	r24, 0x20	; 32
 1f6:	8a b9       	out	0x0a, r24	; 10
 1f8:	08 95       	ret

000001fa <HAL_USART0_Disable_Tx_Int>:
 1fa:	8a b1       	in	r24, 0x0a	; 10
 1fc:	8f 7d       	andi	r24, 0xDF	; 223
 1fe:	8a b9       	out	0x0a, r24	; 10
 200:	08 95       	ret

00000202 <PC_Init>:
	// TODO: "CMD:..." / "OTA:..." 등의 라인 파싱
	// ex) CMD:PARAM=...
	// 나중에 구현

	rx_idx = 0;
	line_ready = false;
 202:	60 e0       	ldi	r22, 0x00	; 0
 204:	76 e9       	ldi	r23, 0x96	; 150
 206:	80 e0       	ldi	r24, 0x00	; 0
 208:	90 e0       	ldi	r25, 0x00	; 0
 20a:	bf df       	rcall	.-130    	; 0x18a <HAL_USART1_Init>
 20c:	10 92 7d 01 	sts	0x017D, r1	; 0x80017d <rx_idx>
 210:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <tx_idx>
 214:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <tx_len>
 218:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <__data_end>
 21c:	08 95       	ret

0000021e <PC_ProcessTx>:

void PC_ProcessTx(void)
{
	// TODO: 주기적으로 STATE:MODE=...;MOTOR=...;ULTRA=...
	// 문자열 만들어서 UART0로 전송
	tx_len = sprintf(tx_line,"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d\n",sdv_sys.distance_cm,sdv_sys.mode,sdv_sys.motor_cmd);
 21e:	e2 e8       	ldi	r30, 0x82	; 130
 220:	f1 e0       	ldi	r31, 0x01	; 1
 222:	91 81       	ldd	r25, Z+1	; 0x01
 224:	80 81       	ld	r24, Z
 226:	1f 92       	push	r1
 228:	9f 93       	push	r25
 22a:	1f 92       	push	r1
 22c:	8f 93       	push	r24
 22e:	85 81       	ldd	r24, Z+5	; 0x05
 230:	8f 93       	push	r24
 232:	84 81       	ldd	r24, Z+4	; 0x04
 234:	8f 93       	push	r24
 236:	80 e0       	ldi	r24, 0x00	; 0
 238:	91 e0       	ldi	r25, 0x01	; 1
 23a:	9f 93       	push	r25
 23c:	8f 93       	push	r24
 23e:	8d e3       	ldi	r24, 0x3D	; 61
 240:	91 e0       	ldi	r25, 0x01	; 1
 242:	9f 93       	push	r25
 244:	8f 93       	push	r24
 246:	58 d3       	rcall	.+1712   	; 0x8f8 <sprintf>
 248:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <tx_len>
	tx_idx = 0;
 24c:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <tx_idx>
	HAL_USART1_Enable_Tx_Int();
 250:	c4 df       	rcall	.-120    	; 0x1da <HAL_USART1_Enable_Tx_Int>
	
	
}
 252:	8d b7       	in	r24, 0x3d	; 61
 254:	9e b7       	in	r25, 0x3e	; 62
 256:	0a 96       	adiw	r24, 0x0a	; 10
 258:	0f b6       	in	r0, 0x3f	; 63
 25a:	f8 94       	cli
 25c:	9e bf       	out	0x3e, r25	; 62
 25e:	0f be       	out	0x3f, r0	; 63
 260:	8d bf       	out	0x3d, r24	; 61
 262:	08 95       	ret

00000264 <PC_OnRxByte>:

// ISR glue
void PC_OnRxByte(uint8_t data)
{
	if (data == '\n') {
 264:	8a 30       	cpi	r24, 0x0A	; 10
 266:	21 f4       	brne	.+8      	; 0x270 <PC_OnRxByte+0xc>
		rx_line[rx_idx] = '\0';
		line_ready = true;
 268:	81 e0       	ldi	r24, 0x01	; 1
 26a:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <__data_end>
 26e:	08 95       	ret
		} 
	else {
		if (rx_idx < sizeof(rx_line)-1) {
 270:	80 91 7d 01 	lds	r24, 0x017D	; 0x80017d <rx_idx>
 274:	8f 33       	cpi	r24, 0x3F	; 63
 276:	18 f4       	brcc	.+6      	; 0x27e <PC_OnRxByte+0x1a>
			rx_line[rx_idx++] = data;
 278:	8f 5f       	subi	r24, 0xFF	; 255
 27a:	80 93 7d 01 	sts	0x017D, r24	; 0x80017d <rx_idx>
 27e:	08 95       	ret

00000280 <PC_ONTxEmpty>:
	}
}
void PC_ONTxEmpty(void)
{
	
	if(tx_idx<tx_len)
 280:	e0 91 3c 01 	lds	r30, 0x013C	; 0x80013c <tx_idx>
 284:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <tx_len>
 288:	e8 17       	cp	r30, r24
 28a:	58 f4       	brcc	.+22     	; 0x2a2 <PC_ONTxEmpty+0x22>
	{
		UDR1=tx_line[tx_idx++];
 28c:	81 e0       	ldi	r24, 0x01	; 1
 28e:	8e 0f       	add	r24, r30
 290:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <tx_idx>
 294:	f0 e0       	ldi	r31, 0x00	; 0
 296:	e3 5c       	subi	r30, 0xC3	; 195
 298:	fe 4f       	sbci	r31, 0xFE	; 254
 29a:	80 81       	ld	r24, Z
 29c:	80 93 9c 00 	sts	0x009C, r24	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
 2a0:	08 95       	ret
	}
	else{
		HAL_USART1_Disable_Tx_Int();
 2a2:	a1 df       	rcall	.-190    	; 0x1e6 <HAL_USART1_Disable_Tx_Int>
		memset(tx_line,0,sizeof(tx_line));
 2a4:	80 e4       	ldi	r24, 0x40	; 64
 2a6:	ed e3       	ldi	r30, 0x3D	; 61
 2a8:	f1 e0       	ldi	r31, 0x01	; 1
 2aa:	df 01       	movw	r26, r30
 2ac:	1d 92       	st	X+, r1
 2ae:	8a 95       	dec	r24
 2b0:	e9 f7       	brne	.-6      	; 0x2ac <PC_ONTxEmpty+0x2c>
		tx_len=0;
 2b2:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <tx_len>
 2b6:	08 95       	ret

000002b8 <__vector_30>:
	}
}
ISR(USART1_RX_vect)
{
 2b8:	1f 92       	push	r1
 2ba:	0f 92       	push	r0
 2bc:	0f b6       	in	r0, 0x3f	; 63
 2be:	0f 92       	push	r0
 2c0:	11 24       	eor	r1, r1
 2c2:	0b b6       	in	r0, 0x3b	; 59
 2c4:	0f 92       	push	r0
 2c6:	2f 93       	push	r18
 2c8:	3f 93       	push	r19
 2ca:	4f 93       	push	r20
 2cc:	5f 93       	push	r21
 2ce:	6f 93       	push	r22
 2d0:	7f 93       	push	r23
 2d2:	8f 93       	push	r24
 2d4:	9f 93       	push	r25
 2d6:	af 93       	push	r26
 2d8:	bf 93       	push	r27
 2da:	ef 93       	push	r30
 2dc:	ff 93       	push	r31
	uint8_t d = UDR1;
 2de:	80 91 9c 00 	lds	r24, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	PC_OnRxByte(d);
 2e2:	c0 df       	rcall	.-128    	; 0x264 <PC_OnRxByte>
}
 2e4:	ff 91       	pop	r31
 2e6:	ef 91       	pop	r30
 2e8:	bf 91       	pop	r27
 2ea:	af 91       	pop	r26
 2ec:	9f 91       	pop	r25
 2ee:	8f 91       	pop	r24
 2f0:	7f 91       	pop	r23
 2f2:	6f 91       	pop	r22
 2f4:	5f 91       	pop	r21
 2f6:	4f 91       	pop	r20
 2f8:	3f 91       	pop	r19
 2fa:	2f 91       	pop	r18
 2fc:	0f 90       	pop	r0
 2fe:	0b be       	out	0x3b, r0	; 59
 300:	0f 90       	pop	r0
 302:	0f be       	out	0x3f, r0	; 63
 304:	0f 90       	pop	r0
 306:	1f 90       	pop	r1
 308:	18 95       	reti

0000030a <__vector_31>:
ISR(USART1_UDRE_vect)
{
 30a:	1f 92       	push	r1
 30c:	0f 92       	push	r0
 30e:	0f b6       	in	r0, 0x3f	; 63
 310:	0f 92       	push	r0
 312:	11 24       	eor	r1, r1
 314:	0b b6       	in	r0, 0x3b	; 59
 316:	0f 92       	push	r0
 318:	2f 93       	push	r18
 31a:	3f 93       	push	r19
 31c:	4f 93       	push	r20
 31e:	5f 93       	push	r21
 320:	6f 93       	push	r22
 322:	7f 93       	push	r23
 324:	8f 93       	push	r24
 326:	9f 93       	push	r25
 328:	af 93       	push	r26
 32a:	bf 93       	push	r27
 32c:	ef 93       	push	r30
 32e:	ff 93       	push	r31
	PORTB ^= 0x01;   // 디버깅용
 330:	98 b3       	in	r25, 0x18	; 24
 332:	81 e0       	ldi	r24, 0x01	; 1
 334:	89 27       	eor	r24, r25
 336:	88 bb       	out	0x18, r24	; 24
	PC_ONTxEmpty();
 338:	a3 df       	rcall	.-186    	; 0x280 <PC_ONTxEmpty>
	
 33a:	ff 91       	pop	r31
 33c:	ef 91       	pop	r30
 33e:	bf 91       	pop	r27
 340:	af 91       	pop	r26
 342:	9f 91       	pop	r25
 344:	8f 91       	pop	r24
 346:	7f 91       	pop	r23
 348:	6f 91       	pop	r22
 34a:	5f 91       	pop	r21
 34c:	4f 91       	pop	r20
 34e:	3f 91       	pop	r19
 350:	2f 91       	pop	r18
 352:	0f 90       	pop	r0
 354:	0b be       	out	0x3b, r0	; 59
 356:	0f 90       	pop	r0
 358:	0f be       	out	0x3f, r0	; 63
 35a:	0f 90       	pop	r0
 35c:	1f 90       	pop	r1
 35e:	18 95       	reti

00000360 <SUB_Init>:
		sdv_sys.last_motor_cmd=sdv_sys.motor_cmd;
	}
	
}
void SUB_RX_distance(void)
{
 360:	60 e0       	ldi	r22, 0x00	; 0
 362:	76 e9       	ldi	r23, 0x96	; 150
 364:	80 e0       	ldi	r24, 0x00	; 0
 366:	90 e0       	ldi	r25, 0x00	; 0
 368:	eb de       	rcall	.-554    	; 0x140 <HAL_USART0_Init>
 36a:	10 92 7f 01 	sts	0x017F, r1	; 0x80017f <srf_idx>
 36e:	08 95       	ret

00000370 <SUB_TX_motorcmd>:
 370:	e2 e8       	ldi	r30, 0x82	; 130
 372:	f1 e0       	ldi	r31, 0x01	; 1
 374:	81 81       	ldd	r24, Z+1	; 0x01
 376:	92 81       	ldd	r25, Z+2	; 0x02
 378:	89 17       	cp	r24, r25
 37a:	39 f0       	breq	.+14     	; 0x38a <SUB_TX_motorcmd+0x1a>
 37c:	80 93 7e 01 	sts	0x017E, r24	; 0x80017e <tx_buf>
 380:	38 df       	rcall	.-400    	; 0x1f2 <HAL_USART0_Enable_Tx_Int>
 382:	e2 e8       	ldi	r30, 0x82	; 130
 384:	f1 e0       	ldi	r31, 0x01	; 1
 386:	81 81       	ldd	r24, Z+1	; 0x01
 388:	82 83       	std	Z+2, r24	; 0x02
 38a:	08 95       	ret

0000038c <SUB_OnRxByte>:
	
}
void SUB_OnRxByte(uint8_t data){
	srf_buf[srf_idx++]=data;
 38c:	e0 91 7f 01 	lds	r30, 0x017F	; 0x80017f <srf_idx>
 390:	91 e0       	ldi	r25, 0x01	; 1
 392:	9e 0f       	add	r25, r30
 394:	90 93 7f 01 	sts	0x017F, r25	; 0x80017f <srf_idx>
 398:	f0 e0       	ldi	r31, 0x00	; 0
 39a:	e0 58       	subi	r30, 0x80	; 128
 39c:	fe 4f       	sbci	r31, 0xFE	; 254
 39e:	80 83       	st	Z, r24
	if(srf_idx>=2)
 3a0:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <srf_idx>
 3a4:	82 30       	cpi	r24, 0x02	; 2
 3a6:	80 f0       	brcs	.+32     	; 0x3c8 <SUB_OnRxByte+0x3c>
	{
		srf_idx=0;
 3a8:	10 92 7f 01 	sts	0x017F, r1	; 0x80017f <srf_idx>
		sdv_sys.distance_cm=(srf_buf[1]<<8)|srf_buf[0];
 3ac:	e0 e8       	ldi	r30, 0x80	; 128
 3ae:	f1 e0       	ldi	r31, 0x01	; 1
 3b0:	81 81       	ldd	r24, Z+1	; 0x01
 3b2:	90 e0       	ldi	r25, 0x00	; 0
 3b4:	98 2f       	mov	r25, r24
 3b6:	88 27       	eor	r24, r24
 3b8:	20 81       	ld	r18, Z
 3ba:	82 2b       	or	r24, r18
 3bc:	e2 e8       	ldi	r30, 0x82	; 130
 3be:	f1 e0       	ldi	r31, 0x01	; 1
 3c0:	95 83       	std	Z+5, r25	; 0x05
 3c2:	84 83       	std	Z+4, r24	; 0x04
		sdv_sys.distance_flag=true;
 3c4:	81 e0       	ldi	r24, 0x01	; 1
 3c6:	85 87       	std	Z+13, r24	; 0x0d
 3c8:	08 95       	ret

000003ca <SUB_ONTxEmpty>:
		
	}
}
void SUB_ONTxEmpty(void)
{
	UDR0=tx_buf;
 3ca:	80 91 7e 01 	lds	r24, 0x017E	; 0x80017e <tx_buf>
 3ce:	8c b9       	out	0x0c, r24	; 12
	HAL_USART0_Disable_Tx_Int();
 3d0:	14 cf       	rjmp	.-472    	; 0x1fa <HAL_USART0_Disable_Tx_Int>
 3d2:	08 95       	ret

000003d4 <__vector_18>:
}

ISR(USART0_RX_vect)
{
 3d4:	1f 92       	push	r1
 3d6:	0f 92       	push	r0
 3d8:	0f b6       	in	r0, 0x3f	; 63
 3da:	0f 92       	push	r0
 3dc:	11 24       	eor	r1, r1
 3de:	0b b6       	in	r0, 0x3b	; 59
 3e0:	0f 92       	push	r0
 3e2:	ef 92       	push	r14
 3e4:	ff 92       	push	r15
 3e6:	1f 93       	push	r17
 3e8:	2f 93       	push	r18
 3ea:	3f 93       	push	r19
 3ec:	4f 93       	push	r20
 3ee:	5f 93       	push	r21
 3f0:	6f 93       	push	r22
 3f2:	7f 93       	push	r23
 3f4:	8f 93       	push	r24
 3f6:	9f 93       	push	r25
 3f8:	af 93       	push	r26
 3fa:	bf 93       	push	r27
 3fc:	ef 93       	push	r30
 3fe:	ff 93       	push	r31
 400:	cf 93       	push	r28
 402:	df 93       	push	r29
 404:	cd b7       	in	r28, 0x3d	; 61
 406:	de b7       	in	r29, 0x3e	; 62
 408:	60 97       	sbiw	r28, 0x10	; 16
 40a:	de bf       	out	0x3e, r29	; 62
 40c:	cd bf       	out	0x3d, r28	; 61
	uint8_t data= UDR0;
 40e:	1c b1       	in	r17, 0x0c	; 12
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 410:	e5 e6       	ldi	r30, 0x65	; 101
 412:	f0 e0       	ldi	r31, 0x00	; 0
 414:	80 81       	ld	r24, Z
 416:	8b 7f       	andi	r24, 0xFB	; 251
 418:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 41a:	80 81       	ld	r24, Z
 41c:	8d 7f       	andi	r24, 0xFD	; 253
 41e:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
 420:	80 81       	ld	r24, Z
 422:	81 60       	ori	r24, 0x01	; 1
 424:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 426:	80 e1       	ldi	r24, 0x10	; 16
 428:	8a 95       	dec	r24
 42a:	f1 f7       	brne	.-4      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
 42c:	00 c0       	rjmp	.+0      	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
    _delay_us(50);
    LCD_WINST = command;          // put command
 42e:	80 e8       	ldi	r24, 0x80	; 128
 430:	8b bb       	out	0x1b, r24	; 27
 432:	90 e1       	ldi	r25, 0x10	; 16
 434:	9a 95       	dec	r25
 436:	f1 f7       	brne	.-4      	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
 438:	00 c0       	rjmp	.+0      	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 43a:	80 81       	ld	r24, Z
 43c:	8e 7f       	andi	r24, 0xFE	; 254
 43e:	80 83       	st	Z, r24
	
	LCD_Pos(0,0);
	char t[16];
	sprintf(t, "RX:%02X   ", data);
 440:	1f 92       	push	r1
 442:	1f 93       	push	r17
 444:	82 e2       	ldi	r24, 0x22	; 34
 446:	91 e0       	ldi	r25, 0x01	; 1
 448:	9f 93       	push	r25
 44a:	8f 93       	push	r24
 44c:	fe 01       	movw	r30, r28
 44e:	31 96       	adiw	r30, 0x01	; 1
 450:	7f 01       	movw	r14, r30
 452:	ff 93       	push	r31
 454:	ef 93       	push	r30
 456:	50 d2       	rcall	.+1184   	; 0x8f8 <sprintf>
 458:	0f 90       	pop	r0
 45a:	0f 90       	pop	r0
 45c:	0f 90       	pop	r0
 45e:	0f 90       	pop	r0
 460:	0f 90       	pop	r0
 462:	0f 90       	pop	r0
 464:	d7 01       	movw	r26, r14
 466:	25 c0       	rjmp	.+74     	; 0x4b2 <__LOCK_REGION_LENGTH__+0xb2>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
 468:	11 96       	adiw	r26, 0x01	; 1
 46a:	81 e0       	ldi	r24, 0x01	; 1
 46c:	07 c0       	rjmp	.+14     	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 46e:	e9 ef       	ldi	r30, 0xF9	; 249
 470:	f0 e0       	ldi	r31, 0x00	; 0
 472:	31 97       	sbiw	r30, 0x01	; 1
 474:	f1 f7       	brne	.-4      	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
 476:	00 c0       	rjmp	.+0      	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
 478:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 47a:	82 2f       	mov	r24, r18
 47c:	2f ef       	ldi	r18, 0xFF	; 255
 47e:	28 0f       	add	r18, r24
 480:	81 11       	cpse	r24, r1
 482:	f5 cf       	rjmp	.-22     	; 0x46e <__LOCK_REGION_LENGTH__+0x6e>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
 484:	e5 e6       	ldi	r30, 0x65	; 101
 486:	f0 e0       	ldi	r31, 0x00	; 0
 488:	80 81       	ld	r24, Z
 48a:	84 60       	ori	r24, 0x04	; 4
 48c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 48e:	80 81       	ld	r24, Z
 490:	8d 7f       	andi	r24, 0xFD	; 253
 492:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
 494:	80 81       	ld	r24, Z
 496:	81 60       	ori	r24, 0x01	; 1
 498:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 49a:	80 e1       	ldi	r24, 0x10	; 16
 49c:	8a 95       	dec	r24
 49e:	f1 f7       	brne	.-4      	; 0x49c <__LOCK_REGION_LENGTH__+0x9c>
 4a0:	00 c0       	rjmp	.+0      	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
 4a2:	9b bb       	out	0x1b, r25	; 27
 4a4:	90 e1       	ldi	r25, 0x10	; 16
 4a6:	9a 95       	dec	r25
 4a8:	f1 f7       	brne	.-4      	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
 4aa:	00 c0       	rjmp	.+0      	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 4ac:	80 81       	ld	r24, Z
 4ae:	8e 7f       	andi	r24, 0xFE	; 254
 4b0:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
 4b2:	9c 91       	ld	r25, X
 4b4:	91 11       	cpse	r25, r1
 4b6:	d8 cf       	rjmp	.-80     	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
	LCD_Str(t);
	SUB_OnRxByte(data);
 4b8:	81 2f       	mov	r24, r17
 4ba:	68 df       	rcall	.-304    	; 0x38c <SUB_OnRxByte>
}
 4bc:	60 96       	adiw	r28, 0x10	; 16
 4be:	0f b6       	in	r0, 0x3f	; 63
 4c0:	f8 94       	cli
 4c2:	de bf       	out	0x3e, r29	; 62
 4c4:	0f be       	out	0x3f, r0	; 63
 4c6:	cd bf       	out	0x3d, r28	; 61
 4c8:	df 91       	pop	r29
 4ca:	cf 91       	pop	r28
 4cc:	ff 91       	pop	r31
 4ce:	ef 91       	pop	r30
 4d0:	bf 91       	pop	r27
 4d2:	af 91       	pop	r26
 4d4:	9f 91       	pop	r25
 4d6:	8f 91       	pop	r24
 4d8:	7f 91       	pop	r23
 4da:	6f 91       	pop	r22
 4dc:	5f 91       	pop	r21
 4de:	4f 91       	pop	r20
 4e0:	3f 91       	pop	r19
 4e2:	2f 91       	pop	r18
 4e4:	1f 91       	pop	r17
 4e6:	ff 90       	pop	r15
 4e8:	ef 90       	pop	r14
 4ea:	0f 90       	pop	r0
 4ec:	0b be       	out	0x3b, r0	; 59
 4ee:	0f 90       	pop	r0
 4f0:	0f be       	out	0x3f, r0	; 63
 4f2:	0f 90       	pop	r0
 4f4:	1f 90       	pop	r1
 4f6:	18 95       	reti

000004f8 <__vector_19>:
ISR(USART0_UDRE_vect)
{
 4f8:	1f 92       	push	r1
 4fa:	0f 92       	push	r0
 4fc:	0f b6       	in	r0, 0x3f	; 63
 4fe:	0f 92       	push	r0
 500:	11 24       	eor	r1, r1
 502:	0b b6       	in	r0, 0x3b	; 59
 504:	0f 92       	push	r0
 506:	2f 93       	push	r18
 508:	3f 93       	push	r19
 50a:	4f 93       	push	r20
 50c:	5f 93       	push	r21
 50e:	6f 93       	push	r22
 510:	7f 93       	push	r23
 512:	8f 93       	push	r24
 514:	9f 93       	push	r25
 516:	af 93       	push	r26
 518:	bf 93       	push	r27
 51a:	ef 93       	push	r30
 51c:	ff 93       	push	r31
	SUB_ONTxEmpty();
 51e:	55 df       	rcall	.-342    	; 0x3ca <SUB_ONTxEmpty>
	
 520:	ff 91       	pop	r31
 522:	ef 91       	pop	r30
 524:	bf 91       	pop	r27
 526:	af 91       	pop	r26
 528:	9f 91       	pop	r25
 52a:	8f 91       	pop	r24
 52c:	7f 91       	pop	r23
 52e:	6f 91       	pop	r22
 530:	5f 91       	pop	r21
 532:	4f 91       	pop	r20
 534:	3f 91       	pop	r19
 536:	2f 91       	pop	r18
 538:	0f 90       	pop	r0
 53a:	0b be       	out	0x3b, r0	; 59
 53c:	0f 90       	pop	r0
 53e:	0f be       	out	0x3f, r0	; 63
 540:	0f 90       	pop	r0
 542:	1f 90       	pop	r1
 544:	18 95       	reti

00000546 <disable_jtag>:

//=================함수 초기화===============

void disable_jtag()
{
	MCUCSR |= (1<<JTD);
 546:	84 b7       	in	r24, 0x34	; 52
 548:	80 68       	ori	r24, 0x80	; 128
 54a:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
 54c:	84 b7       	in	r24, 0x34	; 52
 54e:	80 68       	ori	r24, 0x80	; 128
 550:	84 bf       	out	0x34, r24	; 52
 552:	08 95       	ret

00000554 <main>:
}


int main(void)
{
 554:	cf 93       	push	r28
 556:	df 93       	push	r29
 558:	cd b7       	in	r28, 0x3d	; 61
 55a:	de b7       	in	r29, 0x3e	; 62
 55c:	a0 97       	sbiw	r28, 0x20	; 32
 55e:	0f b6       	in	r0, 0x3f	; 63
 560:	f8 94       	cli
 562:	de bf       	out	0x3e, r29	; 62
 564:	0f be       	out	0x3f, r0	; 63
 566:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
 568:	ee df       	rcall	.-36     	; 0x546 <disable_jtag>
	SystemState_Init();
 56a:	90 d1       	rcall	.+800    	; 0x88c <SystemState_Init>
 56c:	8f ef       	ldi	r24, 0xFF	; 255
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
 56e:	8a bb       	out	0x1a, r24	; 26
 570:	e4 e6       	ldi	r30, 0x64	; 100
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
 572:	f0 e0       	ldi	r31, 0x00	; 0
 574:	80 81       	ld	r24, Z
 576:	87 60       	ori	r24, 0x07	; 7
 578:	80 83       	st	Z, r24
 57a:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 57c:	f0 e0       	ldi	r31, 0x00	; 0
 57e:	80 81       	ld	r24, Z
 580:	8b 7f       	andi	r24, 0xFB	; 251
 582:	80 83       	st	Z, r24
 584:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 586:	8d 7f       	andi	r24, 0xFD	; 253
 588:	80 83       	st	Z, r24
 58a:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
 58c:	81 60       	ori	r24, 0x01	; 1
 58e:	80 83       	st	Z, r24
 590:	26 ef       	ldi	r18, 0xF6	; 246
 592:	2a 95       	dec	r18
 594:	f1 f7       	brne	.-4      	; 0x592 <main+0x3e>
 596:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
 598:	8b bb       	out	0x1b, r24	; 27
 59a:	86 ef       	ldi	r24, 0xF6	; 246
 59c:	8a 95       	dec	r24
 59e:	f1 f7       	brne	.-4      	; 0x59c <main+0x48>
 5a0:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 5a2:	8e 7f       	andi	r24, 0xFE	; 254
 5a4:	80 83       	st	Z, r24
 5a6:	84 e0       	ldi	r24, 0x04	; 4
 5a8:	06 c0       	rjmp	.+12     	; 0x5b6 <main+0x62>
 5aa:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5ac:	fe e0       	ldi	r31, 0x0E	; 14
 5ae:	31 97       	sbiw	r30, 0x01	; 1
 5b0:	f1 f7       	brne	.-4      	; 0x5ae <main+0x5a>
 5b2:	00 00       	nop
 5b4:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 5b6:	9f ef       	ldi	r25, 0xFF	; 255
 5b8:	98 0f       	add	r25, r24
 5ba:	81 11       	cpse	r24, r1
 5bc:	f6 cf       	rjmp	.-20     	; 0x5aa <main+0x56>
 5be:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 5c0:	f0 e0       	ldi	r31, 0x00	; 0
 5c2:	80 81       	ld	r24, Z
 5c4:	8b 7f       	andi	r24, 0xFB	; 251
 5c6:	80 83       	st	Z, r24
 5c8:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 5ca:	8d 7f       	andi	r24, 0xFD	; 253
 5cc:	80 83       	st	Z, r24
 5ce:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
 5d0:	81 60       	ori	r24, 0x01	; 1
 5d2:	80 83       	st	Z, r24
 5d4:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5d6:	2a 95       	dec	r18
 5d8:	f1 f7       	brne	.-4      	; 0x5d6 <main+0x82>
 5da:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
 5dc:	8b bb       	out	0x1b, r24	; 27
 5de:	86 ef       	ldi	r24, 0xF6	; 246
 5e0:	8a 95       	dec	r24
 5e2:	f1 f7       	brne	.-4      	; 0x5e0 <main+0x8c>
 5e4:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 5e6:	8e 7f       	andi	r24, 0xFE	; 254
 5e8:	80 83       	st	Z, r24
 5ea:	84 e0       	ldi	r24, 0x04	; 4
 5ec:	06 c0       	rjmp	.+12     	; 0x5fa <main+0xa6>
 5ee:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5f0:	fe e0       	ldi	r31, 0x0E	; 14
 5f2:	31 97       	sbiw	r30, 0x01	; 1
 5f4:	f1 f7       	brne	.-4      	; 0x5f2 <main+0x9e>
 5f6:	00 00       	nop
 5f8:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 5fa:	9f ef       	ldi	r25, 0xFF	; 255
 5fc:	98 0f       	add	r25, r24
 5fe:	81 11       	cpse	r24, r1
 600:	f6 cf       	rjmp	.-20     	; 0x5ee <main+0x9a>
 602:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 604:	f0 e0       	ldi	r31, 0x00	; 0
 606:	80 81       	ld	r24, Z
 608:	8b 7f       	andi	r24, 0xFB	; 251
 60a:	80 83       	st	Z, r24
 60c:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 60e:	8d 7f       	andi	r24, 0xFD	; 253
 610:	80 83       	st	Z, r24
 612:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
 614:	81 60       	ori	r24, 0x01	; 1
 616:	80 83       	st	Z, r24
 618:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 61a:	2a 95       	dec	r18
 61c:	f1 f7       	brne	.-4      	; 0x61a <main+0xc6>
 61e:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
 620:	8b bb       	out	0x1b, r24	; 27
 622:	86 ef       	ldi	r24, 0xF6	; 246
 624:	8a 95       	dec	r24
 626:	f1 f7       	brne	.-4      	; 0x624 <main+0xd0>
 628:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 62a:	8e 7f       	andi	r24, 0xFE	; 254
 62c:	80 83       	st	Z, r24
 62e:	84 e0       	ldi	r24, 0x04	; 4
 630:	06 c0       	rjmp	.+12     	; 0x63e <main+0xea>
 632:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 634:	fe e0       	ldi	r31, 0x0E	; 14
 636:	31 97       	sbiw	r30, 0x01	; 1
 638:	f1 f7       	brne	.-4      	; 0x636 <main+0xe2>
 63a:	00 00       	nop
 63c:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 63e:	9f ef       	ldi	r25, 0xFF	; 255
 640:	98 0f       	add	r25, r24
 642:	81 11       	cpse	r24, r1
 644:	f6 cf       	rjmp	.-20     	; 0x632 <main+0xde>
 646:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 648:	f0 e0       	ldi	r31, 0x00	; 0
 64a:	80 81       	ld	r24, Z
 64c:	8b 7f       	andi	r24, 0xFB	; 251
 64e:	80 83       	st	Z, r24
 650:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 652:	8d 7f       	andi	r24, 0xFD	; 253
 654:	80 83       	st	Z, r24
 656:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
 658:	81 60       	ori	r24, 0x01	; 1
 65a:	80 83       	st	Z, r24
 65c:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 65e:	2a 95       	dec	r18
 660:	f1 f7       	brne	.-4      	; 0x65e <main+0x10a>
 662:	8e e0       	ldi	r24, 0x0E	; 14
    _delay_us(50);
    LCD_WINST = command;          // put command
 664:	8b bb       	out	0x1b, r24	; 27
 666:	86 ef       	ldi	r24, 0xF6	; 246
 668:	8a 95       	dec	r24
 66a:	f1 f7       	brne	.-4      	; 0x668 <main+0x114>
 66c:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 66e:	8e 7f       	andi	r24, 0xFE	; 254
 670:	80 83       	st	Z, r24
 672:	82 e0       	ldi	r24, 0x02	; 2
 674:	06 c0       	rjmp	.+12     	; 0x682 <main+0x12e>
 676:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 678:	fe e0       	ldi	r31, 0x0E	; 14
 67a:	31 97       	sbiw	r30, 0x01	; 1
 67c:	f1 f7       	brne	.-4      	; 0x67a <main+0x126>
 67e:	00 00       	nop
 680:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 682:	9f ef       	ldi	r25, 0xFF	; 255
 684:	98 0f       	add	r25, r24
 686:	81 11       	cpse	r24, r1
 688:	f6 cf       	rjmp	.-20     	; 0x676 <main+0x122>
 68a:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 68c:	f0 e0       	ldi	r31, 0x00	; 0
 68e:	80 81       	ld	r24, Z
 690:	8b 7f       	andi	r24, 0xFB	; 251
 692:	80 83       	st	Z, r24
 694:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 696:	8d 7f       	andi	r24, 0xFD	; 253
 698:	80 83       	st	Z, r24
 69a:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
 69c:	81 60       	ori	r24, 0x01	; 1
 69e:	80 83       	st	Z, r24
 6a0:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 6a2:	2a 95       	dec	r18
 6a4:	f1 f7       	brne	.-4      	; 0x6a2 <main+0x14e>
 6a6:	86 e0       	ldi	r24, 0x06	; 6
    _delay_us(50);
    LCD_WINST = command;          // put command
 6a8:	8b bb       	out	0x1b, r24	; 27
 6aa:	86 ef       	ldi	r24, 0xF6	; 246
 6ac:	8a 95       	dec	r24
 6ae:	f1 f7       	brne	.-4      	; 0x6ac <main+0x158>
 6b0:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 6b2:	8e 7f       	andi	r24, 0xFE	; 254
 6b4:	80 83       	st	Z, r24
 6b6:	82 e0       	ldi	r24, 0x02	; 2
 6b8:	06 c0       	rjmp	.+12     	; 0x6c6 <main+0x172>
 6ba:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 6bc:	fe e0       	ldi	r31, 0x0E	; 14
 6be:	31 97       	sbiw	r30, 0x01	; 1
 6c0:	f1 f7       	brne	.-4      	; 0x6be <main+0x16a>
 6c2:	00 00       	nop
 6c4:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 6c6:	9f ef       	ldi	r25, 0xFF	; 255
 6c8:	98 0f       	add	r25, r24
 6ca:	81 11       	cpse	r24, r1
 6cc:	f6 cf       	rjmp	.-20     	; 0x6ba <main+0x166>
 6ce:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 6d0:	f0 e0       	ldi	r31, 0x00	; 0
 6d2:	80 81       	ld	r24, Z
 6d4:	8b 7f       	andi	r24, 0xFB	; 251
 6d6:	80 83       	st	Z, r24
 6d8:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 6da:	8d 7f       	andi	r24, 0xFD	; 253
 6dc:	80 83       	st	Z, r24
 6de:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
 6e0:	81 60       	ori	r24, 0x01	; 1
 6e2:	80 83       	st	Z, r24
 6e4:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 6e6:	2a 95       	dec	r18
 6e8:	f1 f7       	brne	.-4      	; 0x6e6 <main+0x192>
 6ea:	81 e0       	ldi	r24, 0x01	; 1
    _delay_us(50);
    LCD_WINST = command;          // put command
 6ec:	8b bb       	out	0x1b, r24	; 27
 6ee:	86 ef       	ldi	r24, 0xF6	; 246
 6f0:	8a 95       	dec	r24
 6f2:	f1 f7       	brne	.-4      	; 0x6f0 <main+0x19c>
 6f4:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 6f6:	8e 7f       	andi	r24, 0xFE	; 254
 6f8:	80 83       	st	Z, r24
 6fa:	82 e0       	ldi	r24, 0x02	; 2
 6fc:	06 c0       	rjmp	.+12     	; 0x70a <main+0x1b6>
 6fe:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 700:	fe e0       	ldi	r31, 0x0E	; 14
 702:	31 97       	sbiw	r30, 0x01	; 1
 704:	f1 f7       	brne	.-4      	; 0x702 <main+0x1ae>
 706:	00 00       	nop
 708:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 70a:	9f ef       	ldi	r25, 0xFF	; 255
 70c:	98 0f       	add	r25, r24
 70e:	81 11       	cpse	r24, r1
 710:	f6 cf       	rjmp	.-20     	; 0x6fe <main+0x1aa>
	LCD_Init();
	SUB_Init();
 712:	26 de       	rcall	.-948    	; 0x360 <SUB_Init>
	PC_Init();
 714:	76 dd       	rcall	.-1300   	; 0x202 <PC_Init>
	OTA_Bridge_Init();
 716:	b8 d0       	rcall	.+368    	; 0x888 <OTA_Bridge_Init>
 718:	78 94       	sei
	
	sei();
 71a:	81 dd       	rcall	.-1278   	; 0x21e <PC_ProcessTx>
	
	
	char msg[32];
	PC_ProcessTx();
 71c:	ff ef       	ldi	r31, 0xFF	; 255
 71e:	2f e7       	ldi	r18, 0x7F	; 127
 720:	86 e1       	ldi	r24, 0x16	; 22
 722:	f1 50       	subi	r31, 0x01	; 1
 724:	20 40       	sbci	r18, 0x00	; 0
 726:	80 40       	sbci	r24, 0x00	; 0
 728:	e1 f7       	brne	.-8      	; 0x722 <main+0x1ce>
 72a:	00 c0       	rjmp	.+0      	; 0x72c <main+0x1d8>
 72c:	00 00       	nop
 72e:	80 91 91 01 	lds	r24, 0x0191	; 0x800191 <sdv_sys+0xf>
	_delay_ms(500);
	while (1)
	{
		if(!sdv_sys.ota_active)
 732:	81 11       	cpse	r24, r1
 734:	a7 c0       	rjmp	.+334    	; 0x884 <main+0x330>
 736:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <sdv_sys+0xd>
		{
			if(sdv_sys.distance_flag){
 73a:	88 23       	and	r24, r24
 73c:	c1 f3       	breq	.-16     	; 0x72e <main+0x1da>
 73e:	80 91 82 01 	lds	r24, 0x0182	; 0x800182 <sdv_sys>
				if(sdv_sys.mode==MODE_EMERGENCY && sdv_sys.distance_cm>=100){
 742:	82 30       	cpi	r24, 0x02	; 2
 744:	41 f4       	brne	.+16     	; 0x756 <main+0x202>
 746:	80 91 86 01 	lds	r24, 0x0186	; 0x800186 <sdv_sys+0x4>
 74a:	90 91 87 01 	lds	r25, 0x0187	; 0x800187 <sdv_sys+0x5>
 74e:	84 36       	cpi	r24, 0x64	; 100
 750:	91 05       	cpc	r25, r1
 752:	08 f0       	brcs	.+2      	; 0x756 <main+0x202>
					Control_ClearEmergency();
 754:	ef dc       	rcall	.-1570   	; 0x134 <Control_ClearEmergency>
 756:	10 92 8f 01 	sts	0x018F, r1	; 0x80018f <sdv_sys+0xd>
				}
				
				sdv_sys.distance_flag=false;
 75a:	b6 dc       	rcall	.-1684   	; 0xc8 <Control_UpdateFromDistance>
				Control_UpdateFromDistance();
 75c:	09 de       	rcall	.-1006   	; 0x370 <SUB_TX_motorcmd>
 75e:	e5 e6       	ldi	r30, 0x65	; 101
				//sub로 모터 명령 전송
				SUB_TX_motorcmd();
 760:	f0 e0       	ldi	r31, 0x00	; 0
 762:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 764:	8b 7f       	andi	r24, 0xFB	; 251
 766:	80 83       	st	Z, r24
 768:	80 81       	ld	r24, Z
 76a:	8d 7f       	andi	r24, 0xFD	; 253
 76c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 76e:	80 81       	ld	r24, Z
 770:	81 60       	ori	r24, 0x01	; 1
 772:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
 774:	96 ef       	ldi	r25, 0xF6	; 246
 776:	9a 95       	dec	r25
 778:	f1 f7       	brne	.-4      	; 0x776 <main+0x222>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 77a:	80 e8       	ldi	r24, 0x80	; 128
 77c:	8b bb       	out	0x1b, r24	; 27
 77e:	26 ef       	ldi	r18, 0xF6	; 246
    _delay_us(50);
    LCD_WINST = command;          // put command
 780:	2a 95       	dec	r18
 782:	f1 f7       	brne	.-4      	; 0x780 <main+0x22c>
 784:	80 81       	ld	r24, Z
 786:	8e 7f       	andi	r24, 0xFE	; 254
 788:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 78a:	ad e2       	ldi	r26, 0x2D	; 45
 78c:	b1 e0       	ldi	r27, 0x01	; 1
 78e:	22 c0       	rjmp	.+68     	; 0x7d4 <main+0x280>
 790:	11 96       	adiw	r26, 0x01	; 1
 792:	81 e0       	ldi	r24, 0x01	; 1
 794:	06 c0       	rjmp	.+12     	; 0x7a2 <main+0x24e>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
 796:	e6 e6       	ldi	r30, 0x66	; 102
 798:	fe e0       	ldi	r31, 0x0E	; 14
 79a:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 79c:	f1 f7       	brne	.-4      	; 0x79a <main+0x246>
 79e:	00 00       	nop
 7a0:	82 2f       	mov	r24, r18
 7a2:	2f ef       	ldi	r18, 0xFF	; 255
 7a4:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 7a6:	81 11       	cpse	r24, r1
 7a8:	f6 cf       	rjmp	.-20     	; 0x796 <main+0x242>
 7aa:	e5 e6       	ldi	r30, 0x65	; 101
 7ac:	f0 e0       	ldi	r31, 0x00	; 0
 7ae:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
 7b0:	84 60       	ori	r24, 0x04	; 4
 7b2:	80 83       	st	Z, r24
 7b4:	80 81       	ld	r24, Z
 7b6:	8d 7f       	andi	r24, 0xFD	; 253
 7b8:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 7ba:	80 81       	ld	r24, Z
 7bc:	81 60       	ori	r24, 0x01	; 1
 7be:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
 7c0:	26 ef       	ldi	r18, 0xF6	; 246
 7c2:	2a 95       	dec	r18
 7c4:	f1 f7       	brne	.-4      	; 0x7c2 <main+0x26e>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 7c6:	9b bb       	out	0x1b, r25	; 27
 7c8:	86 ef       	ldi	r24, 0xF6	; 246
 7ca:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
 7cc:	f1 f7       	brne	.-4      	; 0x7ca <main+0x276>
 7ce:	80 81       	ld	r24, Z
 7d0:	8e 7f       	andi	r24, 0xFE	; 254
 7d2:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 7d4:	9c 91       	ld	r25, X
 7d6:	91 11       	cpse	r25, r1
 7d8:	db cf       	rjmp	.-74     	; 0x790 <main+0x23c>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
 7da:	e2 e8       	ldi	r30, 0x82	; 130
 7dc:	f1 e0       	ldi	r31, 0x01	; 1
 7de:	85 81       	ldd	r24, Z+5	; 0x05
				LCD_Pos(0,0);
				LCD_Str("Dist=");
				sprintf(msg,"%3d cm",sdv_sys.distance_cm);
 7e0:	8f 93       	push	r24
 7e2:	84 81       	ldd	r24, Z+4	; 0x04
 7e4:	8f 93       	push	r24
 7e6:	83 e3       	ldi	r24, 0x33	; 51
 7e8:	91 e0       	ldi	r25, 0x01	; 1
 7ea:	9f 93       	push	r25
 7ec:	8f 93       	push	r24
 7ee:	8e 01       	movw	r16, r28
 7f0:	0f 5f       	subi	r16, 0xFF	; 255
 7f2:	1f 4f       	sbci	r17, 0xFF	; 255
 7f4:	1f 93       	push	r17
 7f6:	0f 93       	push	r16
 7f8:	7f d0       	rcall	.+254    	; 0x8f8 <sprintf>
 7fa:	e5 e6       	ldi	r30, 0x65	; 101
 7fc:	f0 e0       	ldi	r31, 0x00	; 0
 7fe:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
 800:	8b 7f       	andi	r24, 0xFB	; 251
 802:	80 83       	st	Z, r24
 804:	80 81       	ld	r24, Z
 806:	8d 7f       	andi	r24, 0xFD	; 253
 808:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 80a:	80 81       	ld	r24, Z
 80c:	81 60       	ori	r24, 0x01	; 1
 80e:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
 810:	96 ef       	ldi	r25, 0xF6	; 246
 812:	9a 95       	dec	r25
 814:	f1 f7       	brne	.-4      	; 0x812 <main+0x2be>
 816:	80 ec       	ldi	r24, 0xC0	; 192
 818:	8b bb       	out	0x1b, r24	; 27
 81a:	26 ef       	ldi	r18, 0xF6	; 246
    _delay_us(50);
    LCD_WINST = command;          // put command
 81c:	2a 95       	dec	r18
 81e:	f1 f7       	brne	.-4      	; 0x81c <main+0x2c8>
 820:	80 81       	ld	r24, Z
 822:	8e 7f       	andi	r24, 0xFE	; 254
 824:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 826:	0f 90       	pop	r0
 828:	0f 90       	pop	r0
 82a:	0f 90       	pop	r0
 82c:	0f 90       	pop	r0
 82e:	0f 90       	pop	r0
 830:	0f 90       	pop	r0
 832:	d8 01       	movw	r26, r16
 834:	22 c0       	rjmp	.+68     	; 0x87a <main+0x326>
 836:	11 96       	adiw	r26, 0x01	; 1
 838:	81 e0       	ldi	r24, 0x01	; 1
 83a:	06 c0       	rjmp	.+12     	; 0x848 <main+0x2f4>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
 83c:	e6 e6       	ldi	r30, 0x66	; 102
 83e:	fe e0       	ldi	r31, 0x0E	; 14
 840:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 842:	f1 f7       	brne	.-4      	; 0x840 <main+0x2ec>
 844:	00 00       	nop
 846:	82 2f       	mov	r24, r18
 848:	2f ef       	ldi	r18, 0xFF	; 255
 84a:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
 84c:	81 11       	cpse	r24, r1
 84e:	f6 cf       	rjmp	.-20     	; 0x83c <main+0x2e8>
 850:	e5 e6       	ldi	r30, 0x65	; 101
 852:	f0 e0       	ldi	r31, 0x00	; 0
 854:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
 856:	84 60       	ori	r24, 0x04	; 4
 858:	80 83       	st	Z, r24
 85a:	80 81       	ld	r24, Z
 85c:	8d 7f       	andi	r24, 0xFD	; 253
 85e:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
 860:	80 81       	ld	r24, Z
 862:	81 60       	ori	r24, 0x01	; 1
 864:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
 866:	26 ef       	ldi	r18, 0xF6	; 246
 868:	2a 95       	dec	r18
 86a:	f1 f7       	brne	.-4      	; 0x868 <main+0x314>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 86c:	9b bb       	out	0x1b, r25	; 27
 86e:	86 ef       	ldi	r24, 0xF6	; 246
 870:	8a 95       	dec	r24
 872:	f1 f7       	brne	.-4      	; 0x870 <main+0x31c>
 874:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
 876:	8e 7f       	andi	r24, 0xFE	; 254
 878:	80 83       	st	Z, r24
 87a:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
 87c:	91 11       	cpse	r25, r1
 87e:	db cf       	rjmp	.-74     	; 0x836 <main+0x2e2>
 880:	ce dc       	rcall	.-1636   	; 0x21e <PC_ProcessTx>
				LCD_Pos(1,0);
				LCD_Str(msg);
				
				PC_ProcessTx();
 882:	55 cf       	rjmp	.-342    	; 0x72e <main+0x1da>
 884:	02 d0       	rcall	.+4      	; 0x88a <OTA_Bridge_Process>
 886:	53 cf       	rjmp	.-346    	; 0x72e <main+0x1da>

00000888 <OTA_Bridge_Init>:
			
			}		
		}
		else{
			OTA_Bridge_Process();
 888:	08 95       	ret

0000088a <OTA_Bridge_Process>:
 88a:	08 95       	ret

0000088c <SystemState_Init>:

SystemState sdv_sys;

void SystemState_Init(void)
{
	sdv_sys.mode=MODE_AUTO;
 88c:	e2 e8       	ldi	r30, 0x82	; 130
 88e:	f1 e0       	ldi	r31, 0x01	; 1
 890:	10 82       	st	Z, r1
	sdv_sys.motor_cmd=SPEED_STAY;
 892:	84 e0       	ldi	r24, 0x04	; 4
 894:	81 83       	std	Z+1, r24	; 0x01
	sdv_sys.last_motor_cmd=SPEED_STAY;
 896:	82 83       	std	Z+2, r24	; 0x02
	sdv_sys.motor_dir=FORWARD;
 898:	13 82       	std	Z+3, r1	; 0x03
	sdv_sys.speed_cms=0.0;
 89a:	10 86       	std	Z+8, r1	; 0x08
 89c:	11 86       	std	Z+9, r1	; 0x09
 89e:	12 86       	std	Z+10, r1	; 0x0a
 8a0:	13 86       	std	Z+11, r1	; 0x0b
	sdv_sys.fcw_state=FCW_SAFE;
 8a2:	14 86       	std	Z+12, r1	; 0x0c
	sdv_sys.distance_cm=0;
 8a4:	15 82       	std	Z+5, r1	; 0x05
 8a6:	14 82       	std	Z+4, r1	; 0x04
	sdv_sys.last_distance_cm=0;
 8a8:	17 82       	std	Z+7, r1	; 0x07
 8aa:	16 82       	std	Z+6, r1	; 0x06
	sdv_sys.distance_flag=false;
 8ac:	15 86       	std	Z+13, r1	; 0x0d
	sdv_sys.pc_connect=false;
 8ae:	16 86       	std	Z+14, r1	; 0x0e
	sdv_sys.ota_active=false;
 8b0:	17 86       	std	Z+15, r1	; 0x0f
 8b2:	08 95       	ret

000008b4 <__udivmodsi4>:
 8b4:	a1 e2       	ldi	r26, 0x21	; 33
 8b6:	1a 2e       	mov	r1, r26
 8b8:	aa 1b       	sub	r26, r26
 8ba:	bb 1b       	sub	r27, r27
 8bc:	fd 01       	movw	r30, r26
 8be:	0d c0       	rjmp	.+26     	; 0x8da <__udivmodsi4_ep>

000008c0 <__udivmodsi4_loop>:
 8c0:	aa 1f       	adc	r26, r26
 8c2:	bb 1f       	adc	r27, r27
 8c4:	ee 1f       	adc	r30, r30
 8c6:	ff 1f       	adc	r31, r31
 8c8:	a2 17       	cp	r26, r18
 8ca:	b3 07       	cpc	r27, r19
 8cc:	e4 07       	cpc	r30, r20
 8ce:	f5 07       	cpc	r31, r21
 8d0:	20 f0       	brcs	.+8      	; 0x8da <__udivmodsi4_ep>
 8d2:	a2 1b       	sub	r26, r18
 8d4:	b3 0b       	sbc	r27, r19
 8d6:	e4 0b       	sbc	r30, r20
 8d8:	f5 0b       	sbc	r31, r21

000008da <__udivmodsi4_ep>:
 8da:	66 1f       	adc	r22, r22
 8dc:	77 1f       	adc	r23, r23
 8de:	88 1f       	adc	r24, r24
 8e0:	99 1f       	adc	r25, r25
 8e2:	1a 94       	dec	r1
 8e4:	69 f7       	brne	.-38     	; 0x8c0 <__udivmodsi4_loop>
 8e6:	60 95       	com	r22
 8e8:	70 95       	com	r23
 8ea:	80 95       	com	r24
 8ec:	90 95       	com	r25
 8ee:	9b 01       	movw	r18, r22
 8f0:	ac 01       	movw	r20, r24
 8f2:	bd 01       	movw	r22, r26
 8f4:	cf 01       	movw	r24, r30
 8f6:	08 95       	ret

000008f8 <sprintf>:
 8f8:	0f 93       	push	r16
 8fa:	1f 93       	push	r17
 8fc:	cf 93       	push	r28
 8fe:	df 93       	push	r29
 900:	cd b7       	in	r28, 0x3d	; 61
 902:	de b7       	in	r29, 0x3e	; 62
 904:	2e 97       	sbiw	r28, 0x0e	; 14
 906:	0f b6       	in	r0, 0x3f	; 63
 908:	f8 94       	cli
 90a:	de bf       	out	0x3e, r29	; 62
 90c:	0f be       	out	0x3f, r0	; 63
 90e:	cd bf       	out	0x3d, r28	; 61
 910:	0d 89       	ldd	r16, Y+21	; 0x15
 912:	1e 89       	ldd	r17, Y+22	; 0x16
 914:	86 e0       	ldi	r24, 0x06	; 6
 916:	8c 83       	std	Y+4, r24	; 0x04
 918:	1a 83       	std	Y+2, r17	; 0x02
 91a:	09 83       	std	Y+1, r16	; 0x01
 91c:	8f ef       	ldi	r24, 0xFF	; 255
 91e:	9f e7       	ldi	r25, 0x7F	; 127
 920:	9e 83       	std	Y+6, r25	; 0x06
 922:	8d 83       	std	Y+5, r24	; 0x05
 924:	ae 01       	movw	r20, r28
 926:	47 5e       	subi	r20, 0xE7	; 231
 928:	5f 4f       	sbci	r21, 0xFF	; 255
 92a:	6f 89       	ldd	r22, Y+23	; 0x17
 92c:	78 8d       	ldd	r23, Y+24	; 0x18
 92e:	ce 01       	movw	r24, r28
 930:	01 96       	adiw	r24, 0x01	; 1
 932:	10 d0       	rcall	.+32     	; 0x954 <vfprintf>
 934:	ef 81       	ldd	r30, Y+7	; 0x07
 936:	f8 85       	ldd	r31, Y+8	; 0x08
 938:	e0 0f       	add	r30, r16
 93a:	f1 1f       	adc	r31, r17
 93c:	10 82       	st	Z, r1
 93e:	2e 96       	adiw	r28, 0x0e	; 14
 940:	0f b6       	in	r0, 0x3f	; 63
 942:	f8 94       	cli
 944:	de bf       	out	0x3e, r29	; 62
 946:	0f be       	out	0x3f, r0	; 63
 948:	cd bf       	out	0x3d, r28	; 61
 94a:	df 91       	pop	r29
 94c:	cf 91       	pop	r28
 94e:	1f 91       	pop	r17
 950:	0f 91       	pop	r16
 952:	08 95       	ret

00000954 <vfprintf>:
 954:	2f 92       	push	r2
 956:	3f 92       	push	r3
 958:	4f 92       	push	r4
 95a:	5f 92       	push	r5
 95c:	6f 92       	push	r6
 95e:	7f 92       	push	r7
 960:	8f 92       	push	r8
 962:	9f 92       	push	r9
 964:	af 92       	push	r10
 966:	bf 92       	push	r11
 968:	cf 92       	push	r12
 96a:	df 92       	push	r13
 96c:	ef 92       	push	r14
 96e:	ff 92       	push	r15
 970:	0f 93       	push	r16
 972:	1f 93       	push	r17
 974:	cf 93       	push	r28
 976:	df 93       	push	r29
 978:	cd b7       	in	r28, 0x3d	; 61
 97a:	de b7       	in	r29, 0x3e	; 62
 97c:	2b 97       	sbiw	r28, 0x0b	; 11
 97e:	0f b6       	in	r0, 0x3f	; 63
 980:	f8 94       	cli
 982:	de bf       	out	0x3e, r29	; 62
 984:	0f be       	out	0x3f, r0	; 63
 986:	cd bf       	out	0x3d, r28	; 61
 988:	6c 01       	movw	r12, r24
 98a:	7b 01       	movw	r14, r22
 98c:	8a 01       	movw	r16, r20
 98e:	fc 01       	movw	r30, r24
 990:	17 82       	std	Z+7, r1	; 0x07
 992:	16 82       	std	Z+6, r1	; 0x06
 994:	83 81       	ldd	r24, Z+3	; 0x03
 996:	81 ff       	sbrs	r24, 1
 998:	bf c1       	rjmp	.+894    	; 0xd18 <vfprintf+0x3c4>
 99a:	ce 01       	movw	r24, r28
 99c:	01 96       	adiw	r24, 0x01	; 1
 99e:	3c 01       	movw	r6, r24
 9a0:	f6 01       	movw	r30, r12
 9a2:	93 81       	ldd	r25, Z+3	; 0x03
 9a4:	f7 01       	movw	r30, r14
 9a6:	93 fd       	sbrc	r25, 3
 9a8:	85 91       	lpm	r24, Z+
 9aa:	93 ff       	sbrs	r25, 3
 9ac:	81 91       	ld	r24, Z+
 9ae:	7f 01       	movw	r14, r30
 9b0:	88 23       	and	r24, r24
 9b2:	09 f4       	brne	.+2      	; 0x9b6 <vfprintf+0x62>
 9b4:	ad c1       	rjmp	.+858    	; 0xd10 <vfprintf+0x3bc>
 9b6:	85 32       	cpi	r24, 0x25	; 37
 9b8:	39 f4       	brne	.+14     	; 0x9c8 <vfprintf+0x74>
 9ba:	93 fd       	sbrc	r25, 3
 9bc:	85 91       	lpm	r24, Z+
 9be:	93 ff       	sbrs	r25, 3
 9c0:	81 91       	ld	r24, Z+
 9c2:	7f 01       	movw	r14, r30
 9c4:	85 32       	cpi	r24, 0x25	; 37
 9c6:	21 f4       	brne	.+8      	; 0x9d0 <vfprintf+0x7c>
 9c8:	b6 01       	movw	r22, r12
 9ca:	90 e0       	ldi	r25, 0x00	; 0
 9cc:	d6 d1       	rcall	.+940    	; 0xd7a <fputc>
 9ce:	e8 cf       	rjmp	.-48     	; 0x9a0 <vfprintf+0x4c>
 9d0:	91 2c       	mov	r9, r1
 9d2:	21 2c       	mov	r2, r1
 9d4:	31 2c       	mov	r3, r1
 9d6:	ff e1       	ldi	r31, 0x1F	; 31
 9d8:	f3 15       	cp	r31, r3
 9da:	d8 f0       	brcs	.+54     	; 0xa12 <vfprintf+0xbe>
 9dc:	8b 32       	cpi	r24, 0x2B	; 43
 9de:	79 f0       	breq	.+30     	; 0x9fe <vfprintf+0xaa>
 9e0:	38 f4       	brcc	.+14     	; 0x9f0 <vfprintf+0x9c>
 9e2:	80 32       	cpi	r24, 0x20	; 32
 9e4:	79 f0       	breq	.+30     	; 0xa04 <vfprintf+0xb0>
 9e6:	83 32       	cpi	r24, 0x23	; 35
 9e8:	a1 f4       	brne	.+40     	; 0xa12 <vfprintf+0xbe>
 9ea:	23 2d       	mov	r18, r3
 9ec:	20 61       	ori	r18, 0x10	; 16
 9ee:	1d c0       	rjmp	.+58     	; 0xa2a <vfprintf+0xd6>
 9f0:	8d 32       	cpi	r24, 0x2D	; 45
 9f2:	61 f0       	breq	.+24     	; 0xa0c <vfprintf+0xb8>
 9f4:	80 33       	cpi	r24, 0x30	; 48
 9f6:	69 f4       	brne	.+26     	; 0xa12 <vfprintf+0xbe>
 9f8:	23 2d       	mov	r18, r3
 9fa:	21 60       	ori	r18, 0x01	; 1
 9fc:	16 c0       	rjmp	.+44     	; 0xa2a <vfprintf+0xd6>
 9fe:	83 2d       	mov	r24, r3
 a00:	82 60       	ori	r24, 0x02	; 2
 a02:	38 2e       	mov	r3, r24
 a04:	e3 2d       	mov	r30, r3
 a06:	e4 60       	ori	r30, 0x04	; 4
 a08:	3e 2e       	mov	r3, r30
 a0a:	2a c0       	rjmp	.+84     	; 0xa60 <vfprintf+0x10c>
 a0c:	f3 2d       	mov	r31, r3
 a0e:	f8 60       	ori	r31, 0x08	; 8
 a10:	1d c0       	rjmp	.+58     	; 0xa4c <vfprintf+0xf8>
 a12:	37 fc       	sbrc	r3, 7
 a14:	2d c0       	rjmp	.+90     	; 0xa70 <vfprintf+0x11c>
 a16:	20 ed       	ldi	r18, 0xD0	; 208
 a18:	28 0f       	add	r18, r24
 a1a:	2a 30       	cpi	r18, 0x0A	; 10
 a1c:	40 f0       	brcs	.+16     	; 0xa2e <vfprintf+0xda>
 a1e:	8e 32       	cpi	r24, 0x2E	; 46
 a20:	b9 f4       	brne	.+46     	; 0xa50 <vfprintf+0xfc>
 a22:	36 fc       	sbrc	r3, 6
 a24:	75 c1       	rjmp	.+746    	; 0xd10 <vfprintf+0x3bc>
 a26:	23 2d       	mov	r18, r3
 a28:	20 64       	ori	r18, 0x40	; 64
 a2a:	32 2e       	mov	r3, r18
 a2c:	19 c0       	rjmp	.+50     	; 0xa60 <vfprintf+0x10c>
 a2e:	36 fe       	sbrs	r3, 6
 a30:	06 c0       	rjmp	.+12     	; 0xa3e <vfprintf+0xea>
 a32:	8a e0       	ldi	r24, 0x0A	; 10
 a34:	98 9e       	mul	r9, r24
 a36:	20 0d       	add	r18, r0
 a38:	11 24       	eor	r1, r1
 a3a:	92 2e       	mov	r9, r18
 a3c:	11 c0       	rjmp	.+34     	; 0xa60 <vfprintf+0x10c>
 a3e:	ea e0       	ldi	r30, 0x0A	; 10
 a40:	2e 9e       	mul	r2, r30
 a42:	20 0d       	add	r18, r0
 a44:	11 24       	eor	r1, r1
 a46:	22 2e       	mov	r2, r18
 a48:	f3 2d       	mov	r31, r3
 a4a:	f0 62       	ori	r31, 0x20	; 32
 a4c:	3f 2e       	mov	r3, r31
 a4e:	08 c0       	rjmp	.+16     	; 0xa60 <vfprintf+0x10c>
 a50:	8c 36       	cpi	r24, 0x6C	; 108
 a52:	21 f4       	brne	.+8      	; 0xa5c <vfprintf+0x108>
 a54:	83 2d       	mov	r24, r3
 a56:	80 68       	ori	r24, 0x80	; 128
 a58:	38 2e       	mov	r3, r24
 a5a:	02 c0       	rjmp	.+4      	; 0xa60 <vfprintf+0x10c>
 a5c:	88 36       	cpi	r24, 0x68	; 104
 a5e:	41 f4       	brne	.+16     	; 0xa70 <vfprintf+0x11c>
 a60:	f7 01       	movw	r30, r14
 a62:	93 fd       	sbrc	r25, 3
 a64:	85 91       	lpm	r24, Z+
 a66:	93 ff       	sbrs	r25, 3
 a68:	81 91       	ld	r24, Z+
 a6a:	7f 01       	movw	r14, r30
 a6c:	81 11       	cpse	r24, r1
 a6e:	b3 cf       	rjmp	.-154    	; 0x9d6 <vfprintf+0x82>
 a70:	98 2f       	mov	r25, r24
 a72:	9f 7d       	andi	r25, 0xDF	; 223
 a74:	95 54       	subi	r25, 0x45	; 69
 a76:	93 30       	cpi	r25, 0x03	; 3
 a78:	28 f4       	brcc	.+10     	; 0xa84 <vfprintf+0x130>
 a7a:	0c 5f       	subi	r16, 0xFC	; 252
 a7c:	1f 4f       	sbci	r17, 0xFF	; 255
 a7e:	9f e3       	ldi	r25, 0x3F	; 63
 a80:	99 83       	std	Y+1, r25	; 0x01
 a82:	0d c0       	rjmp	.+26     	; 0xa9e <vfprintf+0x14a>
 a84:	83 36       	cpi	r24, 0x63	; 99
 a86:	31 f0       	breq	.+12     	; 0xa94 <vfprintf+0x140>
 a88:	83 37       	cpi	r24, 0x73	; 115
 a8a:	71 f0       	breq	.+28     	; 0xaa8 <vfprintf+0x154>
 a8c:	83 35       	cpi	r24, 0x53	; 83
 a8e:	09 f0       	breq	.+2      	; 0xa92 <vfprintf+0x13e>
 a90:	55 c0       	rjmp	.+170    	; 0xb3c <vfprintf+0x1e8>
 a92:	20 c0       	rjmp	.+64     	; 0xad4 <vfprintf+0x180>
 a94:	f8 01       	movw	r30, r16
 a96:	80 81       	ld	r24, Z
 a98:	89 83       	std	Y+1, r24	; 0x01
 a9a:	0e 5f       	subi	r16, 0xFE	; 254
 a9c:	1f 4f       	sbci	r17, 0xFF	; 255
 a9e:	88 24       	eor	r8, r8
 aa0:	83 94       	inc	r8
 aa2:	91 2c       	mov	r9, r1
 aa4:	53 01       	movw	r10, r6
 aa6:	12 c0       	rjmp	.+36     	; 0xacc <vfprintf+0x178>
 aa8:	28 01       	movw	r4, r16
 aaa:	f2 e0       	ldi	r31, 0x02	; 2
 aac:	4f 0e       	add	r4, r31
 aae:	51 1c       	adc	r5, r1
 ab0:	f8 01       	movw	r30, r16
 ab2:	a0 80       	ld	r10, Z
 ab4:	b1 80       	ldd	r11, Z+1	; 0x01
 ab6:	36 fe       	sbrs	r3, 6
 ab8:	03 c0       	rjmp	.+6      	; 0xac0 <vfprintf+0x16c>
 aba:	69 2d       	mov	r22, r9
 abc:	70 e0       	ldi	r23, 0x00	; 0
 abe:	02 c0       	rjmp	.+4      	; 0xac4 <vfprintf+0x170>
 ac0:	6f ef       	ldi	r22, 0xFF	; 255
 ac2:	7f ef       	ldi	r23, 0xFF	; 255
 ac4:	c5 01       	movw	r24, r10
 ac6:	4e d1       	rcall	.+668    	; 0xd64 <strnlen>
 ac8:	4c 01       	movw	r8, r24
 aca:	82 01       	movw	r16, r4
 acc:	f3 2d       	mov	r31, r3
 ace:	ff 77       	andi	r31, 0x7F	; 127
 ad0:	3f 2e       	mov	r3, r31
 ad2:	15 c0       	rjmp	.+42     	; 0xafe <vfprintf+0x1aa>
 ad4:	28 01       	movw	r4, r16
 ad6:	22 e0       	ldi	r18, 0x02	; 2
 ad8:	42 0e       	add	r4, r18
 ada:	51 1c       	adc	r5, r1
 adc:	f8 01       	movw	r30, r16
 ade:	a0 80       	ld	r10, Z
 ae0:	b1 80       	ldd	r11, Z+1	; 0x01
 ae2:	36 fe       	sbrs	r3, 6
 ae4:	03 c0       	rjmp	.+6      	; 0xaec <vfprintf+0x198>
 ae6:	69 2d       	mov	r22, r9
 ae8:	70 e0       	ldi	r23, 0x00	; 0
 aea:	02 c0       	rjmp	.+4      	; 0xaf0 <vfprintf+0x19c>
 aec:	6f ef       	ldi	r22, 0xFF	; 255
 aee:	7f ef       	ldi	r23, 0xFF	; 255
 af0:	c5 01       	movw	r24, r10
 af2:	2d d1       	rcall	.+602    	; 0xd4e <strnlen_P>
 af4:	4c 01       	movw	r8, r24
 af6:	f3 2d       	mov	r31, r3
 af8:	f0 68       	ori	r31, 0x80	; 128
 afa:	3f 2e       	mov	r3, r31
 afc:	82 01       	movw	r16, r4
 afe:	33 fc       	sbrc	r3, 3
 b00:	19 c0       	rjmp	.+50     	; 0xb34 <vfprintf+0x1e0>
 b02:	82 2d       	mov	r24, r2
 b04:	90 e0       	ldi	r25, 0x00	; 0
 b06:	88 16       	cp	r8, r24
 b08:	99 06       	cpc	r9, r25
 b0a:	a0 f4       	brcc	.+40     	; 0xb34 <vfprintf+0x1e0>
 b0c:	b6 01       	movw	r22, r12
 b0e:	80 e2       	ldi	r24, 0x20	; 32
 b10:	90 e0       	ldi	r25, 0x00	; 0
 b12:	33 d1       	rcall	.+614    	; 0xd7a <fputc>
 b14:	2a 94       	dec	r2
 b16:	f5 cf       	rjmp	.-22     	; 0xb02 <vfprintf+0x1ae>
 b18:	f5 01       	movw	r30, r10
 b1a:	37 fc       	sbrc	r3, 7
 b1c:	85 91       	lpm	r24, Z+
 b1e:	37 fe       	sbrs	r3, 7
 b20:	81 91       	ld	r24, Z+
 b22:	5f 01       	movw	r10, r30
 b24:	b6 01       	movw	r22, r12
 b26:	90 e0       	ldi	r25, 0x00	; 0
 b28:	28 d1       	rcall	.+592    	; 0xd7a <fputc>
 b2a:	21 10       	cpse	r2, r1
 b2c:	2a 94       	dec	r2
 b2e:	21 e0       	ldi	r18, 0x01	; 1
 b30:	82 1a       	sub	r8, r18
 b32:	91 08       	sbc	r9, r1
 b34:	81 14       	cp	r8, r1
 b36:	91 04       	cpc	r9, r1
 b38:	79 f7       	brne	.-34     	; 0xb18 <vfprintf+0x1c4>
 b3a:	e1 c0       	rjmp	.+450    	; 0xcfe <vfprintf+0x3aa>
 b3c:	84 36       	cpi	r24, 0x64	; 100
 b3e:	11 f0       	breq	.+4      	; 0xb44 <vfprintf+0x1f0>
 b40:	89 36       	cpi	r24, 0x69	; 105
 b42:	39 f5       	brne	.+78     	; 0xb92 <vfprintf+0x23e>
 b44:	f8 01       	movw	r30, r16
 b46:	37 fe       	sbrs	r3, 7
 b48:	07 c0       	rjmp	.+14     	; 0xb58 <vfprintf+0x204>
 b4a:	60 81       	ld	r22, Z
 b4c:	71 81       	ldd	r23, Z+1	; 0x01
 b4e:	82 81       	ldd	r24, Z+2	; 0x02
 b50:	93 81       	ldd	r25, Z+3	; 0x03
 b52:	0c 5f       	subi	r16, 0xFC	; 252
 b54:	1f 4f       	sbci	r17, 0xFF	; 255
 b56:	08 c0       	rjmp	.+16     	; 0xb68 <vfprintf+0x214>
 b58:	60 81       	ld	r22, Z
 b5a:	71 81       	ldd	r23, Z+1	; 0x01
 b5c:	07 2e       	mov	r0, r23
 b5e:	00 0c       	add	r0, r0
 b60:	88 0b       	sbc	r24, r24
 b62:	99 0b       	sbc	r25, r25
 b64:	0e 5f       	subi	r16, 0xFE	; 254
 b66:	1f 4f       	sbci	r17, 0xFF	; 255
 b68:	f3 2d       	mov	r31, r3
 b6a:	ff 76       	andi	r31, 0x6F	; 111
 b6c:	3f 2e       	mov	r3, r31
 b6e:	97 ff       	sbrs	r25, 7
 b70:	09 c0       	rjmp	.+18     	; 0xb84 <vfprintf+0x230>
 b72:	90 95       	com	r25
 b74:	80 95       	com	r24
 b76:	70 95       	com	r23
 b78:	61 95       	neg	r22
 b7a:	7f 4f       	sbci	r23, 0xFF	; 255
 b7c:	8f 4f       	sbci	r24, 0xFF	; 255
 b7e:	9f 4f       	sbci	r25, 0xFF	; 255
 b80:	f0 68       	ori	r31, 0x80	; 128
 b82:	3f 2e       	mov	r3, r31
 b84:	2a e0       	ldi	r18, 0x0A	; 10
 b86:	30 e0       	ldi	r19, 0x00	; 0
 b88:	a3 01       	movw	r20, r6
 b8a:	33 d1       	rcall	.+614    	; 0xdf2 <__ultoa_invert>
 b8c:	88 2e       	mov	r8, r24
 b8e:	86 18       	sub	r8, r6
 b90:	44 c0       	rjmp	.+136    	; 0xc1a <vfprintf+0x2c6>
 b92:	85 37       	cpi	r24, 0x75	; 117
 b94:	31 f4       	brne	.+12     	; 0xba2 <vfprintf+0x24e>
 b96:	23 2d       	mov	r18, r3
 b98:	2f 7e       	andi	r18, 0xEF	; 239
 b9a:	b2 2e       	mov	r11, r18
 b9c:	2a e0       	ldi	r18, 0x0A	; 10
 b9e:	30 e0       	ldi	r19, 0x00	; 0
 ba0:	25 c0       	rjmp	.+74     	; 0xbec <vfprintf+0x298>
 ba2:	93 2d       	mov	r25, r3
 ba4:	99 7f       	andi	r25, 0xF9	; 249
 ba6:	b9 2e       	mov	r11, r25
 ba8:	8f 36       	cpi	r24, 0x6F	; 111
 baa:	c1 f0       	breq	.+48     	; 0xbdc <vfprintf+0x288>
 bac:	18 f4       	brcc	.+6      	; 0xbb4 <vfprintf+0x260>
 bae:	88 35       	cpi	r24, 0x58	; 88
 bb0:	79 f0       	breq	.+30     	; 0xbd0 <vfprintf+0x27c>
 bb2:	ae c0       	rjmp	.+348    	; 0xd10 <vfprintf+0x3bc>
 bb4:	80 37       	cpi	r24, 0x70	; 112
 bb6:	19 f0       	breq	.+6      	; 0xbbe <vfprintf+0x26a>
 bb8:	88 37       	cpi	r24, 0x78	; 120
 bba:	21 f0       	breq	.+8      	; 0xbc4 <vfprintf+0x270>
 bbc:	a9 c0       	rjmp	.+338    	; 0xd10 <vfprintf+0x3bc>
 bbe:	e9 2f       	mov	r30, r25
 bc0:	e0 61       	ori	r30, 0x10	; 16
 bc2:	be 2e       	mov	r11, r30
 bc4:	b4 fe       	sbrs	r11, 4
 bc6:	0d c0       	rjmp	.+26     	; 0xbe2 <vfprintf+0x28e>
 bc8:	fb 2d       	mov	r31, r11
 bca:	f4 60       	ori	r31, 0x04	; 4
 bcc:	bf 2e       	mov	r11, r31
 bce:	09 c0       	rjmp	.+18     	; 0xbe2 <vfprintf+0x28e>
 bd0:	34 fe       	sbrs	r3, 4
 bd2:	0a c0       	rjmp	.+20     	; 0xbe8 <vfprintf+0x294>
 bd4:	29 2f       	mov	r18, r25
 bd6:	26 60       	ori	r18, 0x06	; 6
 bd8:	b2 2e       	mov	r11, r18
 bda:	06 c0       	rjmp	.+12     	; 0xbe8 <vfprintf+0x294>
 bdc:	28 e0       	ldi	r18, 0x08	; 8
 bde:	30 e0       	ldi	r19, 0x00	; 0
 be0:	05 c0       	rjmp	.+10     	; 0xbec <vfprintf+0x298>
 be2:	20 e1       	ldi	r18, 0x10	; 16
 be4:	30 e0       	ldi	r19, 0x00	; 0
 be6:	02 c0       	rjmp	.+4      	; 0xbec <vfprintf+0x298>
 be8:	20 e1       	ldi	r18, 0x10	; 16
 bea:	32 e0       	ldi	r19, 0x02	; 2
 bec:	f8 01       	movw	r30, r16
 bee:	b7 fe       	sbrs	r11, 7
 bf0:	07 c0       	rjmp	.+14     	; 0xc00 <vfprintf+0x2ac>
 bf2:	60 81       	ld	r22, Z
 bf4:	71 81       	ldd	r23, Z+1	; 0x01
 bf6:	82 81       	ldd	r24, Z+2	; 0x02
 bf8:	93 81       	ldd	r25, Z+3	; 0x03
 bfa:	0c 5f       	subi	r16, 0xFC	; 252
 bfc:	1f 4f       	sbci	r17, 0xFF	; 255
 bfe:	06 c0       	rjmp	.+12     	; 0xc0c <vfprintf+0x2b8>
 c00:	60 81       	ld	r22, Z
 c02:	71 81       	ldd	r23, Z+1	; 0x01
 c04:	80 e0       	ldi	r24, 0x00	; 0
 c06:	90 e0       	ldi	r25, 0x00	; 0
 c08:	0e 5f       	subi	r16, 0xFE	; 254
 c0a:	1f 4f       	sbci	r17, 0xFF	; 255
 c0c:	a3 01       	movw	r20, r6
 c0e:	f1 d0       	rcall	.+482    	; 0xdf2 <__ultoa_invert>
 c10:	88 2e       	mov	r8, r24
 c12:	86 18       	sub	r8, r6
 c14:	fb 2d       	mov	r31, r11
 c16:	ff 77       	andi	r31, 0x7F	; 127
 c18:	3f 2e       	mov	r3, r31
 c1a:	36 fe       	sbrs	r3, 6
 c1c:	0d c0       	rjmp	.+26     	; 0xc38 <vfprintf+0x2e4>
 c1e:	23 2d       	mov	r18, r3
 c20:	2e 7f       	andi	r18, 0xFE	; 254
 c22:	a2 2e       	mov	r10, r18
 c24:	89 14       	cp	r8, r9
 c26:	58 f4       	brcc	.+22     	; 0xc3e <vfprintf+0x2ea>
 c28:	34 fe       	sbrs	r3, 4
 c2a:	0b c0       	rjmp	.+22     	; 0xc42 <vfprintf+0x2ee>
 c2c:	32 fc       	sbrc	r3, 2
 c2e:	09 c0       	rjmp	.+18     	; 0xc42 <vfprintf+0x2ee>
 c30:	83 2d       	mov	r24, r3
 c32:	8e 7e       	andi	r24, 0xEE	; 238
 c34:	a8 2e       	mov	r10, r24
 c36:	05 c0       	rjmp	.+10     	; 0xc42 <vfprintf+0x2ee>
 c38:	b8 2c       	mov	r11, r8
 c3a:	a3 2c       	mov	r10, r3
 c3c:	03 c0       	rjmp	.+6      	; 0xc44 <vfprintf+0x2f0>
 c3e:	b8 2c       	mov	r11, r8
 c40:	01 c0       	rjmp	.+2      	; 0xc44 <vfprintf+0x2f0>
 c42:	b9 2c       	mov	r11, r9
 c44:	a4 fe       	sbrs	r10, 4
 c46:	0f c0       	rjmp	.+30     	; 0xc66 <vfprintf+0x312>
 c48:	fe 01       	movw	r30, r28
 c4a:	e8 0d       	add	r30, r8
 c4c:	f1 1d       	adc	r31, r1
 c4e:	80 81       	ld	r24, Z
 c50:	80 33       	cpi	r24, 0x30	; 48
 c52:	21 f4       	brne	.+8      	; 0xc5c <vfprintf+0x308>
 c54:	9a 2d       	mov	r25, r10
 c56:	99 7e       	andi	r25, 0xE9	; 233
 c58:	a9 2e       	mov	r10, r25
 c5a:	09 c0       	rjmp	.+18     	; 0xc6e <vfprintf+0x31a>
 c5c:	a2 fe       	sbrs	r10, 2
 c5e:	06 c0       	rjmp	.+12     	; 0xc6c <vfprintf+0x318>
 c60:	b3 94       	inc	r11
 c62:	b3 94       	inc	r11
 c64:	04 c0       	rjmp	.+8      	; 0xc6e <vfprintf+0x31a>
 c66:	8a 2d       	mov	r24, r10
 c68:	86 78       	andi	r24, 0x86	; 134
 c6a:	09 f0       	breq	.+2      	; 0xc6e <vfprintf+0x31a>
 c6c:	b3 94       	inc	r11
 c6e:	a3 fc       	sbrc	r10, 3
 c70:	10 c0       	rjmp	.+32     	; 0xc92 <vfprintf+0x33e>
 c72:	a0 fe       	sbrs	r10, 0
 c74:	06 c0       	rjmp	.+12     	; 0xc82 <vfprintf+0x32e>
 c76:	b2 14       	cp	r11, r2
 c78:	80 f4       	brcc	.+32     	; 0xc9a <vfprintf+0x346>
 c7a:	28 0c       	add	r2, r8
 c7c:	92 2c       	mov	r9, r2
 c7e:	9b 18       	sub	r9, r11
 c80:	0d c0       	rjmp	.+26     	; 0xc9c <vfprintf+0x348>
 c82:	b2 14       	cp	r11, r2
 c84:	58 f4       	brcc	.+22     	; 0xc9c <vfprintf+0x348>
 c86:	b6 01       	movw	r22, r12
 c88:	80 e2       	ldi	r24, 0x20	; 32
 c8a:	90 e0       	ldi	r25, 0x00	; 0
 c8c:	76 d0       	rcall	.+236    	; 0xd7a <fputc>
 c8e:	b3 94       	inc	r11
 c90:	f8 cf       	rjmp	.-16     	; 0xc82 <vfprintf+0x32e>
 c92:	b2 14       	cp	r11, r2
 c94:	18 f4       	brcc	.+6      	; 0xc9c <vfprintf+0x348>
 c96:	2b 18       	sub	r2, r11
 c98:	02 c0       	rjmp	.+4      	; 0xc9e <vfprintf+0x34a>
 c9a:	98 2c       	mov	r9, r8
 c9c:	21 2c       	mov	r2, r1
 c9e:	a4 fe       	sbrs	r10, 4
 ca0:	0f c0       	rjmp	.+30     	; 0xcc0 <vfprintf+0x36c>
 ca2:	b6 01       	movw	r22, r12
 ca4:	80 e3       	ldi	r24, 0x30	; 48
 ca6:	90 e0       	ldi	r25, 0x00	; 0
 ca8:	68 d0       	rcall	.+208    	; 0xd7a <fputc>
 caa:	a2 fe       	sbrs	r10, 2
 cac:	16 c0       	rjmp	.+44     	; 0xcda <vfprintf+0x386>
 cae:	a1 fc       	sbrc	r10, 1
 cb0:	03 c0       	rjmp	.+6      	; 0xcb8 <vfprintf+0x364>
 cb2:	88 e7       	ldi	r24, 0x78	; 120
 cb4:	90 e0       	ldi	r25, 0x00	; 0
 cb6:	02 c0       	rjmp	.+4      	; 0xcbc <vfprintf+0x368>
 cb8:	88 e5       	ldi	r24, 0x58	; 88
 cba:	90 e0       	ldi	r25, 0x00	; 0
 cbc:	b6 01       	movw	r22, r12
 cbe:	0c c0       	rjmp	.+24     	; 0xcd8 <vfprintf+0x384>
 cc0:	8a 2d       	mov	r24, r10
 cc2:	86 78       	andi	r24, 0x86	; 134
 cc4:	51 f0       	breq	.+20     	; 0xcda <vfprintf+0x386>
 cc6:	a1 fe       	sbrs	r10, 1
 cc8:	02 c0       	rjmp	.+4      	; 0xcce <vfprintf+0x37a>
 cca:	8b e2       	ldi	r24, 0x2B	; 43
 ccc:	01 c0       	rjmp	.+2      	; 0xcd0 <vfprintf+0x37c>
 cce:	80 e2       	ldi	r24, 0x20	; 32
 cd0:	a7 fc       	sbrc	r10, 7
 cd2:	8d e2       	ldi	r24, 0x2D	; 45
 cd4:	b6 01       	movw	r22, r12
 cd6:	90 e0       	ldi	r25, 0x00	; 0
 cd8:	50 d0       	rcall	.+160    	; 0xd7a <fputc>
 cda:	89 14       	cp	r8, r9
 cdc:	30 f4       	brcc	.+12     	; 0xcea <vfprintf+0x396>
 cde:	b6 01       	movw	r22, r12
 ce0:	80 e3       	ldi	r24, 0x30	; 48
 ce2:	90 e0       	ldi	r25, 0x00	; 0
 ce4:	4a d0       	rcall	.+148    	; 0xd7a <fputc>
 ce6:	9a 94       	dec	r9
 ce8:	f8 cf       	rjmp	.-16     	; 0xcda <vfprintf+0x386>
 cea:	8a 94       	dec	r8
 cec:	f3 01       	movw	r30, r6
 cee:	e8 0d       	add	r30, r8
 cf0:	f1 1d       	adc	r31, r1
 cf2:	80 81       	ld	r24, Z
 cf4:	b6 01       	movw	r22, r12
 cf6:	90 e0       	ldi	r25, 0x00	; 0
 cf8:	40 d0       	rcall	.+128    	; 0xd7a <fputc>
 cfa:	81 10       	cpse	r8, r1
 cfc:	f6 cf       	rjmp	.-20     	; 0xcea <vfprintf+0x396>
 cfe:	22 20       	and	r2, r2
 d00:	09 f4       	brne	.+2      	; 0xd04 <vfprintf+0x3b0>
 d02:	4e ce       	rjmp	.-868    	; 0x9a0 <vfprintf+0x4c>
 d04:	b6 01       	movw	r22, r12
 d06:	80 e2       	ldi	r24, 0x20	; 32
 d08:	90 e0       	ldi	r25, 0x00	; 0
 d0a:	37 d0       	rcall	.+110    	; 0xd7a <fputc>
 d0c:	2a 94       	dec	r2
 d0e:	f7 cf       	rjmp	.-18     	; 0xcfe <vfprintf+0x3aa>
 d10:	f6 01       	movw	r30, r12
 d12:	86 81       	ldd	r24, Z+6	; 0x06
 d14:	97 81       	ldd	r25, Z+7	; 0x07
 d16:	02 c0       	rjmp	.+4      	; 0xd1c <vfprintf+0x3c8>
 d18:	8f ef       	ldi	r24, 0xFF	; 255
 d1a:	9f ef       	ldi	r25, 0xFF	; 255
 d1c:	2b 96       	adiw	r28, 0x0b	; 11
 d1e:	0f b6       	in	r0, 0x3f	; 63
 d20:	f8 94       	cli
 d22:	de bf       	out	0x3e, r29	; 62
 d24:	0f be       	out	0x3f, r0	; 63
 d26:	cd bf       	out	0x3d, r28	; 61
 d28:	df 91       	pop	r29
 d2a:	cf 91       	pop	r28
 d2c:	1f 91       	pop	r17
 d2e:	0f 91       	pop	r16
 d30:	ff 90       	pop	r15
 d32:	ef 90       	pop	r14
 d34:	df 90       	pop	r13
 d36:	cf 90       	pop	r12
 d38:	bf 90       	pop	r11
 d3a:	af 90       	pop	r10
 d3c:	9f 90       	pop	r9
 d3e:	8f 90       	pop	r8
 d40:	7f 90       	pop	r7
 d42:	6f 90       	pop	r6
 d44:	5f 90       	pop	r5
 d46:	4f 90       	pop	r4
 d48:	3f 90       	pop	r3
 d4a:	2f 90       	pop	r2
 d4c:	08 95       	ret

00000d4e <strnlen_P>:
 d4e:	fc 01       	movw	r30, r24
 d50:	05 90       	lpm	r0, Z+
 d52:	61 50       	subi	r22, 0x01	; 1
 d54:	70 40       	sbci	r23, 0x00	; 0
 d56:	01 10       	cpse	r0, r1
 d58:	d8 f7       	brcc	.-10     	; 0xd50 <strnlen_P+0x2>
 d5a:	80 95       	com	r24
 d5c:	90 95       	com	r25
 d5e:	8e 0f       	add	r24, r30
 d60:	9f 1f       	adc	r25, r31
 d62:	08 95       	ret

00000d64 <strnlen>:
 d64:	fc 01       	movw	r30, r24
 d66:	61 50       	subi	r22, 0x01	; 1
 d68:	70 40       	sbci	r23, 0x00	; 0
 d6a:	01 90       	ld	r0, Z+
 d6c:	01 10       	cpse	r0, r1
 d6e:	d8 f7       	brcc	.-10     	; 0xd66 <strnlen+0x2>
 d70:	80 95       	com	r24
 d72:	90 95       	com	r25
 d74:	8e 0f       	add	r24, r30
 d76:	9f 1f       	adc	r25, r31
 d78:	08 95       	ret

00000d7a <fputc>:
 d7a:	0f 93       	push	r16
 d7c:	1f 93       	push	r17
 d7e:	cf 93       	push	r28
 d80:	df 93       	push	r29
 d82:	fb 01       	movw	r30, r22
 d84:	23 81       	ldd	r18, Z+3	; 0x03
 d86:	21 fd       	sbrc	r18, 1
 d88:	03 c0       	rjmp	.+6      	; 0xd90 <fputc+0x16>
 d8a:	8f ef       	ldi	r24, 0xFF	; 255
 d8c:	9f ef       	ldi	r25, 0xFF	; 255
 d8e:	2c c0       	rjmp	.+88     	; 0xde8 <fputc+0x6e>
 d90:	22 ff       	sbrs	r18, 2
 d92:	16 c0       	rjmp	.+44     	; 0xdc0 <fputc+0x46>
 d94:	46 81       	ldd	r20, Z+6	; 0x06
 d96:	57 81       	ldd	r21, Z+7	; 0x07
 d98:	24 81       	ldd	r18, Z+4	; 0x04
 d9a:	35 81       	ldd	r19, Z+5	; 0x05
 d9c:	42 17       	cp	r20, r18
 d9e:	53 07       	cpc	r21, r19
 da0:	44 f4       	brge	.+16     	; 0xdb2 <fputc+0x38>
 da2:	a0 81       	ld	r26, Z
 da4:	b1 81       	ldd	r27, Z+1	; 0x01
 da6:	9d 01       	movw	r18, r26
 da8:	2f 5f       	subi	r18, 0xFF	; 255
 daa:	3f 4f       	sbci	r19, 0xFF	; 255
 dac:	31 83       	std	Z+1, r19	; 0x01
 dae:	20 83       	st	Z, r18
 db0:	8c 93       	st	X, r24
 db2:	26 81       	ldd	r18, Z+6	; 0x06
 db4:	37 81       	ldd	r19, Z+7	; 0x07
 db6:	2f 5f       	subi	r18, 0xFF	; 255
 db8:	3f 4f       	sbci	r19, 0xFF	; 255
 dba:	37 83       	std	Z+7, r19	; 0x07
 dbc:	26 83       	std	Z+6, r18	; 0x06
 dbe:	14 c0       	rjmp	.+40     	; 0xde8 <fputc+0x6e>
 dc0:	8b 01       	movw	r16, r22
 dc2:	ec 01       	movw	r28, r24
 dc4:	fb 01       	movw	r30, r22
 dc6:	00 84       	ldd	r0, Z+8	; 0x08
 dc8:	f1 85       	ldd	r31, Z+9	; 0x09
 dca:	e0 2d       	mov	r30, r0
 dcc:	09 95       	icall
 dce:	89 2b       	or	r24, r25
 dd0:	e1 f6       	brne	.-72     	; 0xd8a <fputc+0x10>
 dd2:	d8 01       	movw	r26, r16
 dd4:	16 96       	adiw	r26, 0x06	; 6
 dd6:	8d 91       	ld	r24, X+
 dd8:	9c 91       	ld	r25, X
 dda:	17 97       	sbiw	r26, 0x07	; 7
 ddc:	01 96       	adiw	r24, 0x01	; 1
 dde:	17 96       	adiw	r26, 0x07	; 7
 de0:	9c 93       	st	X, r25
 de2:	8e 93       	st	-X, r24
 de4:	16 97       	sbiw	r26, 0x06	; 6
 de6:	ce 01       	movw	r24, r28
 de8:	df 91       	pop	r29
 dea:	cf 91       	pop	r28
 dec:	1f 91       	pop	r17
 dee:	0f 91       	pop	r16
 df0:	08 95       	ret

00000df2 <__ultoa_invert>:
 df2:	fa 01       	movw	r30, r20
 df4:	aa 27       	eor	r26, r26
 df6:	28 30       	cpi	r18, 0x08	; 8
 df8:	51 f1       	breq	.+84     	; 0xe4e <__ultoa_invert+0x5c>
 dfa:	20 31       	cpi	r18, 0x10	; 16
 dfc:	81 f1       	breq	.+96     	; 0xe5e <__ultoa_invert+0x6c>
 dfe:	e8 94       	clt
 e00:	6f 93       	push	r22
 e02:	6e 7f       	andi	r22, 0xFE	; 254
 e04:	6e 5f       	subi	r22, 0xFE	; 254
 e06:	7f 4f       	sbci	r23, 0xFF	; 255
 e08:	8f 4f       	sbci	r24, 0xFF	; 255
 e0a:	9f 4f       	sbci	r25, 0xFF	; 255
 e0c:	af 4f       	sbci	r26, 0xFF	; 255
 e0e:	b1 e0       	ldi	r27, 0x01	; 1
 e10:	3e d0       	rcall	.+124    	; 0xe8e <__ultoa_invert+0x9c>
 e12:	b4 e0       	ldi	r27, 0x04	; 4
 e14:	3c d0       	rcall	.+120    	; 0xe8e <__ultoa_invert+0x9c>
 e16:	67 0f       	add	r22, r23
 e18:	78 1f       	adc	r23, r24
 e1a:	89 1f       	adc	r24, r25
 e1c:	9a 1f       	adc	r25, r26
 e1e:	a1 1d       	adc	r26, r1
 e20:	68 0f       	add	r22, r24
 e22:	79 1f       	adc	r23, r25
 e24:	8a 1f       	adc	r24, r26
 e26:	91 1d       	adc	r25, r1
 e28:	a1 1d       	adc	r26, r1
 e2a:	6a 0f       	add	r22, r26
 e2c:	71 1d       	adc	r23, r1
 e2e:	81 1d       	adc	r24, r1
 e30:	91 1d       	adc	r25, r1
 e32:	a1 1d       	adc	r26, r1
 e34:	20 d0       	rcall	.+64     	; 0xe76 <__ultoa_invert+0x84>
 e36:	09 f4       	brne	.+2      	; 0xe3a <__ultoa_invert+0x48>
 e38:	68 94       	set
 e3a:	3f 91       	pop	r19
 e3c:	2a e0       	ldi	r18, 0x0A	; 10
 e3e:	26 9f       	mul	r18, r22
 e40:	11 24       	eor	r1, r1
 e42:	30 19       	sub	r19, r0
 e44:	30 5d       	subi	r19, 0xD0	; 208
 e46:	31 93       	st	Z+, r19
 e48:	de f6       	brtc	.-74     	; 0xe00 <__ultoa_invert+0xe>
 e4a:	cf 01       	movw	r24, r30
 e4c:	08 95       	ret
 e4e:	46 2f       	mov	r20, r22
 e50:	47 70       	andi	r20, 0x07	; 7
 e52:	40 5d       	subi	r20, 0xD0	; 208
 e54:	41 93       	st	Z+, r20
 e56:	b3 e0       	ldi	r27, 0x03	; 3
 e58:	0f d0       	rcall	.+30     	; 0xe78 <__ultoa_invert+0x86>
 e5a:	c9 f7       	brne	.-14     	; 0xe4e <__ultoa_invert+0x5c>
 e5c:	f6 cf       	rjmp	.-20     	; 0xe4a <__ultoa_invert+0x58>
 e5e:	46 2f       	mov	r20, r22
 e60:	4f 70       	andi	r20, 0x0F	; 15
 e62:	40 5d       	subi	r20, 0xD0	; 208
 e64:	4a 33       	cpi	r20, 0x3A	; 58
 e66:	18 f0       	brcs	.+6      	; 0xe6e <__ultoa_invert+0x7c>
 e68:	49 5d       	subi	r20, 0xD9	; 217
 e6a:	31 fd       	sbrc	r19, 1
 e6c:	40 52       	subi	r20, 0x20	; 32
 e6e:	41 93       	st	Z+, r20
 e70:	02 d0       	rcall	.+4      	; 0xe76 <__ultoa_invert+0x84>
 e72:	a9 f7       	brne	.-22     	; 0xe5e <__ultoa_invert+0x6c>
 e74:	ea cf       	rjmp	.-44     	; 0xe4a <__ultoa_invert+0x58>
 e76:	b4 e0       	ldi	r27, 0x04	; 4
 e78:	a6 95       	lsr	r26
 e7a:	97 95       	ror	r25
 e7c:	87 95       	ror	r24
 e7e:	77 95       	ror	r23
 e80:	67 95       	ror	r22
 e82:	ba 95       	dec	r27
 e84:	c9 f7       	brne	.-14     	; 0xe78 <__ultoa_invert+0x86>
 e86:	00 97       	sbiw	r24, 0x00	; 0
 e88:	61 05       	cpc	r22, r1
 e8a:	71 05       	cpc	r23, r1
 e8c:	08 95       	ret
 e8e:	9b 01       	movw	r18, r22
 e90:	ac 01       	movw	r20, r24
 e92:	0a 2e       	mov	r0, r26
 e94:	06 94       	lsr	r0
 e96:	57 95       	ror	r21
 e98:	47 95       	ror	r20
 e9a:	37 95       	ror	r19
 e9c:	27 95       	ror	r18
 e9e:	ba 95       	dec	r27
 ea0:	c9 f7       	brne	.-14     	; 0xe94 <__ultoa_invert+0xa2>
 ea2:	62 0f       	add	r22, r18
 ea4:	73 1f       	adc	r23, r19
 ea6:	84 1f       	adc	r24, r20
 ea8:	95 1f       	adc	r25, r21
 eaa:	a0 1d       	adc	r26, r0
 eac:	08 95       	ret

00000eae <_exit>:
 eae:	f8 94       	cli

00000eb0 <__stop_program>:
 eb0:	ff cf       	rjmp	.-2      	; 0xeb0 <__stop_program>
