## Digital VLSI SOC Design and Planning 
RISCâ€‘V Reference SoC tapeout chip using Synopsys tools 

### Project Highlights
Repository Setup & Functional Validation
Custom IP Integration
Full-Chip Gate-Level Simulation
Physical Design Preparation
Full-Chip Implementation
Signoff & Tapeout                      
Post-Silicon Validation
