{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 15:33:44 2022 " "Info: Processing started: Tue Jun 28 15:33:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ROM.qip " "Warning: Tcl Script File ../ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ROM.qip " "Info: set_global_assignment -name QIP_FILE ../ROM.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.vwf " "Info: Using vector source file \"C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/Topo da hierarquia/main.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "main.vwf main.sim_ori.vwf " "Info: A backup of main.vwf called main.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "portb\[7\] Input Output " "Warning: Wrong node type for node \"portb\[7\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "portb\[6\] Input Output " "Warning: Wrong node type for node \"portb\[6\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "portb\[5\] Input Output " "Warning: Wrong node type for node \"portb\[5\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "portb\[4\] Input Output " "Warning: Wrong node type for node \"portb\[4\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "portb\[3\] Input Output " "Warning: Wrong node type for node \"portb\[3\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "portb\[2\] Input Output " "Warning: Wrong node type for node \"portb\[2\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "portb\[1\] Input Output " "Warning: Wrong node type for node \"portb\[1\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "portb\[0\] Input Output " "Warning: Wrong node type for node \"portb\[0\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "porta\[7\] Input Output " "Warning: Wrong node type for node \"porta\[7\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "porta\[6\] Input Output " "Warning: Wrong node type for node \"porta\[6\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "porta\[5\] Input Output " "Warning: Wrong node type for node \"porta\[5\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "porta\[4\] Input Output " "Warning: Wrong node type for node \"porta\[4\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "porta\[3\] Input Output " "Warning: Wrong node type for node \"porta\[3\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "porta\[2\] Input Output " "Warning: Wrong node type for node \"porta\[2\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "porta\[1\] Input Output " "Warning: Wrong node type for node \"porta\[1\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Warning" "WSIM_WRONG_IO_TYPE_CHANNEL" "porta\[0\] Input Output " "Warning: Wrong node type for node \"porta\[0\]\" in vector source file. Design node is of type Input, but signal in vector source file is of type Output." {  } {  } 0 0 "Wrong node type for node \"%1!s!\" in vector source file. Design node is of type %2!s!, but signal in vector source file is of type %3!s!." 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "55.0 ns \|main\|porta~7 " "Warning: Found logic contention at time 55.0 ns on bus node \"\|main\|porta~7\"" { { "Info" "ISDB_NODE_VALUE" "porta\[0\] X " "Info: Node \"porta\[0\]\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "port_io:inst13\|port_io\[0\]~0 0 " "Info: Node \"port_io:inst13\|port_io\[0\]~0\" has logic level of 0" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "55.0 ns \|main\|porta~0 " "Warning: Found logic contention at time 55.0 ns on bus node \"\|main\|porta~0\"" { { "Info" "ISDB_NODE_VALUE" "porta\[7\] X " "Info: Node \"porta\[7\]\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "port_io:inst13\|port_io\[7\]~7 0 " "Info: Node \"port_io:inst13\|port_io\[7\]~7\" has logic level of 0" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "55.0 ns \|main\|porta~1 " "Warning: Found logic contention at time 55.0 ns on bus node \"\|main\|porta~1\"" { { "Info" "ISDB_NODE_VALUE" "porta\[6\] X " "Info: Node \"porta\[6\]\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "port_io:inst13\|port_io\[6\]~6 0 " "Info: Node \"port_io:inst13\|port_io\[6\]~6\" has logic level of 0" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "55.0 ns \|main\|porta~2 " "Warning: Found logic contention at time 55.0 ns on bus node \"\|main\|porta~2\"" { { "Info" "ISDB_NODE_VALUE" "porta\[5\] X " "Info: Node \"porta\[5\]\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "port_io:inst13\|port_io\[5\]~5 0 " "Info: Node \"port_io:inst13\|port_io\[5\]~5\" has logic level of 0" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "55.0 ns \|main\|porta~3 " "Warning: Found logic contention at time 55.0 ns on bus node \"\|main\|porta~3\"" { { "Info" "ISDB_NODE_VALUE" "porta\[4\] X " "Info: Node \"porta\[4\]\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "port_io:inst13\|port_io\[4\]~4 0 " "Info: Node \"port_io:inst13\|port_io\[4\]~4\" has logic level of 0" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "55.0 ns \|main\|porta~4 " "Warning: Found logic contention at time 55.0 ns on bus node \"\|main\|porta~4\"" { { "Info" "ISDB_NODE_VALUE" "porta\[3\] X " "Info: Node \"porta\[3\]\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "port_io:inst13\|port_io\[3\]~3 0 " "Info: Node \"port_io:inst13\|port_io\[3\]~3\" has logic level of 0" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "55.0 ns \|main\|porta~5 " "Warning: Found logic contention at time 55.0 ns on bus node \"\|main\|porta~5\"" { { "Info" "ISDB_NODE_VALUE" "porta\[2\] X " "Info: Node \"porta\[2\]\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "port_io:inst13\|port_io\[2\]~2 0 " "Info: Node \"port_io:inst13\|port_io\[2\]~2\" has logic level of 0" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "55.0 ns \|main\|porta~6 " "Warning: Found logic contention at time 55.0 ns on bus node \"\|main\|porta~6\"" { { "Info" "ISDB_NODE_VALUE" "porta\[1\] X " "Info: Node \"porta\[1\]\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "port_io:inst13\|port_io\[1\]~1 0 " "Info: Node \"port_io:inst13\|port_io\[1\]~1\" has logic level of 0" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "75.0 ns \|main\|porta~7 " "Warning: Found logic contention at time 75.0 ns on bus node \"\|main\|porta~7\"" { { "Info" "ISDB_NODE_VALUE" "porta\[0\] X " "Info: Node \"porta\[0\]\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "port_io:inst13\|port_io\[0\]~0 1 " "Info: Node \"port_io:inst13\|port_io\[0\]~0\" has logic level of 1" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     30.11 % " "Info: Simulation coverage is      30.11 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "237420 " "Info: Number of transitions in simulation is 237420" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "main.vwf " "Info: Vector file main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 26 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 15:33:49 2022 " "Info: Processing ended: Tue Jun 28 15:33:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
