0.7
2020.2
Oct 14 2022
05:07:14
/home/hapra007/ro2/edusoc-system/edusoc-system.gen/sources_1/ip/proc_sys_reset_0/sim/proc_sys_reset_0.vhd,1733306319,vhdl,,,,proc_sys_reset_0,,,,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/edusoc.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/edusoc_basic.sv,,edusoc,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/edusoc_basic.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/pkgs/registers.sv,,edusoc_basic,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/pkgs/globalconf.sv,1732195982,systemVerilog,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/edusoc.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/edusoc_basic.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_clock_reset.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_control.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_crc32.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_framebuffer.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_gpio.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_interconnect.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_interfaces.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_interrupt_controller.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_memory_block.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_memory_controller.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_peripheral_controller.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_peripherals.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_pwm.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_rrprio_encoder.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_timer.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_uart.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_uart_bridge.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_vga.sv;/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_video_controller.sv,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/edusoc.sv,,$unit_globalconf_sv_1093571163;globalconf,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/pkgs/registers.sv,1732195982,systemVerilog,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/pkgs/globalconf.sv,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_clock_reset.sv,,registers,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_clock_reset.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_control.sv,,soc_clock_reset,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_control.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_crc32.sv,,soc_control,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_crc32.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_framebuffer.sv,,soc_crc32,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_framebuffer.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_gpio.sv,,soc_framebuffer,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_gpio.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_interconnect.sv,,soc_gpio,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_interconnect.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_interfaces.sv,,soc_interconnect,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_interfaces.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_interrupt_controller.sv,,SoC_InterruptBus;SoC_MemBus,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_interrupt_controller.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_memory_block.sv,,soc_interrupt_controller,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_memory_block.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_memory_controller.sv,,soc_memory_block,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_memory_controller.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_peripheral_controller.sv,,soc_memory_controller,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_peripheral_controller.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_peripherals.sv,,soc_peripheral_controller,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_peripherals.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_pwm.sv,,soc_peripherals,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_pwm.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_rrprio_encoder.sv,,soc_pwm,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_rrprio_encoder.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_timer.sv,,soc_rrprio_encoder,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_timer.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_uart.sv,,soc_timer,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_uart.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_uart_bridge.sv,,soc_uart,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_uart_bridge.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_vga.sv,,soc_uart_bridge,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_vga.sv,1732195982,systemVerilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_video_controller.sv,,soc_vga,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/soc/soc_video_controller.sv,1732195982,systemVerilog,,,,soc_video_controller,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/EduSoC/system.v,1733310144,verilog,,,,system,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/design_sources/alu.v,1733753137,verilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/design_sources/ctrl.v,,alu,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/design_sources/ctrl.v,1733758635,verilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/design_sources/imm_gen.v,,ctrl,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/design_sources/imm_gen.v,1733009722,verilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/design_sources/pc.v,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/v_lib/riscv_isa_defines.v,imm_gen,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/design_sources/pc.v,1733758236,verilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/design_sources/proc.v,,pc,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/design_sources/proc.v,1733758958,verilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/design_sources/regset.v,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/v_lib/riscv_isa_defines.v,proc,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/design_sources/regset.v,1732706596,verilog,,,,regset,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/v_lib/MUX_2x1_32.v,1537796738,verilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/v_lib/REG_DRE_32.v,,MUX_2x1_32,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/v_lib/REG_DRE_32.v,1537777494,verilog,,/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/design_sources/alu.v,,REG_DRE_32,,uvm,../../../../edusoc-system.srcs/sources_1/imports/v_lib,,,,,
/home/hapra007/ro2/edusoc-system/edusoc-system.srcs/sources_1/imports/v_lib/riscv_isa_defines.v,1733311168,verilog,,,,,,,,,,,,
