$date
	Sat Jun 03 17:22:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cpu_tb $end
$var wire 32 ! PC [31:0] $end
$var reg 1 " CLK $end
$var reg 32 # INSTRUCTION [31:0] $end
$var reg 1 $ RESET $end
$scope module mycpu $end
$var wire 1 " CLK $end
$var wire 32 % INSTRUCTION [31:0] $end
$var wire 1 & PCSELECT $end
$var wire 1 $ RESET $end
$var wire 1 ' ZERO $end
$var wire 1 ( WRITEENABLE $end
$var wire 1 ) WIRE1 $end
$var wire 1 * SHIFT $end
$var wire 8 + REGOUT2 [7:0] $end
$var wire 8 , REGOUT1 [7:0] $end
$var wire 32 - PC_TARGET [31:0] $end
$var wire 32 . PC_NEXT [31:0] $end
$var wire 32 / PC_4 [31:0] $end
$var wire 32 0 PC [31:0] $end
$var wire 8 1 OPCODE [7:0] $end
$var wire 1 2 MUXSELECT2 $end
$var wire 1 3 MUXSELECT1 $end
$var wire 8 4 MUXOUT2 [7:0] $end
$var wire 8 5 MUXOUT1 [7:0] $end
$var wire 1 6 JUMP $end
$var wire 8 7 IMMEDIATE [7:0] $end
$var wire 8 8 COMPOUT [7:0] $end
$var wire 2 9 BRANCH [1:0] $end
$var wire 8 : ALURESULT [7:0] $end
$var wire 3 ; ALUOP [2:0] $end
$scope module Alu $end
$var wire 8 < sra_result [7:0] $end
$var wire 8 = sl_result [7:0] $end
$var wire 8 > ror_result [7:0] $end
$var wire 8 ? or_result [7:0] $end
$var wire 8 @ mult_result [7:0] $end
$var wire 8 A forward_result [7:0] $end
$var wire 8 B and_result [7:0] $end
$var wire 8 C add_result [7:0] $end
$var wire 1 ' ZERO $end
$var wire 1 * SHIFT $end
$var wire 3 D SELECT [0:2] $end
$var wire 8 E RESULT [7:0] $end
$var wire 8 F DATA2 [7:0] $end
$var wire 8 G DATA1 [7:0] $end
$upscope $end
$scope module Control_Unit $end
$var wire 8 H OPCODE [7:0] $end
$var reg 3 I ALUOP [2:0] $end
$var reg 2 J BRANCH [1:0] $end
$var reg 1 3 COMP_SELECT $end
$var reg 1 2 IMMEDIATE_SELECT $end
$var reg 1 6 JUMP $end
$var reg 1 * SHIFT $end
$var reg 1 ( WRITEENABLE $end
$upscope $end
$scope module Mux1 $end
$var wire 1 3 SELECT $end
$var wire 8 K DATA2 [7:0] $end
$var wire 8 L DATA1 [7:0] $end
$var reg 8 M OUTPUT [7:0] $end
$upscope $end
$scope module Mux2 $end
$var wire 8 N DATA1 [7:0] $end
$var wire 8 O DATA2 [7:0] $end
$var wire 1 2 SELECT $end
$var reg 8 P OUTPUT [7:0] $end
$upscope $end
$scope module Mux3 $end
$var wire 1 & SELECT $end
$var wire 32 Q DATA2 [31:0] $end
$var wire 32 R DATA1 [31:0] $end
$var reg 32 S OUTPUT [31:0] $end
$upscope $end
$scope module MuxBranch $end
$var wire 1 ' DATA1 $end
$var wire 2 T SELECT [1:0] $end
$var reg 1 ) OUTPUT $end
$upscope $end
$scope module Pc $end
$var wire 1 " CLK $end
$var wire 32 U PC_TO [31:0] $end
$var wire 1 $ RESET $end
$var wire 32 V PC_NEXT [31:0] $end
$var reg 32 W PC [31:0] $end
$upscope $end
$scope module Pc_Adder $end
$var wire 32 X DATA1 [31:0] $end
$var wire 8 Y DATA2 [7:0] $end
$var wire 32 Z RESULT [31:0] $end
$upscope $end
$scope module Reg_File $end
$var wire 1 " CLK $end
$var wire 8 [ IN [7:0] $end
$var wire 3 \ INADDRESS [2:0] $end
$var wire 8 ] OUT1 [7:0] $end
$var wire 3 ^ OUT1ADDRESS [2:0] $end
$var wire 8 _ OUT2 [7:0] $end
$var wire 3 ` OUT2ADDRESS [2:0] $end
$var wire 1 $ RESET $end
$var wire 1 ( WRITE $end
$upscope $end
$scope module Two_Com $end
$var wire 8 a DATA [7:0] $end
$var wire 8 b OUT [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 c \registers[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 d \registers[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 e \registers[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 f \registers[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 g \registers[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 h \registers[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 i \registers[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 j \registers[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
x6
bx 5
bx 4
x3
x2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
x*
x)
x(
x'
x&
bx %
1$
bx #
0"
bx !
$end
#4
1"
#5
b0 !
b0 0
b0 W
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
0$
#6
b100 .
b100 S
b100 U
b100 /
b100 R
b100 V
b100 X
#7
b10 7
b10 O
b10 `
b0 ^
b0 \
b0 Y
b0 1
b0 H
b10 #
b10 %
#8
0&
0)
b10 4
b10 F
b10 P
0*
b0 9
b0 J
b0 T
06
b0 ;
b0 D
b0 I
12
03
1(
0"
#9
b10 :
b10 E
b10 [
b0 5
b0 M
b0 N
bx1x ?
b0x0 B
b0 >
b0 <
b0 =
b10 A
b0 +
b0 L
b0 _
b0 a
b0 ,
b0 G
b0 ]
b100 -
b100 Q
b100 Z
#10
b0 8
b0 K
b0 b
b10 ?
b0 B
#11
0'
b0 @
b10 C
#12
1"
#13
b10 c
b100 !
b100 0
b100 W
#14
b1000 .
b1000 S
b1000 U
b1000 /
b1000 R
b1000 V
b1000 X
#15
b1 4
b1 F
b1 P
b1 7
b1 O
b1 `
b1 \
b1 Y
b10000000000000001 #
b10000000000000001 %
b10 ,
b10 G
b10 ]
#16
b1 :
b1 E
b1 [
b11 ?
b1 A
b1 <
b1 >
b1 =
0"
#17
b1100 -
b1100 Q
b1100 Z
b10 @
b11 C
#20
1"
#21
b1000 !
b1000 0
b1000 W
b1 d
#22
b1100 .
b1100 S
b1100 U
b1100 /
b1100 R
b1100 V
b1100 X
#23
b0 4
b0 F
b0 P
b0 7
b0 O
b0 `
b1 ^
b10001 1
b10001 H
b1 5
b1 M
b1 N
b10001000000010000000100000000 #
b10001000000010000000100000000 %
b1 +
b1 L
b1 _
b1 a
#24
b10000 .
b10000 S
b10000 U
1&
1)
b11111111 4
b11111111 F
b11111111 P
b11 :
b11 E
b11 [
b11111111 5
b11111111 M
b11111111 N
b10 ?
b10 >
b10 <
b10 =
b10 9
b10 J
b10 T
b1 ;
b1 D
b1 I
02
13
0(
b0 A
b11111111 8
b11111111 K
b11111111 b
b10000 -
b10000 Q
b10000 Z
0"
#25
b11111111 ?
b10 B
b0 <
b10 >
b0 =
b11111111 A
b10 +
b10 L
b10 _
b10 a
b1 ,
b1 G
b1 ]
#26
b11111110 4
b11111110 F
b11111110 P
b11111110 5
b11111110 M
b11111110 N
b11111110 8
b11111110 K
b11111110 b
b1 B
#27
b0 B
b100 >
b0 <
b0 =
b11111110 A
#28
b11111111 :
b11111111 E
b11111111 [
b11111110 @
b11111111 C
1"
#29
b10000 !
b10000 0
b10000 W
#30
b10100 /
b10100 R
b10100 V
b10100 X
#31
b10 7
b10 O
b10 `
b0 \
b1000 Y
b111 1
b111 H
b111000010000000000100000010 #
b111000010000000000100000010 %
#32
b10100 .
b10100 S
b10100 U
0&
0)
b1 9
b1 J
b1 T
0"
#33
b0 +
b0 L
b0 _
b0 a
b110100 -
b110100 Q
b110100 Z
#34
b0 4
b0 F
b0 P
b0 5
b0 M
b0 N
b0 8
b0 K
b0 b
#35
b1 ?
b1 <
b1 >
b1 =
b0 A
#36
b1 :
b1 E
b1 [
b0 @
b1 C
1"
#37
b10100 !
b10100 0
b10100 W
#38
b11000 .
b11000 S
b11000 U
b11000 /
b11000 R
b11000 V
b11000 X
#39
b11 7
b11 O
b11 `
b10 ^
b11 \
b11 Y
b1101 1
b1101 H
b1101000000110000001000000011 #
b1101000000110000001000000011 %
#40
b11 4
b11 F
b11 P
1*
b0 9
b0 J
b0 T
b101 ;
b101 D
b101 I
12
03
1(
0"
#41
b0 :
b0 E
b0 [
b11 ?
b1 B
b0 >
b0 <
b0 =
b11 A
b0 ,
b0 G
b0 ]
b100100 -
b100100 Q
b100100 Z
#42
b0 B
#43
b11 C
#44
1"
#45
b0 f
b11000 !
b11000 0
b11000 W
#46
b11100 .
b11100 S
b11100 U
b11100 /
b11100 R
b11100 V
b11100 X
#47
b10 4
b10 F
b10 P
b10 7
b10 O
b10 `
b1 ^
b100 \
b100 Y
b1110 1
b1110 H
b1110000001000000000100000010 #
b1110000001000000000100000010 %
#48
b10 ?
b10 A
0*
0"
#49
b10 C
b1 ,
b1 G
b1 ]
b101100 -
b101100 Q
b101100 Z
#50
b11 ?
b1000000 >
b0 <
b0 =
#51
b10 @
b11 C
#52
1"
#53
b11100 !
b11100 0
b11100 W
b0 g
#54
b100000 .
b100000 S
b100000 U
b100000 /
b100000 R
b100000 V
b100000 X
#55
b0 4
b0 F
b0 P
b0 7
b0 O
b0 `
b0 ^
b11 \
b11 Y
b110 1
b110 H
b110000000110000000000000000 #
b110000000110000000000000000 %
#56
b101100 .
b101100 S
b101100 U
1&
b1 ?
b1 <
b1 >
b1 =
b0 A
16
b0 ;
b0 D
b0 I
02
0(
0"
#57
b10 4
b10 F
b10 P
b10 5
b10 M
b10 N
b0 @
b1 C
b10 +
b10 L
b10 _
b10 a
b10 ,
b10 G
b10 ]
#58
b10 :
b10 E
b10 [
b10 B
b10 A
b11111110 8
b11111110 K
b11111110 b
b10 ?
b10000000 >
b0 <
b0 =
#59
b100 @
b100 C
#60
1"
#61
b101100 !
b101100 0
b101100 W
#62
b110000 /
b110000 R
b110000 V
b110000 X
#63
b10 ^
b10 1
b10 H
b10000000110000001000000000 #
b10000000110000001000000000 %
#64
0&
b100 :
b100 E
b100 [
b110000 .
b110000 S
b110000 U
06
b1 ;
b1 D
b1 I
1(
b111100 -
b111100 Q
b111100 Z
0"
#65
b0 ,
b0 G
b0 ]
#66
b0 B
b0 >
#67
b10 :
b10 E
b10 [
b0 @
b10 C
#68
1"
#69
b10 f
b110000 !
b110000 0
b110000 W
#70
b110100 .
b110100 S
b110100 U
b110100 /
b110100 R
b110100 V
b110100 X
#71
b1 7
b1 O
b1 `
b11 ^
b100 \
b100 Y
b11 1
b11 H
b11000001000000001100000001 #
b11000001000000001100000001 %
#72
b11111110 4
b11111110 F
b11111110 P
b11111110 5
b11111110 M
b11111110 N
13
0"
#73
b11111110 ?
b1000 >
b0 <
b0 =
b11111110 A
b1 +
b1 L
b1 _
b1 a
b10 ,
b10 G
b10 ]
b1000100 -
b1000100 Q
b1000100 Z
#74
b11111111 4
b11111111 F
b11111111 P
b11111111 5
b11111111 M
b11111111 N
b11111111 8
b11111111 K
b11111111 b
b10 B
#75
b11111111 ?
b0 <
b100 >
b0 =
b11111111 A
#76
b1 :
b1 E
b1 [
b11111110 @
b1 C
1"
#77
b110100 !
b110100 0
b110100 W
b1 g
#78
b111000 .
b111000 S
b111000 U
b111000 /
b111000 R
b111000 V
b111000 X
#79
b1110101 7
b1110101 O
b101 `
b0 ^
b0 \
b0 Y
b0 1
b0 H
b1110101 #
b1110101 %
#80
b11111111 :
b11111111 E
b11111111 [
b1110101 4
b1110101 F
b1110101 P
b1 5
b1 M
b1 N
b0 ;
b0 D
b0 I
12
03
0"
#81
b1110101 :
b1110101 E
b1110101 [
b0 5
b0 M
b0 N
b1110111 ?
b0 B
b10000 >
b0 <
b0 =
b1110101 A
b0 +
b0 L
b0 _
b0 a
b111000 -
b111000 Q
b111000 Z
#82
b0 8
b0 K
b0 b
b11101010 @
b1110111 C
#84
1"
#85
b1110101 c
b111000 !
b111000 0
b111000 W
#86
b111100 .
b111100 S
b111100 U
b111100 /
b111100 R
b111100 V
b111100 X
#87
b10010010 4
b10010010 F
b10010010 P
b10010010 7
b10010010 O
b10 `
b1 \
b1 Y
b10000000010010010 #
b10000000010010010 %
b1110101 ,
b1110101 G
b1110101 ]
#88
b10010010 :
b10010010 E
b10010010 [
b10010010 A
b11110111 ?
b10000 B
b0 <
b1011101 >
b0 =
0"
#89
b1000000 -
b1000000 Q
b1000000 Z
b10111010 @
b111 C
#92
1"
#93
b111100 !
b111100 0
b111100 W
b10010010 d
#94
b1000000 .
b1000000 S
b1000000 U
b1000000 /
b1000000 R
b1000000 V
b1000000 X
#95
b0 4
b0 F
b0 P
b0 7
b0 O
b0 `
b1 ^
b101 \
b101 Y
b100 1
b100 H
b100000001010000000100000000 #
b100000001010000000100000000 %
#96
b0 :
b0 E
b0 [
b1110101 ?
b0 B
b1110101 >
b1110101 <
b1110101 =
b0 A
b10 ;
b10 D
b10 I
02
0"
#97
b1110101 4
b1110101 F
b1110101 P
b1110101 5
b1110101 M
b1110101 N
b0 @
b1110101 C
b1110101 +
b1110101 L
b1110101 _
b1110101 a
b10010010 ,
b10010010 G
b10010010 ]
b1010100 -
b1010100 Q
b1010100 Z
#98
b10000 :
b10000 E
b10000 [
b10000 B
b1110101 A
b10001011 8
b10001011 K
b10001011 b
b11110111 ?
b11111111 <
b10010100 >
b0 =
#99
b10111010 @
b111 C
#100
1"
#101
b10000 h
b1000000 !
b1000000 0
b1000000 W
#102
b1000100 .
b1000100 S
b1000100 U
b1000100 /
b1000100 R
b1000100 V
b1000100 X
#103
b10 7
b10 O
b10 `
b101 ^
b110 \
b110 Y
b101 1
b101 H
b101000001100000010100000010 #
b101000001100000010100000010 %
#104
b11110111 :
b11110111 E
b11110111 [
b11 ;
b11 D
b11 I
0"
#105
b0 4
b0 F
b0 P
b0 5
b0 M
b0 N
b0 +
b0 L
b0 _
b0 a
b10000 ,
b10000 G
b10000 ]
b1011100 -
b1011100 Q
b1011100 Z
#106
b10000 :
b10000 E
b10000 [
b0 B
b0 A
b0 8
b0 K
b0 b
b10000 ?
b10000 >
b10000 <
b10000 =
#107
b0 @
b10000 C
#108
1"
#109
b1000100 !
b1000100 0
b1000100 W
b10000 i
#110
b1001000 .
b1001000 S
b1001000 U
b1001000 /
b1001000 R
b1001000 V
b1001000 X
#111
b1 ^
b101 \
b101 Y
b100 1
b100 H
b100000001010000000100000010 #
b100000001010000000100000010 %
#112
b0 :
b0 E
b0 [
b10 ;
b10 D
b10 I
0"
#113
b10010010 ,
b10010010 G
b10010010 ]
#114
b10010010 ?
b10010010 <
b10010010 >
b10010010 =
#115
b10010010 C
#116
1"
#117
b0 h
b1001000 !
b1001000 0
b1001000 W
#118
b1001100 .
b1001100 S
b1001100 U
b1001100 /
b1001100 R
b1001100 V
b1001100 X
#119
bx 7
bx O
bx `
bx ^
bx \
bx Y
bx 1
bx H
bx #
bx %
#120
0"
#121
bx 4
bx F
bx P
bx 5
bx M
bx N
bx +
bx L
bx _
bx a
bx ,
bx G
bx ]
bx -
bx Q
bx Z
#122
bx :
bx E
bx [
bx B
bx A
bx 8
bx K
bx b
bx ?
bx >
bx <
bx =
#123
x'
bx @
bx C
#124
1"
#125
b1001100 !
b1001100 0
b1001100 W
#126
b1010000 .
b1010000 S
b1010000 U
b1010000 /
b1010000 R
b1010000 V
b1010000 X
#128
0"
#132
1"
#133
b1010000 !
b1010000 0
b1010000 W
#134
b1010100 .
b1010100 S
b1010100 U
b1010100 /
b1010100 R
b1010100 V
b1010100 X
#136
0"
#140
1"
#141
b1010100 !
b1010100 0
b1010100 W
#142
b1011000 .
b1011000 S
b1011000 U
b1011000 /
b1011000 R
b1011000 V
b1011000 X
#144
0"
#148
1"
#149
b1011000 !
b1011000 0
b1011000 W
#150
b1011100 .
b1011100 S
b1011100 U
b1011100 /
b1011100 R
b1011100 V
b1011100 X
#152
0"
#155
