Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Sep 19 17:40:58 2024
| Host         : Lolo running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_fsm_top_timing_summary_routed.rpt -pb alu_fsm_top_timing_summary_routed.pb -rpx alu_fsm_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_fsm_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   24          
TIMING-20  Warning   Non-clocked latch               10          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (11)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: alu_fsm_inst/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alu_fsm_inst/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: alu_fsm_inst/FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.129        0.000                      0                  855        0.100        0.000                      0                  855        3.750        0.000                       0                   424  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.129        0.000                      0                  842        0.100        0.000                      0                  842        3.750        0.000                       0                   424  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  6.228        0.000                      0                   13        0.616        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 3.430ns (38.580%)  route 5.461ns (61.420%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.557     5.083    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  alu_fsm_inst/ddf_inst0/q_reg[4]/Q
                         net (fo=17, routed)          0.880     6.441    alu_fsm_inst/ddf_inst0/q_reg[4]_0[2]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.329     6.770 f  alu_fsm_inst/ddf_inst0/result_out[2]__0_carry_i_9/O
                         net (fo=16, routed)          0.929     7.699    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.348     8.047 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_3/O
                         net (fo=2, routed)           0.634     8.681    alu_fsm_inst/ddf_inst1/q_reg[2]_0[0]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.805 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.805    alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0_i_9_0[0]
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.057 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__0_carry__0/O[0]
                         net (fo=4, routed)           0.638     9.695    alu_fsm_inst/ddf_inst1/O[0]
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.287     9.982 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9/O
                         net (fo=2, routed)           0.467    10.448    alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.328    10.776 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.270    alu_fsm_inst/ddf_inst1/q_reg[3]_1[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.394 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.394    alu_fsm_inst/alu_inst/alu_inst/FSM_sequential_state_reg[0]_i_7_0[0]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.000 f  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0/O[3]
                         net (fo=1, routed)           0.453    12.453    alu_fsm_inst/ddf_inst0/result_out[2][4]
    SLICE_X57Y58         LUT5 (Prop_lut5_I2_O)        0.306    12.759 r  alu_fsm_inst/ddf_inst0/FSM_sequential_state_reg[0]_i_6/O
                         net (fo=3, routed)           0.664    13.423    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg_reg[0]_1
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.547 f  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.303    13.850    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.974    alu_fsm_inst/ddf_inst1_n_31
    SLICE_X58Y57         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.504    14.851    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y57         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y57         FDCE (Setup_fdce_C_D)        0.029    15.103    alu_fsm_inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.076ns (20.277%)  route 4.231ns (79.723%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.625     5.151    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]/Q
                         net (fo=2, routed)           1.243     6.850    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]
    SLICE_X64Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.974 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_9__4/O
                         net (fo=1, routed)           0.425     7.399    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_9__4_n_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.523 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_7__4/O
                         net (fo=1, routed)           0.306     7.829    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_7__4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.953 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_5__4/O
                         net (fo=1, routed)           0.447     8.400    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_5__4_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_3__4/O
                         net (fo=2, routed)           0.633     9.157    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_3__4_n_0
    SLICE_X62Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.281 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_1__4/O
                         net (fo=31, routed)          1.176    10.457    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_1__4_n_0
    SLICE_X63Y51         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.507    14.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[4]/C
                         clock pessimism              0.272    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y51         FDRE (Setup_fdre_C_R)       -0.429    14.662    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.076ns (20.277%)  route 4.231ns (79.723%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.625     5.151    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]/Q
                         net (fo=2, routed)           1.243     6.850    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]
    SLICE_X64Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.974 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_9__4/O
                         net (fo=1, routed)           0.425     7.399    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_9__4_n_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.523 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_7__4/O
                         net (fo=1, routed)           0.306     7.829    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_7__4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.953 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_5__4/O
                         net (fo=1, routed)           0.447     8.400    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_5__4_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_3__4/O
                         net (fo=2, routed)           0.633     9.157    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_3__4_n_0
    SLICE_X62Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.281 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_1__4/O
                         net (fo=31, routed)          1.176    10.457    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_1__4_n_0
    SLICE_X63Y51         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.507    14.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[5]/C
                         clock pessimism              0.272    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y51         FDRE (Setup_fdre_C_R)       -0.429    14.662    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.076ns (20.277%)  route 4.231ns (79.723%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.625     5.151    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]/Q
                         net (fo=2, routed)           1.243     6.850    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]
    SLICE_X64Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.974 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_9__4/O
                         net (fo=1, routed)           0.425     7.399    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_9__4_n_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.523 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_7__4/O
                         net (fo=1, routed)           0.306     7.829    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_7__4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.953 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_5__4/O
                         net (fo=1, routed)           0.447     8.400    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_5__4_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_3__4/O
                         net (fo=2, routed)           0.633     9.157    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_3__4_n_0
    SLICE_X62Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.281 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_1__4/O
                         net (fo=31, routed)          1.176    10.457    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_1__4_n_0
    SLICE_X63Y51         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.507    14.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[6]/C
                         clock pessimism              0.272    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y51         FDRE (Setup_fdre_C_R)       -0.429    14.662    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.076ns (20.277%)  route 4.231ns (79.723%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.625     5.151    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]/Q
                         net (fo=2, routed)           1.243     6.850    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[8]
    SLICE_X64Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.974 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_9__4/O
                         net (fo=1, routed)           0.425     7.399    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_9__4_n_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.523 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_7__4/O
                         net (fo=1, routed)           0.306     7.829    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_7__4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.953 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_5__4/O
                         net (fo=1, routed)           0.447     8.400    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_5__4_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.524 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_3__4/O
                         net (fo=2, routed)           0.633     9.157    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_3__4_n_0
    SLICE_X62Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.281 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_1__4/O
                         net (fo=31, routed)          1.176    10.457    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg[0]_i_1__4_n_0
    SLICE_X63Y51         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.507    14.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[7]/C
                         clock pessimism              0.272    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y51         FDRE (Setup_fdre_C_R)       -0.429    14.662    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].debouncer_inst/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.138ns (22.549%)  route 3.909ns (77.451%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.574     5.100    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.618 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.885     6.504    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]
    SLICE_X55Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.628 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6/O
                         net (fo=1, routed)           0.296     6.924    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I1_O)        0.124     7.048 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6/O
                         net (fo=1, routed)           0.585     7.633    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.757 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6/O
                         net (fo=1, routed)           0.295     8.052    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.176 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6/O
                         net (fo=2, routed)           0.494     8.670    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.794 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6/O
                         net (fo=31, routed)          1.353    10.147    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6_n_0
    SLICE_X56Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.456    14.803    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[0]/C
                         clock pessimism              0.271    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y46         FDRE (Setup_fdre_C_R)       -0.524    14.515    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.138ns (22.549%)  route 3.909ns (77.451%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.574     5.100    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.618 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.885     6.504    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]
    SLICE_X55Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.628 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6/O
                         net (fo=1, routed)           0.296     6.924    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I1_O)        0.124     7.048 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6/O
                         net (fo=1, routed)           0.585     7.633    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.757 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6/O
                         net (fo=1, routed)           0.295     8.052    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.176 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6/O
                         net (fo=2, routed)           0.494     8.670    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.794 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6/O
                         net (fo=31, routed)          1.353    10.147    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6_n_0
    SLICE_X56Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.456    14.803    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[1]/C
                         clock pessimism              0.271    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y46         FDRE (Setup_fdre_C_R)       -0.524    14.515    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.138ns (22.549%)  route 3.909ns (77.451%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.574     5.100    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.618 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.885     6.504    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]
    SLICE_X55Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.628 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6/O
                         net (fo=1, routed)           0.296     6.924    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I1_O)        0.124     7.048 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6/O
                         net (fo=1, routed)           0.585     7.633    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.757 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6/O
                         net (fo=1, routed)           0.295     8.052    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.176 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6/O
                         net (fo=2, routed)           0.494     8.670    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.794 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6/O
                         net (fo=31, routed)          1.353    10.147    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6_n_0
    SLICE_X56Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.456    14.803    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[2]/C
                         clock pessimism              0.271    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y46         FDRE (Setup_fdre_C_R)       -0.524    14.515    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.138ns (22.549%)  route 3.909ns (77.451%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.574     5.100    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.618 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.885     6.504    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[9]
    SLICE_X55Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.628 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6/O
                         net (fo=1, routed)           0.296     6.924    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_9__6_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I1_O)        0.124     7.048 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6/O
                         net (fo=1, routed)           0.585     7.633    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_7__6_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.757 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6/O
                         net (fo=1, routed)           0.295     8.052    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_5__6_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.176 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6/O
                         net (fo=2, routed)           0.494     8.670    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_3__6_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.794 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6/O
                         net (fo=31, routed)          1.353    10.147    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg[0]_i_1__6_n_0
    SLICE_X56Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.456    14.803    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[3]/C
                         clock pessimism              0.271    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y46         FDRE (Setup_fdre_C_R)       -0.524    14.515    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.138ns (22.682%)  route 3.879ns (77.318%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.640     5.166    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     5.684 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[10]/Q
                         net (fo=2, routed)           0.809     6.493    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[10]
    SLICE_X59Y49         LUT6 (Prop_lut6_I4_O)        0.124     6.617 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg[0]_i_9__7/O
                         net (fo=1, routed)           0.718     7.335    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg[0]_i_9__7_n_0
    SLICE_X59Y50         LUT4 (Prop_lut4_I1_O)        0.124     7.459 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg[0]_i_7__7/O
                         net (fo=1, routed)           0.550     8.010    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg[0]_i_7__7_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.134 f  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg[0]_i_5__7/O
                         net (fo=1, routed)           0.149     8.282    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg[0]_i_5__7_n_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.406 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg[0]_i_3__7/O
                         net (fo=2, routed)           0.445     8.851    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg[0]_i_3__7_n_0
    SLICE_X61Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.975 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg[0]_i_1__7/O
                         net (fo=31, routed)          1.209    10.184    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg[0]_i_1__7_n_0
    SLICE_X60Y47         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.522    14.869    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[0]/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X60Y47         FDRE (Setup_fdre_C_R)       -0.524    14.582    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  4.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.569     1.455    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[22]/Q
                         net (fo=2, routed)           0.125     1.745    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[22]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.901 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.901    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[20]_i_1__0_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.954 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.954    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[24]_i_1__0_n_7
    SLICE_X54Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.833     1.965    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[24]/C
                         clock pessimism             -0.245     1.720    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.597     1.483    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[10]/Q
                         net (fo=2, routed)           0.127     1.774    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.930 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.930    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[8]_i_1__7_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.983 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[12]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.983    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[12]_i_1__7_n_7
    SLICE_X60Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.861     1.992    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[12]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.881    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.571     1.457    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.127     1.748    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[14]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.904    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[12]_i_1__6_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.957 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[16]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.957    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[16]_i_1__6_n_7
    SLICE_X56Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.833     1.965    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[16]/C
                         clock pessimism             -0.245     1.720    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.597     1.483    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[23]/Q
                         net (fo=2, routed)           0.118     1.742    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[23]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.902 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.903    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[20]_i_1__8_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.957 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[24]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.957    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[24]_i_1__8_n_7
    SLICE_X61Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.861     1.992    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[24]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.852    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.571     1.457    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[19]/Q
                         net (fo=2, routed)           0.118     1.716    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[19]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.876 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.877    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[16]_i_1__2_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.931 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.931    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[20]_i_1__2_n_7
    SLICE_X57Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.833     1.965    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[20]/C
                         clock pessimism             -0.245     1.720    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.825    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].debouncer_inst/counter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.598     1.484    input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/counter_reg_reg[6]/Q
                         net (fo=1, routed)           0.121     1.747    input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/counter_reg_reg_n_0_[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/counter_reg_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.907    input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/counter_reg_reg[4]_i_1__5_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/counter_reg_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.961    input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/counter_reg_reg[8]_i_1__5_n_7
    SLICE_X62Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.863     1.994    input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/counter_reg_reg[8]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].debouncer_inst/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.569     1.455    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[22]/Q
                         net (fo=2, routed)           0.125     1.745    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[22]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.901 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.901    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[20]_i_1__0_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.967 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.967    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[24]_i_1__0_n_5
    SLICE_X54Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.833     1.965    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[26]/C
                         clock pessimism             -0.245     1.720    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].debouncer_inst/counter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.597     1.483    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[10]/Q
                         net (fo=2, routed)           0.127     1.774    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.930 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.930    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[8]_i_1__7_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.996 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[12]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.996    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[12]_i_1__7_n_5
    SLICE_X60Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.861     1.992    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[14]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.881    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.597     1.483    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[23]/Q
                         net (fo=2, routed)           0.118     1.742    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[23]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.902 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.903    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[20]_i_1__8_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.968 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[24]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.968    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[24]_i_1__8_n_5
    SLICE_X61Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.861     1.992    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[26]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.852    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/counter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.571     1.457    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.127     1.748    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[14]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.904    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[12]_i_1__6_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.970 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[16]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.970    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[16]_i_1__6_n_5
    SLICE_X56Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.833     1.965    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[18]/C
                         clock pessimism             -0.245     1.720    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].debouncer_inst/counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_in }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sys_clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y54    peek_valid_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X58Y57    alu_fsm_inst/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X58Y55    alu_fsm_inst/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X58Y55    alu_fsm_inst/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y55    alu_fsm_inst/ddf_inst0/q_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y55    alu_fsm_inst/ddf_inst0/q_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y55    alu_fsm_inst/ddf_inst0/q_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y55    alu_fsm_inst/ddf_inst0/q_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y55    alu_fsm_inst/ddf_inst0/q_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y54    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.456ns (14.181%)  route 2.760ns (85.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.641     5.167    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.623 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          2.760     8.383    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X56Y56         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.440    14.787    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[1]/C
                         clock pessimism              0.179    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X56Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.611    alu_fsm_inst/ddf_inst1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.456ns (14.181%)  route 2.760ns (85.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.641     5.167    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.623 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          2.760     8.383    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X56Y56         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.440    14.787    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X56Y56         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[3]/C
                         clock pessimism              0.179    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X56Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.611    alu_fsm_inst/ddf_inst1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.456ns (16.437%)  route 2.318ns (83.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.641     5.167    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.623 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          2.318     7.942    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X55Y55         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.439    14.786    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[0]/C
                         clock pessimism              0.179    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X55Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.524    alu_fsm_inst/ddf_inst1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.456ns (16.437%)  route 2.318ns (83.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.641     5.167    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.623 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          2.318     7.942    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X55Y55         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.439    14.786    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[2]/C
                         clock pessimism              0.179    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X55Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.524    alu_fsm_inst/ddf_inst1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.456ns (16.437%)  route 2.318ns (83.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.641     5.167    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.623 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          2.318     7.942    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X55Y55         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.439    14.786    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[4]/C
                         clock pessimism              0.179    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X55Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.524    alu_fsm_inst/ddf_inst1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.456ns (18.373%)  route 2.026ns (81.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.641     5.167    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.623 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          2.026     7.649    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X56Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.440    14.787    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[4]/C
                         clock pessimism              0.179    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X56Y55         FDCE (Recov_fdce_C_CLR)     -0.361    14.569    alu_fsm_inst/ddf_inst0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.456ns (18.373%)  route 2.026ns (81.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.641     5.167    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.623 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          2.026     7.649    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X56Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.440    14.787    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[0]/C
                         clock pessimism              0.179    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X56Y55         FDCE (Recov_fdce_C_CLR)     -0.319    14.611    alu_fsm_inst/ddf_inst0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.456ns (18.373%)  route 2.026ns (81.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.641     5.167    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.623 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          2.026     7.649    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X56Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.440    14.787    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[1]/C
                         clock pessimism              0.179    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X56Y55         FDCE (Recov_fdce_C_CLR)     -0.319    14.611    alu_fsm_inst/ddf_inst0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.456ns (18.373%)  route 2.026ns (81.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.641     5.167    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.623 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          2.026     7.649    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X56Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.440    14.787    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[2]/C
                         clock pessimism              0.179    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X56Y55         FDCE (Recov_fdce_C_CLR)     -0.319    14.611    alu_fsm_inst/ddf_inst0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.456ns (18.373%)  route 2.026ns (81.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.641     5.167    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.623 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          2.026     7.649    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X56Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.440    14.787    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[3]/C
                         clock pessimism              0.179    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X56Y55         FDCE (Recov_fdce_C_CLR)     -0.319    14.611    alu_fsm_inst/ddf_inst0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  6.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/FSM_sequential_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.934%)  route 0.645ns (82.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.598     1.484    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          0.645     2.270    alu_fsm_inst/out[0]
    SLICE_X58Y55         FDCE                                         f  alu_fsm_inst/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.860     1.991    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y55         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X58Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.654    alu_fsm_inst/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/FSM_sequential_state_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.934%)  route 0.645ns (82.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.598     1.484    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          0.645     2.270    alu_fsm_inst/out[0]
    SLICE_X58Y55         FDCE                                         f  alu_fsm_inst/FSM_sequential_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.860     1.991    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y55         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X58Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.654    alu_fsm_inst/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/FSM_sequential_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.200%)  route 0.787ns (84.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.598     1.484    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          0.787     2.412    alu_fsm_inst/out[0]
    SLICE_X58Y57         FDCE                                         f  alu_fsm_inst/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.859     1.990    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y57         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.245     1.745    
    SLICE_X58Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.653    alu_fsm_inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.784%)  route 0.882ns (86.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.598     1.484    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          0.882     2.507    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X56Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.832     1.964    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[0]/C
                         clock pessimism             -0.245     1.719    
    SLICE_X56Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    alu_fsm_inst/ddf_inst0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.784%)  route 0.882ns (86.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.598     1.484    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          0.882     2.507    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X56Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.832     1.964    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[1]/C
                         clock pessimism             -0.245     1.719    
    SLICE_X56Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    alu_fsm_inst/ddf_inst0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.784%)  route 0.882ns (86.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.598     1.484    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          0.882     2.507    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X56Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.832     1.964    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[2]/C
                         clock pessimism             -0.245     1.719    
    SLICE_X56Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    alu_fsm_inst/ddf_inst0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.784%)  route 0.882ns (86.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.598     1.484    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          0.882     2.507    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X56Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.832     1.964    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[3]/C
                         clock pessimism             -0.245     1.719    
    SLICE_X56Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    alu_fsm_inst/ddf_inst0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst0/q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.784%)  route 0.882ns (86.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.598     1.484    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          0.882     2.507    alu_fsm_inst/ddf_inst0/out[0]
    SLICE_X56Y55         FDCE                                         f  alu_fsm_inst/ddf_inst0/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.832     1.964    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[4]/C
                         clock pessimism             -0.245     1.719    
    SLICE_X56Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    alu_fsm_inst/ddf_inst0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.141ns (12.387%)  route 0.997ns (87.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.598     1.484    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          0.997     2.623    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X55Y55         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.832     1.964    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[0]/C
                         clock pessimism             -0.245     1.719    
    SLICE_X55Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.627    alu_fsm_inst/ddf_inst1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/ddf_inst1/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.141ns (12.387%)  route 0.997ns (87.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.598     1.484    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[1]/Q
                         net (fo=89, routed)          0.997     2.623    alu_fsm_inst/ddf_inst1/out[0]
    SLICE_X55Y55         FDCE                                         f  alu_fsm_inst/ddf_inst1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.832     1.964    alu_fsm_inst/ddf_inst1/sys_clk_in_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  alu_fsm_inst/ddf_inst1/q_reg[2]/C
                         clock pessimism             -0.245     1.719    
    SLICE_X55Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.627    alu_fsm_inst/ddf_inst1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.995    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_fsm_inst/error_out_reg/G
                            (positive level-sensitive latch)
  Destination:            error_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.394ns  (logic 4.076ns (55.126%)  route 3.318ns (44.874%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         LDCE                         0.000     0.000 r  alu_fsm_inst/error_out_reg/G
    SLICE_X58Y54         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  alu_fsm_inst/error_out_reg/Q
                         net (fo=1, routed)           3.318     3.877    error_out_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.517     7.394 r  error_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.394    error_out
    V6                                                                r  error_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_fsm_inst/error_out_reg/G
                            (positive level-sensitive latch)
  Destination:            error_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.376ns (57.262%)  route 1.027ns (42.738%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         LDCE                         0.000     0.000 r  alu_fsm_inst/error_out_reg/G
    SLICE_X58Y54         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/error_out_reg/Q
                         net (fo=1, routed)           1.027     1.185    error_out_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.218     2.403 r  error_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.403    error_out
    V6                                                                r  error_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.159ns  (logic 3.245ns (31.941%)  route 6.914ns (68.059%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.557     5.083    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  alu_fsm_inst/ddf_inst0/q_reg[4]/Q
                         net (fo=17, routed)          0.880     6.441    alu_fsm_inst/ddf_inst0/q_reg[4]_0[2]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.329     6.770 f  alu_fsm_inst/ddf_inst0/result_out[2]__0_carry_i_9/O
                         net (fo=16, routed)          0.929     7.699    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.348     8.047 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_3/O
                         net (fo=2, routed)           0.634     8.681    alu_fsm_inst/ddf_inst1/q_reg[2]_0[0]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.805 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.805    alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0_i_9_0[0]
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.057 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__0_carry__0/O[0]
                         net (fo=4, routed)           0.638     9.695    alu_fsm_inst/ddf_inst1/O[0]
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.287     9.982 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9/O
                         net (fo=2, routed)           0.467    10.448    alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.328    10.776 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.270    alu_fsm_inst/ddf_inst1/q_reg[3]_1[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.394 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.394    alu_fsm_inst/alu_inst/alu_inst/FSM_sequential_state_reg[0]_i_7_0[0]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.818 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0/O[1]
                         net (fo=2, routed)           0.818    12.636    alu_fsm_inst/ddf_inst1/result_out[2][4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.303    12.939 f  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.678    13.617    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_3_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.741 f  alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_6/O
                         net (fo=4, routed)           0.824    14.565    alu_fsm_inst/ddf_inst1/rd_data_out_reg[6]
    SLICE_X59Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.689 r  alu_fsm_inst/ddf_inst1/wr_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.553    15.242    alu_fsm_inst/result_alu[2]
    SLICE_X57Y57         LDCE                                         r  alu_fsm_inst/wr_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.933ns  (logic 3.245ns (32.669%)  route 6.688ns (67.331%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.557     5.083    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  alu_fsm_inst/ddf_inst0/q_reg[4]/Q
                         net (fo=17, routed)          0.880     6.441    alu_fsm_inst/ddf_inst0/q_reg[4]_0[2]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.329     6.770 f  alu_fsm_inst/ddf_inst0/result_out[2]__0_carry_i_9/O
                         net (fo=16, routed)          0.929     7.699    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.348     8.047 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_3/O
                         net (fo=2, routed)           0.634     8.681    alu_fsm_inst/ddf_inst1/q_reg[2]_0[0]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.805 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.805    alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0_i_9_0[0]
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.057 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__0_carry__0/O[0]
                         net (fo=4, routed)           0.638     9.695    alu_fsm_inst/ddf_inst1/O[0]
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.287     9.982 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9/O
                         net (fo=2, routed)           0.467    10.448    alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.328    10.776 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.270    alu_fsm_inst/ddf_inst1/q_reg[3]_1[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.394 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.394    alu_fsm_inst/alu_inst/alu_inst/FSM_sequential_state_reg[0]_i_7_0[0]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.818 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0/O[1]
                         net (fo=2, routed)           0.818    12.636    alu_fsm_inst/ddf_inst1/result_out[2][4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.303    12.939 f  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.677    13.616    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_3_n_0
    SLICE_X59Y58         LUT4 (Prop_lut4_I0_O)        0.124    13.740 r  alu_fsm_inst/ddf_inst1/wr_data_reg[4]_i_2/O
                         net (fo=3, routed)           0.818    14.558    alu_fsm_inst/ddf_inst1/D[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    14.682 r  alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.334    15.016    alu_fsm_inst/result_alu[3]
    SLICE_X59Y55         LDCE                                         r  alu_fsm_inst/wr_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.686ns  (logic 3.245ns (33.502%)  route 6.441ns (66.498%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.557     5.083    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  alu_fsm_inst/ddf_inst0/q_reg[4]/Q
                         net (fo=17, routed)          0.880     6.441    alu_fsm_inst/ddf_inst0/q_reg[4]_0[2]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.329     6.770 f  alu_fsm_inst/ddf_inst0/result_out[2]__0_carry_i_9/O
                         net (fo=16, routed)          0.929     7.699    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.348     8.047 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_3/O
                         net (fo=2, routed)           0.634     8.681    alu_fsm_inst/ddf_inst1/q_reg[2]_0[0]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.805 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.805    alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0_i_9_0[0]
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.057 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__0_carry__0/O[0]
                         net (fo=4, routed)           0.638     9.695    alu_fsm_inst/ddf_inst1/O[0]
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.287     9.982 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9/O
                         net (fo=2, routed)           0.467    10.448    alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.328    10.776 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.270    alu_fsm_inst/ddf_inst1/q_reg[3]_1[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.394 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.394    alu_fsm_inst/alu_inst/alu_inst/FSM_sequential_state_reg[0]_i_7_0[0]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.818 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0/O[1]
                         net (fo=2, routed)           0.818    12.636    alu_fsm_inst/ddf_inst1/result_out[2][4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.303    12.939 f  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.678    13.617    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_3_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.741 f  alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_6/O
                         net (fo=4, routed)           0.419    14.160    alu_fsm_inst/ddf_inst0/wr_data_reg[1]
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.124    14.284 r  alu_fsm_inst/ddf_inst0/wr_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.484    14.769    alu_fsm_inst/result_alu[1]
    SLICE_X59Y55         LDCE                                         r  alu_fsm_inst/wr_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.673ns  (logic 3.239ns (33.485%)  route 6.434ns (66.515%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.557     5.083    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  alu_fsm_inst/ddf_inst0/q_reg[4]/Q
                         net (fo=17, routed)          0.880     6.441    alu_fsm_inst/ddf_inst0/q_reg[4]_0[2]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.329     6.770 f  alu_fsm_inst/ddf_inst0/result_out[2]__0_carry_i_9/O
                         net (fo=16, routed)          0.929     7.699    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.348     8.047 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_3/O
                         net (fo=2, routed)           0.634     8.681    alu_fsm_inst/ddf_inst1/q_reg[2]_0[0]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.805 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.805    alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0_i_9_0[0]
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.057 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__0_carry__0/O[0]
                         net (fo=4, routed)           0.638     9.695    alu_fsm_inst/ddf_inst1/O[0]
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.287     9.982 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9/O
                         net (fo=2, routed)           0.467    10.448    alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.328    10.776 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.270    alu_fsm_inst/ddf_inst1/q_reg[3]_1[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.394 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.394    alu_fsm_inst/alu_inst/alu_inst/FSM_sequential_state_reg[0]_i_7_0[0]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.818 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0/O[1]
                         net (fo=2, routed)           0.818    12.636    alu_fsm_inst/ddf_inst1/result_out[2][4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.303    12.939 f  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.678    13.617    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_3_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.741 f  alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_6/O
                         net (fo=4, routed)           0.419    14.160    alu_fsm_inst/ddf_inst0/wr_data_reg[1]
    SLICE_X59Y57         LUT2 (Prop_lut2_I1_O)        0.118    14.278 r  alu_fsm_inst/ddf_inst0/wr_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.477    14.756    alu_fsm_inst/result[0]
    SLICE_X61Y57         LDCE                                         r  alu_fsm_inst/wr_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/ddf_inst0/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.300ns  (logic 3.121ns (33.561%)  route 6.179ns (66.439%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.557     5.083    alu_fsm_inst/ddf_inst0/sys_clk_in_IBUF_BUFG
    SLICE_X56Y55         FDCE                                         r  alu_fsm_inst/ddf_inst0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDCE (Prop_fdce_C_Q)         0.478     5.561 r  alu_fsm_inst/ddf_inst0/q_reg[4]/Q
                         net (fo=17, routed)          0.880     6.441    alu_fsm_inst/ddf_inst0/q_reg[4]_0[2]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.329     6.770 f  alu_fsm_inst/ddf_inst0/result_out[2]__0_carry_i_9/O
                         net (fo=16, routed)          0.929     7.699    alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.348     8.047 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_3/O
                         net (fo=2, routed)           0.634     8.681    alu_fsm_inst/ddf_inst1/q_reg[2]_0[0]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.805 r  alu_fsm_inst/ddf_inst1/result_out[2]__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.805    alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0_i_9_0[0]
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.057 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__0_carry__0/O[0]
                         net (fo=4, routed)           0.638     9.695    alu_fsm_inst/ddf_inst1/O[0]
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.287     9.982 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9/O
                         net (fo=2, routed)           0.467    10.448    alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_9_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.328    10.776 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.270    alu_fsm_inst/ddf_inst1/q_reg[3]_1[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.394 r  alu_fsm_inst/ddf_inst1/result_out[2]__22_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.394    alu_fsm_inst/alu_inst/alu_inst/FSM_sequential_state_reg[0]_i_7_0[0]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.818 r  alu_fsm_inst/alu_inst/alu_inst/result_out[2]__22_carry__0/O[1]
                         net (fo=2, routed)           0.818    12.636    alu_fsm_inst/ddf_inst1/result_out[2][4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.303    12.939 f  alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.677    13.616    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg[0]_i_3_n_0
    SLICE_X59Y58         LUT4 (Prop_lut4_I0_O)        0.124    13.740 r  alu_fsm_inst/ddf_inst1/wr_data_reg[4]_i_2/O
                         net (fo=3, routed)           0.643    14.383    alu_fsm_inst/result_alu[5]
    SLICE_X59Y55         LDCE                                         r  alu_fsm_inst/wr_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_controller_inst/sseg_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 4.053ns (58.400%)  route 2.887ns (41.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.619     5.145    sseg_controller_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sseg_controller_inst/sseg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.518     5.663 r  sseg_controller_inst/sseg_out_reg[4]/Q
                         net (fo=1, routed)           2.887     8.550    sseg_out_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535    12.085 r  sseg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.085    sseg_out[4]
    A7                                                                r  sseg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_controller_inst/sseg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.805ns  (logic 4.038ns (59.332%)  route 2.767ns (40.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.621     5.147    sseg_controller_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  sseg_controller_inst/sseg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  sseg_controller_inst/sseg_out_reg[6]/Q
                         net (fo=1, routed)           2.767     8.432    sseg_out_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520    11.952 r  sseg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.952    sseg_out[6]
    B5                                                                r  sseg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_controller_inst/sseg_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 4.044ns (59.795%)  route 2.719ns (40.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.620     5.146    sseg_controller_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  sseg_controller_inst/sseg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sseg_controller_inst/sseg_out_reg[0]/Q
                         net (fo=1, routed)           2.719     8.383    sseg_out_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.526    11.908 r  sseg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.908    sseg_out[0]
    D7                                                                r  sseg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_controller_inst/sseg_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 4.033ns (60.091%)  route 2.678ns (39.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.619     5.145    sseg_controller_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sseg_controller_inst/sseg_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.518     5.663 r  sseg_controller_inst/sseg_out_reg[5]/Q
                         net (fo=1, routed)           2.678     8.341    sseg_out_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515    11.856 r  sseg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.856    sseg_out[5]
    D6                                                                r  sseg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg_controller_inst/sseg_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 4.036ns (60.634%)  route 2.620ns (39.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.619     5.145    sseg_controller_inst/sys_clk_in_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sseg_controller_inst/sseg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.518     5.663 r  sseg_controller_inst/sseg_out_reg[1]/Q
                         net (fo=1, routed)           2.620     8.283    sseg_out_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518    11.801 r  sseg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.801    sseg_out[1]
    C5                                                                r  sseg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 program_control_inst/rom_inst/rd_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.164ns (44.236%)  route 0.207ns (55.764%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.447    program_control_inst/rom_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  program_control_inst/rom_inst/rd_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  program_control_inst/rom_inst/rd_data_out_reg[2]/Q
                         net (fo=2, routed)           0.207     1.818    alu_fsm_inst/wr_data_reg[4]_i_2[0]
    SLICE_X54Y54         LDCE                                         r  alu_fsm_inst/wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_control_inst/rom_inst/rd_data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.148ns (33.239%)  route 0.297ns (66.761%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.447    program_control_inst/rom_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  program_control_inst/rom_inst/rd_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  program_control_inst/rom_inst/rd_data_out_reg[6]/Q
                         net (fo=13, routed)          0.297     1.893    alu_fsm_inst/wr_data_reg[4]_i_2[1]
    SLICE_X54Y55         LDCE                                         r  alu_fsm_inst/wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_control_inst/rom_inst/rd_data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/rd_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.148ns (28.043%)  route 0.380ns (71.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.447    program_control_inst/rom_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  program_control_inst/rom_inst/rd_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  program_control_inst/rom_inst/rd_data_out_reg[6]/Q
                         net (fo=13, routed)          0.380     1.975    alu_fsm_inst/wr_data_reg[4]_i_2[1]
    SLICE_X57Y55         LDCE                                         r  alu_fsm_inst/rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_control_inst/rom_inst/rd_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/rd_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.209ns (36.102%)  route 0.370ns (63.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.447    program_control_inst/rom_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  program_control_inst/rom_inst/rd_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  program_control_inst/rom_inst/rd_data_out_reg[2]/Q
                         net (fo=2, routed)           0.314     1.925    program_control_inst/rom_inst/Q[0]
    SLICE_X54Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.970 r  program_control_inst/rom_inst/rd_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.056     2.026    alu_fsm_inst/mem_reg_0_3_0_4_i_8[0]
    SLICE_X55Y54         LDCE                                         r  alu_fsm_inst/rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/error_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.187ns (30.440%)  route 0.427ns (69.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.590     1.476    alu_fsm_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y55         FDCE                                         r  alu_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  alu_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=17, routed)          0.245     1.862    alu_fsm_inst/state_reg[2]
    SLICE_X59Y54         LUT3 (Prop_lut3_I0_O)        0.046     1.908 r  alu_fsm_inst/error_out_reg_i_1/O
                         net (fo=1, routed)           0.183     2.091    alu_fsm_inst/error_out_reg_i_1_n_0
    SLICE_X58Y54         LDCE                                         r  alu_fsm_inst/error_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_control_inst/rom_inst/rd_data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.032ns  (logic 0.291ns (28.210%)  route 0.741ns (71.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.447    program_control_inst/rom_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  program_control_inst/rom_inst/rd_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  program_control_inst/rom_inst/rd_data_out_reg[7]/Q
                         net (fo=12, routed)          0.355     1.951    alu_fsm_inst/ddf_inst0/wr_data_reg[4]_i_2[1]
    SLICE_X57Y57         LUT6 (Prop_lut6_I3_O)        0.098     2.049 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_3/O
                         net (fo=5, routed)           0.269     2.318    alu_fsm_inst/ddf_inst1/wr_data_reg[2]
    SLICE_X59Y57         LUT6 (Prop_lut6_I1_O)        0.045     2.363 r  alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     2.479    alu_fsm_inst/result_alu[3]
    SLICE_X59Y55         LDCE                                         r  alu_fsm_inst/wr_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_control_inst/rom_inst/rd_data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.065ns  (logic 0.292ns (27.429%)  route 0.773ns (72.571%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.447    program_control_inst/rom_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  program_control_inst/rom_inst/rd_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  program_control_inst/rom_inst/rd_data_out_reg[6]/Q
                         net (fo=13, routed)          0.314     1.910    alu_fsm_inst/ddf_inst0/wr_data_reg[4]_i_2[0]
    SLICE_X57Y58         LUT5 (Prop_lut5_I3_O)        0.099     2.009 f  alu_fsm_inst/ddf_inst0/FSM_sequential_state_reg[0]_i_6/O
                         net (fo=3, routed)           0.217     2.225    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg_reg[0]_1
    SLICE_X59Y58         LUT4 (Prop_lut4_I1_O)        0.045     2.270 r  alu_fsm_inst/ddf_inst1/wr_data_reg[4]_i_2/O
                         net (fo=3, routed)           0.242     2.512    alu_fsm_inst/result_alu[5]
    SLICE_X59Y55         LDCE                                         r  alu_fsm_inst/wr_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_control_inst/rom_inst/rd_data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.075ns  (logic 0.291ns (27.077%)  route 0.784ns (72.923%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.447    program_control_inst/rom_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  program_control_inst/rom_inst/rd_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  program_control_inst/rom_inst/rd_data_out_reg[7]/Q
                         net (fo=12, routed)          0.377     1.973    alu_fsm_inst/ddf_inst0/wr_data_reg[4]_i_2[1]
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.098     2.071 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_2/O
                         net (fo=4, routed)           0.265     2.336    alu_fsm_inst/ddf_inst0/rd_data_out_reg[6]
    SLICE_X59Y57         LUT4 (Prop_lut4_I2_O)        0.045     2.381 r  alu_fsm_inst/ddf_inst0/wr_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.141     2.522    alu_fsm_inst/result_alu[1]
    SLICE_X59Y55         LDCE                                         r  alu_fsm_inst/wr_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_control_inst/rom_inst/rd_data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.141ns  (logic 0.291ns (25.509%)  route 0.850ns (74.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.447    program_control_inst/rom_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  program_control_inst/rom_inst/rd_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  program_control_inst/rom_inst/rd_data_out_reg[7]/Q
                         net (fo=12, routed)          0.377     1.973    alu_fsm_inst/ddf_inst0/wr_data_reg[4]_i_2[1]
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.098     2.071 r  alu_fsm_inst/ddf_inst0/wr_data_reg[3]_i_2/O
                         net (fo=4, routed)           0.232     2.302    alu_fsm_inst/ddf_inst1/wr_data_reg[2]_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I1_O)        0.045     2.347 r  alu_fsm_inst/ddf_inst1/wr_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.241     2.588    alu_fsm_inst/result_alu[2]
    SLICE_X57Y57         LDCE                                         r  alu_fsm_inst/wr_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_control_inst/rom_inst/rd_data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_fsm_inst/wr_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.188ns  (logic 0.340ns (28.622%)  route 0.848ns (71.378%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.447    program_control_inst/rom_inst/sys_clk_in_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  program_control_inst/rom_inst/rd_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  program_control_inst/rom_inst/rd_data_out_reg[6]/Q
                         net (fo=13, routed)          0.314     1.910    alu_fsm_inst/ddf_inst0/wr_data_reg[4]_i_2[0]
    SLICE_X57Y58         LUT5 (Prop_lut5_I3_O)        0.099     2.009 r  alu_fsm_inst/ddf_inst0/FSM_sequential_state_reg[0]_i_6/O
                         net (fo=3, routed)           0.218     2.226    alu_fsm_inst/ddf_inst1/FSM_sequential_state_reg_reg[0]_1
    SLICE_X59Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.271 f  alu_fsm_inst/ddf_inst1/wr_data_reg[3]_i_6/O
                         net (fo=4, routed)           0.153     2.425    alu_fsm_inst/ddf_inst0/wr_data_reg[1]
    SLICE_X59Y57         LUT2 (Prop_lut2_I1_O)        0.048     2.473 r  alu_fsm_inst/ddf_inst0/wr_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.162     2.635    alu_fsm_inst/result[0]
    SLICE_X61Y57         LDCE                                         r  alu_fsm_inst/wr_data_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_in[3]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.617ns  (logic 1.445ns (39.967%)  route 2.171ns (60.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches_in[3] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  switches_in_IBUF[3]_inst/O
                         net (fo=1, routed)           2.171     3.617    input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X64Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.507     4.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[6].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 switches_in[4]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.440ns  (logic 1.456ns (42.312%)  route 1.984ns (57.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_in[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_in_IBUF[4]_inst/O
                         net (fo=1, routed)           1.984     3.440    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X58Y52         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.506     4.853    input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[7].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 switches_in[0]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.323ns  (logic 1.461ns (43.958%)  route 1.862ns (56.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches_in[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_in_IBUF[0]_inst/O
                         net (fo=1, routed)           1.862     3.323    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X58Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.506     4.853    input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[3].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 switches_in[2]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.289ns  (logic 1.453ns (44.163%)  route 1.837ns (55.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches_in[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_in_IBUF[2]_inst/O
                         net (fo=1, routed)           1.837     3.289    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X64Y57         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.505     4.852    input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[5].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 switches_in[6]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.228ns  (logic 1.448ns (44.844%)  route 1.781ns (55.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  switches_in[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  switches_in_IBUF[6]_inst/O
                         net (fo=1, routed)           1.781     3.228    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X65Y51         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.507     4.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 switches_in[5]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.228ns  (logic 1.447ns (44.840%)  route 1.781ns (55.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_in[5] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[5]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  switches_in_IBUF[5]_inst/O
                         net (fo=1, routed)           1.781     3.228    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X65Y52         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.507     4.854    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 alu_fsm_inst/rd_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/rd_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 1.038ns (34.403%)  route 1.979ns (65.597%))
  Logic Levels:           3  (LDCE=1 LUT3=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         LDCE                         0.000     0.000 r  alu_fsm_inst/rd_addr_reg[1]/G
    SLICE_X57Y55         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  alu_fsm_inst/rd_addr_reg[1]/Q
                         net (fo=1, routed)           0.856     1.617    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/rd_data_out_reg[1]_1[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I2_O)        0.124     1.741 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/mem_reg_0_3_0_4_i_7/O
                         net (fo=6, routed)           1.123     2.864    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/ADDRC1
    SLICE_X56Y54         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.017 r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.000     3.017    arbitered_ram_inst/sdp_ram_inst/p_0_out[4]
    SLICE_X56Y54         FDRE                                         r  arbitered_ram_inst/sdp_ram_inst/rd_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.440     4.787    arbitered_ram_inst/sdp_ram_inst/sys_clk_in_IBUF_BUFG
    SLICE_X56Y54         FDRE                                         r  arbitered_ram_inst/sdp_ram_inst/rd_data_out_reg[4]/C

Slack:                    inf
  Source:                 switches_in[1]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.984ns  (logic 1.454ns (48.735%)  route 1.530ns (51.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  switches_in[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_in[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  switches_in_IBUF[1]_inst/O
                         net (fo=1, routed)           1.530     2.984    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].level_synchronizer_inst/switches_in_IBUF[0]
    SLICE_X65Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.522     4.869    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 alu_fsm_inst/wr_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.840ns  (logic 0.777ns (27.356%)  route 2.063ns (72.644%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_addr_reg[1]/G
    SLICE_X54Y54         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  alu_fsm_inst/wr_addr_reg[1]/Q
                         net (fo=1, routed)           0.938     1.563    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/rd_data_out_reg[1]_0[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I2_O)        0.152     1.715 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/mem_reg_0_3_0_4_i_9/O
                         net (fo=8, routed)           1.125     2.840    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/ADDRD1
    SLICE_X56Y54         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.440     4.787    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/WCLK
    SLICE_X56Y54         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA/CLK

Slack:                    inf
  Source:                 alu_fsm_inst/wr_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.840ns  (logic 0.777ns (27.356%)  route 2.063ns (72.644%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_addr_reg[1]/G
    SLICE_X54Y54         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  alu_fsm_inst/wr_addr_reg[1]/Q
                         net (fo=1, routed)           0.938     1.563    input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/rd_data_out_reg[1]_0[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I2_O)        0.152     1.715 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[4].debouncer_inst/mem_reg_0_3_0_4_i_9/O
                         net (fo=8, routed)           1.125     2.840    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/ADDRD1
    SLICE_X56Y54         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.440     4.787    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/WCLK
    SLICE_X56Y54         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMA_D1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_fsm_inst/wr_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sseg_arbiter_inst/value_sel_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.203ns (59.787%)  route 0.137ns (40.213%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_data_reg[0]/G
    SLICE_X61Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_data_reg[0]/Q
                         net (fo=2, routed)           0.137     0.295    alu_fsm_inst/Q[0]
    SLICE_X59Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.340 r  alu_fsm_inst/value_sel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    sseg_arbiter_inst/value_sel_reg_reg[4]_0[0]
    SLICE_X59Y56         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.860     1.991    sseg_arbiter_inst/sys_clk_in_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[0]/C

Slack:                    inf
  Source:                 alu_fsm_inst/wr_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sseg_arbiter_inst/value_sel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.203ns (47.507%)  route 0.224ns (52.493%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_data_reg[1]/G
    SLICE_X59Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_data_reg[1]/Q
                         net (fo=2, routed)           0.224     0.382    alu_fsm_inst/Q[1]
    SLICE_X59Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.427 r  alu_fsm_inst/value_sel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.427    sseg_arbiter_inst/value_sel_reg_reg[4]_0[1]
    SLICE_X59Y56         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.860     1.991    sseg_arbiter_inst/sys_clk_in_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[1]/C

Slack:                    inf
  Source:                 alu_fsm_inst/wr_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sseg_arbiter_inst/value_sel_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.203ns (41.151%)  route 0.290ns (58.849%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_data_reg[3]/G
    SLICE_X59Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_data_reg[3]/Q
                         net (fo=2, routed)           0.290     0.448    alu_fsm_inst/Q[3]
    SLICE_X59Y54         LUT5 (Prop_lut5_I0_O)        0.045     0.493 r  alu_fsm_inst/value_sel_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.493    sseg_arbiter_inst/value_sel_reg_reg[4]_0[3]
    SLICE_X59Y54         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.860     1.991    sseg_arbiter_inst/sys_clk_in_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[3]/C

Slack:                    inf
  Source:                 alu_fsm_inst/wr_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sseg_arbiter_inst/value_sel_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.206ns (41.603%)  route 0.289ns (58.397%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_data_reg[4]/G
    SLICE_X59Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_data_reg[4]/Q
                         net (fo=2, routed)           0.169     0.327    alu_fsm_inst/Q[4]
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.048     0.375 r  alu_fsm_inst/value_sel_reg[4]_i_2/O
                         net (fo=1, routed)           0.120     0.495    sseg_arbiter_inst/value_sel_reg_reg[4]_0[4]
    SLICE_X59Y57         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.859     1.990    sseg_arbiter_inst/sys_clk_in_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[4]/C

Slack:                    inf
  Source:                 buttons_in[0]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[0].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.225ns (40.159%)  route 0.335ns (59.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  buttons_in[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons_in[0]
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  buttons_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.335     0.559    input_conditioning_inst/impl_gen.inputs_conditioning_gen[0].level_synchronizer_inst/buttons_in_IBUF[0]
    SLICE_X65Y53         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[0].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.861     1.993    input_conditioning_inst/impl_gen.inputs_conditioning_gen[0].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[0].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 alu_fsm_inst/wr_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sseg_arbiter_inst/value_sel_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.203ns (30.393%)  route 0.465ns (69.607%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_data_reg[2]/G
    SLICE_X57Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_data_reg[2]/Q
                         net (fo=2, routed)           0.232     0.390    alu_fsm_inst/Q[2]
    SLICE_X57Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.435 r  alu_fsm_inst/value_sel_reg[2]_i_1/O
                         net (fo=1, routed)           0.233     0.668    sseg_arbiter_inst/value_sel_reg_reg[4]_0[2]
    SLICE_X59Y57         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.859     1.990    sseg_arbiter_inst/sys_clk_in_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  sseg_arbiter_inst/value_sel_reg_reg[2]/C

Slack:                    inf
  Source:                 buttons_in[3]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.230ns (33.491%)  route 0.456ns (66.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  buttons_in[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons_in[3]
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  buttons_in_IBUF[3]_inst/O
                         net (fo=2, routed)           0.456     0.685    input_conditioning_inst/impl_gen.reset_synchronizer_inst/buttons_in_IBUF[0]
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.869     2.000    input_conditioning_inst/impl_gen.reset_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  input_conditioning_inst/impl_gen.reset_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 alu_fsm_inst/wr_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.203ns (29.129%)  route 0.494ns (70.871%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_data_reg[4]/G
    SLICE_X59Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_data_reg[4]/Q
                         net (fo=2, routed)           0.292     0.450    input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/Q[0]
    SLICE_X58Y54         LUT3 (Prop_lut3_I2_O)        0.045     0.495 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[9].debouncer_inst/mem_reg_0_3_0_4_i_6/O
                         net (fo=1, routed)           0.201     0.697    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/DIC0
    SLICE_X56Y54         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.832     1.964    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/WCLK
    SLICE_X56Y54         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMC/CLK

Slack:                    inf
  Source:                 buttons_in[1]
                            (input port)
  Destination:            input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.211ns (29.785%)  route 0.497ns (70.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  buttons_in[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons_in[1]
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  buttons_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.497     0.708    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/buttons_in_IBUF[0]
    SLICE_X55Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.833     1.965    input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/sys_clk_in_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[1].level_synchronizer_inst/level_synchronizer_data_reg_reg[0]/C

Slack:                    inf
  Source:                 alu_fsm_inst/wr_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.890%)  route 0.514ns (71.110%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         LDCE                         0.000     0.000 r  alu_fsm_inst/wr_data_reg[3]/G
    SLICE_X59Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  alu_fsm_inst/wr_data_reg[3]/Q
                         net (fo=2, routed)           0.279     0.437    input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/Q[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I2_O)        0.051     0.488 r  input_conditioning_inst/impl_gen.inputs_conditioning_gen[8].debouncer_inst/mem_reg_0_3_0_4_i_4/O
                         net (fo=1, routed)           0.235     0.723    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/DIB1
    SLICE_X56Y54         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    sys_clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.832     1.964    arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/WCLK
    SLICE_X56Y54         RAMD32                                       r  arbitered_ram_inst/sdp_ram_inst/mem_reg_0_3_0_4/RAMB_D1/CLK





