
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.945526                       # Number of seconds simulated
sim_ticks                                1945525784000                       # Number of ticks simulated
final_tick                               1945525784000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2295636                       # Simulator instruction rate (inst/s)
host_op_rate                                  3677473                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4794652236                       # Simulator tick rate (ticks/s)
host_mem_usage                                 621936                       # Number of bytes of host memory used
host_seconds                                   405.77                       # Real time elapsed on the host
sim_insts                                   931499985                       # Number of instructions simulated
sim_ops                                    1492207946                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1116992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        44224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           44224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           691                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                691                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             562686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                574134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           22731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                22731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           22731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            562686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               596865                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684126                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342491                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005741                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3891051568                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499985                       # Number of instructions committed
system.cpu.committedOps                    1492207946                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701234                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571482                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701234                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935370                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545513076                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199437                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310592                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026614                       # number of memory refs
system.cpu.num_load_insts                   382684124                       # Number of load instructions
system.cpu.num_store_insts                   56342490                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3891051568                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742434                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844293     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684056     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207946                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.895230                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026617                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126571                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.417927                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.895230                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881179805                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881179805                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577696                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577696                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322350                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435900046                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435900046                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435900046                       # number of overall hits
system.cpu.dcache.overall_hits::total       435900046                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106430                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20141                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20141                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3126571                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3126571                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3126571                       # number of overall misses
system.cpu.dcache.overall_misses::total       3126571                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  86132326000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86132326000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1420874000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1420874000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  87553200000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  87553200000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  87553200000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  87553200000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026617                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026617                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026617                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026617                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008117                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000357                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000357                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007122                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27727.109898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27727.109898                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70546.348245                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70546.348245                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 28002.946359                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28002.946359                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 28002.946359                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28002.946359                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1432811                       # number of writebacks
system.cpu.dcache.writebacks::total           1432811                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106430                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20141                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3126571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3126571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3126571                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3126571                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  83025896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83025896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1400733000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1400733000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  84426629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84426629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  84426629000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84426629000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26727.109898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26727.109898                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69546.348245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69546.348245                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27002.946359                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27002.946359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27002.946359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27002.946359                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126059                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           272.970721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005741                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               349                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4074515.017192                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   272.970721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.533146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.533146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          264                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2844011831                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2844011831                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005392                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005392                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005392                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005392                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005392                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005392                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           349                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            349                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          349                       # number of overall misses
system.cpu.icache.overall_misses::total           349                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     67149000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67149000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     67149000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67149000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     67149000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67149000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005741                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005741                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005741                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005741                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005741                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005741                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 192404.011461                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 192404.011461                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 192404.011461                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 192404.011461                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 192404.011461                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 192404.011461                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu.icache.writebacks::total                50                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          349                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          349                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     66800000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66800000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     66800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     66800000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66800000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 191404.011461                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 191404.011461                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 191404.011461                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 191404.011461                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 191404.011461                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 191404.011461                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.628948                       # Cycle average of tags in use
system.l2.tags.total_refs                     6253029                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710860                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.654904                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.008700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.498771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.121477                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999331                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          799                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51735092                       # Number of tag accesses
system.l2.tags.data_accesses                 51735092                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1432811                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1432811                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           50                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3146                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3146                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1412933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1412933                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1416079                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416080                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1416079                       # number of overall hits
system.l2.overall_hits::total                 1416080                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              348                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693497                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 348                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710492                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710840                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                348                       # number of overall misses
system.l2.overall_misses::cpu.data            1710492                       # number of overall misses
system.l2.overall_misses::total               1710840                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1337488500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1337488500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     66264500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66264500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63530453000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63530453000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      66264500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   64867941500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64934206000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     66264500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  64867941500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64934206000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1432811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1432811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           50                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               349                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126571                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3126920                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              349                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126571                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3126920                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.843801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.843801                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997135                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997135                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545159                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997135                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547082                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547133                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997135                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547082                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547133                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78698.940865                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78698.940865                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 190415.229885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 190415.229885                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37514.358159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37514.358159                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 190415.229885                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37923.557374                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37954.575530                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 190415.229885                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37923.557374                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37954.575530                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708420                       # number of writebacks
system.l2.writebacks::total                   1708420                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          348                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693497                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710840                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710840                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1167538500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1167538500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     62784500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62784500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46595483000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46595483000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     62784500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  47763021500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47825806000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     62784500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  47763021500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47825806000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.843801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.843801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997135                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997135                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545159                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547133                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547133                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68698.940865                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68698.940865                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 180415.229885                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 180415.229885                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27514.358159                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27514.358159                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 180415.229885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27923.557374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27954.575530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 180415.229885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27923.557374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27954.575530                       # average overall mshr miss latency
system.l2.replacements                        1708812                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14221.283685                       # Cycle average of tags in use
system.l3.tags.total_refs                     3419366                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17453                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    195.918524                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        140.723199                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14080.560486                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008589                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.859409                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.867998                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16296                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13694917                       # Number of tag accesses
system.l3.tags.data_accesses                 13694917                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708419                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708419                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693386                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693386                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693387                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693387                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693387                       # number of overall hits
system.l3.overall_hits::total                 1693387                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          348                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          111                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             459                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 348                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17105                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17453                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                348                       # number of overall misses
system.l3.overall_misses::cpu.data              17105                       # number of overall misses
system.l3.overall_misses::total                 17453                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    980577000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     980577000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     58956500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     26147000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     85103500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      58956500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    1006724000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1065680500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     58956500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   1006724000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1065680500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708419                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708419                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          348                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693497                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693845                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               348                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710492                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710840                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              348                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710492                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710840                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000066                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000271                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010000                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010201                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010000                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010201                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 57701.365188                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 57701.365188                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 169415.229885                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 235558.558559                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 185410.675381                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 169415.229885                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 58855.539316                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 61060.018335                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 169415.229885                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 58855.539316                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 61060.018335                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  691                       # number of writebacks
system.l3.writebacks::total                       691                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          348                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          459                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            348                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17105                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17453                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           348                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17105                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17453                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    708673000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    708673000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     53388500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     24371000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     77759500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     53388500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    733044000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    786432500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     53388500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    733044000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    786432500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000066                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010000                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010201                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010000                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010201                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 41701.365188                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 41701.365188                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 153415.229885                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 219558.558559                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 169410.675381                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 153415.229885                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 42855.539316                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 45060.018335                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 153415.229885                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 42855.539316                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 45060.018335                       # average overall mshr miss latency
system.l3.replacements                           1069                       # number of replacements
system.membus.snoop_filter.tot_requests         18248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                459                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          691                       # Transaction distribution
system.membus.trans_dist::CleanEvict              104                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           459                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1161216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1161216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1161216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17453                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17453    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17453                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21015000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87268000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6253029                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            559                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          559                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106779                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3141231                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           50                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1693914                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20141                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20141                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           349                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106430                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9379201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9379949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291800448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291825984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709086                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109338880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4836006                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000116                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010751                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4835447     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    559      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4836006                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4559375500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            523500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4689856500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3419366                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1708526                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            274                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          274                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1945525784000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693845                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709110                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             485                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693845                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5130206                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218832576                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1069                       # Total snoops (count)
system.tol3bus.snoopTraffic                     44224                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1711909                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000160                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.012650                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1711635     99.98%     99.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    274      0.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1711909                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3418102000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566260000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
