// Seed: 1508195783
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    input tri id_7
);
  assign id_6 = 1'd0;
  logic [7:0] id_9;
  assign id_9[1] = 1'h0;
  wor  id_10;
  tri1 id_11;
  always @(negedge 1) id_11 = 1 == 1 - id_10;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    output wand id_5,
    input supply0 id_6,
    output supply1 id_7,
    output wor id_8
);
  tri0 id_10 = id_2 == id_6;
  wire id_11;
  module_0(
      id_0, id_6, id_1, id_6, id_6, id_1, id_7, id_3
  );
endmodule
