// Seed: 4080659212
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  assign id_6 = 1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output tri   id_3,
    output uwire id_4,
    output tri1  id_5,
    input  wor   id_6,
    output tri   id_7,
    input  tri   id_8,
    input  tri1  id_9,
    output tri1  id_10
);
  wire id_12;
  module_0(
      id_12, id_12, id_12, id_12, id_12
  );
endmodule
