
oop_1-3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dfc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08002f84  08002f84  00003f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f94  08002f94  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002f94  08002f94  00003f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002f9c  08002f9c  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f9c  08002f9c  00003f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002fa0  08002fa0  00003fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002fa4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000405c  2**0
                  CONTENTS
 10 .bss          000001c8  2000005c  2000005c  0000405c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000224  20000224  0000405c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a3dd  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f19  00000000  00000000  0000e469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000aa8  00000000  00000000  00010388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000811  00000000  00000000  00010e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000214ac  00000000  00000000  00011641  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e117  00000000  00000000  00032aed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c94d5  00000000  00000000  00040c04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010a0d9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d74  00000000  00000000  0010a11c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  0010ce90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002f6c 	.word	0x08002f6c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	08002f6c 	.word	0x08002f6c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fa72 	bl	80009e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f80e 	bl	800051c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f8ac 	bl	800065c <MX_GPIO_Init>
  MX_TIM6_Init();
 8000504:	f000 f874 	bl	80005f0 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8000508:	4803      	ldr	r0, [pc, #12]	@ (8000518 <main+0x24>)
 800050a:	f001 fa6f 	bl	80019ec <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  app_init();
 800050e:	f002 f9f3 	bl	80028f8 <app_init>
  while (1)
  {
	  app_loop();
 8000512:	f002 fa2f 	bl	8002974 <app_loop>
 8000516:	e7fc      	b.n	8000512 <main+0x1e>
 8000518:	20000078 	.word	0x20000078

0800051c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b094      	sub	sp, #80	@ 0x50
 8000520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000522:	f107 0320 	add.w	r3, r7, #32
 8000526:	2230      	movs	r2, #48	@ 0x30
 8000528:	2100      	movs	r1, #0
 800052a:	4618      	mov	r0, r3
 800052c:	f002 fcda 	bl	8002ee4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000530:	f107 030c 	add.w	r3, r7, #12
 8000534:	2200      	movs	r2, #0
 8000536:	601a      	str	r2, [r3, #0]
 8000538:	605a      	str	r2, [r3, #4]
 800053a:	609a      	str	r2, [r3, #8]
 800053c:	60da      	str	r2, [r3, #12]
 800053e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000540:	2300      	movs	r3, #0
 8000542:	60bb      	str	r3, [r7, #8]
 8000544:	4b28      	ldr	r3, [pc, #160]	@ (80005e8 <SystemClock_Config+0xcc>)
 8000546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000548:	4a27      	ldr	r2, [pc, #156]	@ (80005e8 <SystemClock_Config+0xcc>)
 800054a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800054e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000550:	4b25      	ldr	r3, [pc, #148]	@ (80005e8 <SystemClock_Config+0xcc>)
 8000552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000558:	60bb      	str	r3, [r7, #8]
 800055a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800055c:	2300      	movs	r3, #0
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	4b22      	ldr	r3, [pc, #136]	@ (80005ec <SystemClock_Config+0xd0>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a21      	ldr	r2, [pc, #132]	@ (80005ec <SystemClock_Config+0xd0>)
 8000566:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800056a:	6013      	str	r3, [r2, #0]
 800056c:	4b1f      	ldr	r3, [pc, #124]	@ (80005ec <SystemClock_Config+0xd0>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000574:	607b      	str	r3, [r7, #4]
 8000576:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000578:	2302      	movs	r3, #2
 800057a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800057c:	2301      	movs	r3, #1
 800057e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000580:	2310      	movs	r3, #16
 8000582:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000584:	2302      	movs	r3, #2
 8000586:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000588:	2300      	movs	r3, #0
 800058a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800058c:	2308      	movs	r3, #8
 800058e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000590:	23a8      	movs	r3, #168	@ 0xa8
 8000592:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000594:	2302      	movs	r3, #2
 8000596:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000598:	2304      	movs	r3, #4
 800059a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800059c:	f107 0320 	add.w	r3, r7, #32
 80005a0:	4618      	mov	r0, r3
 80005a2:	f000 fd6f 	bl	8001084 <HAL_RCC_OscConfig>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80005ac:	f000 f916 	bl	80007dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b0:	230f      	movs	r3, #15
 80005b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b4:	2302      	movs	r3, #2
 80005b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b8:	2300      	movs	r3, #0
 80005ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005bc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005c8:	f107 030c 	add.w	r3, r7, #12
 80005cc:	2105      	movs	r1, #5
 80005ce:	4618      	mov	r0, r3
 80005d0:	f000 ffd0 	bl	8001574 <HAL_RCC_ClockConfig>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80005da:	f000 f8ff 	bl	80007dc <Error_Handler>
  }
}
 80005de:	bf00      	nop
 80005e0:	3750      	adds	r7, #80	@ 0x50
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	40023800 	.word	0x40023800
 80005ec:	40007000 	.word	0x40007000

080005f0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005f6:	463b      	mov	r3, r7
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80005fe:	4b15      	ldr	r3, [pc, #84]	@ (8000654 <MX_TIM6_Init+0x64>)
 8000600:	4a15      	ldr	r2, [pc, #84]	@ (8000658 <MX_TIM6_Init+0x68>)
 8000602:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400 - 1;
 8000604:	4b13      	ldr	r3, [pc, #76]	@ (8000654 <MX_TIM6_Init+0x64>)
 8000606:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800060a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <MX_TIM6_Init+0x64>)
 800060e:	2200      	movs	r2, #0
 8000610:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10 - 1;
 8000612:	4b10      	ldr	r3, [pc, #64]	@ (8000654 <MX_TIM6_Init+0x64>)
 8000614:	2209      	movs	r2, #9
 8000616:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000618:	4b0e      	ldr	r3, [pc, #56]	@ (8000654 <MX_TIM6_Init+0x64>)
 800061a:	2200      	movs	r2, #0
 800061c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800061e:	480d      	ldr	r0, [pc, #52]	@ (8000654 <MX_TIM6_Init+0x64>)
 8000620:	f001 f994 	bl	800194c <HAL_TIM_Base_Init>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800062a:	f000 f8d7 	bl	80007dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800062e:	2300      	movs	r3, #0
 8000630:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000632:	2300      	movs	r3, #0
 8000634:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000636:	463b      	mov	r3, r7
 8000638:	4619      	mov	r1, r3
 800063a:	4806      	ldr	r0, [pc, #24]	@ (8000654 <MX_TIM6_Init+0x64>)
 800063c:	f001 fc04 	bl	8001e48 <HAL_TIMEx_MasterConfigSynchronization>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000646:	f000 f8c9 	bl	80007dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000078 	.word	0x20000078
 8000658:	40001000 	.word	0x40001000

0800065c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b08a      	sub	sp, #40	@ 0x28
 8000660:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000662:	f107 0314 	add.w	r3, r7, #20
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	605a      	str	r2, [r3, #4]
 800066c:	609a      	str	r2, [r3, #8]
 800066e:	60da      	str	r2, [r3, #12]
 8000670:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]
 8000676:	4b54      	ldr	r3, [pc, #336]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067a:	4a53      	ldr	r2, [pc, #332]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 800067c:	f043 0310 	orr.w	r3, r3, #16
 8000680:	6313      	str	r3, [r2, #48]	@ 0x30
 8000682:	4b51      	ldr	r3, [pc, #324]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000686:	f003 0310 	and.w	r3, r3, #16
 800068a:	613b      	str	r3, [r7, #16]
 800068c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	60fb      	str	r3, [r7, #12]
 8000692:	4b4d      	ldr	r3, [pc, #308]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a4c      	ldr	r2, [pc, #304]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 8000698:	f043 0304 	orr.w	r3, r3, #4
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
 800069e:	4b4a      	ldr	r3, [pc, #296]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	f003 0304 	and.w	r3, r3, #4
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006aa:	2300      	movs	r3, #0
 80006ac:	60bb      	str	r3, [r7, #8]
 80006ae:	4b46      	ldr	r3, [pc, #280]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b2:	4a45      	ldr	r2, [pc, #276]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 80006b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ba:	4b43      	ldr	r3, [pc, #268]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006c2:	60bb      	str	r3, [r7, #8]
 80006c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c6:	2300      	movs	r3, #0
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	4b3f      	ldr	r3, [pc, #252]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ce:	4a3e      	ldr	r2, [pc, #248]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 80006d0:	f043 0302 	orr.w	r3, r3, #2
 80006d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d6:	4b3c      	ldr	r3, [pc, #240]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006da:	f003 0302 	and.w	r3, r3, #2
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006e2:	2300      	movs	r3, #0
 80006e4:	603b      	str	r3, [r7, #0]
 80006e6:	4b38      	ldr	r3, [pc, #224]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	4a37      	ldr	r2, [pc, #220]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 80006ec:	f043 0308 	orr.w	r3, r3, #8
 80006f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f2:	4b35      	ldr	r3, [pc, #212]	@ (80007c8 <MX_GPIO_Init+0x16c>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	f003 0308 	and.w	r3, r3, #8
 80006fa:	603b      	str	r3, [r7, #0]
 80006fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RIGHT_BLUE_Pin|RIGHT_GREEN_Pin, GPIO_PIN_SET);
 80006fe:	2201      	movs	r2, #1
 8000700:	2121      	movs	r1, #33	@ 0x21
 8000702:	4832      	ldr	r0, [pc, #200]	@ (80007cc <MX_GPIO_Init+0x170>)
 8000704:	f000 fca4 	bl	8001050 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LEFT_RED_Pin|LEFT_GREEN_Pin|LEFT_BLUE_Pin, GPIO_PIN_SET);
 8000708:	2201      	movs	r2, #1
 800070a:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 800070e:	4830      	ldr	r0, [pc, #192]	@ (80007d0 <MX_GPIO_Init+0x174>)
 8000710:	f000 fc9e 	bl	8001050 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RIGHT_RED_GPIO_Port, RIGHT_RED_Pin, GPIO_PIN_SET);
 8000714:	2201      	movs	r2, #1
 8000716:	2140      	movs	r1, #64	@ 0x40
 8000718:	482e      	ldr	r0, [pc, #184]	@ (80007d4 <MX_GPIO_Init+0x178>)
 800071a:	f000 fc99 	bl	8001050 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin;
 800071e:	2308      	movs	r3, #8
 8000720:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000722:	2300      	movs	r3, #0
 8000724:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000726:	2300      	movs	r3, #0
 8000728:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_1_GPIO_Port, &GPIO_InitStruct);
 800072a:	f107 0314 	add.w	r3, r7, #20
 800072e:	4619      	mov	r1, r3
 8000730:	4829      	ldr	r0, [pc, #164]	@ (80007d8 <MX_GPIO_Init+0x17c>)
 8000732:	f000 fad9 	bl	8000ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin;
 8000736:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800073c:	2300      	movs	r3, #0
 800073e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_2_GPIO_Port, &GPIO_InitStruct);
 8000744:	f107 0314 	add.w	r3, r7, #20
 8000748:	4619      	mov	r1, r3
 800074a:	4822      	ldr	r0, [pc, #136]	@ (80007d4 <MX_GPIO_Init+0x178>)
 800074c:	f000 facc 	bl	8000ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RIGHT_BLUE_Pin RIGHT_GREEN_Pin */
  GPIO_InitStruct.Pin = RIGHT_BLUE_Pin|RIGHT_GREEN_Pin;
 8000750:	2321      	movs	r3, #33	@ 0x21
 8000752:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000754:	2301      	movs	r3, #1
 8000756:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	2300      	movs	r3, #0
 800075a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075c:	2300      	movs	r3, #0
 800075e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000760:	f107 0314 	add.w	r3, r7, #20
 8000764:	4619      	mov	r1, r3
 8000766:	4819      	ldr	r0, [pc, #100]	@ (80007cc <MX_GPIO_Init+0x170>)
 8000768:	f000 fabe 	bl	8000ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_4_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_4_Pin|BUTTON_3_Pin;
 800076c:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8000770:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000772:	2300      	movs	r3, #0
 8000774:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000776:	2300      	movs	r3, #0
 8000778:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800077a:	f107 0314 	add.w	r3, r7, #20
 800077e:	4619      	mov	r1, r3
 8000780:	4813      	ldr	r0, [pc, #76]	@ (80007d0 <MX_GPIO_Init+0x174>)
 8000782:	f000 fab1 	bl	8000ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_RED_Pin LEFT_GREEN_Pin LEFT_BLUE_Pin */
  GPIO_InitStruct.Pin = LEFT_RED_Pin|LEFT_GREEN_Pin|LEFT_BLUE_Pin;
 8000786:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800078a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078c:	2301      	movs	r3, #1
 800078e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000790:	2300      	movs	r3, #0
 8000792:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000794:	2300      	movs	r3, #0
 8000796:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000798:	f107 0314 	add.w	r3, r7, #20
 800079c:	4619      	mov	r1, r3
 800079e:	480c      	ldr	r0, [pc, #48]	@ (80007d0 <MX_GPIO_Init+0x174>)
 80007a0:	f000 faa2 	bl	8000ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RIGHT_RED_Pin */
  GPIO_InitStruct.Pin = RIGHT_RED_Pin;
 80007a4:	2340      	movs	r3, #64	@ 0x40
 80007a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a8:	2301      	movs	r3, #1
 80007aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ac:	2300      	movs	r3, #0
 80007ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b0:	2300      	movs	r3, #0
 80007b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RIGHT_RED_GPIO_Port, &GPIO_InitStruct);
 80007b4:	f107 0314 	add.w	r3, r7, #20
 80007b8:	4619      	mov	r1, r3
 80007ba:	4806      	ldr	r0, [pc, #24]	@ (80007d4 <MX_GPIO_Init+0x178>)
 80007bc:	f000 fa94 	bl	8000ce8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007c0:	bf00      	nop
 80007c2:	3728      	adds	r7, #40	@ 0x28
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	40023800 	.word	0x40023800
 80007cc:	40020400 	.word	0x40020400
 80007d0:	40020c00 	.word	0x40020c00
 80007d4:	40020800 	.word	0x40020800
 80007d8:	40021000 	.word	0x40021000

080007dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007e0:	b672      	cpsid	i
}
 80007e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e4:	bf00      	nop
 80007e6:	e7fd      	b.n	80007e4 <Error_Handler+0x8>

080007e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	607b      	str	r3, [r7, #4]
 80007f2:	4b10      	ldr	r3, [pc, #64]	@ (8000834 <HAL_MspInit+0x4c>)
 80007f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007f6:	4a0f      	ldr	r2, [pc, #60]	@ (8000834 <HAL_MspInit+0x4c>)
 80007f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80007fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000834 <HAL_MspInit+0x4c>)
 8000800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000802:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000806:	607b      	str	r3, [r7, #4]
 8000808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	603b      	str	r3, [r7, #0]
 800080e:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <HAL_MspInit+0x4c>)
 8000810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000812:	4a08      	ldr	r2, [pc, #32]	@ (8000834 <HAL_MspInit+0x4c>)
 8000814:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000818:	6413      	str	r3, [r2, #64]	@ 0x40
 800081a:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <HAL_MspInit+0x4c>)
 800081c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800081e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000822:	603b      	str	r3, [r7, #0]
 8000824:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000826:	bf00      	nop
 8000828:	370c      	adds	r7, #12
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	40023800 	.word	0x40023800

08000838 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a0e      	ldr	r2, [pc, #56]	@ (8000880 <HAL_TIM_Base_MspInit+0x48>)
 8000846:	4293      	cmp	r3, r2
 8000848:	d115      	bne.n	8000876 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	60fb      	str	r3, [r7, #12]
 800084e:	4b0d      	ldr	r3, [pc, #52]	@ (8000884 <HAL_TIM_Base_MspInit+0x4c>)
 8000850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000852:	4a0c      	ldr	r2, [pc, #48]	@ (8000884 <HAL_TIM_Base_MspInit+0x4c>)
 8000854:	f043 0310 	orr.w	r3, r3, #16
 8000858:	6413      	str	r3, [r2, #64]	@ 0x40
 800085a:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <HAL_TIM_Base_MspInit+0x4c>)
 800085c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085e:	f003 0310 	and.w	r3, r3, #16
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000866:	2200      	movs	r2, #0
 8000868:	2100      	movs	r1, #0
 800086a:	2036      	movs	r0, #54	@ 0x36
 800086c:	f000 fa05 	bl	8000c7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000870:	2036      	movs	r0, #54	@ 0x36
 8000872:	f000 fa1e 	bl	8000cb2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8000876:	bf00      	nop
 8000878:	3710      	adds	r7, #16
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40001000 	.word	0x40001000
 8000884:	40023800 	.word	0x40023800

08000888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <NMI_Handler+0x4>

08000890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <HardFault_Handler+0x4>

08000898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <MemManage_Handler+0x4>

080008a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <BusFault_Handler+0x4>

080008a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <UsageFault_Handler+0x4>

080008b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008b4:	bf00      	nop
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr

080008cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr

080008da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008de:	f000 f8d1 	bl	8000a84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
	...

080008e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80008ec:	4802      	ldr	r0, [pc, #8]	@ (80008f8 <TIM6_DAC_IRQHandler+0x10>)
 80008ee:	f001 f8ed 	bl	8001acc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000078 	.word	0x20000078

080008fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b086      	sub	sp, #24
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000904:	4a14      	ldr	r2, [pc, #80]	@ (8000958 <_sbrk+0x5c>)
 8000906:	4b15      	ldr	r3, [pc, #84]	@ (800095c <_sbrk+0x60>)
 8000908:	1ad3      	subs	r3, r2, r3
 800090a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000910:	4b13      	ldr	r3, [pc, #76]	@ (8000960 <_sbrk+0x64>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d102      	bne.n	800091e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000918:	4b11      	ldr	r3, [pc, #68]	@ (8000960 <_sbrk+0x64>)
 800091a:	4a12      	ldr	r2, [pc, #72]	@ (8000964 <_sbrk+0x68>)
 800091c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800091e:	4b10      	ldr	r3, [pc, #64]	@ (8000960 <_sbrk+0x64>)
 8000920:	681a      	ldr	r2, [r3, #0]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	4413      	add	r3, r2
 8000926:	693a      	ldr	r2, [r7, #16]
 8000928:	429a      	cmp	r2, r3
 800092a:	d207      	bcs.n	800093c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800092c:	f002 faf2 	bl	8002f14 <__errno>
 8000930:	4603      	mov	r3, r0
 8000932:	220c      	movs	r2, #12
 8000934:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000936:	f04f 33ff 	mov.w	r3, #4294967295
 800093a:	e009      	b.n	8000950 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800093c:	4b08      	ldr	r3, [pc, #32]	@ (8000960 <_sbrk+0x64>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000942:	4b07      	ldr	r3, [pc, #28]	@ (8000960 <_sbrk+0x64>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4413      	add	r3, r2
 800094a:	4a05      	ldr	r2, [pc, #20]	@ (8000960 <_sbrk+0x64>)
 800094c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800094e:	68fb      	ldr	r3, [r7, #12]
}
 8000950:	4618      	mov	r0, r3
 8000952:	3718      	adds	r7, #24
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20020000 	.word	0x20020000
 800095c:	00000400 	.word	0x00000400
 8000960:	200000c0 	.word	0x200000c0
 8000964:	20000228 	.word	0x20000228

08000968 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800096c:	4b06      	ldr	r3, [pc, #24]	@ (8000988 <SystemInit+0x20>)
 800096e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000972:	4a05      	ldr	r2, [pc, #20]	@ (8000988 <SystemInit+0x20>)
 8000974:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000978:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	e000ed00 	.word	0xe000ed00

0800098c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800098c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009c4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000990:	f7ff ffea 	bl	8000968 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000994:	480c      	ldr	r0, [pc, #48]	@ (80009c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000996:	490d      	ldr	r1, [pc, #52]	@ (80009cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000998:	4a0d      	ldr	r2, [pc, #52]	@ (80009d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800099a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800099c:	e002      	b.n	80009a4 <LoopCopyDataInit>

0800099e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800099e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009a2:	3304      	adds	r3, #4

080009a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009a8:	d3f9      	bcc.n	800099e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009aa:	4a0a      	ldr	r2, [pc, #40]	@ (80009d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009ac:	4c0a      	ldr	r4, [pc, #40]	@ (80009d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80009ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009b0:	e001      	b.n	80009b6 <LoopFillZerobss>

080009b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009b4:	3204      	adds	r2, #4

080009b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009b8:	d3fb      	bcc.n	80009b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009ba:	f002 fab1 	bl	8002f20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009be:	f7ff fd99 	bl	80004f4 <main>
  bx  lr    
 80009c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80009c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009cc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80009d0:	08002fa4 	.word	0x08002fa4
  ldr r2, =_sbss
 80009d4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80009d8:	20000224 	.word	0x20000224

080009dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009dc:	e7fe      	b.n	80009dc <ADC_IRQHandler>
	...

080009e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a20 <HAL_Init+0x40>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000a20 <HAL_Init+0x40>)
 80009ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80009ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000a20 <HAL_Init+0x40>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000a20 <HAL_Init+0x40>)
 80009f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009fc:	4b08      	ldr	r3, [pc, #32]	@ (8000a20 <HAL_Init+0x40>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a07      	ldr	r2, [pc, #28]	@ (8000a20 <HAL_Init+0x40>)
 8000a02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a08:	2003      	movs	r0, #3
 8000a0a:	f000 f92b 	bl	8000c64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a0e:	200f      	movs	r0, #15
 8000a10:	f000 f808 	bl	8000a24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a14:	f7ff fee8 	bl	80007e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40023c00 	.word	0x40023c00

08000a24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a2c:	4b12      	ldr	r3, [pc, #72]	@ (8000a78 <HAL_InitTick+0x54>)
 8000a2e:	681a      	ldr	r2, [r3, #0]
 8000a30:	4b12      	ldr	r3, [pc, #72]	@ (8000a7c <HAL_InitTick+0x58>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	4619      	mov	r1, r3
 8000a36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a42:	4618      	mov	r0, r3
 8000a44:	f000 f943 	bl	8000cce <HAL_SYSTICK_Config>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	e00e      	b.n	8000a70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2b0f      	cmp	r3, #15
 8000a56:	d80a      	bhi.n	8000a6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	6879      	ldr	r1, [r7, #4]
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a60:	f000 f90b 	bl	8000c7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a64:	4a06      	ldr	r2, [pc, #24]	@ (8000a80 <HAL_InitTick+0x5c>)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	e000      	b.n	8000a70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a6e:	2301      	movs	r3, #1
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	3708      	adds	r7, #8
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	20000000 	.word	0x20000000
 8000a7c:	20000008 	.word	0x20000008
 8000a80:	20000004 	.word	0x20000004

08000a84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a88:	4b06      	ldr	r3, [pc, #24]	@ (8000aa4 <HAL_IncTick+0x20>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4b06      	ldr	r3, [pc, #24]	@ (8000aa8 <HAL_IncTick+0x24>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4413      	add	r3, r2
 8000a94:	4a04      	ldr	r2, [pc, #16]	@ (8000aa8 <HAL_IncTick+0x24>)
 8000a96:	6013      	str	r3, [r2, #0]
}
 8000a98:	bf00      	nop
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	20000008 	.word	0x20000008
 8000aa8:	200000c4 	.word	0x200000c4

08000aac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  return uwTick;
 8000ab0:	4b03      	ldr	r3, [pc, #12]	@ (8000ac0 <HAL_GetTick+0x14>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	200000c4 	.word	0x200000c4

08000ac4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	f003 0307 	and.w	r3, r3, #7
 8000ad2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <__NVIC_SetPriorityGrouping+0x44>)
 8000ad6:	68db      	ldr	r3, [r3, #12]
 8000ad8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ada:	68ba      	ldr	r2, [r7, #8]
 8000adc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000aec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000af0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000af4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000af6:	4a04      	ldr	r2, [pc, #16]	@ (8000b08 <__NVIC_SetPriorityGrouping+0x44>)
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	60d3      	str	r3, [r2, #12]
}
 8000afc:	bf00      	nop
 8000afe:	3714      	adds	r7, #20
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	e000ed00 	.word	0xe000ed00

08000b0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b10:	4b04      	ldr	r3, [pc, #16]	@ (8000b24 <__NVIC_GetPriorityGrouping+0x18>)
 8000b12:	68db      	ldr	r3, [r3, #12]
 8000b14:	0a1b      	lsrs	r3, r3, #8
 8000b16:	f003 0307 	and.w	r3, r3, #7
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr
 8000b24:	e000ed00 	.word	0xe000ed00

08000b28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	db0b      	blt.n	8000b52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	f003 021f 	and.w	r2, r3, #31
 8000b40:	4907      	ldr	r1, [pc, #28]	@ (8000b60 <__NVIC_EnableIRQ+0x38>)
 8000b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b46:	095b      	lsrs	r3, r3, #5
 8000b48:	2001      	movs	r0, #1
 8000b4a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b52:	bf00      	nop
 8000b54:	370c      	adds	r7, #12
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	e000e100 	.word	0xe000e100

08000b64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	6039      	str	r1, [r7, #0]
 8000b6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	db0a      	blt.n	8000b8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	b2da      	uxtb	r2, r3
 8000b7c:	490c      	ldr	r1, [pc, #48]	@ (8000bb0 <__NVIC_SetPriority+0x4c>)
 8000b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b82:	0112      	lsls	r2, r2, #4
 8000b84:	b2d2      	uxtb	r2, r2
 8000b86:	440b      	add	r3, r1
 8000b88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b8c:	e00a      	b.n	8000ba4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	b2da      	uxtb	r2, r3
 8000b92:	4908      	ldr	r1, [pc, #32]	@ (8000bb4 <__NVIC_SetPriority+0x50>)
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	f003 030f 	and.w	r3, r3, #15
 8000b9a:	3b04      	subs	r3, #4
 8000b9c:	0112      	lsls	r2, r2, #4
 8000b9e:	b2d2      	uxtb	r2, r2
 8000ba0:	440b      	add	r3, r1
 8000ba2:	761a      	strb	r2, [r3, #24]
}
 8000ba4:	bf00      	nop
 8000ba6:	370c      	adds	r7, #12
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	e000e100 	.word	0xe000e100
 8000bb4:	e000ed00 	.word	0xe000ed00

08000bb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b089      	sub	sp, #36	@ 0x24
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	f003 0307 	and.w	r3, r3, #7
 8000bca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bcc:	69fb      	ldr	r3, [r7, #28]
 8000bce:	f1c3 0307 	rsb	r3, r3, #7
 8000bd2:	2b04      	cmp	r3, #4
 8000bd4:	bf28      	it	cs
 8000bd6:	2304      	movcs	r3, #4
 8000bd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	3304      	adds	r3, #4
 8000bde:	2b06      	cmp	r3, #6
 8000be0:	d902      	bls.n	8000be8 <NVIC_EncodePriority+0x30>
 8000be2:	69fb      	ldr	r3, [r7, #28]
 8000be4:	3b03      	subs	r3, #3
 8000be6:	e000      	b.n	8000bea <NVIC_EncodePriority+0x32>
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bec:	f04f 32ff 	mov.w	r2, #4294967295
 8000bf0:	69bb      	ldr	r3, [r7, #24]
 8000bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf6:	43da      	mvns	r2, r3
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	401a      	ands	r2, r3
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c00:	f04f 31ff 	mov.w	r1, #4294967295
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	fa01 f303 	lsl.w	r3, r1, r3
 8000c0a:	43d9      	mvns	r1, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c10:	4313      	orrs	r3, r2
         );
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3724      	adds	r7, #36	@ 0x24
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
	...

08000c20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c30:	d301      	bcc.n	8000c36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c32:	2301      	movs	r3, #1
 8000c34:	e00f      	b.n	8000c56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c36:	4a0a      	ldr	r2, [pc, #40]	@ (8000c60 <SysTick_Config+0x40>)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	3b01      	subs	r3, #1
 8000c3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c3e:	210f      	movs	r1, #15
 8000c40:	f04f 30ff 	mov.w	r0, #4294967295
 8000c44:	f7ff ff8e 	bl	8000b64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c48:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <SysTick_Config+0x40>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c4e:	4b04      	ldr	r3, [pc, #16]	@ (8000c60 <SysTick_Config+0x40>)
 8000c50:	2207      	movs	r2, #7
 8000c52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c54:	2300      	movs	r3, #0
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	e000e010 	.word	0xe000e010

08000c64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f7ff ff29 	bl	8000ac4 <__NVIC_SetPriorityGrouping>
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b086      	sub	sp, #24
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	4603      	mov	r3, r0
 8000c82:	60b9      	str	r1, [r7, #8]
 8000c84:	607a      	str	r2, [r7, #4]
 8000c86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c8c:	f7ff ff3e 	bl	8000b0c <__NVIC_GetPriorityGrouping>
 8000c90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c92:	687a      	ldr	r2, [r7, #4]
 8000c94:	68b9      	ldr	r1, [r7, #8]
 8000c96:	6978      	ldr	r0, [r7, #20]
 8000c98:	f7ff ff8e 	bl	8000bb8 <NVIC_EncodePriority>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ca2:	4611      	mov	r1, r2
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f7ff ff5d 	bl	8000b64 <__NVIC_SetPriority>
}
 8000caa:	bf00      	nop
 8000cac:	3718      	adds	r7, #24
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b082      	sub	sp, #8
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	4603      	mov	r3, r0
 8000cba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff ff31 	bl	8000b28 <__NVIC_EnableIRQ>
}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b082      	sub	sp, #8
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f7ff ffa2 	bl	8000c20 <SysTick_Config>
 8000cdc:	4603      	mov	r3, r0
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
	...

08000ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b089      	sub	sp, #36	@ 0x24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cfe:	2300      	movs	r3, #0
 8000d00:	61fb      	str	r3, [r7, #28]
 8000d02:	e16b      	b.n	8000fdc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d04:	2201      	movs	r2, #1
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	697a      	ldr	r2, [r7, #20]
 8000d14:	4013      	ands	r3, r2
 8000d16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d18:	693a      	ldr	r2, [r7, #16]
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	f040 815a 	bne.w	8000fd6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	f003 0303 	and.w	r3, r3, #3
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d005      	beq.n	8000d3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d130      	bne.n	8000d9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d40:	69fb      	ldr	r3, [r7, #28]
 8000d42:	005b      	lsls	r3, r3, #1
 8000d44:	2203      	movs	r2, #3
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	43db      	mvns	r3, r3
 8000d4c:	69ba      	ldr	r2, [r7, #24]
 8000d4e:	4013      	ands	r3, r2
 8000d50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	68da      	ldr	r2, [r3, #12]
 8000d56:	69fb      	ldr	r3, [r7, #28]
 8000d58:	005b      	lsls	r3, r3, #1
 8000d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5e:	69ba      	ldr	r2, [r7, #24]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	69ba      	ldr	r2, [r7, #24]
 8000d68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d70:	2201      	movs	r2, #1
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	43db      	mvns	r3, r3
 8000d7a:	69ba      	ldr	r2, [r7, #24]
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	091b      	lsrs	r3, r3, #4
 8000d86:	f003 0201 	and.w	r2, r3, #1
 8000d8a:	69fb      	ldr	r3, [r7, #28]
 8000d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d90:	69ba      	ldr	r2, [r7, #24]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	69ba      	ldr	r2, [r7, #24]
 8000d9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f003 0303 	and.w	r3, r3, #3
 8000da4:	2b03      	cmp	r3, #3
 8000da6:	d017      	beq.n	8000dd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	2203      	movs	r2, #3
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	43db      	mvns	r3, r3
 8000dba:	69ba      	ldr	r2, [r7, #24]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	689a      	ldr	r2, [r3, #8]
 8000dc4:	69fb      	ldr	r3, [r7, #28]
 8000dc6:	005b      	lsls	r3, r3, #1
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	69ba      	ldr	r2, [r7, #24]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	69ba      	ldr	r2, [r7, #24]
 8000dd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f003 0303 	and.w	r3, r3, #3
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d123      	bne.n	8000e2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000de4:	69fb      	ldr	r3, [r7, #28]
 8000de6:	08da      	lsrs	r2, r3, #3
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	3208      	adds	r2, #8
 8000dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	f003 0307 	and.w	r3, r3, #7
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	220f      	movs	r2, #15
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	43db      	mvns	r3, r3
 8000e02:	69ba      	ldr	r2, [r7, #24]
 8000e04:	4013      	ands	r3, r2
 8000e06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	691a      	ldr	r2, [r3, #16]
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	f003 0307 	and.w	r3, r3, #7
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	69ba      	ldr	r2, [r7, #24]
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	08da      	lsrs	r2, r3, #3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	3208      	adds	r2, #8
 8000e26:	69b9      	ldr	r1, [r7, #24]
 8000e28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	2203      	movs	r2, #3
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	43db      	mvns	r3, r3
 8000e3e:	69ba      	ldr	r2, [r7, #24]
 8000e40:	4013      	ands	r3, r2
 8000e42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f003 0203 	and.w	r2, r3, #3
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	fa02 f303 	lsl.w	r3, r2, r3
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	4313      	orrs	r3, r2
 8000e58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	69ba      	ldr	r2, [r7, #24]
 8000e5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	f000 80b4 	beq.w	8000fd6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e6e:	2300      	movs	r3, #0
 8000e70:	60fb      	str	r3, [r7, #12]
 8000e72:	4b60      	ldr	r3, [pc, #384]	@ (8000ff4 <HAL_GPIO_Init+0x30c>)
 8000e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e76:	4a5f      	ldr	r2, [pc, #380]	@ (8000ff4 <HAL_GPIO_Init+0x30c>)
 8000e78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e7e:	4b5d      	ldr	r3, [pc, #372]	@ (8000ff4 <HAL_GPIO_Init+0x30c>)
 8000e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e86:	60fb      	str	r3, [r7, #12]
 8000e88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e8a:	4a5b      	ldr	r2, [pc, #364]	@ (8000ff8 <HAL_GPIO_Init+0x310>)
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	089b      	lsrs	r3, r3, #2
 8000e90:	3302      	adds	r3, #2
 8000e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e98:	69fb      	ldr	r3, [r7, #28]
 8000e9a:	f003 0303 	and.w	r3, r3, #3
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	220f      	movs	r2, #15
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	43db      	mvns	r3, r3
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	4013      	ands	r3, r2
 8000eac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a52      	ldr	r2, [pc, #328]	@ (8000ffc <HAL_GPIO_Init+0x314>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d02b      	beq.n	8000f0e <HAL_GPIO_Init+0x226>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4a51      	ldr	r2, [pc, #324]	@ (8001000 <HAL_GPIO_Init+0x318>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d025      	beq.n	8000f0a <HAL_GPIO_Init+0x222>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4a50      	ldr	r2, [pc, #320]	@ (8001004 <HAL_GPIO_Init+0x31c>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d01f      	beq.n	8000f06 <HAL_GPIO_Init+0x21e>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a4f      	ldr	r2, [pc, #316]	@ (8001008 <HAL_GPIO_Init+0x320>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d019      	beq.n	8000f02 <HAL_GPIO_Init+0x21a>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4a4e      	ldr	r2, [pc, #312]	@ (800100c <HAL_GPIO_Init+0x324>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d013      	beq.n	8000efe <HAL_GPIO_Init+0x216>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4a4d      	ldr	r2, [pc, #308]	@ (8001010 <HAL_GPIO_Init+0x328>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d00d      	beq.n	8000efa <HAL_GPIO_Init+0x212>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4a4c      	ldr	r2, [pc, #304]	@ (8001014 <HAL_GPIO_Init+0x32c>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d007      	beq.n	8000ef6 <HAL_GPIO_Init+0x20e>
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4a4b      	ldr	r2, [pc, #300]	@ (8001018 <HAL_GPIO_Init+0x330>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d101      	bne.n	8000ef2 <HAL_GPIO_Init+0x20a>
 8000eee:	2307      	movs	r3, #7
 8000ef0:	e00e      	b.n	8000f10 <HAL_GPIO_Init+0x228>
 8000ef2:	2308      	movs	r3, #8
 8000ef4:	e00c      	b.n	8000f10 <HAL_GPIO_Init+0x228>
 8000ef6:	2306      	movs	r3, #6
 8000ef8:	e00a      	b.n	8000f10 <HAL_GPIO_Init+0x228>
 8000efa:	2305      	movs	r3, #5
 8000efc:	e008      	b.n	8000f10 <HAL_GPIO_Init+0x228>
 8000efe:	2304      	movs	r3, #4
 8000f00:	e006      	b.n	8000f10 <HAL_GPIO_Init+0x228>
 8000f02:	2303      	movs	r3, #3
 8000f04:	e004      	b.n	8000f10 <HAL_GPIO_Init+0x228>
 8000f06:	2302      	movs	r3, #2
 8000f08:	e002      	b.n	8000f10 <HAL_GPIO_Init+0x228>
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e000      	b.n	8000f10 <HAL_GPIO_Init+0x228>
 8000f0e:	2300      	movs	r3, #0
 8000f10:	69fa      	ldr	r2, [r7, #28]
 8000f12:	f002 0203 	and.w	r2, r2, #3
 8000f16:	0092      	lsls	r2, r2, #2
 8000f18:	4093      	lsls	r3, r2
 8000f1a:	69ba      	ldr	r2, [r7, #24]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f20:	4935      	ldr	r1, [pc, #212]	@ (8000ff8 <HAL_GPIO_Init+0x310>)
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	089b      	lsrs	r3, r3, #2
 8000f26:	3302      	adds	r3, #2
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f2e:	4b3b      	ldr	r3, [pc, #236]	@ (800101c <HAL_GPIO_Init+0x334>)
 8000f30:	689b      	ldr	r3, [r3, #8]
 8000f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	43db      	mvns	r3, r3
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d003      	beq.n	8000f52 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000f4a:	69ba      	ldr	r2, [r7, #24]
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f52:	4a32      	ldr	r2, [pc, #200]	@ (800101c <HAL_GPIO_Init+0x334>)
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f58:	4b30      	ldr	r3, [pc, #192]	@ (800101c <HAL_GPIO_Init+0x334>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	43db      	mvns	r3, r3
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4013      	ands	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d003      	beq.n	8000f7c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f7c:	4a27      	ldr	r2, [pc, #156]	@ (800101c <HAL_GPIO_Init+0x334>)
 8000f7e:	69bb      	ldr	r3, [r7, #24]
 8000f80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f82:	4b26      	ldr	r3, [pc, #152]	@ (800101c <HAL_GPIO_Init+0x334>)
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	43db      	mvns	r3, r3
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d003      	beq.n	8000fa6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000f9e:	69ba      	ldr	r2, [r7, #24]
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fa6:	4a1d      	ldr	r2, [pc, #116]	@ (800101c <HAL_GPIO_Init+0x334>)
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fac:	4b1b      	ldr	r3, [pc, #108]	@ (800101c <HAL_GPIO_Init+0x334>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	43db      	mvns	r3, r3
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d003      	beq.n	8000fd0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fd0:	4a12      	ldr	r2, [pc, #72]	@ (800101c <HAL_GPIO_Init+0x334>)
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	61fb      	str	r3, [r7, #28]
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	2b0f      	cmp	r3, #15
 8000fe0:	f67f ae90 	bls.w	8000d04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000fe4:	bf00      	nop
 8000fe6:	bf00      	nop
 8000fe8:	3724      	adds	r7, #36	@ 0x24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	40023800 	.word	0x40023800
 8000ff8:	40013800 	.word	0x40013800
 8000ffc:	40020000 	.word	0x40020000
 8001000:	40020400 	.word	0x40020400
 8001004:	40020800 	.word	0x40020800
 8001008:	40020c00 	.word	0x40020c00
 800100c:	40021000 	.word	0x40021000
 8001010:	40021400 	.word	0x40021400
 8001014:	40021800 	.word	0x40021800
 8001018:	40021c00 	.word	0x40021c00
 800101c:	40013c00 	.word	0x40013c00

08001020 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	460b      	mov	r3, r1
 800102a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	691a      	ldr	r2, [r3, #16]
 8001030:	887b      	ldrh	r3, [r7, #2]
 8001032:	4013      	ands	r3, r2
 8001034:	2b00      	cmp	r3, #0
 8001036:	d002      	beq.n	800103e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001038:	2301      	movs	r3, #1
 800103a:	73fb      	strb	r3, [r7, #15]
 800103c:	e001      	b.n	8001042 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800103e:	2300      	movs	r3, #0
 8001040:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001042:	7bfb      	ldrb	r3, [r7, #15]
}
 8001044:	4618      	mov	r0, r3
 8001046:	3714      	adds	r7, #20
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	460b      	mov	r3, r1
 800105a:	807b      	strh	r3, [r7, #2]
 800105c:	4613      	mov	r3, r2
 800105e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001060:	787b      	ldrb	r3, [r7, #1]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d003      	beq.n	800106e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001066:	887a      	ldrh	r2, [r7, #2]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800106c:	e003      	b.n	8001076 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800106e:	887b      	ldrh	r3, [r7, #2]
 8001070:	041a      	lsls	r2, r3, #16
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	619a      	str	r2, [r3, #24]
}
 8001076:	bf00      	nop
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
	...

08001084 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d101      	bne.n	8001096 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
 8001094:	e267      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d075      	beq.n	800118e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80010a2:	4b88      	ldr	r3, [pc, #544]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	f003 030c 	and.w	r3, r3, #12
 80010aa:	2b04      	cmp	r3, #4
 80010ac:	d00c      	beq.n	80010c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010ae:	4b85      	ldr	r3, [pc, #532]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80010b6:	2b08      	cmp	r3, #8
 80010b8:	d112      	bne.n	80010e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010ba:	4b82      	ldr	r3, [pc, #520]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80010c6:	d10b      	bne.n	80010e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c8:	4b7e      	ldr	r3, [pc, #504]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d05b      	beq.n	800118c <HAL_RCC_OscConfig+0x108>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d157      	bne.n	800118c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	e242      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010e8:	d106      	bne.n	80010f8 <HAL_RCC_OscConfig+0x74>
 80010ea:	4b76      	ldr	r3, [pc, #472]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a75      	ldr	r2, [pc, #468]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 80010f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	e01d      	b.n	8001134 <HAL_RCC_OscConfig+0xb0>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001100:	d10c      	bne.n	800111c <HAL_RCC_OscConfig+0x98>
 8001102:	4b70      	ldr	r3, [pc, #448]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a6f      	ldr	r2, [pc, #444]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 8001108:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800110c:	6013      	str	r3, [r2, #0]
 800110e:	4b6d      	ldr	r3, [pc, #436]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a6c      	ldr	r2, [pc, #432]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 8001114:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001118:	6013      	str	r3, [r2, #0]
 800111a:	e00b      	b.n	8001134 <HAL_RCC_OscConfig+0xb0>
 800111c:	4b69      	ldr	r3, [pc, #420]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a68      	ldr	r2, [pc, #416]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 8001122:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001126:	6013      	str	r3, [r2, #0]
 8001128:	4b66      	ldr	r3, [pc, #408]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a65      	ldr	r2, [pc, #404]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 800112e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001132:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d013      	beq.n	8001164 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113c:	f7ff fcb6 	bl	8000aac <HAL_GetTick>
 8001140:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001142:	e008      	b.n	8001156 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001144:	f7ff fcb2 	bl	8000aac <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	2b64      	cmp	r3, #100	@ 0x64
 8001150:	d901      	bls.n	8001156 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001152:	2303      	movs	r3, #3
 8001154:	e207      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001156:	4b5b      	ldr	r3, [pc, #364]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d0f0      	beq.n	8001144 <HAL_RCC_OscConfig+0xc0>
 8001162:	e014      	b.n	800118e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001164:	f7ff fca2 	bl	8000aac <HAL_GetTick>
 8001168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800116a:	e008      	b.n	800117e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800116c:	f7ff fc9e 	bl	8000aac <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b64      	cmp	r3, #100	@ 0x64
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e1f3      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800117e:	4b51      	ldr	r3, [pc, #324]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001186:	2b00      	cmp	r3, #0
 8001188:	d1f0      	bne.n	800116c <HAL_RCC_OscConfig+0xe8>
 800118a:	e000      	b.n	800118e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800118c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 0302 	and.w	r3, r3, #2
 8001196:	2b00      	cmp	r3, #0
 8001198:	d063      	beq.n	8001262 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800119a:	4b4a      	ldr	r3, [pc, #296]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	f003 030c 	and.w	r3, r3, #12
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d00b      	beq.n	80011be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011a6:	4b47      	ldr	r3, [pc, #284]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80011ae:	2b08      	cmp	r3, #8
 80011b0:	d11c      	bne.n	80011ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011b2:	4b44      	ldr	r3, [pc, #272]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d116      	bne.n	80011ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011be:	4b41      	ldr	r3, [pc, #260]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0302 	and.w	r3, r3, #2
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d005      	beq.n	80011d6 <HAL_RCC_OscConfig+0x152>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d001      	beq.n	80011d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e1c7      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d6:	4b3b      	ldr	r3, [pc, #236]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	691b      	ldr	r3, [r3, #16]
 80011e2:	00db      	lsls	r3, r3, #3
 80011e4:	4937      	ldr	r1, [pc, #220]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 80011e6:	4313      	orrs	r3, r2
 80011e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ea:	e03a      	b.n	8001262 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	68db      	ldr	r3, [r3, #12]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d020      	beq.n	8001236 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011f4:	4b34      	ldr	r3, [pc, #208]	@ (80012c8 <HAL_RCC_OscConfig+0x244>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011fa:	f7ff fc57 	bl	8000aac <HAL_GetTick>
 80011fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001200:	e008      	b.n	8001214 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001202:	f7ff fc53 	bl	8000aac <HAL_GetTick>
 8001206:	4602      	mov	r2, r0
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	2b02      	cmp	r3, #2
 800120e:	d901      	bls.n	8001214 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001210:	2303      	movs	r3, #3
 8001212:	e1a8      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001214:	4b2b      	ldr	r3, [pc, #172]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0302 	and.w	r3, r3, #2
 800121c:	2b00      	cmp	r3, #0
 800121e:	d0f0      	beq.n	8001202 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001220:	4b28      	ldr	r3, [pc, #160]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	691b      	ldr	r3, [r3, #16]
 800122c:	00db      	lsls	r3, r3, #3
 800122e:	4925      	ldr	r1, [pc, #148]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 8001230:	4313      	orrs	r3, r2
 8001232:	600b      	str	r3, [r1, #0]
 8001234:	e015      	b.n	8001262 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001236:	4b24      	ldr	r3, [pc, #144]	@ (80012c8 <HAL_RCC_OscConfig+0x244>)
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800123c:	f7ff fc36 	bl	8000aac <HAL_GetTick>
 8001240:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001242:	e008      	b.n	8001256 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001244:	f7ff fc32 	bl	8000aac <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b02      	cmp	r3, #2
 8001250:	d901      	bls.n	8001256 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e187      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001256:	4b1b      	ldr	r3, [pc, #108]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1f0      	bne.n	8001244 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0308 	and.w	r3, r3, #8
 800126a:	2b00      	cmp	r3, #0
 800126c:	d036      	beq.n	80012dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d016      	beq.n	80012a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001276:	4b15      	ldr	r3, [pc, #84]	@ (80012cc <HAL_RCC_OscConfig+0x248>)
 8001278:	2201      	movs	r2, #1
 800127a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800127c:	f7ff fc16 	bl	8000aac <HAL_GetTick>
 8001280:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001282:	e008      	b.n	8001296 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001284:	f7ff fc12 	bl	8000aac <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b02      	cmp	r3, #2
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e167      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001296:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <HAL_RCC_OscConfig+0x240>)
 8001298:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d0f0      	beq.n	8001284 <HAL_RCC_OscConfig+0x200>
 80012a2:	e01b      	b.n	80012dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012a4:	4b09      	ldr	r3, [pc, #36]	@ (80012cc <HAL_RCC_OscConfig+0x248>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012aa:	f7ff fbff 	bl	8000aac <HAL_GetTick>
 80012ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012b0:	e00e      	b.n	80012d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012b2:	f7ff fbfb 	bl	8000aac <HAL_GetTick>
 80012b6:	4602      	mov	r2, r0
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d907      	bls.n	80012d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80012c0:	2303      	movs	r3, #3
 80012c2:	e150      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
 80012c4:	40023800 	.word	0x40023800
 80012c8:	42470000 	.word	0x42470000
 80012cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012d0:	4b88      	ldr	r3, [pc, #544]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 80012d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1ea      	bne.n	80012b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0304 	and.w	r3, r3, #4
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	f000 8097 	beq.w	8001418 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012ea:	2300      	movs	r3, #0
 80012ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012ee:	4b81      	ldr	r3, [pc, #516]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d10f      	bne.n	800131a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012fa:	2300      	movs	r3, #0
 80012fc:	60bb      	str	r3, [r7, #8]
 80012fe:	4b7d      	ldr	r3, [pc, #500]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001302:	4a7c      	ldr	r2, [pc, #496]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001304:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001308:	6413      	str	r3, [r2, #64]	@ 0x40
 800130a:	4b7a      	ldr	r3, [pc, #488]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001316:	2301      	movs	r3, #1
 8001318:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800131a:	4b77      	ldr	r3, [pc, #476]	@ (80014f8 <HAL_RCC_OscConfig+0x474>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001322:	2b00      	cmp	r3, #0
 8001324:	d118      	bne.n	8001358 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001326:	4b74      	ldr	r3, [pc, #464]	@ (80014f8 <HAL_RCC_OscConfig+0x474>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a73      	ldr	r2, [pc, #460]	@ (80014f8 <HAL_RCC_OscConfig+0x474>)
 800132c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001330:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001332:	f7ff fbbb 	bl	8000aac <HAL_GetTick>
 8001336:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001338:	e008      	b.n	800134c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800133a:	f7ff fbb7 	bl	8000aac <HAL_GetTick>
 800133e:	4602      	mov	r2, r0
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	2b02      	cmp	r3, #2
 8001346:	d901      	bls.n	800134c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001348:	2303      	movs	r3, #3
 800134a:	e10c      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800134c:	4b6a      	ldr	r3, [pc, #424]	@ (80014f8 <HAL_RCC_OscConfig+0x474>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0f0      	beq.n	800133a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d106      	bne.n	800136e <HAL_RCC_OscConfig+0x2ea>
 8001360:	4b64      	ldr	r3, [pc, #400]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001364:	4a63      	ldr	r2, [pc, #396]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001366:	f043 0301 	orr.w	r3, r3, #1
 800136a:	6713      	str	r3, [r2, #112]	@ 0x70
 800136c:	e01c      	b.n	80013a8 <HAL_RCC_OscConfig+0x324>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	2b05      	cmp	r3, #5
 8001374:	d10c      	bne.n	8001390 <HAL_RCC_OscConfig+0x30c>
 8001376:	4b5f      	ldr	r3, [pc, #380]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800137a:	4a5e      	ldr	r2, [pc, #376]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 800137c:	f043 0304 	orr.w	r3, r3, #4
 8001380:	6713      	str	r3, [r2, #112]	@ 0x70
 8001382:	4b5c      	ldr	r3, [pc, #368]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001386:	4a5b      	ldr	r2, [pc, #364]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001388:	f043 0301 	orr.w	r3, r3, #1
 800138c:	6713      	str	r3, [r2, #112]	@ 0x70
 800138e:	e00b      	b.n	80013a8 <HAL_RCC_OscConfig+0x324>
 8001390:	4b58      	ldr	r3, [pc, #352]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001392:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001394:	4a57      	ldr	r2, [pc, #348]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001396:	f023 0301 	bic.w	r3, r3, #1
 800139a:	6713      	str	r3, [r2, #112]	@ 0x70
 800139c:	4b55      	ldr	r3, [pc, #340]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 800139e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013a0:	4a54      	ldr	r2, [pc, #336]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 80013a2:	f023 0304 	bic.w	r3, r3, #4
 80013a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d015      	beq.n	80013dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013b0:	f7ff fb7c 	bl	8000aac <HAL_GetTick>
 80013b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013b6:	e00a      	b.n	80013ce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013b8:	f7ff fb78 	bl	8000aac <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e0cb      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013ce:	4b49      	ldr	r3, [pc, #292]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 80013d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d0ee      	beq.n	80013b8 <HAL_RCC_OscConfig+0x334>
 80013da:	e014      	b.n	8001406 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013dc:	f7ff fb66 	bl	8000aac <HAL_GetTick>
 80013e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013e2:	e00a      	b.n	80013fa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013e4:	f7ff fb62 	bl	8000aac <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d901      	bls.n	80013fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80013f6:	2303      	movs	r3, #3
 80013f8:	e0b5      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013fa:	4b3e      	ldr	r3, [pc, #248]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 80013fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d1ee      	bne.n	80013e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001406:	7dfb      	ldrb	r3, [r7, #23]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d105      	bne.n	8001418 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800140c:	4b39      	ldr	r3, [pc, #228]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 800140e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001410:	4a38      	ldr	r2, [pc, #224]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001412:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001416:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	2b00      	cmp	r3, #0
 800141e:	f000 80a1 	beq.w	8001564 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001422:	4b34      	ldr	r3, [pc, #208]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	f003 030c 	and.w	r3, r3, #12
 800142a:	2b08      	cmp	r3, #8
 800142c:	d05c      	beq.n	80014e8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	699b      	ldr	r3, [r3, #24]
 8001432:	2b02      	cmp	r3, #2
 8001434:	d141      	bne.n	80014ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001436:	4b31      	ldr	r3, [pc, #196]	@ (80014fc <HAL_RCC_OscConfig+0x478>)
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143c:	f7ff fb36 	bl	8000aac <HAL_GetTick>
 8001440:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001442:	e008      	b.n	8001456 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001444:	f7ff fb32 	bl	8000aac <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e087      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001456:	4b27      	ldr	r3, [pc, #156]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1f0      	bne.n	8001444 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	69da      	ldr	r2, [r3, #28]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6a1b      	ldr	r3, [r3, #32]
 800146a:	431a      	orrs	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001470:	019b      	lsls	r3, r3, #6
 8001472:	431a      	orrs	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001478:	085b      	lsrs	r3, r3, #1
 800147a:	3b01      	subs	r3, #1
 800147c:	041b      	lsls	r3, r3, #16
 800147e:	431a      	orrs	r2, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001484:	061b      	lsls	r3, r3, #24
 8001486:	491b      	ldr	r1, [pc, #108]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 8001488:	4313      	orrs	r3, r2
 800148a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800148c:	4b1b      	ldr	r3, [pc, #108]	@ (80014fc <HAL_RCC_OscConfig+0x478>)
 800148e:	2201      	movs	r2, #1
 8001490:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001492:	f7ff fb0b 	bl	8000aac <HAL_GetTick>
 8001496:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001498:	e008      	b.n	80014ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800149a:	f7ff fb07 	bl	8000aac <HAL_GetTick>
 800149e:	4602      	mov	r2, r0
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d901      	bls.n	80014ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80014a8:	2303      	movs	r3, #3
 80014aa:	e05c      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014ac:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d0f0      	beq.n	800149a <HAL_RCC_OscConfig+0x416>
 80014b8:	e054      	b.n	8001564 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014ba:	4b10      	ldr	r3, [pc, #64]	@ (80014fc <HAL_RCC_OscConfig+0x478>)
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c0:	f7ff faf4 	bl	8000aac <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014c8:	f7ff faf0 	bl	8000aac <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e045      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014da:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <HAL_RCC_OscConfig+0x470>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d1f0      	bne.n	80014c8 <HAL_RCC_OscConfig+0x444>
 80014e6:	e03d      	b.n	8001564 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d107      	bne.n	8001500 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e038      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
 80014f4:	40023800 	.word	0x40023800
 80014f8:	40007000 	.word	0x40007000
 80014fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001500:	4b1b      	ldr	r3, [pc, #108]	@ (8001570 <HAL_RCC_OscConfig+0x4ec>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d028      	beq.n	8001560 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001518:	429a      	cmp	r2, r3
 800151a:	d121      	bne.n	8001560 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001526:	429a      	cmp	r2, r3
 8001528:	d11a      	bne.n	8001560 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001530:	4013      	ands	r3, r2
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001536:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001538:	4293      	cmp	r3, r2
 800153a:	d111      	bne.n	8001560 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001546:	085b      	lsrs	r3, r3, #1
 8001548:	3b01      	subs	r3, #1
 800154a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800154c:	429a      	cmp	r2, r3
 800154e:	d107      	bne.n	8001560 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800155a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800155c:	429a      	cmp	r2, r3
 800155e:	d001      	beq.n	8001564 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e000      	b.n	8001566 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3718      	adds	r7, #24
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800

08001574 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d101      	bne.n	8001588 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e0cc      	b.n	8001722 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001588:	4b68      	ldr	r3, [pc, #416]	@ (800172c <HAL_RCC_ClockConfig+0x1b8>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0307 	and.w	r3, r3, #7
 8001590:	683a      	ldr	r2, [r7, #0]
 8001592:	429a      	cmp	r2, r3
 8001594:	d90c      	bls.n	80015b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001596:	4b65      	ldr	r3, [pc, #404]	@ (800172c <HAL_RCC_ClockConfig+0x1b8>)
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	b2d2      	uxtb	r2, r2
 800159c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800159e:	4b63      	ldr	r3, [pc, #396]	@ (800172c <HAL_RCC_ClockConfig+0x1b8>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	683a      	ldr	r2, [r7, #0]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d001      	beq.n	80015b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e0b8      	b.n	8001722 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0302 	and.w	r3, r3, #2
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d020      	beq.n	80015fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 0304 	and.w	r3, r3, #4
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d005      	beq.n	80015d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015c8:	4b59      	ldr	r3, [pc, #356]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	4a58      	ldr	r2, [pc, #352]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 80015ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80015d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 0308 	and.w	r3, r3, #8
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d005      	beq.n	80015ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015e0:	4b53      	ldr	r3, [pc, #332]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	4a52      	ldr	r2, [pc, #328]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 80015e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80015ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015ec:	4b50      	ldr	r3, [pc, #320]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	494d      	ldr	r1, [pc, #308]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 80015fa:	4313      	orrs	r3, r2
 80015fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	2b00      	cmp	r3, #0
 8001608:	d044      	beq.n	8001694 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d107      	bne.n	8001622 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001612:	4b47      	ldr	r3, [pc, #284]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d119      	bne.n	8001652 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e07f      	b.n	8001722 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	2b02      	cmp	r3, #2
 8001628:	d003      	beq.n	8001632 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800162e:	2b03      	cmp	r3, #3
 8001630:	d107      	bne.n	8001642 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001632:	4b3f      	ldr	r3, [pc, #252]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d109      	bne.n	8001652 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e06f      	b.n	8001722 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001642:	4b3b      	ldr	r3, [pc, #236]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 0302 	and.w	r3, r3, #2
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e067      	b.n	8001722 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001652:	4b37      	ldr	r3, [pc, #220]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	f023 0203 	bic.w	r2, r3, #3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	4934      	ldr	r1, [pc, #208]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 8001660:	4313      	orrs	r3, r2
 8001662:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001664:	f7ff fa22 	bl	8000aac <HAL_GetTick>
 8001668:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800166a:	e00a      	b.n	8001682 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800166c:	f7ff fa1e 	bl	8000aac <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800167a:	4293      	cmp	r3, r2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e04f      	b.n	8001722 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001682:	4b2b      	ldr	r3, [pc, #172]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	f003 020c 	and.w	r2, r3, #12
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	429a      	cmp	r2, r3
 8001692:	d1eb      	bne.n	800166c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001694:	4b25      	ldr	r3, [pc, #148]	@ (800172c <HAL_RCC_ClockConfig+0x1b8>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f003 0307 	and.w	r3, r3, #7
 800169c:	683a      	ldr	r2, [r7, #0]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d20c      	bcs.n	80016bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016a2:	4b22      	ldr	r3, [pc, #136]	@ (800172c <HAL_RCC_ClockConfig+0x1b8>)
 80016a4:	683a      	ldr	r2, [r7, #0]
 80016a6:	b2d2      	uxtb	r2, r2
 80016a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016aa:	4b20      	ldr	r3, [pc, #128]	@ (800172c <HAL_RCC_ClockConfig+0x1b8>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 0307 	and.w	r3, r3, #7
 80016b2:	683a      	ldr	r2, [r7, #0]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d001      	beq.n	80016bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e032      	b.n	8001722 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d008      	beq.n	80016da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016c8:	4b19      	ldr	r3, [pc, #100]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	4916      	ldr	r1, [pc, #88]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 80016d6:	4313      	orrs	r3, r2
 80016d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0308 	and.w	r3, r3, #8
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d009      	beq.n	80016fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016e6:	4b12      	ldr	r3, [pc, #72]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	691b      	ldr	r3, [r3, #16]
 80016f2:	00db      	lsls	r3, r3, #3
 80016f4:	490e      	ldr	r1, [pc, #56]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 80016f6:	4313      	orrs	r3, r2
 80016f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80016fa:	f000 f821 	bl	8001740 <HAL_RCC_GetSysClockFreq>
 80016fe:	4602      	mov	r2, r0
 8001700:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <HAL_RCC_ClockConfig+0x1bc>)
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	091b      	lsrs	r3, r3, #4
 8001706:	f003 030f 	and.w	r3, r3, #15
 800170a:	490a      	ldr	r1, [pc, #40]	@ (8001734 <HAL_RCC_ClockConfig+0x1c0>)
 800170c:	5ccb      	ldrb	r3, [r1, r3]
 800170e:	fa22 f303 	lsr.w	r3, r2, r3
 8001712:	4a09      	ldr	r2, [pc, #36]	@ (8001738 <HAL_RCC_ClockConfig+0x1c4>)
 8001714:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001716:	4b09      	ldr	r3, [pc, #36]	@ (800173c <HAL_RCC_ClockConfig+0x1c8>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff f982 	bl	8000a24 <HAL_InitTick>

  return HAL_OK;
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40023c00 	.word	0x40023c00
 8001730:	40023800 	.word	0x40023800
 8001734:	08002f84 	.word	0x08002f84
 8001738:	20000000 	.word	0x20000000
 800173c:	20000004 	.word	0x20000004

08001740 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001740:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001744:	b094      	sub	sp, #80	@ 0x50
 8001746:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001748:	2300      	movs	r3, #0
 800174a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800174c:	2300      	movs	r3, #0
 800174e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001750:	2300      	movs	r3, #0
 8001752:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001754:	2300      	movs	r3, #0
 8001756:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001758:	4b79      	ldr	r3, [pc, #484]	@ (8001940 <HAL_RCC_GetSysClockFreq+0x200>)
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	f003 030c 	and.w	r3, r3, #12
 8001760:	2b08      	cmp	r3, #8
 8001762:	d00d      	beq.n	8001780 <HAL_RCC_GetSysClockFreq+0x40>
 8001764:	2b08      	cmp	r3, #8
 8001766:	f200 80e1 	bhi.w	800192c <HAL_RCC_GetSysClockFreq+0x1ec>
 800176a:	2b00      	cmp	r3, #0
 800176c:	d002      	beq.n	8001774 <HAL_RCC_GetSysClockFreq+0x34>
 800176e:	2b04      	cmp	r3, #4
 8001770:	d003      	beq.n	800177a <HAL_RCC_GetSysClockFreq+0x3a>
 8001772:	e0db      	b.n	800192c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001774:	4b73      	ldr	r3, [pc, #460]	@ (8001944 <HAL_RCC_GetSysClockFreq+0x204>)
 8001776:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001778:	e0db      	b.n	8001932 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800177a:	4b73      	ldr	r3, [pc, #460]	@ (8001948 <HAL_RCC_GetSysClockFreq+0x208>)
 800177c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800177e:	e0d8      	b.n	8001932 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001780:	4b6f      	ldr	r3, [pc, #444]	@ (8001940 <HAL_RCC_GetSysClockFreq+0x200>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001788:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800178a:	4b6d      	ldr	r3, [pc, #436]	@ (8001940 <HAL_RCC_GetSysClockFreq+0x200>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d063      	beq.n	800185e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001796:	4b6a      	ldr	r3, [pc, #424]	@ (8001940 <HAL_RCC_GetSysClockFreq+0x200>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	099b      	lsrs	r3, r3, #6
 800179c:	2200      	movs	r2, #0
 800179e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80017a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80017a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80017aa:	2300      	movs	r3, #0
 80017ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80017ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80017b2:	4622      	mov	r2, r4
 80017b4:	462b      	mov	r3, r5
 80017b6:	f04f 0000 	mov.w	r0, #0
 80017ba:	f04f 0100 	mov.w	r1, #0
 80017be:	0159      	lsls	r1, r3, #5
 80017c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017c4:	0150      	lsls	r0, r2, #5
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	4621      	mov	r1, r4
 80017cc:	1a51      	subs	r1, r2, r1
 80017ce:	6139      	str	r1, [r7, #16]
 80017d0:	4629      	mov	r1, r5
 80017d2:	eb63 0301 	sbc.w	r3, r3, r1
 80017d6:	617b      	str	r3, [r7, #20]
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	f04f 0300 	mov.w	r3, #0
 80017e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80017e4:	4659      	mov	r1, fp
 80017e6:	018b      	lsls	r3, r1, #6
 80017e8:	4651      	mov	r1, sl
 80017ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017ee:	4651      	mov	r1, sl
 80017f0:	018a      	lsls	r2, r1, #6
 80017f2:	4651      	mov	r1, sl
 80017f4:	ebb2 0801 	subs.w	r8, r2, r1
 80017f8:	4659      	mov	r1, fp
 80017fa:	eb63 0901 	sbc.w	r9, r3, r1
 80017fe:	f04f 0200 	mov.w	r2, #0
 8001802:	f04f 0300 	mov.w	r3, #0
 8001806:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800180a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800180e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001812:	4690      	mov	r8, r2
 8001814:	4699      	mov	r9, r3
 8001816:	4623      	mov	r3, r4
 8001818:	eb18 0303 	adds.w	r3, r8, r3
 800181c:	60bb      	str	r3, [r7, #8]
 800181e:	462b      	mov	r3, r5
 8001820:	eb49 0303 	adc.w	r3, r9, r3
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	f04f 0200 	mov.w	r2, #0
 800182a:	f04f 0300 	mov.w	r3, #0
 800182e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001832:	4629      	mov	r1, r5
 8001834:	024b      	lsls	r3, r1, #9
 8001836:	4621      	mov	r1, r4
 8001838:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800183c:	4621      	mov	r1, r4
 800183e:	024a      	lsls	r2, r1, #9
 8001840:	4610      	mov	r0, r2
 8001842:	4619      	mov	r1, r3
 8001844:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001846:	2200      	movs	r2, #0
 8001848:	62bb      	str	r3, [r7, #40]	@ 0x28
 800184a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800184c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001850:	f7fe fcba 	bl	80001c8 <__aeabi_uldivmod>
 8001854:	4602      	mov	r2, r0
 8001856:	460b      	mov	r3, r1
 8001858:	4613      	mov	r3, r2
 800185a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800185c:	e058      	b.n	8001910 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800185e:	4b38      	ldr	r3, [pc, #224]	@ (8001940 <HAL_RCC_GetSysClockFreq+0x200>)
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	099b      	lsrs	r3, r3, #6
 8001864:	2200      	movs	r2, #0
 8001866:	4618      	mov	r0, r3
 8001868:	4611      	mov	r1, r2
 800186a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800186e:	623b      	str	r3, [r7, #32]
 8001870:	2300      	movs	r3, #0
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
 8001874:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001878:	4642      	mov	r2, r8
 800187a:	464b      	mov	r3, r9
 800187c:	f04f 0000 	mov.w	r0, #0
 8001880:	f04f 0100 	mov.w	r1, #0
 8001884:	0159      	lsls	r1, r3, #5
 8001886:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800188a:	0150      	lsls	r0, r2, #5
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4641      	mov	r1, r8
 8001892:	ebb2 0a01 	subs.w	sl, r2, r1
 8001896:	4649      	mov	r1, r9
 8001898:	eb63 0b01 	sbc.w	fp, r3, r1
 800189c:	f04f 0200 	mov.w	r2, #0
 80018a0:	f04f 0300 	mov.w	r3, #0
 80018a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80018a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80018ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80018b0:	ebb2 040a 	subs.w	r4, r2, sl
 80018b4:	eb63 050b 	sbc.w	r5, r3, fp
 80018b8:	f04f 0200 	mov.w	r2, #0
 80018bc:	f04f 0300 	mov.w	r3, #0
 80018c0:	00eb      	lsls	r3, r5, #3
 80018c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80018c6:	00e2      	lsls	r2, r4, #3
 80018c8:	4614      	mov	r4, r2
 80018ca:	461d      	mov	r5, r3
 80018cc:	4643      	mov	r3, r8
 80018ce:	18e3      	adds	r3, r4, r3
 80018d0:	603b      	str	r3, [r7, #0]
 80018d2:	464b      	mov	r3, r9
 80018d4:	eb45 0303 	adc.w	r3, r5, r3
 80018d8:	607b      	str	r3, [r7, #4]
 80018da:	f04f 0200 	mov.w	r2, #0
 80018de:	f04f 0300 	mov.w	r3, #0
 80018e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018e6:	4629      	mov	r1, r5
 80018e8:	028b      	lsls	r3, r1, #10
 80018ea:	4621      	mov	r1, r4
 80018ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018f0:	4621      	mov	r1, r4
 80018f2:	028a      	lsls	r2, r1, #10
 80018f4:	4610      	mov	r0, r2
 80018f6:	4619      	mov	r1, r3
 80018f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018fa:	2200      	movs	r2, #0
 80018fc:	61bb      	str	r3, [r7, #24]
 80018fe:	61fa      	str	r2, [r7, #28]
 8001900:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001904:	f7fe fc60 	bl	80001c8 <__aeabi_uldivmod>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	4613      	mov	r3, r2
 800190e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001910:	4b0b      	ldr	r3, [pc, #44]	@ (8001940 <HAL_RCC_GetSysClockFreq+0x200>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	0c1b      	lsrs	r3, r3, #16
 8001916:	f003 0303 	and.w	r3, r3, #3
 800191a:	3301      	adds	r3, #1
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001920:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001924:	fbb2 f3f3 	udiv	r3, r2, r3
 8001928:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800192a:	e002      	b.n	8001932 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800192c:	4b05      	ldr	r3, [pc, #20]	@ (8001944 <HAL_RCC_GetSysClockFreq+0x204>)
 800192e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001930:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001932:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001934:	4618      	mov	r0, r3
 8001936:	3750      	adds	r7, #80	@ 0x50
 8001938:	46bd      	mov	sp, r7
 800193a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800193e:	bf00      	nop
 8001940:	40023800 	.word	0x40023800
 8001944:	00f42400 	.word	0x00f42400
 8001948:	007a1200 	.word	0x007a1200

0800194c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e041      	b.n	80019e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001964:	b2db      	uxtb	r3, r3
 8001966:	2b00      	cmp	r3, #0
 8001968:	d106      	bne.n	8001978 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7fe ff60 	bl	8000838 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2202      	movs	r2, #2
 800197c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3304      	adds	r3, #4
 8001988:	4619      	mov	r1, r3
 800198a:	4610      	mov	r0, r2
 800198c:	f000 f9b6 	bl	8001cfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2201      	movs	r2, #1
 80019a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2201      	movs	r2, #1
 80019ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2201      	movs	r2, #1
 80019bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2201      	movs	r2, #1
 80019cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2201      	movs	r2, #1
 80019d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2201      	movs	r2, #1
 80019dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d001      	beq.n	8001a04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e04e      	b.n	8001aa2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2202      	movs	r2, #2
 8001a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	68da      	ldr	r2, [r3, #12]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f042 0201 	orr.w	r2, r2, #1
 8001a1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a23      	ldr	r2, [pc, #140]	@ (8001ab0 <HAL_TIM_Base_Start_IT+0xc4>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d022      	beq.n	8001a6c <HAL_TIM_Base_Start_IT+0x80>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a2e:	d01d      	beq.n	8001a6c <HAL_TIM_Base_Start_IT+0x80>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a1f      	ldr	r2, [pc, #124]	@ (8001ab4 <HAL_TIM_Base_Start_IT+0xc8>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d018      	beq.n	8001a6c <HAL_TIM_Base_Start_IT+0x80>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ab8 <HAL_TIM_Base_Start_IT+0xcc>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d013      	beq.n	8001a6c <HAL_TIM_Base_Start_IT+0x80>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a1c      	ldr	r2, [pc, #112]	@ (8001abc <HAL_TIM_Base_Start_IT+0xd0>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d00e      	beq.n	8001a6c <HAL_TIM_Base_Start_IT+0x80>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac0 <HAL_TIM_Base_Start_IT+0xd4>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d009      	beq.n	8001a6c <HAL_TIM_Base_Start_IT+0x80>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a19      	ldr	r2, [pc, #100]	@ (8001ac4 <HAL_TIM_Base_Start_IT+0xd8>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d004      	beq.n	8001a6c <HAL_TIM_Base_Start_IT+0x80>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a18      	ldr	r2, [pc, #96]	@ (8001ac8 <HAL_TIM_Base_Start_IT+0xdc>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d111      	bne.n	8001a90 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2b06      	cmp	r3, #6
 8001a7c:	d010      	beq.n	8001aa0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f042 0201 	orr.w	r2, r2, #1
 8001a8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a8e:	e007      	b.n	8001aa0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f042 0201 	orr.w	r2, r2, #1
 8001a9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3714      	adds	r7, #20
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	40010000 	.word	0x40010000
 8001ab4:	40000400 	.word	0x40000400
 8001ab8:	40000800 	.word	0x40000800
 8001abc:	40000c00 	.word	0x40000c00
 8001ac0:	40010400 	.word	0x40010400
 8001ac4:	40014000 	.word	0x40014000
 8001ac8:	40001800 	.word	0x40001800

08001acc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	691b      	ldr	r3, [r3, #16]
 8001ae2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d020      	beq.n	8001b30 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	f003 0302 	and.w	r3, r3, #2
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d01b      	beq.n	8001b30 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f06f 0202 	mvn.w	r2, #2
 8001b00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2201      	movs	r2, #1
 8001b06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	f003 0303 	and.w	r3, r3, #3
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d003      	beq.n	8001b1e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f000 f8d2 	bl	8001cc0 <HAL_TIM_IC_CaptureCallback>
 8001b1c:	e005      	b.n	8001b2a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 f8c4 	bl	8001cac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f000 f8d5 	bl	8001cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	f003 0304 	and.w	r3, r3, #4
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d020      	beq.n	8001b7c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	f003 0304 	and.w	r3, r3, #4
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d01b      	beq.n	8001b7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f06f 0204 	mvn.w	r2, #4
 8001b4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2202      	movs	r2, #2
 8001b52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d003      	beq.n	8001b6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f000 f8ac 	bl	8001cc0 <HAL_TIM_IC_CaptureCallback>
 8001b68:	e005      	b.n	8001b76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f000 f89e 	bl	8001cac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f000 f8af 	bl	8001cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	f003 0308 	and.w	r3, r3, #8
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d020      	beq.n	8001bc8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	f003 0308 	and.w	r3, r3, #8
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d01b      	beq.n	8001bc8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f06f 0208 	mvn.w	r2, #8
 8001b98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2204      	movs	r2, #4
 8001b9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	f003 0303 	and.w	r3, r3, #3
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d003      	beq.n	8001bb6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f000 f886 	bl	8001cc0 <HAL_TIM_IC_CaptureCallback>
 8001bb4:	e005      	b.n	8001bc2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f000 f878 	bl	8001cac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f000 f889 	bl	8001cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	f003 0310 	and.w	r3, r3, #16
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d020      	beq.n	8001c14 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	f003 0310 	and.w	r3, r3, #16
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d01b      	beq.n	8001c14 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f06f 0210 	mvn.w	r2, #16
 8001be4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2208      	movs	r2, #8
 8001bea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d003      	beq.n	8001c02 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f000 f860 	bl	8001cc0 <HAL_TIM_IC_CaptureCallback>
 8001c00:	e005      	b.n	8001c0e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f000 f852 	bl	8001cac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f000 f863 	bl	8001cd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d00c      	beq.n	8001c38 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f003 0301 	and.w	r3, r3, #1
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d007      	beq.n	8001c38 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f06f 0201 	mvn.w	r2, #1
 8001c30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f000 feb4 	bl	80029a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d00c      	beq.n	8001c5c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d007      	beq.n	8001c5c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f000 f97c 	bl	8001f54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d00c      	beq.n	8001c80 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d007      	beq.n	8001c80 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001c78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f000 f834 	bl	8001ce8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	f003 0320 	and.w	r3, r3, #32
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d00c      	beq.n	8001ca4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f003 0320 	and.w	r3, r3, #32
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d007      	beq.n	8001ca4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f06f 0220 	mvn.w	r2, #32
 8001c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f000 f94e 	bl	8001f40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	3710      	adds	r7, #16
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001cb4:	bf00      	nop
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a43      	ldr	r2, [pc, #268]	@ (8001e1c <TIM_Base_SetConfig+0x120>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d013      	beq.n	8001d3c <TIM_Base_SetConfig+0x40>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d1a:	d00f      	beq.n	8001d3c <TIM_Base_SetConfig+0x40>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a40      	ldr	r2, [pc, #256]	@ (8001e20 <TIM_Base_SetConfig+0x124>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d00b      	beq.n	8001d3c <TIM_Base_SetConfig+0x40>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a3f      	ldr	r2, [pc, #252]	@ (8001e24 <TIM_Base_SetConfig+0x128>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d007      	beq.n	8001d3c <TIM_Base_SetConfig+0x40>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4a3e      	ldr	r2, [pc, #248]	@ (8001e28 <TIM_Base_SetConfig+0x12c>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d003      	beq.n	8001d3c <TIM_Base_SetConfig+0x40>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a3d      	ldr	r2, [pc, #244]	@ (8001e2c <TIM_Base_SetConfig+0x130>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d108      	bne.n	8001d4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a32      	ldr	r2, [pc, #200]	@ (8001e1c <TIM_Base_SetConfig+0x120>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d02b      	beq.n	8001dae <TIM_Base_SetConfig+0xb2>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d5c:	d027      	beq.n	8001dae <TIM_Base_SetConfig+0xb2>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a2f      	ldr	r2, [pc, #188]	@ (8001e20 <TIM_Base_SetConfig+0x124>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d023      	beq.n	8001dae <TIM_Base_SetConfig+0xb2>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a2e      	ldr	r2, [pc, #184]	@ (8001e24 <TIM_Base_SetConfig+0x128>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d01f      	beq.n	8001dae <TIM_Base_SetConfig+0xb2>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a2d      	ldr	r2, [pc, #180]	@ (8001e28 <TIM_Base_SetConfig+0x12c>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d01b      	beq.n	8001dae <TIM_Base_SetConfig+0xb2>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a2c      	ldr	r2, [pc, #176]	@ (8001e2c <TIM_Base_SetConfig+0x130>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d017      	beq.n	8001dae <TIM_Base_SetConfig+0xb2>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a2b      	ldr	r2, [pc, #172]	@ (8001e30 <TIM_Base_SetConfig+0x134>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d013      	beq.n	8001dae <TIM_Base_SetConfig+0xb2>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a2a      	ldr	r2, [pc, #168]	@ (8001e34 <TIM_Base_SetConfig+0x138>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d00f      	beq.n	8001dae <TIM_Base_SetConfig+0xb2>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a29      	ldr	r2, [pc, #164]	@ (8001e38 <TIM_Base_SetConfig+0x13c>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d00b      	beq.n	8001dae <TIM_Base_SetConfig+0xb2>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a28      	ldr	r2, [pc, #160]	@ (8001e3c <TIM_Base_SetConfig+0x140>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d007      	beq.n	8001dae <TIM_Base_SetConfig+0xb2>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a27      	ldr	r2, [pc, #156]	@ (8001e40 <TIM_Base_SetConfig+0x144>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d003      	beq.n	8001dae <TIM_Base_SetConfig+0xb2>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a26      	ldr	r2, [pc, #152]	@ (8001e44 <TIM_Base_SetConfig+0x148>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d108      	bne.n	8001dc0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001db4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	695b      	ldr	r3, [r3, #20]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	689a      	ldr	r2, [r3, #8]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a0e      	ldr	r2, [pc, #56]	@ (8001e1c <TIM_Base_SetConfig+0x120>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d003      	beq.n	8001dee <TIM_Base_SetConfig+0xf2>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a10      	ldr	r2, [pc, #64]	@ (8001e2c <TIM_Base_SetConfig+0x130>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d103      	bne.n	8001df6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	691a      	ldr	r2, [r3, #16]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f043 0204 	orr.w	r2, r3, #4
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2201      	movs	r2, #1
 8001e06:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	601a      	str	r2, [r3, #0]
}
 8001e0e:	bf00      	nop
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40010000 	.word	0x40010000
 8001e20:	40000400 	.word	0x40000400
 8001e24:	40000800 	.word	0x40000800
 8001e28:	40000c00 	.word	0x40000c00
 8001e2c:	40010400 	.word	0x40010400
 8001e30:	40014000 	.word	0x40014000
 8001e34:	40014400 	.word	0x40014400
 8001e38:	40014800 	.word	0x40014800
 8001e3c:	40001800 	.word	0x40001800
 8001e40:	40001c00 	.word	0x40001c00
 8001e44:	40002000 	.word	0x40002000

08001e48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d101      	bne.n	8001e60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e05a      	b.n	8001f16 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68fa      	ldr	r2, [r7, #12]
 8001e98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a21      	ldr	r2, [pc, #132]	@ (8001f24 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d022      	beq.n	8001eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eac:	d01d      	beq.n	8001eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a1d      	ldr	r2, [pc, #116]	@ (8001f28 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d018      	beq.n	8001eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8001f2c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d013      	beq.n	8001eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a1a      	ldr	r2, [pc, #104]	@ (8001f30 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d00e      	beq.n	8001eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a18      	ldr	r2, [pc, #96]	@ (8001f34 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d009      	beq.n	8001eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a17      	ldr	r2, [pc, #92]	@ (8001f38 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d004      	beq.n	8001eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a15      	ldr	r2, [pc, #84]	@ (8001f3c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d10c      	bne.n	8001f04 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ef0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	68ba      	ldr	r2, [r7, #8]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	68ba      	ldr	r2, [r7, #8]
 8001f02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2201      	movs	r2, #1
 8001f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	40010000 	.word	0x40010000
 8001f28:	40000400 	.word	0x40000400
 8001f2c:	40000800 	.word	0x40000800
 8001f30:	40000c00 	.word	0x40000c00
 8001f34:	40010400 	.word	0x40010400
 8001f38:	40014000 	.word	0x40014000
 8001f3c:	40001800 	.word	0x40001800

08001f40 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <_7SEG_GPIO_Init>:
 */

#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b08a      	sub	sp, #40	@ 0x28
 8001f6c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	613b      	str	r3, [r7, #16]
 8001f72:	4b6b      	ldr	r3, [pc, #428]	@ (8002120 <_7SEG_GPIO_Init+0x1b8>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	4a6a      	ldr	r2, [pc, #424]	@ (8002120 <_7SEG_GPIO_Init+0x1b8>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7e:	4b68      	ldr	r3, [pc, #416]	@ (8002120 <_7SEG_GPIO_Init+0x1b8>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	613b      	str	r3, [r7, #16]
 8001f88:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	4b64      	ldr	r3, [pc, #400]	@ (8002120 <_7SEG_GPIO_Init+0x1b8>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	4a63      	ldr	r2, [pc, #396]	@ (8002120 <_7SEG_GPIO_Init+0x1b8>)
 8001f94:	f043 0304 	orr.w	r3, r3, #4
 8001f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9a:	4b61      	ldr	r3, [pc, #388]	@ (8002120 <_7SEG_GPIO_Init+0x1b8>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	f003 0304 	and.w	r3, r3, #4
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60bb      	str	r3, [r7, #8]
 8001faa:	4b5d      	ldr	r3, [pc, #372]	@ (8002120 <_7SEG_GPIO_Init+0x1b8>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	4a5c      	ldr	r2, [pc, #368]	@ (8002120 <_7SEG_GPIO_Init+0x1b8>)
 8001fb0:	f043 0308 	orr.w	r3, r3, #8
 8001fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb6:	4b5a      	ldr	r3, [pc, #360]	@ (8002120 <_7SEG_GPIO_Init+0x1b8>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fba:	f003 0308 	and.w	r3, r3, #8
 8001fbe:	60bb      	str	r3, [r7, #8]
 8001fc0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	607b      	str	r3, [r7, #4]
 8001fc6:	4b56      	ldr	r3, [pc, #344]	@ (8002120 <_7SEG_GPIO_Init+0x1b8>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fca:	4a55      	ldr	r2, [pc, #340]	@ (8002120 <_7SEG_GPIO_Init+0x1b8>)
 8001fcc:	f043 0310 	orr.w	r3, r3, #16
 8001fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd2:	4b53      	ldr	r3, [pc, #332]	@ (8002120 <_7SEG_GPIO_Init+0x1b8>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	f003 0310 	and.w	r3, r3, #16
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 8001fde:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001fe2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fec:	2300      	movs	r3, #0
 8001fee:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 8001ff0:	f107 0314 	add.w	r3, r7, #20
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	484b      	ldr	r0, [pc, #300]	@ (8002124 <_7SEG_GPIO_Init+0x1bc>)
 8001ff8:	f7fe fe76 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8001ffc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002000:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 8002002:	f107 0314 	add.w	r3, r7, #20
 8002006:	4619      	mov	r1, r3
 8002008:	4847      	ldr	r0, [pc, #284]	@ (8002128 <_7SEG_GPIO_Init+0x1c0>)
 800200a:	f7fe fe6d 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 800200e:	2340      	movs	r3, #64	@ 0x40
 8002010:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 8002012:	f107 0314 	add.w	r3, r7, #20
 8002016:	4619      	mov	r1, r3
 8002018:	4842      	ldr	r0, [pc, #264]	@ (8002124 <_7SEG_GPIO_Init+0x1bc>)
 800201a:	f7fe fe65 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 800201e:	2320      	movs	r3, #32
 8002020:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 8002022:	f107 0314 	add.w	r3, r7, #20
 8002026:	4619      	mov	r1, r3
 8002028:	483e      	ldr	r0, [pc, #248]	@ (8002124 <_7SEG_GPIO_Init+0x1bc>)
 800202a:	f7fe fe5d 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 800202e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002032:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8002034:	f107 0314 	add.w	r3, r7, #20
 8002038:	4619      	mov	r1, r3
 800203a:	483c      	ldr	r0, [pc, #240]	@ (800212c <_7SEG_GPIO_Init+0x1c4>)
 800203c:	f7fe fe54 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8002040:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002044:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 8002046:	f107 0314 	add.w	r3, r7, #20
 800204a:	4619      	mov	r1, r3
 800204c:	4837      	ldr	r0, [pc, #220]	@ (800212c <_7SEG_GPIO_Init+0x1c4>)
 800204e:	f7fe fe4b 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 8002052:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002056:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	4619      	mov	r1, r3
 800205e:	4831      	ldr	r0, [pc, #196]	@ (8002124 <_7SEG_GPIO_Init+0x1bc>)
 8002060:	f7fe fe42 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8002064:	2380      	movs	r3, #128	@ 0x80
 8002066:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	4619      	mov	r1, r3
 800206e:	482d      	ldr	r0, [pc, #180]	@ (8002124 <_7SEG_GPIO_Init+0x1bc>)
 8002070:	f7fe fe3a 	bl	8000ce8 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8002074:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002078:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 800207a:	f107 0314 	add.w	r3, r7, #20
 800207e:	4619      	mov	r1, r3
 8002080:	482b      	ldr	r0, [pc, #172]	@ (8002130 <_7SEG_GPIO_Init+0x1c8>)
 8002082:	f7fe fe31 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 8002086:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800208a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 800208c:	f107 0314 	add.w	r3, r7, #20
 8002090:	4619      	mov	r1, r3
 8002092:	4827      	ldr	r0, [pc, #156]	@ (8002130 <_7SEG_GPIO_Init+0x1c8>)
 8002094:	f7fe fe28 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 8002098:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800209c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 800209e:	f107 0314 	add.w	r3, r7, #20
 80020a2:	4619      	mov	r1, r3
 80020a4:	4822      	ldr	r0, [pc, #136]	@ (8002130 <_7SEG_GPIO_Init+0x1c8>)
 80020a6:	f7fe fe1f 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80020aa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80020ae:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80020b0:	f107 0314 	add.w	r3, r7, #20
 80020b4:	4619      	mov	r1, r3
 80020b6:	481e      	ldr	r0, [pc, #120]	@ (8002130 <_7SEG_GPIO_Init+0x1c8>)
 80020b8:	f7fe fe16 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80020bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020c0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80020c2:	f107 0314 	add.w	r3, r7, #20
 80020c6:	4619      	mov	r1, r3
 80020c8:	4819      	ldr	r0, [pc, #100]	@ (8002130 <_7SEG_GPIO_Init+0x1c8>)
 80020ca:	f7fe fe0d 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80020ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020d2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80020d4:	f107 0314 	add.w	r3, r7, #20
 80020d8:	4619      	mov	r1, r3
 80020da:	4815      	ldr	r0, [pc, #84]	@ (8002130 <_7SEG_GPIO_Init+0x1c8>)
 80020dc:	f7fe fe04 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80020e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020e4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80020e6:	f107 0314 	add.w	r3, r7, #20
 80020ea:	4619      	mov	r1, r3
 80020ec:	4810      	ldr	r0, [pc, #64]	@ (8002130 <_7SEG_GPIO_Init+0x1c8>)
 80020ee:	f7fe fdfb 	bl	8000ce8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80020f2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80020f6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 80020f8:	f107 0314 	add.w	r3, r7, #20
 80020fc:	4619      	mov	r1, r3
 80020fe:	480c      	ldr	r0, [pc, #48]	@ (8002130 <_7SEG_GPIO_Init+0x1c8>)
 8002100:	f7fe fdf2 	bl	8000ce8 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 8002104:	2201      	movs	r2, #1
 8002106:	2100      	movs	r1, #0
 8002108:	2000      	movs	r0, #0
 800210a:	f000 f813 	bl	8002134 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 800210e:	2201      	movs	r2, #1
 8002110:	2100      	movs	r1, #0
 8002112:	2001      	movs	r0, #1
 8002114:	f000 f80e 	bl	8002134 <_7SEG_SetNumber>
}
 8002118:	bf00      	nop
 800211a:	3728      	adds	r7, #40	@ 0x28
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40023800 	.word	0x40023800
 8002124:	40020c00 	.word	0x40020c00
 8002128:	40020000 	.word	0x40020000
 800212c:	40020800 	.word	0x40020800
 8002130:	40021000 	.word	0x40021000

08002134 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2b00      	cmp	r3, #0
 8002144:	f040 81dc 	bne.w	8002500 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8002148:	68b9      	ldr	r1, [r7, #8]
 800214a:	4bcb      	ldr	r3, [pc, #812]	@ (8002478 <_7SEG_SetNumber+0x344>)
 800214c:	fb83 2301 	smull	r2, r3, r3, r1
 8002150:	109a      	asrs	r2, r3, #2
 8002152:	17cb      	asrs	r3, r1, #31
 8002154:	1ad2      	subs	r2, r2, r3
 8002156:	4613      	mov	r3, r2
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	4413      	add	r3, r2
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	1aca      	subs	r2, r1, r3
 8002160:	2a09      	cmp	r2, #9
 8002162:	f200 81ba 	bhi.w	80024da <_7SEG_SetNumber+0x3a6>
 8002166:	a301      	add	r3, pc, #4	@ (adr r3, 800216c <_7SEG_SetNumber+0x38>)
 8002168:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800216c:	08002195 	.word	0x08002195
 8002170:	080021e7 	.word	0x080021e7
 8002174:	08002239 	.word	0x08002239
 8002178:	0800228b 	.word	0x0800228b
 800217c:	080022dd 	.word	0x080022dd
 8002180:	0800232f 	.word	0x0800232f
 8002184:	08002381 	.word	0x08002381
 8002188:	080023d3 	.word	0x080023d3
 800218c:	08002425 	.word	0x08002425
 8002190:	08002489 	.word	0x08002489
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 8002194:	2200      	movs	r2, #0
 8002196:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800219a:	48b8      	ldr	r0, [pc, #736]	@ (800247c <_7SEG_SetNumber+0x348>)
 800219c:	f7fe ff58 	bl	8001050 <HAL_GPIO_WritePin>
 80021a0:	2200      	movs	r2, #0
 80021a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021a6:	48b6      	ldr	r0, [pc, #728]	@ (8002480 <_7SEG_SetNumber+0x34c>)
 80021a8:	f7fe ff52 	bl	8001050 <HAL_GPIO_WritePin>
 80021ac:	2200      	movs	r2, #0
 80021ae:	2140      	movs	r1, #64	@ 0x40
 80021b0:	48b2      	ldr	r0, [pc, #712]	@ (800247c <_7SEG_SetNumber+0x348>)
 80021b2:	f7fe ff4d 	bl	8001050 <HAL_GPIO_WritePin>
 80021b6:	2200      	movs	r2, #0
 80021b8:	2120      	movs	r1, #32
 80021ba:	48b0      	ldr	r0, [pc, #704]	@ (800247c <_7SEG_SetNumber+0x348>)
 80021bc:	f7fe ff48 	bl	8001050 <HAL_GPIO_WritePin>
 80021c0:	2200      	movs	r2, #0
 80021c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80021c6:	48af      	ldr	r0, [pc, #700]	@ (8002484 <_7SEG_SetNumber+0x350>)
 80021c8:	f7fe ff42 	bl	8001050 <HAL_GPIO_WritePin>
 80021cc:	2200      	movs	r2, #0
 80021ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80021d2:	48ac      	ldr	r0, [pc, #688]	@ (8002484 <_7SEG_SetNumber+0x350>)
 80021d4:	f7fe ff3c 	bl	8001050 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80021d8:	2201      	movs	r2, #1
 80021da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021de:	48a7      	ldr	r0, [pc, #668]	@ (800247c <_7SEG_SetNumber+0x348>)
 80021e0:	f7fe ff36 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 80021e4:	e179      	b.n	80024da <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80021e6:	2200      	movs	r2, #0
 80021e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021ec:	48a4      	ldr	r0, [pc, #656]	@ (8002480 <_7SEG_SetNumber+0x34c>)
 80021ee:	f7fe ff2f 	bl	8001050 <HAL_GPIO_WritePin>
 80021f2:	2200      	movs	r2, #0
 80021f4:	2140      	movs	r1, #64	@ 0x40
 80021f6:	48a1      	ldr	r0, [pc, #644]	@ (800247c <_7SEG_SetNumber+0x348>)
 80021f8:	f7fe ff2a 	bl	8001050 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 80021fc:	2201      	movs	r2, #1
 80021fe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002202:	489e      	ldr	r0, [pc, #632]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002204:	f7fe ff24 	bl	8001050 <HAL_GPIO_WritePin>
 8002208:	2201      	movs	r2, #1
 800220a:	2120      	movs	r1, #32
 800220c:	489b      	ldr	r0, [pc, #620]	@ (800247c <_7SEG_SetNumber+0x348>)
 800220e:	f7fe ff1f 	bl	8001050 <HAL_GPIO_WritePin>
 8002212:	2201      	movs	r2, #1
 8002214:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002218:	489a      	ldr	r0, [pc, #616]	@ (8002484 <_7SEG_SetNumber+0x350>)
 800221a:	f7fe ff19 	bl	8001050 <HAL_GPIO_WritePin>
 800221e:	2201      	movs	r2, #1
 8002220:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002224:	4897      	ldr	r0, [pc, #604]	@ (8002484 <_7SEG_SetNumber+0x350>)
 8002226:	f7fe ff13 	bl	8001050 <HAL_GPIO_WritePin>
 800222a:	2201      	movs	r2, #1
 800222c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002230:	4892      	ldr	r0, [pc, #584]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002232:	f7fe ff0d 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 8002236:	e150      	b.n	80024da <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8002238:	2200      	movs	r2, #0
 800223a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800223e:	488f      	ldr	r0, [pc, #572]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002240:	f7fe ff06 	bl	8001050 <HAL_GPIO_WritePin>
 8002244:	2200      	movs	r2, #0
 8002246:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800224a:	488d      	ldr	r0, [pc, #564]	@ (8002480 <_7SEG_SetNumber+0x34c>)
 800224c:	f7fe ff00 	bl	8001050 <HAL_GPIO_WritePin>
 8002250:	2200      	movs	r2, #0
 8002252:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002256:	4889      	ldr	r0, [pc, #548]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002258:	f7fe fefa 	bl	8001050 <HAL_GPIO_WritePin>
 800225c:	2200      	movs	r2, #0
 800225e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002262:	4888      	ldr	r0, [pc, #544]	@ (8002484 <_7SEG_SetNumber+0x350>)
 8002264:	f7fe fef4 	bl	8001050 <HAL_GPIO_WritePin>
 8002268:	2200      	movs	r2, #0
 800226a:	2120      	movs	r1, #32
 800226c:	4883      	ldr	r0, [pc, #524]	@ (800247c <_7SEG_SetNumber+0x348>)
 800226e:	f7fe feef 	bl	8001050 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 8002272:	2201      	movs	r2, #1
 8002274:	2140      	movs	r1, #64	@ 0x40
 8002276:	4881      	ldr	r0, [pc, #516]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002278:	f7fe feea 	bl	8001050 <HAL_GPIO_WritePin>
 800227c:	2201      	movs	r2, #1
 800227e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002282:	4880      	ldr	r0, [pc, #512]	@ (8002484 <_7SEG_SetNumber+0x350>)
 8002284:	f7fe fee4 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 8002288:	e127      	b.n	80024da <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 800228a:	2200      	movs	r2, #0
 800228c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002290:	487a      	ldr	r0, [pc, #488]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002292:	f7fe fedd 	bl	8001050 <HAL_GPIO_WritePin>
 8002296:	2200      	movs	r2, #0
 8002298:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800229c:	4878      	ldr	r0, [pc, #480]	@ (8002480 <_7SEG_SetNumber+0x34c>)
 800229e:	f7fe fed7 	bl	8001050 <HAL_GPIO_WritePin>
 80022a2:	2200      	movs	r2, #0
 80022a4:	2140      	movs	r1, #64	@ 0x40
 80022a6:	4875      	ldr	r0, [pc, #468]	@ (800247c <_7SEG_SetNumber+0x348>)
 80022a8:	f7fe fed2 	bl	8001050 <HAL_GPIO_WritePin>
 80022ac:	2200      	movs	r2, #0
 80022ae:	2120      	movs	r1, #32
 80022b0:	4872      	ldr	r0, [pc, #456]	@ (800247c <_7SEG_SetNumber+0x348>)
 80022b2:	f7fe fecd 	bl	8001050 <HAL_GPIO_WritePin>
 80022b6:	2200      	movs	r2, #0
 80022b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022bc:	486f      	ldr	r0, [pc, #444]	@ (800247c <_7SEG_SetNumber+0x348>)
 80022be:	f7fe fec7 	bl	8001050 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80022c2:	2201      	movs	r2, #1
 80022c4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022c8:	486e      	ldr	r0, [pc, #440]	@ (8002484 <_7SEG_SetNumber+0x350>)
 80022ca:	f7fe fec1 	bl	8001050 <HAL_GPIO_WritePin>
 80022ce:	2201      	movs	r2, #1
 80022d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022d4:	486b      	ldr	r0, [pc, #428]	@ (8002484 <_7SEG_SetNumber+0x350>)
 80022d6:	f7fe febb 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 80022da:	e0fe      	b.n	80024da <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80022dc:	2200      	movs	r2, #0
 80022de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022e2:	4868      	ldr	r0, [pc, #416]	@ (8002484 <_7SEG_SetNumber+0x350>)
 80022e4:	f7fe feb4 	bl	8001050 <HAL_GPIO_WritePin>
 80022e8:	2200      	movs	r2, #0
 80022ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022ee:	4863      	ldr	r0, [pc, #396]	@ (800247c <_7SEG_SetNumber+0x348>)
 80022f0:	f7fe feae 	bl	8001050 <HAL_GPIO_WritePin>
 80022f4:	2200      	movs	r2, #0
 80022f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022fa:	4861      	ldr	r0, [pc, #388]	@ (8002480 <_7SEG_SetNumber+0x34c>)
 80022fc:	f7fe fea8 	bl	8001050 <HAL_GPIO_WritePin>
 8002300:	2200      	movs	r2, #0
 8002302:	2140      	movs	r1, #64	@ 0x40
 8002304:	485d      	ldr	r0, [pc, #372]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002306:	f7fe fea3 	bl	8001050 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 800230a:	2201      	movs	r2, #1
 800230c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002310:	485a      	ldr	r0, [pc, #360]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002312:	f7fe fe9d 	bl	8001050 <HAL_GPIO_WritePin>
 8002316:	2201      	movs	r2, #1
 8002318:	2120      	movs	r1, #32
 800231a:	4858      	ldr	r0, [pc, #352]	@ (800247c <_7SEG_SetNumber+0x348>)
 800231c:	f7fe fe98 	bl	8001050 <HAL_GPIO_WritePin>
 8002320:	2201      	movs	r2, #1
 8002322:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002326:	4857      	ldr	r0, [pc, #348]	@ (8002484 <_7SEG_SetNumber+0x350>)
 8002328:	f7fe fe92 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 800232c:	e0d5      	b.n	80024da <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 800232e:	2200      	movs	r2, #0
 8002330:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002334:	4851      	ldr	r0, [pc, #324]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002336:	f7fe fe8b 	bl	8001050 <HAL_GPIO_WritePin>
 800233a:	2200      	movs	r2, #0
 800233c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002340:	4850      	ldr	r0, [pc, #320]	@ (8002484 <_7SEG_SetNumber+0x350>)
 8002342:	f7fe fe85 	bl	8001050 <HAL_GPIO_WritePin>
 8002346:	2200      	movs	r2, #0
 8002348:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800234c:	484b      	ldr	r0, [pc, #300]	@ (800247c <_7SEG_SetNumber+0x348>)
 800234e:	f7fe fe7f 	bl	8001050 <HAL_GPIO_WritePin>
 8002352:	2200      	movs	r2, #0
 8002354:	2140      	movs	r1, #64	@ 0x40
 8002356:	4849      	ldr	r0, [pc, #292]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002358:	f7fe fe7a 	bl	8001050 <HAL_GPIO_WritePin>
 800235c:	2200      	movs	r2, #0
 800235e:	2120      	movs	r1, #32
 8002360:	4846      	ldr	r0, [pc, #280]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002362:	f7fe fe75 	bl	8001050 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8002366:	2201      	movs	r2, #1
 8002368:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800236c:	4844      	ldr	r0, [pc, #272]	@ (8002480 <_7SEG_SetNumber+0x34c>)
 800236e:	f7fe fe6f 	bl	8001050 <HAL_GPIO_WritePin>
 8002372:	2201      	movs	r2, #1
 8002374:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002378:	4842      	ldr	r0, [pc, #264]	@ (8002484 <_7SEG_SetNumber+0x350>)
 800237a:	f7fe fe69 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 800237e:	e0ac      	b.n	80024da <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8002380:	2200      	movs	r2, #0
 8002382:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002386:	483d      	ldr	r0, [pc, #244]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002388:	f7fe fe62 	bl	8001050 <HAL_GPIO_WritePin>
 800238c:	2200      	movs	r2, #0
 800238e:	2140      	movs	r1, #64	@ 0x40
 8002390:	483a      	ldr	r0, [pc, #232]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002392:	f7fe fe5d 	bl	8001050 <HAL_GPIO_WritePin>
 8002396:	2200      	movs	r2, #0
 8002398:	2120      	movs	r1, #32
 800239a:	4838      	ldr	r0, [pc, #224]	@ (800247c <_7SEG_SetNumber+0x348>)
 800239c:	f7fe fe58 	bl	8001050 <HAL_GPIO_WritePin>
 80023a0:	2200      	movs	r2, #0
 80023a2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80023a6:	4837      	ldr	r0, [pc, #220]	@ (8002484 <_7SEG_SetNumber+0x350>)
 80023a8:	f7fe fe52 	bl	8001050 <HAL_GPIO_WritePin>
 80023ac:	2200      	movs	r2, #0
 80023ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023b2:	4834      	ldr	r0, [pc, #208]	@ (8002484 <_7SEG_SetNumber+0x350>)
 80023b4:	f7fe fe4c 	bl	8001050 <HAL_GPIO_WritePin>
 80023b8:	2200      	movs	r2, #0
 80023ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023be:	482f      	ldr	r0, [pc, #188]	@ (800247c <_7SEG_SetNumber+0x348>)
 80023c0:	f7fe fe46 	bl	8001050 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80023c4:	2201      	movs	r2, #1
 80023c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023ca:	482d      	ldr	r0, [pc, #180]	@ (8002480 <_7SEG_SetNumber+0x34c>)
 80023cc:	f7fe fe40 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 80023d0:	e083      	b.n	80024da <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80023d2:	2200      	movs	r2, #0
 80023d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023d8:	482a      	ldr	r0, [pc, #168]	@ (8002484 <_7SEG_SetNumber+0x350>)
 80023da:	f7fe fe39 	bl	8001050 <HAL_GPIO_WritePin>
 80023de:	2200      	movs	r2, #0
 80023e0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80023e4:	4825      	ldr	r0, [pc, #148]	@ (800247c <_7SEG_SetNumber+0x348>)
 80023e6:	f7fe fe33 	bl	8001050 <HAL_GPIO_WritePin>
 80023ea:	2200      	movs	r2, #0
 80023ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023f0:	4823      	ldr	r0, [pc, #140]	@ (8002480 <_7SEG_SetNumber+0x34c>)
 80023f2:	f7fe fe2d 	bl	8001050 <HAL_GPIO_WritePin>
 80023f6:	2200      	movs	r2, #0
 80023f8:	2140      	movs	r1, #64	@ 0x40
 80023fa:	4820      	ldr	r0, [pc, #128]	@ (800247c <_7SEG_SetNumber+0x348>)
 80023fc:	f7fe fe28 	bl	8001050 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8002400:	2201      	movs	r2, #1
 8002402:	2120      	movs	r1, #32
 8002404:	481d      	ldr	r0, [pc, #116]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002406:	f7fe fe23 	bl	8001050 <HAL_GPIO_WritePin>
 800240a:	2201      	movs	r2, #1
 800240c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002410:	481c      	ldr	r0, [pc, #112]	@ (8002484 <_7SEG_SetNumber+0x350>)
 8002412:	f7fe fe1d 	bl	8001050 <HAL_GPIO_WritePin>
 8002416:	2201      	movs	r2, #1
 8002418:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800241c:	4817      	ldr	r0, [pc, #92]	@ (800247c <_7SEG_SetNumber+0x348>)
 800241e:	f7fe fe17 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 8002422:	e05a      	b.n	80024da <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8002424:	2200      	movs	r2, #0
 8002426:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800242a:	4814      	ldr	r0, [pc, #80]	@ (800247c <_7SEG_SetNumber+0x348>)
 800242c:	f7fe fe10 	bl	8001050 <HAL_GPIO_WritePin>
 8002430:	2200      	movs	r2, #0
 8002432:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002436:	4812      	ldr	r0, [pc, #72]	@ (8002480 <_7SEG_SetNumber+0x34c>)
 8002438:	f7fe fe0a 	bl	8001050 <HAL_GPIO_WritePin>
 800243c:	2200      	movs	r2, #0
 800243e:	2140      	movs	r1, #64	@ 0x40
 8002440:	480e      	ldr	r0, [pc, #56]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002442:	f7fe fe05 	bl	8001050 <HAL_GPIO_WritePin>
 8002446:	2200      	movs	r2, #0
 8002448:	2120      	movs	r1, #32
 800244a:	480c      	ldr	r0, [pc, #48]	@ (800247c <_7SEG_SetNumber+0x348>)
 800244c:	f7fe fe00 	bl	8001050 <HAL_GPIO_WritePin>
 8002450:	2200      	movs	r2, #0
 8002452:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002456:	480b      	ldr	r0, [pc, #44]	@ (8002484 <_7SEG_SetNumber+0x350>)
 8002458:	f7fe fdfa 	bl	8001050 <HAL_GPIO_WritePin>
 800245c:	2200      	movs	r2, #0
 800245e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002462:	4808      	ldr	r0, [pc, #32]	@ (8002484 <_7SEG_SetNumber+0x350>)
 8002464:	f7fe fdf4 	bl	8001050 <HAL_GPIO_WritePin>
 8002468:	2200      	movs	r2, #0
 800246a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800246e:	4803      	ldr	r0, [pc, #12]	@ (800247c <_7SEG_SetNumber+0x348>)
 8002470:	f7fe fdee 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 8002474:	e031      	b.n	80024da <_7SEG_SetNumber+0x3a6>
 8002476:	bf00      	nop
 8002478:	66666667 	.word	0x66666667
 800247c:	40020c00 	.word	0x40020c00
 8002480:	40020000 	.word	0x40020000
 8002484:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8002488:	2200      	movs	r2, #0
 800248a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800248e:	48c8      	ldr	r0, [pc, #800]	@ (80027b0 <_7SEG_SetNumber+0x67c>)
 8002490:	f7fe fdde 	bl	8001050 <HAL_GPIO_WritePin>
 8002494:	2200      	movs	r2, #0
 8002496:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800249a:	48c6      	ldr	r0, [pc, #792]	@ (80027b4 <_7SEG_SetNumber+0x680>)
 800249c:	f7fe fdd8 	bl	8001050 <HAL_GPIO_WritePin>
 80024a0:	2200      	movs	r2, #0
 80024a2:	2140      	movs	r1, #64	@ 0x40
 80024a4:	48c2      	ldr	r0, [pc, #776]	@ (80027b0 <_7SEG_SetNumber+0x67c>)
 80024a6:	f7fe fdd3 	bl	8001050 <HAL_GPIO_WritePin>
 80024aa:	2200      	movs	r2, #0
 80024ac:	2120      	movs	r1, #32
 80024ae:	48c0      	ldr	r0, [pc, #768]	@ (80027b0 <_7SEG_SetNumber+0x67c>)
 80024b0:	f7fe fdce 	bl	8001050 <HAL_GPIO_WritePin>
 80024b4:	2200      	movs	r2, #0
 80024b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80024ba:	48bf      	ldr	r0, [pc, #764]	@ (80027b8 <_7SEG_SetNumber+0x684>)
 80024bc:	f7fe fdc8 	bl	8001050 <HAL_GPIO_WritePin>
 80024c0:	2200      	movs	r2, #0
 80024c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024c6:	48ba      	ldr	r0, [pc, #744]	@ (80027b0 <_7SEG_SetNumber+0x67c>)
 80024c8:	f7fe fdc2 	bl	8001050 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 80024cc:	2201      	movs	r2, #1
 80024ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024d2:	48b9      	ldr	r0, [pc, #740]	@ (80027b8 <_7SEG_SetNumber+0x684>)
 80024d4:	f7fe fdbc 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 80024d8:	bf00      	nop
		}

		if(dp == ON)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d105      	bne.n	80024ec <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 80024e0:	2200      	movs	r2, #0
 80024e2:	2180      	movs	r1, #128	@ 0x80
 80024e4:	48b2      	ldr	r0, [pc, #712]	@ (80027b0 <_7SEG_SetNumber+0x67c>)
 80024e6:	f7fe fdb3 	bl	8001050 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 80024ea:	e1ff      	b.n	80028ec <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f040 81fc 	bne.w	80028ec <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 80024f4:	2201      	movs	r2, #1
 80024f6:	2180      	movs	r1, #128	@ 0x80
 80024f8:	48ad      	ldr	r0, [pc, #692]	@ (80027b0 <_7SEG_SetNumber+0x67c>)
 80024fa:	f7fe fda9 	bl	8001050 <HAL_GPIO_WritePin>
}
 80024fe:	e1f5      	b.n	80028ec <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2b01      	cmp	r3, #1
 8002504:	f040 81f2 	bne.w	80028ec <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8002508:	68b9      	ldr	r1, [r7, #8]
 800250a:	4bac      	ldr	r3, [pc, #688]	@ (80027bc <_7SEG_SetNumber+0x688>)
 800250c:	fb83 2301 	smull	r2, r3, r3, r1
 8002510:	109a      	asrs	r2, r3, #2
 8002512:	17cb      	asrs	r3, r1, #31
 8002514:	1ad2      	subs	r2, r2, r3
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	1aca      	subs	r2, r1, r3
 8002520:	2a09      	cmp	r2, #9
 8002522:	f200 81d0 	bhi.w	80028c6 <_7SEG_SetNumber+0x792>
 8002526:	a301      	add	r3, pc, #4	@ (adr r3, 800252c <_7SEG_SetNumber+0x3f8>)
 8002528:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800252c:	08002555 	.word	0x08002555
 8002530:	080025ab 	.word	0x080025ab
 8002534:	08002601 	.word	0x08002601
 8002538:	08002657 	.word	0x08002657
 800253c:	080026ad 	.word	0x080026ad
 8002540:	08002703 	.word	0x08002703
 8002544:	08002759 	.word	0x08002759
 8002548:	080027c5 	.word	0x080027c5
 800254c:	0800281b 	.word	0x0800281b
 8002550:	08002871 	.word	0x08002871
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8002554:	2200      	movs	r2, #0
 8002556:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800255a:	4899      	ldr	r0, [pc, #612]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 800255c:	f7fe fd78 	bl	8001050 <HAL_GPIO_WritePin>
 8002560:	2200      	movs	r2, #0
 8002562:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002566:	4896      	ldr	r0, [pc, #600]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002568:	f7fe fd72 	bl	8001050 <HAL_GPIO_WritePin>
 800256c:	2200      	movs	r2, #0
 800256e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002572:	4893      	ldr	r0, [pc, #588]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002574:	f7fe fd6c 	bl	8001050 <HAL_GPIO_WritePin>
 8002578:	2200      	movs	r2, #0
 800257a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800257e:	4890      	ldr	r0, [pc, #576]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002580:	f7fe fd66 	bl	8001050 <HAL_GPIO_WritePin>
 8002584:	2200      	movs	r2, #0
 8002586:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800258a:	488d      	ldr	r0, [pc, #564]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 800258c:	f7fe fd60 	bl	8001050 <HAL_GPIO_WritePin>
 8002590:	2200      	movs	r2, #0
 8002592:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002596:	488a      	ldr	r0, [pc, #552]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002598:	f7fe fd5a 	bl	8001050 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 800259c:	2201      	movs	r2, #1
 800259e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025a2:	4887      	ldr	r0, [pc, #540]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80025a4:	f7fe fd54 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 80025a8:	e18d      	b.n	80028c6 <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 80025aa:	2200      	movs	r2, #0
 80025ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80025b0:	4883      	ldr	r0, [pc, #524]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80025b2:	f7fe fd4d 	bl	8001050 <HAL_GPIO_WritePin>
 80025b6:	2200      	movs	r2, #0
 80025b8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80025bc:	4880      	ldr	r0, [pc, #512]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80025be:	f7fe fd47 	bl	8001050 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 80025c2:	2201      	movs	r2, #1
 80025c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025c8:	487d      	ldr	r0, [pc, #500]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80025ca:	f7fe fd41 	bl	8001050 <HAL_GPIO_WritePin>
 80025ce:	2201      	movs	r2, #1
 80025d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80025d4:	487a      	ldr	r0, [pc, #488]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80025d6:	f7fe fd3b 	bl	8001050 <HAL_GPIO_WritePin>
 80025da:	2201      	movs	r2, #1
 80025dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025e0:	4877      	ldr	r0, [pc, #476]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80025e2:	f7fe fd35 	bl	8001050 <HAL_GPIO_WritePin>
 80025e6:	2201      	movs	r2, #1
 80025e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025ec:	4874      	ldr	r0, [pc, #464]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80025ee:	f7fe fd2f 	bl	8001050 <HAL_GPIO_WritePin>
 80025f2:	2201      	movs	r2, #1
 80025f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025f8:	4871      	ldr	r0, [pc, #452]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80025fa:	f7fe fd29 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 80025fe:	e162      	b.n	80028c6 <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8002600:	2200      	movs	r2, #0
 8002602:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002606:	486e      	ldr	r0, [pc, #440]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002608:	f7fe fd22 	bl	8001050 <HAL_GPIO_WritePin>
 800260c:	2200      	movs	r2, #0
 800260e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002612:	486b      	ldr	r0, [pc, #428]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002614:	f7fe fd1c 	bl	8001050 <HAL_GPIO_WritePin>
 8002618:	2200      	movs	r2, #0
 800261a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800261e:	4868      	ldr	r0, [pc, #416]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002620:	f7fe fd16 	bl	8001050 <HAL_GPIO_WritePin>
 8002624:	2200      	movs	r2, #0
 8002626:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800262a:	4865      	ldr	r0, [pc, #404]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 800262c:	f7fe fd10 	bl	8001050 <HAL_GPIO_WritePin>
 8002630:	2200      	movs	r2, #0
 8002632:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002636:	4862      	ldr	r0, [pc, #392]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002638:	f7fe fd0a 	bl	8001050 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 800263c:	2201      	movs	r2, #1
 800263e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002642:	485f      	ldr	r0, [pc, #380]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002644:	f7fe fd04 	bl	8001050 <HAL_GPIO_WritePin>
 8002648:	2201      	movs	r2, #1
 800264a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800264e:	485c      	ldr	r0, [pc, #368]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002650:	f7fe fcfe 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 8002654:	e137      	b.n	80028c6 <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8002656:	2200      	movs	r2, #0
 8002658:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800265c:	4858      	ldr	r0, [pc, #352]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 800265e:	f7fe fcf7 	bl	8001050 <HAL_GPIO_WritePin>
 8002662:	2200      	movs	r2, #0
 8002664:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002668:	4855      	ldr	r0, [pc, #340]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 800266a:	f7fe fcf1 	bl	8001050 <HAL_GPIO_WritePin>
 800266e:	2200      	movs	r2, #0
 8002670:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002674:	4852      	ldr	r0, [pc, #328]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002676:	f7fe fceb 	bl	8001050 <HAL_GPIO_WritePin>
 800267a:	2200      	movs	r2, #0
 800267c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002680:	484f      	ldr	r0, [pc, #316]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002682:	f7fe fce5 	bl	8001050 <HAL_GPIO_WritePin>
 8002686:	2200      	movs	r2, #0
 8002688:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800268c:	484c      	ldr	r0, [pc, #304]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 800268e:	f7fe fcdf 	bl	8001050 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8002692:	2201      	movs	r2, #1
 8002694:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002698:	4849      	ldr	r0, [pc, #292]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 800269a:	f7fe fcd9 	bl	8001050 <HAL_GPIO_WritePin>
 800269e:	2201      	movs	r2, #1
 80026a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026a4:	4846      	ldr	r0, [pc, #280]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80026a6:	f7fe fcd3 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 80026aa:	e10c      	b.n	80028c6 <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 80026ac:	2200      	movs	r2, #0
 80026ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026b2:	4843      	ldr	r0, [pc, #268]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80026b4:	f7fe fccc 	bl	8001050 <HAL_GPIO_WritePin>
 80026b8:	2200      	movs	r2, #0
 80026ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80026be:	4840      	ldr	r0, [pc, #256]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80026c0:	f7fe fcc6 	bl	8001050 <HAL_GPIO_WritePin>
 80026c4:	2200      	movs	r2, #0
 80026c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026ca:	483d      	ldr	r0, [pc, #244]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80026cc:	f7fe fcc0 	bl	8001050 <HAL_GPIO_WritePin>
 80026d0:	2200      	movs	r2, #0
 80026d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80026d6:	483a      	ldr	r0, [pc, #232]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80026d8:	f7fe fcba 	bl	8001050 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 80026dc:	2201      	movs	r2, #1
 80026de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026e2:	4837      	ldr	r0, [pc, #220]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80026e4:	f7fe fcb4 	bl	8001050 <HAL_GPIO_WritePin>
 80026e8:	2201      	movs	r2, #1
 80026ea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80026ee:	4834      	ldr	r0, [pc, #208]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80026f0:	f7fe fcae 	bl	8001050 <HAL_GPIO_WritePin>
 80026f4:	2201      	movs	r2, #1
 80026f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026fa:	4831      	ldr	r0, [pc, #196]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80026fc:	f7fe fca8 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 8002700:	e0e1      	b.n	80028c6 <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8002702:	2200      	movs	r2, #0
 8002704:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002708:	482d      	ldr	r0, [pc, #180]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 800270a:	f7fe fca1 	bl	8001050 <HAL_GPIO_WritePin>
 800270e:	2200      	movs	r2, #0
 8002710:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002714:	482a      	ldr	r0, [pc, #168]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002716:	f7fe fc9b 	bl	8001050 <HAL_GPIO_WritePin>
 800271a:	2200      	movs	r2, #0
 800271c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002720:	4827      	ldr	r0, [pc, #156]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002722:	f7fe fc95 	bl	8001050 <HAL_GPIO_WritePin>
 8002726:	2200      	movs	r2, #0
 8002728:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800272c:	4824      	ldr	r0, [pc, #144]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 800272e:	f7fe fc8f 	bl	8001050 <HAL_GPIO_WritePin>
 8002732:	2200      	movs	r2, #0
 8002734:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002738:	4821      	ldr	r0, [pc, #132]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 800273a:	f7fe fc89 	bl	8001050 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 800273e:	2201      	movs	r2, #1
 8002740:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002744:	481e      	ldr	r0, [pc, #120]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002746:	f7fe fc83 	bl	8001050 <HAL_GPIO_WritePin>
 800274a:	2201      	movs	r2, #1
 800274c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002750:	481b      	ldr	r0, [pc, #108]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002752:	f7fe fc7d 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 8002756:	e0b6      	b.n	80028c6 <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8002758:	2200      	movs	r2, #0
 800275a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800275e:	4818      	ldr	r0, [pc, #96]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002760:	f7fe fc76 	bl	8001050 <HAL_GPIO_WritePin>
 8002764:	2200      	movs	r2, #0
 8002766:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800276a:	4815      	ldr	r0, [pc, #84]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 800276c:	f7fe fc70 	bl	8001050 <HAL_GPIO_WritePin>
 8002770:	2200      	movs	r2, #0
 8002772:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002776:	4812      	ldr	r0, [pc, #72]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002778:	f7fe fc6a 	bl	8001050 <HAL_GPIO_WritePin>
 800277c:	2200      	movs	r2, #0
 800277e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002782:	480f      	ldr	r0, [pc, #60]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002784:	f7fe fc64 	bl	8001050 <HAL_GPIO_WritePin>
 8002788:	2200      	movs	r2, #0
 800278a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800278e:	480c      	ldr	r0, [pc, #48]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 8002790:	f7fe fc5e 	bl	8001050 <HAL_GPIO_WritePin>
 8002794:	2200      	movs	r2, #0
 8002796:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800279a:	4809      	ldr	r0, [pc, #36]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 800279c:	f7fe fc58 	bl	8001050 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 80027a0:	2201      	movs	r2, #1
 80027a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027a6:	4806      	ldr	r0, [pc, #24]	@ (80027c0 <_7SEG_SetNumber+0x68c>)
 80027a8:	f7fe fc52 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 80027ac:	e08b      	b.n	80028c6 <_7SEG_SetNumber+0x792>
 80027ae:	bf00      	nop
 80027b0:	40020c00 	.word	0x40020c00
 80027b4:	40020000 	.word	0x40020000
 80027b8:	40020800 	.word	0x40020800
 80027bc:	66666667 	.word	0x66666667
 80027c0:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 80027c4:	2200      	movs	r2, #0
 80027c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80027ca:	484a      	ldr	r0, [pc, #296]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 80027cc:	f7fe fc40 	bl	8001050 <HAL_GPIO_WritePin>
 80027d0:	2200      	movs	r2, #0
 80027d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027d6:	4847      	ldr	r0, [pc, #284]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 80027d8:	f7fe fc3a 	bl	8001050 <HAL_GPIO_WritePin>
 80027dc:	2200      	movs	r2, #0
 80027de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027e2:	4844      	ldr	r0, [pc, #272]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 80027e4:	f7fe fc34 	bl	8001050 <HAL_GPIO_WritePin>
 80027e8:	2200      	movs	r2, #0
 80027ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027ee:	4841      	ldr	r0, [pc, #260]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 80027f0:	f7fe fc2e 	bl	8001050 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 80027f4:	2201      	movs	r2, #1
 80027f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80027fa:	483e      	ldr	r0, [pc, #248]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 80027fc:	f7fe fc28 	bl	8001050 <HAL_GPIO_WritePin>
 8002800:	2201      	movs	r2, #1
 8002802:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002806:	483b      	ldr	r0, [pc, #236]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 8002808:	f7fe fc22 	bl	8001050 <HAL_GPIO_WritePin>
 800280c:	2201      	movs	r2, #1
 800280e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002812:	4838      	ldr	r0, [pc, #224]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 8002814:	f7fe fc1c 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 8002818:	e055      	b.n	80028c6 <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 800281a:	2200      	movs	r2, #0
 800281c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002820:	4834      	ldr	r0, [pc, #208]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 8002822:	f7fe fc15 	bl	8001050 <HAL_GPIO_WritePin>
 8002826:	2200      	movs	r2, #0
 8002828:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800282c:	4831      	ldr	r0, [pc, #196]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 800282e:	f7fe fc0f 	bl	8001050 <HAL_GPIO_WritePin>
 8002832:	2200      	movs	r2, #0
 8002834:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002838:	482e      	ldr	r0, [pc, #184]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 800283a:	f7fe fc09 	bl	8001050 <HAL_GPIO_WritePin>
 800283e:	2200      	movs	r2, #0
 8002840:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002844:	482b      	ldr	r0, [pc, #172]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 8002846:	f7fe fc03 	bl	8001050 <HAL_GPIO_WritePin>
 800284a:	2200      	movs	r2, #0
 800284c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002850:	4828      	ldr	r0, [pc, #160]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 8002852:	f7fe fbfd 	bl	8001050 <HAL_GPIO_WritePin>
 8002856:	2200      	movs	r2, #0
 8002858:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800285c:	4825      	ldr	r0, [pc, #148]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 800285e:	f7fe fbf7 	bl	8001050 <HAL_GPIO_WritePin>
 8002862:	2200      	movs	r2, #0
 8002864:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002868:	4822      	ldr	r0, [pc, #136]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 800286a:	f7fe fbf1 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 800286e:	e02a      	b.n	80028c6 <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8002870:	2200      	movs	r2, #0
 8002872:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002876:	481f      	ldr	r0, [pc, #124]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 8002878:	f7fe fbea 	bl	8001050 <HAL_GPIO_WritePin>
 800287c:	2200      	movs	r2, #0
 800287e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002882:	481c      	ldr	r0, [pc, #112]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 8002884:	f7fe fbe4 	bl	8001050 <HAL_GPIO_WritePin>
 8002888:	2200      	movs	r2, #0
 800288a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800288e:	4819      	ldr	r0, [pc, #100]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 8002890:	f7fe fbde 	bl	8001050 <HAL_GPIO_WritePin>
 8002894:	2200      	movs	r2, #0
 8002896:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800289a:	4816      	ldr	r0, [pc, #88]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 800289c:	f7fe fbd8 	bl	8001050 <HAL_GPIO_WritePin>
 80028a0:	2200      	movs	r2, #0
 80028a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028a6:	4813      	ldr	r0, [pc, #76]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 80028a8:	f7fe fbd2 	bl	8001050 <HAL_GPIO_WritePin>
 80028ac:	2200      	movs	r2, #0
 80028ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80028b2:	4810      	ldr	r0, [pc, #64]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 80028b4:	f7fe fbcc 	bl	8001050 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 80028b8:	2201      	movs	r2, #1
 80028ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028be:	480d      	ldr	r0, [pc, #52]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 80028c0:	f7fe fbc6 	bl	8001050 <HAL_GPIO_WritePin>
				break;
 80028c4:	bf00      	nop
		if(dp == ON)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d106      	bne.n	80028da <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 80028cc:	2200      	movs	r2, #0
 80028ce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80028d2:	4808      	ldr	r0, [pc, #32]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 80028d4:	f7fe fbbc 	bl	8001050 <HAL_GPIO_WritePin>
}
 80028d8:	e008      	b.n	80028ec <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d105      	bne.n	80028ec <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 80028e0:	2201      	movs	r2, #1
 80028e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80028e6:	4803      	ldr	r0, [pc, #12]	@ (80028f4 <_7SEG_SetNumber+0x7c0>)
 80028e8:	f7fe fbb2 	bl	8001050 <HAL_GPIO_WritePin>
}
 80028ec:	bf00      	nop
 80028ee:	3710      	adds	r7, #16
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	40021000 	.word	0x40021000

080028f8 <app_init>:
static Output*       right_red;
static LEDManager*   led_red;
static SevenSegment* segment;

void app_init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
	_7SEG_GPIO_Init();
 80028fc:	f7ff fb34 	bl	8001f68 <_7SEG_GPIO_Init>

	button_1  = new_Input(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 8002900:	2108      	movs	r1, #8
 8002902:	4814      	ldr	r0, [pc, #80]	@ (8002954 <app_init+0x5c>)
 8002904:	f000 f8d6 	bl	8002ab4 <new_Input>
 8002908:	4603      	mov	r3, r0
 800290a:	4a13      	ldr	r2, [pc, #76]	@ (8002958 <app_init+0x60>)
 800290c:	6013      	str	r3, [r2, #0]
	left_red  = new_Output(LEFT_RED_GPIO_Port,  LEFT_RED_Pin );
 800290e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002912:	4812      	ldr	r0, [pc, #72]	@ (800295c <app_init+0x64>)
 8002914:	f000 f98a 	bl	8002c2c <new_Output>
 8002918:	4603      	mov	r3, r0
 800291a:	4a11      	ldr	r2, [pc, #68]	@ (8002960 <app_init+0x68>)
 800291c:	6013      	str	r3, [r2, #0]
	right_red = new_Output(RIGHT_RED_GPIO_Port, RIGHT_RED_Pin);
 800291e:	2140      	movs	r1, #64	@ 0x40
 8002920:	4810      	ldr	r0, [pc, #64]	@ (8002964 <app_init+0x6c>)
 8002922:	f000 f983 	bl	8002c2c <new_Output>
 8002926:	4603      	mov	r3, r0
 8002928:	4a0f      	ldr	r2, [pc, #60]	@ (8002968 <app_init+0x70>)
 800292a:	6013      	str	r3, [r2, #0]
	led_red   = new_LEDManager(button_1, left_red, right_red);
 800292c:	4b0a      	ldr	r3, [pc, #40]	@ (8002958 <app_init+0x60>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a0b      	ldr	r2, [pc, #44]	@ (8002960 <app_init+0x68>)
 8002932:	6811      	ldr	r1, [r2, #0]
 8002934:	4a0c      	ldr	r2, [pc, #48]	@ (8002968 <app_init+0x70>)
 8002936:	6812      	ldr	r2, [r2, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f000 f919 	bl	8002b70 <new_LEDManager>
 800293e:	4603      	mov	r3, r0
 8002940:	4a0a      	ldr	r2, [pc, #40]	@ (800296c <app_init+0x74>)
 8002942:	6013      	str	r3, [r2, #0]
	segment   = new_SevenSegment();
 8002944:	f000 f9fe 	bl	8002d44 <new_SevenSegment>
 8002948:	4603      	mov	r3, r0
 800294a:	4a09      	ldr	r2, [pc, #36]	@ (8002970 <app_init+0x78>)
 800294c:	6013      	str	r3, [r2, #0]
}
 800294e:	bf00      	nop
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	40021000 	.word	0x40021000
 8002958:	200000c8 	.word	0x200000c8
 800295c:	40020c00 	.word	0x40020c00
 8002960:	200000cc 	.word	0x200000cc
 8002964:	40020800 	.word	0x40020800
 8002968:	200000d0 	.word	0x200000d0
 800296c:	200000d4 	.word	0x200000d4
 8002970:	200000d8 	.word	0x200000d8

08002974 <app_loop>:

void app_loop(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
	led_red->operate(led_red);
 8002978:	4b07      	ldr	r3, [pc, #28]	@ (8002998 <app_loop+0x24>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a06      	ldr	r2, [pc, #24]	@ (8002998 <app_loop+0x24>)
 8002980:	6812      	ldr	r2, [r2, #0]
 8002982:	4610      	mov	r0, r2
 8002984:	4798      	blx	r3
	segment->operate(segment);
 8002986:	4b05      	ldr	r3, [pc, #20]	@ (800299c <app_loop+0x28>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a03      	ldr	r2, [pc, #12]	@ (800299c <app_loop+0x28>)
 800298e:	6812      	ldr	r2, [r2, #0]
 8002990:	4610      	mov	r0, r2
 8002992:	4798      	blx	r3
}
 8002994:	bf00      	nop
 8002996:	bd80      	pop	{r7, pc}
 8002998:	200000d4 	.word	0x200000d4
 800299c:	200000d8 	.word	0x200000d8

080029a0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a0b      	ldr	r2, [pc, #44]	@ (80029dc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d110      	bne.n	80029d4 <HAL_TIM_PeriodElapsedCallback+0x34>
	{
		if (button_1->is_held(button_1)) segment->count_up(segment);
 80029b2:	4b0b      	ldr	r3, [pc, #44]	@ (80029e0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	4a09      	ldr	r2, [pc, #36]	@ (80029e0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80029ba:	6812      	ldr	r2, [r2, #0]
 80029bc:	4610      	mov	r0, r2
 80029be:	4798      	blx	r3
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d006      	beq.n	80029d4 <HAL_TIM_PeriodElapsedCallback+0x34>
 80029c6:	4b07      	ldr	r3, [pc, #28]	@ (80029e4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	4a05      	ldr	r2, [pc, #20]	@ (80029e4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80029ce:	6812      	ldr	r2, [r2, #0]
 80029d0:	4610      	mov	r0, r2
 80029d2:	4798      	blx	r3
	}
}
 80029d4:	bf00      	nop
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40001000 	.word	0x40001000
 80029e0:	200000c8 	.word	0x200000c8
 80029e4:	200000d8 	.word	0x200000d8

080029e8 <update>:


#include <input.h>

static void update(Input* public)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
	InputPrivate* this = (InputPrivate*) public;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	60fb      	str	r3, [r7, #12]

	this->last_state = this->state;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	7dda      	ldrb	r2, [r3, #23]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	759a      	strb	r2, [r3, #22]
	this->state = HAL_GPIO_ReadPin(this->port, this->pin);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	691a      	ldr	r2, [r3, #16]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	8a9b      	ldrh	r3, [r3, #20]
 8002a04:	4619      	mov	r1, r3
 8002a06:	4610      	mov	r0, r2
 8002a08:	f7fe fb0a 	bl	8001020 <HAL_GPIO_ReadPin>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	bf14      	ite	ne
 8002a12:	2301      	movne	r3, #1
 8002a14:	2300      	moveq	r3, #0
 8002a16:	b2da      	uxtb	r2, r3
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	75da      	strb	r2, [r3, #23]
}
 8002a1c:	bf00      	nop
 8002a1e:	3710      	adds	r7, #16
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <is_held>:

static bool is_held(Input* public)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
	InputPrivate* this = (InputPrivate*) public;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	60fb      	str	r3, [r7, #12]

	return this->state;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	7ddb      	ldrb	r3, [r3, #23]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3714      	adds	r7, #20
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <is_pressed>:

static bool is_pressed(Input* public)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b085      	sub	sp, #20
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
	InputPrivate* this = (InputPrivate*) public;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	60fb      	str	r3, [r7, #12]

	return !this->last_state && this->state;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	7d9b      	ldrb	r3, [r3, #22]
 8002a50:	f083 0301 	eor.w	r3, r3, #1
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d005      	beq.n	8002a66 <is_pressed+0x26>
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	7ddb      	ldrb	r3, [r3, #23]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <is_pressed+0x26>
 8002a62:	2301      	movs	r3, #1
 8002a64:	e000      	b.n	8002a68 <is_pressed+0x28>
 8002a66:	2300      	movs	r3, #0
 8002a68:	f003 0301 	and.w	r3, r3, #1
 8002a6c:	b2db      	uxtb	r3, r3
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3714      	adds	r7, #20
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr

08002a7a <is_released>:

static bool is_released(Input* public)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	b085      	sub	sp, #20
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
	InputPrivate* this = (InputPrivate*) public;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	60fb      	str	r3, [r7, #12]

	return this->last_state && !this->state;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	7d9b      	ldrb	r3, [r3, #22]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d008      	beq.n	8002aa0 <is_released+0x26>
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	7ddb      	ldrb	r3, [r3, #23]
 8002a92:	f083 0301 	eor.w	r3, r3, #1
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <is_released+0x26>
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e000      	b.n	8002aa2 <is_released+0x28>
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	b2db      	uxtb	r3, r3
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <new_Input>:

Input* new_Input(GPIO_TypeDef* port, uint16_t pin)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	460b      	mov	r3, r1
 8002abe:	807b      	strh	r3, [r7, #2]
	InputPrivate* this = malloc(sizeof(InputPrivate));
 8002ac0:	2018      	movs	r0, #24
 8002ac2:	f000 f959 	bl	8002d78 <malloc>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	60fb      	str	r3, [r7, #12]

	this->public.update      = update;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	4a0d      	ldr	r2, [pc, #52]	@ (8002b04 <new_Input+0x50>)
 8002ace:	601a      	str	r2, [r3, #0]
	this->public.is_held     = is_held;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	4a0d      	ldr	r2, [pc, #52]	@ (8002b08 <new_Input+0x54>)
 8002ad4:	605a      	str	r2, [r3, #4]
	this->public.is_pressed  = is_pressed;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	4a0c      	ldr	r2, [pc, #48]	@ (8002b0c <new_Input+0x58>)
 8002ada:	609a      	str	r2, [r3, #8]
	this->public.is_released = is_released;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4a0c      	ldr	r2, [pc, #48]	@ (8002b10 <new_Input+0x5c>)
 8002ae0:	60da      	str	r2, [r3, #12]

	this->port       = port;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	611a      	str	r2, [r3, #16]
	this->pin        = pin;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	887a      	ldrh	r2, [r7, #2]
 8002aec:	829a      	strh	r2, [r3, #20]
	this->last_state = false;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	759a      	strb	r2, [r3, #22]
	this->state      = false;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2200      	movs	r2, #0
 8002af8:	75da      	strb	r2, [r3, #23]

	return (Input*) this;
 8002afa:	68fb      	ldr	r3, [r7, #12]
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3710      	adds	r7, #16
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	080029e9 	.word	0x080029e9
 8002b08:	08002a25 	.word	0x08002a25
 8002b0c:	08002a41 	.word	0x08002a41
 8002b10:	08002a7b 	.word	0x08002a7b

08002b14 <operate>:


#include <led_manager.h>

static void operate(LEDManager* public)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
	LEDManagerPrivate* this = (LEDManagerPrivate*) public;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	617b      	str	r3, [r7, #20]
	Input*  button    = this->button;
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	613b      	str	r3, [r7, #16]
	Output* left_led  = this->left_led;
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	60fb      	str	r3, [r7, #12]
	Output* right_led = this->right_led;
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	60bb      	str	r3, [r7, #8]

	button->update(button);
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	6938      	ldr	r0, [r7, #16]
 8002b38:	4798      	blx	r3
	if (button->is_pressed(button))  left_led->toggle(left_led);
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	6938      	ldr	r0, [r7, #16]
 8002b40:	4798      	blx	r3
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d003      	beq.n	8002b50 <operate+0x3c>
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	4798      	blx	r3
	if (button->is_released(button)) right_led->toggle(right_led);
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	6938      	ldr	r0, [r7, #16]
 8002b56:	4798      	blx	r3
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <operate+0x52>
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	68b8      	ldr	r0, [r7, #8]
 8002b64:	4798      	blx	r3
}
 8002b66:	bf00      	nop
 8002b68:	3718      	adds	r7, #24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
	...

08002b70 <new_LEDManager>:

LEDManager* new_LEDManager(Input* button, Output* left_led, Output* right_led)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
	LEDManagerPrivate* this = malloc(sizeof(LEDManagerPrivate));
 8002b7c:	2010      	movs	r0, #16
 8002b7e:	f000 f8fb 	bl	8002d78 <malloc>
 8002b82:	4603      	mov	r3, r0
 8002b84:	617b      	str	r3, [r7, #20]

	this->public.operate = operate;
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	4a07      	ldr	r2, [pc, #28]	@ (8002ba8 <new_LEDManager+0x38>)
 8002b8a:	601a      	str	r2, [r3, #0]

	this->button    = button;
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	605a      	str	r2, [r3, #4]
	this->left_led  = left_led;
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	68ba      	ldr	r2, [r7, #8]
 8002b96:	609a      	str	r2, [r3, #8]
	this->right_led = right_led;
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	60da      	str	r2, [r3, #12]

	return (LEDManager*) this;
 8002b9e:	697b      	ldr	r3, [r7, #20]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3718      	adds	r7, #24
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	08002b15 	.word	0x08002b15

08002bac <turn_on>:


#include <output.h>

static void turn_on(Output* public)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
	OutputPrivate* this = (OutputPrivate*) public;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(this->port, this->pin, GPIO_PIN_RESET);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	68d8      	ldr	r0, [r3, #12]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8a1b      	ldrh	r3, [r3, #16]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	f7fe fa44 	bl	8001050 <HAL_GPIO_WritePin>
	this->state = true;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	749a      	strb	r2, [r3, #18]
}
 8002bce:	bf00      	nop
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <turn_off>:

static void turn_off(Output* public)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b084      	sub	sp, #16
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
	OutputPrivate* this = (OutputPrivate*) public;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(this->port, this->pin, GPIO_PIN_SET);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	68d8      	ldr	r0, [r3, #12]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	8a1b      	ldrh	r3, [r3, #16]
 8002bea:	2201      	movs	r2, #1
 8002bec:	4619      	mov	r1, r3
 8002bee:	f7fe fa2f 	bl	8001050 <HAL_GPIO_WritePin>
	this->state = false;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	749a      	strb	r2, [r3, #18]
}
 8002bf8:	bf00      	nop
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <toggle>:

static void toggle(Output* public)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
	OutputPrivate* this = (OutputPrivate*) public;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	60fb      	str	r3, [r7, #12]

	this->state ? turn_off(public) : turn_on(public);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	7c9b      	ldrb	r3, [r3, #18]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d003      	beq.n	8002c1c <toggle+0x1c>
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f7ff ffde 	bl	8002bd6 <turn_off>
}
 8002c1a:	e002      	b.n	8002c22 <toggle+0x22>
	this->state ? turn_off(public) : turn_on(public);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f7ff ffc5 	bl	8002bac <turn_on>
}
 8002c22:	bf00      	nop
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <new_Output>:

Output* new_Output(GPIO_TypeDef* port, uint16_t pin)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	460b      	mov	r3, r1
 8002c36:	807b      	strh	r3, [r7, #2]
	OutputPrivate* this = malloc(sizeof(OutputPrivate));
 8002c38:	2014      	movs	r0, #20
 8002c3a:	f000 f89d 	bl	8002d78 <malloc>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	60fb      	str	r3, [r7, #12]

	this->public.turn_on  = turn_on;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	4a0a      	ldr	r2, [pc, #40]	@ (8002c70 <new_Output+0x44>)
 8002c46:	601a      	str	r2, [r3, #0]
	this->public.turn_off = turn_off;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c74 <new_Output+0x48>)
 8002c4c:	605a      	str	r2, [r3, #4]
	this->public.toggle   = toggle;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	4a09      	ldr	r2, [pc, #36]	@ (8002c78 <new_Output+0x4c>)
 8002c52:	609a      	str	r2, [r3, #8]

	this->port  = port;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	60da      	str	r2, [r3, #12]
	this->pin   = pin;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	887a      	ldrh	r2, [r7, #2]
 8002c5e:	821a      	strh	r2, [r3, #16]
	this->state = false;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2200      	movs	r2, #0
 8002c64:	749a      	strb	r2, [r3, #18]

	return (Output*) this;
 8002c66:	68fb      	ldr	r3, [r7, #12]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3710      	adds	r7, #16
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	08002bad 	.word	0x08002bad
 8002c74:	08002bd7 	.word	0x08002bd7
 8002c78:	08002c01 	.word	0x08002c01

08002c7c <operate>:


#include <seven_segment.h>

static void operate(SevenSegment* public)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
	SevenSegmentPrivate* this = (SevenSegmentPrivate*) public;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	617b      	str	r3, [r7, #20]
	uint16_t count = this->count;
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	891b      	ldrh	r3, [r3, #8]
 8002c8c:	827b      	strh	r3, [r7, #18]

	uint8_t ones_digit   = (count / 1000) % 10;
 8002c8e:	8a7b      	ldrh	r3, [r7, #18]
 8002c90:	4a20      	ldr	r2, [pc, #128]	@ (8002d14 <operate+0x98>)
 8002c92:	fba2 2303 	umull	r2, r3, r2, r3
 8002c96:	099b      	lsrs	r3, r3, #6
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002d18 <operate+0x9c>)
 8002c9c:	fba3 1302 	umull	r1, r3, r3, r2
 8002ca0:	08d9      	lsrs	r1, r3, #3
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	440b      	add	r3, r1
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	747b      	strb	r3, [r7, #17]
	uint8_t tenths_digit = (count /  100) % 10;
 8002cb0:	8a7b      	ldrh	r3, [r7, #18]
 8002cb2:	4a1a      	ldr	r2, [pc, #104]	@ (8002d1c <operate+0xa0>)
 8002cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb8:	095b      	lsrs	r3, r3, #5
 8002cba:	b29a      	uxth	r2, r3
 8002cbc:	4b16      	ldr	r3, [pc, #88]	@ (8002d18 <operate+0x9c>)
 8002cbe:	fba3 1302 	umull	r1, r3, r3, r2
 8002cc2:	08d9      	lsrs	r1, r3, #3
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	440b      	add	r3, r1
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	743b      	strb	r3, [r7, #16]

	uint8_t dot1 = (tenths_digit < 5) ? ON : OFF;
 8002cd2:	7c3b      	ldrb	r3, [r7, #16]
 8002cd4:	2b04      	cmp	r3, #4
 8002cd6:	bf94      	ite	ls
 8002cd8:	2301      	movls	r3, #1
 8002cda:	2300      	movhi	r3, #0
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	73fb      	strb	r3, [r7, #15]
	uint8_t dot2 = (!ones_digit && !tenths_digit) ? ON : OFF;
 8002ce0:	7c7b      	ldrb	r3, [r7, #17]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d104      	bne.n	8002cf0 <operate+0x74>
 8002ce6:	7c3b      	ldrb	r3, [r7, #16]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <operate+0x74>
 8002cec:	2301      	movs	r3, #1
 8002cee:	e000      	b.n	8002cf2 <operate+0x76>
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	73bb      	strb	r3, [r7, #14]

	_7SEG_SetNumber(DGT1, ones_digit,   dot1);
 8002cf4:	7c7b      	ldrb	r3, [r7, #17]
 8002cf6:	7bfa      	ldrb	r2, [r7, #15]
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	2000      	movs	r0, #0
 8002cfc:	f7ff fa1a 	bl	8002134 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, tenths_digit, dot2);
 8002d00:	7c3b      	ldrb	r3, [r7, #16]
 8002d02:	7bba      	ldrb	r2, [r7, #14]
 8002d04:	4619      	mov	r1, r3
 8002d06:	2001      	movs	r0, #1
 8002d08:	f7ff fa14 	bl	8002134 <_7SEG_SetNumber>
}
 8002d0c:	bf00      	nop
 8002d0e:	3718      	adds	r7, #24
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	10624dd3 	.word	0x10624dd3
 8002d18:	cccccccd 	.word	0xcccccccd
 8002d1c:	51eb851f 	.word	0x51eb851f

08002d20 <count_up>:

static void count_up(SevenSegment* public)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
	SevenSegmentPrivate* this = (SevenSegmentPrivate*) public;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	60fb      	str	r3, [r7, #12]

	this->count++;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	891b      	ldrh	r3, [r3, #8]
 8002d30:	3301      	adds	r3, #1
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	811a      	strh	r2, [r3, #8]
}
 8002d38:	bf00      	nop
 8002d3a:	3714      	adds	r7, #20
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <new_SevenSegment>:

SevenSegment* new_SevenSegment(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
	SevenSegmentPrivate* this = malloc(sizeof(SevenSegmentPrivate));
 8002d4a:	200c      	movs	r0, #12
 8002d4c:	f000 f814 	bl	8002d78 <malloc>
 8002d50:	4603      	mov	r3, r0
 8002d52:	607b      	str	r3, [r7, #4]

	this->public.operate  = operate;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a06      	ldr	r2, [pc, #24]	@ (8002d70 <new_SevenSegment+0x2c>)
 8002d58:	601a      	str	r2, [r3, #0]
	this->public.count_up = count_up;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4a05      	ldr	r2, [pc, #20]	@ (8002d74 <new_SevenSegment+0x30>)
 8002d5e:	605a      	str	r2, [r3, #4]

	this->count = 0;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	811a      	strh	r2, [r3, #8]

	return (SevenSegment*) this;
 8002d66:	687b      	ldr	r3, [r7, #4]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3708      	adds	r7, #8
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	08002c7d 	.word	0x08002c7d
 8002d74:	08002d21 	.word	0x08002d21

08002d78 <malloc>:
 8002d78:	4b02      	ldr	r3, [pc, #8]	@ (8002d84 <malloc+0xc>)
 8002d7a:	4601      	mov	r1, r0
 8002d7c:	6818      	ldr	r0, [r3, #0]
 8002d7e:	f000 b825 	b.w	8002dcc <_malloc_r>
 8002d82:	bf00      	nop
 8002d84:	2000000c 	.word	0x2000000c

08002d88 <sbrk_aligned>:
 8002d88:	b570      	push	{r4, r5, r6, lr}
 8002d8a:	4e0f      	ldr	r6, [pc, #60]	@ (8002dc8 <sbrk_aligned+0x40>)
 8002d8c:	460c      	mov	r4, r1
 8002d8e:	6831      	ldr	r1, [r6, #0]
 8002d90:	4605      	mov	r5, r0
 8002d92:	b911      	cbnz	r1, 8002d9a <sbrk_aligned+0x12>
 8002d94:	f000 f8ae 	bl	8002ef4 <_sbrk_r>
 8002d98:	6030      	str	r0, [r6, #0]
 8002d9a:	4621      	mov	r1, r4
 8002d9c:	4628      	mov	r0, r5
 8002d9e:	f000 f8a9 	bl	8002ef4 <_sbrk_r>
 8002da2:	1c43      	adds	r3, r0, #1
 8002da4:	d103      	bne.n	8002dae <sbrk_aligned+0x26>
 8002da6:	f04f 34ff 	mov.w	r4, #4294967295
 8002daa:	4620      	mov	r0, r4
 8002dac:	bd70      	pop	{r4, r5, r6, pc}
 8002dae:	1cc4      	adds	r4, r0, #3
 8002db0:	f024 0403 	bic.w	r4, r4, #3
 8002db4:	42a0      	cmp	r0, r4
 8002db6:	d0f8      	beq.n	8002daa <sbrk_aligned+0x22>
 8002db8:	1a21      	subs	r1, r4, r0
 8002dba:	4628      	mov	r0, r5
 8002dbc:	f000 f89a 	bl	8002ef4 <_sbrk_r>
 8002dc0:	3001      	adds	r0, #1
 8002dc2:	d1f2      	bne.n	8002daa <sbrk_aligned+0x22>
 8002dc4:	e7ef      	b.n	8002da6 <sbrk_aligned+0x1e>
 8002dc6:	bf00      	nop
 8002dc8:	200000dc 	.word	0x200000dc

08002dcc <_malloc_r>:
 8002dcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dd0:	1ccd      	adds	r5, r1, #3
 8002dd2:	f025 0503 	bic.w	r5, r5, #3
 8002dd6:	3508      	adds	r5, #8
 8002dd8:	2d0c      	cmp	r5, #12
 8002dda:	bf38      	it	cc
 8002ddc:	250c      	movcc	r5, #12
 8002dde:	2d00      	cmp	r5, #0
 8002de0:	4606      	mov	r6, r0
 8002de2:	db01      	blt.n	8002de8 <_malloc_r+0x1c>
 8002de4:	42a9      	cmp	r1, r5
 8002de6:	d904      	bls.n	8002df2 <_malloc_r+0x26>
 8002de8:	230c      	movs	r3, #12
 8002dea:	6033      	str	r3, [r6, #0]
 8002dec:	2000      	movs	r0, #0
 8002dee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002df2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002ec8 <_malloc_r+0xfc>
 8002df6:	f000 f869 	bl	8002ecc <__malloc_lock>
 8002dfa:	f8d8 3000 	ldr.w	r3, [r8]
 8002dfe:	461c      	mov	r4, r3
 8002e00:	bb44      	cbnz	r4, 8002e54 <_malloc_r+0x88>
 8002e02:	4629      	mov	r1, r5
 8002e04:	4630      	mov	r0, r6
 8002e06:	f7ff ffbf 	bl	8002d88 <sbrk_aligned>
 8002e0a:	1c43      	adds	r3, r0, #1
 8002e0c:	4604      	mov	r4, r0
 8002e0e:	d158      	bne.n	8002ec2 <_malloc_r+0xf6>
 8002e10:	f8d8 4000 	ldr.w	r4, [r8]
 8002e14:	4627      	mov	r7, r4
 8002e16:	2f00      	cmp	r7, #0
 8002e18:	d143      	bne.n	8002ea2 <_malloc_r+0xd6>
 8002e1a:	2c00      	cmp	r4, #0
 8002e1c:	d04b      	beq.n	8002eb6 <_malloc_r+0xea>
 8002e1e:	6823      	ldr	r3, [r4, #0]
 8002e20:	4639      	mov	r1, r7
 8002e22:	4630      	mov	r0, r6
 8002e24:	eb04 0903 	add.w	r9, r4, r3
 8002e28:	f000 f864 	bl	8002ef4 <_sbrk_r>
 8002e2c:	4581      	cmp	r9, r0
 8002e2e:	d142      	bne.n	8002eb6 <_malloc_r+0xea>
 8002e30:	6821      	ldr	r1, [r4, #0]
 8002e32:	1a6d      	subs	r5, r5, r1
 8002e34:	4629      	mov	r1, r5
 8002e36:	4630      	mov	r0, r6
 8002e38:	f7ff ffa6 	bl	8002d88 <sbrk_aligned>
 8002e3c:	3001      	adds	r0, #1
 8002e3e:	d03a      	beq.n	8002eb6 <_malloc_r+0xea>
 8002e40:	6823      	ldr	r3, [r4, #0]
 8002e42:	442b      	add	r3, r5
 8002e44:	6023      	str	r3, [r4, #0]
 8002e46:	f8d8 3000 	ldr.w	r3, [r8]
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	bb62      	cbnz	r2, 8002ea8 <_malloc_r+0xdc>
 8002e4e:	f8c8 7000 	str.w	r7, [r8]
 8002e52:	e00f      	b.n	8002e74 <_malloc_r+0xa8>
 8002e54:	6822      	ldr	r2, [r4, #0]
 8002e56:	1b52      	subs	r2, r2, r5
 8002e58:	d420      	bmi.n	8002e9c <_malloc_r+0xd0>
 8002e5a:	2a0b      	cmp	r2, #11
 8002e5c:	d917      	bls.n	8002e8e <_malloc_r+0xc2>
 8002e5e:	1961      	adds	r1, r4, r5
 8002e60:	42a3      	cmp	r3, r4
 8002e62:	6025      	str	r5, [r4, #0]
 8002e64:	bf18      	it	ne
 8002e66:	6059      	strne	r1, [r3, #4]
 8002e68:	6863      	ldr	r3, [r4, #4]
 8002e6a:	bf08      	it	eq
 8002e6c:	f8c8 1000 	streq.w	r1, [r8]
 8002e70:	5162      	str	r2, [r4, r5]
 8002e72:	604b      	str	r3, [r1, #4]
 8002e74:	4630      	mov	r0, r6
 8002e76:	f000 f82f 	bl	8002ed8 <__malloc_unlock>
 8002e7a:	f104 000b 	add.w	r0, r4, #11
 8002e7e:	1d23      	adds	r3, r4, #4
 8002e80:	f020 0007 	bic.w	r0, r0, #7
 8002e84:	1ac2      	subs	r2, r0, r3
 8002e86:	bf1c      	itt	ne
 8002e88:	1a1b      	subne	r3, r3, r0
 8002e8a:	50a3      	strne	r3, [r4, r2]
 8002e8c:	e7af      	b.n	8002dee <_malloc_r+0x22>
 8002e8e:	6862      	ldr	r2, [r4, #4]
 8002e90:	42a3      	cmp	r3, r4
 8002e92:	bf0c      	ite	eq
 8002e94:	f8c8 2000 	streq.w	r2, [r8]
 8002e98:	605a      	strne	r2, [r3, #4]
 8002e9a:	e7eb      	b.n	8002e74 <_malloc_r+0xa8>
 8002e9c:	4623      	mov	r3, r4
 8002e9e:	6864      	ldr	r4, [r4, #4]
 8002ea0:	e7ae      	b.n	8002e00 <_malloc_r+0x34>
 8002ea2:	463c      	mov	r4, r7
 8002ea4:	687f      	ldr	r7, [r7, #4]
 8002ea6:	e7b6      	b.n	8002e16 <_malloc_r+0x4a>
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	42a3      	cmp	r3, r4
 8002eae:	d1fb      	bne.n	8002ea8 <_malloc_r+0xdc>
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	6053      	str	r3, [r2, #4]
 8002eb4:	e7de      	b.n	8002e74 <_malloc_r+0xa8>
 8002eb6:	230c      	movs	r3, #12
 8002eb8:	6033      	str	r3, [r6, #0]
 8002eba:	4630      	mov	r0, r6
 8002ebc:	f000 f80c 	bl	8002ed8 <__malloc_unlock>
 8002ec0:	e794      	b.n	8002dec <_malloc_r+0x20>
 8002ec2:	6005      	str	r5, [r0, #0]
 8002ec4:	e7d6      	b.n	8002e74 <_malloc_r+0xa8>
 8002ec6:	bf00      	nop
 8002ec8:	200000e0 	.word	0x200000e0

08002ecc <__malloc_lock>:
 8002ecc:	4801      	ldr	r0, [pc, #4]	@ (8002ed4 <__malloc_lock+0x8>)
 8002ece:	f000 b84b 	b.w	8002f68 <__retarget_lock_acquire_recursive>
 8002ed2:	bf00      	nop
 8002ed4:	20000220 	.word	0x20000220

08002ed8 <__malloc_unlock>:
 8002ed8:	4801      	ldr	r0, [pc, #4]	@ (8002ee0 <__malloc_unlock+0x8>)
 8002eda:	f000 b846 	b.w	8002f6a <__retarget_lock_release_recursive>
 8002ede:	bf00      	nop
 8002ee0:	20000220 	.word	0x20000220

08002ee4 <memset>:
 8002ee4:	4402      	add	r2, r0
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d100      	bne.n	8002eee <memset+0xa>
 8002eec:	4770      	bx	lr
 8002eee:	f803 1b01 	strb.w	r1, [r3], #1
 8002ef2:	e7f9      	b.n	8002ee8 <memset+0x4>

08002ef4 <_sbrk_r>:
 8002ef4:	b538      	push	{r3, r4, r5, lr}
 8002ef6:	4d06      	ldr	r5, [pc, #24]	@ (8002f10 <_sbrk_r+0x1c>)
 8002ef8:	2300      	movs	r3, #0
 8002efa:	4604      	mov	r4, r0
 8002efc:	4608      	mov	r0, r1
 8002efe:	602b      	str	r3, [r5, #0]
 8002f00:	f7fd fcfc 	bl	80008fc <_sbrk>
 8002f04:	1c43      	adds	r3, r0, #1
 8002f06:	d102      	bne.n	8002f0e <_sbrk_r+0x1a>
 8002f08:	682b      	ldr	r3, [r5, #0]
 8002f0a:	b103      	cbz	r3, 8002f0e <_sbrk_r+0x1a>
 8002f0c:	6023      	str	r3, [r4, #0]
 8002f0e:	bd38      	pop	{r3, r4, r5, pc}
 8002f10:	2000021c 	.word	0x2000021c

08002f14 <__errno>:
 8002f14:	4b01      	ldr	r3, [pc, #4]	@ (8002f1c <__errno+0x8>)
 8002f16:	6818      	ldr	r0, [r3, #0]
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	2000000c 	.word	0x2000000c

08002f20 <__libc_init_array>:
 8002f20:	b570      	push	{r4, r5, r6, lr}
 8002f22:	4d0d      	ldr	r5, [pc, #52]	@ (8002f58 <__libc_init_array+0x38>)
 8002f24:	4c0d      	ldr	r4, [pc, #52]	@ (8002f5c <__libc_init_array+0x3c>)
 8002f26:	1b64      	subs	r4, r4, r5
 8002f28:	10a4      	asrs	r4, r4, #2
 8002f2a:	2600      	movs	r6, #0
 8002f2c:	42a6      	cmp	r6, r4
 8002f2e:	d109      	bne.n	8002f44 <__libc_init_array+0x24>
 8002f30:	4d0b      	ldr	r5, [pc, #44]	@ (8002f60 <__libc_init_array+0x40>)
 8002f32:	4c0c      	ldr	r4, [pc, #48]	@ (8002f64 <__libc_init_array+0x44>)
 8002f34:	f000 f81a 	bl	8002f6c <_init>
 8002f38:	1b64      	subs	r4, r4, r5
 8002f3a:	10a4      	asrs	r4, r4, #2
 8002f3c:	2600      	movs	r6, #0
 8002f3e:	42a6      	cmp	r6, r4
 8002f40:	d105      	bne.n	8002f4e <__libc_init_array+0x2e>
 8002f42:	bd70      	pop	{r4, r5, r6, pc}
 8002f44:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f48:	4798      	blx	r3
 8002f4a:	3601      	adds	r6, #1
 8002f4c:	e7ee      	b.n	8002f2c <__libc_init_array+0xc>
 8002f4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f52:	4798      	blx	r3
 8002f54:	3601      	adds	r6, #1
 8002f56:	e7f2      	b.n	8002f3e <__libc_init_array+0x1e>
 8002f58:	08002f9c 	.word	0x08002f9c
 8002f5c:	08002f9c 	.word	0x08002f9c
 8002f60:	08002f9c 	.word	0x08002f9c
 8002f64:	08002fa0 	.word	0x08002fa0

08002f68 <__retarget_lock_acquire_recursive>:
 8002f68:	4770      	bx	lr

08002f6a <__retarget_lock_release_recursive>:
 8002f6a:	4770      	bx	lr

08002f6c <_init>:
 8002f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f6e:	bf00      	nop
 8002f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f72:	bc08      	pop	{r3}
 8002f74:	469e      	mov	lr, r3
 8002f76:	4770      	bx	lr

08002f78 <_fini>:
 8002f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f7a:	bf00      	nop
 8002f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f7e:	bc08      	pop	{r3}
 8002f80:	469e      	mov	lr, r3
 8002f82:	4770      	bx	lr
