0.6
2018.2
Jun 14 2018
20:07:38
/home/mlatif/HintBitUnpack/HintBitUnpack.sim/sim_1/synth/func/xsim/sequential_logic_tb_func_synth.v,1734707894,verilog,,,,glbl;top,,,,,,,,
/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sim_1/new/HintBitUnpack_tb.sv,1734705389,systemVerilog,,,,sequential_logic_tb,,,,,,,,
/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv,1734707884,systemVerilog,,/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sim_1/new/HintBitUnpack_tb.sv,,sequential_logic,,,,,,,,
