
uart_DMA_loopback_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000338  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004c0  080004c0  00002010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004c0  080004c0  00002010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004c0  080004c0  00002010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004c0  080004c0  00002010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004c0  080004c0  000014c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004c4  080004c4  000014c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080004c8  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  20000010  080004d8  00002010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000003c  080004d8  0000203c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000018a2  00000000  00000000  00002040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000004ec  00000000  00000000  000038e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000238  00000000  00000000  00003dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000192  00000000  00000000  00004008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023ff3  00000000  00000000  0000419a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000235d  00000000  00000000  0002818d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1b25  00000000  00000000  0002a4ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010c00f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000728  00000000  00000000  0010c054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  0010c77c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080004a8 	.word	0x080004a8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	080004a8 	.word	0x080004a8

080001c8 <DMA_Channel_Select>:
void SystemClock_Config(void) {}
void MX_GPIO_Init(void) {}
void Error_Handler(void) { while(1); }

void DMA_Channel_Select(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
    *DMA1_CSELR &= ~((0xF << (4*6)) | (0xF << (4*7)));
 80001cc:	4b08      	ldr	r3, [pc, #32]	@ (80001f0 <DMA_Channel_Select+0x28>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a07      	ldr	r2, [pc, #28]	@ (80001f0 <DMA_Channel_Select+0x28>)
 80001d2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80001d6:	6013      	str	r3, [r2, #0]
    *DMA1_CSELR |=  (2 << (4*6)) | (2 << (4*7)); // USART2 RX/TX = req 2
 80001d8:	4b05      	ldr	r3, [pc, #20]	@ (80001f0 <DMA_Channel_Select+0x28>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a04      	ldr	r2, [pc, #16]	@ (80001f0 <DMA_Channel_Select+0x28>)
 80001de:	f043 5308 	orr.w	r3, r3, #570425344	@ 0x22000000
 80001e2:	6013      	str	r3, [r2, #0]
}
 80001e4:	bf00      	nop
 80001e6:	46bd      	mov	sp, r7
 80001e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ec:	4770      	bx	lr
 80001ee:	bf00      	nop
 80001f0:	400200a8 	.word	0x400200a8

080001f4 <UART2_GPIO_Init>:

void UART2_GPIO_Init(void)
{
 80001f4:	b480      	push	{r7}
 80001f6:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 80001f8:	4b11      	ldr	r3, [pc, #68]	@ (8000240 <UART2_GPIO_Init+0x4c>)
 80001fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001fc:	4a10      	ldr	r2, [pc, #64]	@ (8000240 <UART2_GPIO_Init+0x4c>)
 80001fe:	f043 0301 	orr.w	r3, r3, #1
 8000202:	64d3      	str	r3, [r2, #76]	@ 0x4c
    GPIOA->MODER &= ~((3 << (2*2)) | (3 << (3*2)));
 8000204:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800020e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000212:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  ((2 << (2*2)) | (2 << (3*2)));   // AF mode
 8000214:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800021e:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000222:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] |= (7 << (4*2)) | (7 << (4*3));     // AF7 = USART2
 8000224:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000228:	6a1b      	ldr	r3, [r3, #32]
 800022a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800022e:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000232:	6213      	str	r3, [r2, #32]
}
 8000234:	bf00      	nop
 8000236:	46bd      	mov	sp, r7
 8000238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	40021000 	.word	0x40021000

08000244 <UART2_Init>:

void UART2_Init(void)
{
 8000244:	b480      	push	{r7}
 8000246:	af00      	add	r7, sp, #0
    RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;
 8000248:	4b0d      	ldr	r3, [pc, #52]	@ (8000280 <UART2_Init+0x3c>)
 800024a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800024c:	4a0c      	ldr	r2, [pc, #48]	@ (8000280 <UART2_Init+0x3c>)
 800024e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000252:	6593      	str	r3, [r2, #88]	@ 0x58
    USART2->BRR = 0x1A1;                 // 115200 @ 80 MHz
 8000254:	4b0b      	ldr	r3, [pc, #44]	@ (8000284 <UART2_Init+0x40>)
 8000256:	f240 12a1 	movw	r2, #417	@ 0x1a1
 800025a:	60da      	str	r2, [r3, #12]
    USART2->CR3 |= USART_CR3_DMAT | USART_CR3_DMAR;  // DMA enable
 800025c:	4b09      	ldr	r3, [pc, #36]	@ (8000284 <UART2_Init+0x40>)
 800025e:	689b      	ldr	r3, [r3, #8]
 8000260:	4a08      	ldr	r2, [pc, #32]	@ (8000284 <UART2_Init+0x40>)
 8000262:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000266:	6093      	str	r3, [r2, #8]
    USART2->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 8000268:	4b06      	ldr	r3, [pc, #24]	@ (8000284 <UART2_Init+0x40>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	4a05      	ldr	r2, [pc, #20]	@ (8000284 <UART2_Init+0x40>)
 800026e:	f043 030d 	orr.w	r3, r3, #13
 8000272:	6013      	str	r3, [r2, #0]
}
 8000274:	bf00      	nop
 8000276:	46bd      	mov	sp, r7
 8000278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	40021000 	.word	0x40021000
 8000284:	40004400 	.word	0x40004400

08000288 <DMA_Init>:

void DMA_Init(void)
{
 8000288:	b480      	push	{r7}
 800028a:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 800028c:	4b14      	ldr	r3, [pc, #80]	@ (80002e0 <DMA_Init+0x58>)
 800028e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000290:	4a13      	ldr	r2, [pc, #76]	@ (80002e0 <DMA_Init+0x58>)
 8000292:	f043 0301 	orr.w	r3, r3, #1
 8000296:	6493      	str	r3, [r2, #72]	@ 0x48

    // RX = DMA1 Channel 6
    DMA1_Channel6->CCR = 0;
 8000298:	4b12      	ldr	r3, [pc, #72]	@ (80002e4 <DMA_Init+0x5c>)
 800029a:	2200      	movs	r2, #0
 800029c:	601a      	str	r2, [r3, #0]
    DMA1_Channel6->CPAR = (uint32_t)&USART2->RDR;
 800029e:	4b11      	ldr	r3, [pc, #68]	@ (80002e4 <DMA_Init+0x5c>)
 80002a0:	4a11      	ldr	r2, [pc, #68]	@ (80002e8 <DMA_Init+0x60>)
 80002a2:	609a      	str	r2, [r3, #8]
    DMA1_Channel6->CMAR = (uint32_t)RxBuffer;
 80002a4:	4b0f      	ldr	r3, [pc, #60]	@ (80002e4 <DMA_Init+0x5c>)
 80002a6:	4a11      	ldr	r2, [pc, #68]	@ (80002ec <DMA_Init+0x64>)
 80002a8:	60da      	str	r2, [r3, #12]
    DMA1_Channel6->CNDTR = TX_LEN;
 80002aa:	4b0e      	ldr	r3, [pc, #56]	@ (80002e4 <DMA_Init+0x5c>)
 80002ac:	220c      	movs	r2, #12
 80002ae:	605a      	str	r2, [r3, #4]
    DMA1_Channel6->CCR = (1<<7) | (1<<5); // MINC + CIRC
 80002b0:	4b0c      	ldr	r3, [pc, #48]	@ (80002e4 <DMA_Init+0x5c>)
 80002b2:	22a0      	movs	r2, #160	@ 0xa0
 80002b4:	601a      	str	r2, [r3, #0]

    // TX = DMA1 Channel 7
    DMA1_Channel7->CCR = 0;
 80002b6:	4b0e      	ldr	r3, [pc, #56]	@ (80002f0 <DMA_Init+0x68>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	601a      	str	r2, [r3, #0]
    DMA1_Channel7->CPAR = (uint32_t)&USART2->TDR;
 80002bc:	4b0c      	ldr	r3, [pc, #48]	@ (80002f0 <DMA_Init+0x68>)
 80002be:	4a0d      	ldr	r2, [pc, #52]	@ (80002f4 <DMA_Init+0x6c>)
 80002c0:	609a      	str	r2, [r3, #8]
    DMA1_Channel7->CMAR = (uint32_t)TxBuffer;
 80002c2:	4b0b      	ldr	r3, [pc, #44]	@ (80002f0 <DMA_Init+0x68>)
 80002c4:	4a0c      	ldr	r2, [pc, #48]	@ (80002f8 <DMA_Init+0x70>)
 80002c6:	60da      	str	r2, [r3, #12]
    DMA1_Channel7->CNDTR = TX_LEN;
 80002c8:	4b09      	ldr	r3, [pc, #36]	@ (80002f0 <DMA_Init+0x68>)
 80002ca:	220c      	movs	r2, #12
 80002cc:	605a      	str	r2, [r3, #4]
    DMA1_Channel7->CCR = (1<<4) | (1<<7);  // DIR=1, MINC=1
 80002ce:	4b08      	ldr	r3, [pc, #32]	@ (80002f0 <DMA_Init+0x68>)
 80002d0:	2290      	movs	r2, #144	@ 0x90
 80002d2:	601a      	str	r2, [r3, #0]
}
 80002d4:	bf00      	nop
 80002d6:	46bd      	mov	sp, r7
 80002d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	40021000 	.word	0x40021000
 80002e4:	4002006c 	.word	0x4002006c
 80002e8:	40004424 	.word	0x40004424
 80002ec:	2000002c 	.word	0x2000002c
 80002f0:	40020080 	.word	0x40020080
 80002f4:	40004428 	.word	0x40004428
 80002f8:	20000000 	.word	0x20000000

080002fc <main>:

int main(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b082      	sub	sp, #8
 8000300:	af00      	add	r7, sp, #0
    UART2_GPIO_Init();
 8000302:	f7ff ff77 	bl	80001f4 <UART2_GPIO_Init>
    UART2_Init();
 8000306:	f7ff ff9d 	bl	8000244 <UART2_Init>
    DMA_Init();
 800030a:	f7ff ffbd 	bl	8000288 <DMA_Init>
    DMA_Channel_Select();        // âœ… Add this line!
 800030e:	f7ff ff5b 	bl	80001c8 <DMA_Channel_Select>

    DMA1_Channel6->CCR |= 1;     // Enable RX
 8000312:	4b0f      	ldr	r3, [pc, #60]	@ (8000350 <main+0x54>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	4a0e      	ldr	r2, [pc, #56]	@ (8000350 <main+0x54>)
 8000318:	f043 0301 	orr.w	r3, r3, #1
 800031c:	6013      	str	r3, [r2, #0]
    DMA1_Channel7->CCR |= 1;     // Enable TX
 800031e:	4b0d      	ldr	r3, [pc, #52]	@ (8000354 <main+0x58>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	4a0c      	ldr	r2, [pc, #48]	@ (8000354 <main+0x58>)
 8000324:	f043 0301 	orr.w	r3, r3, #1
 8000328:	6013      	str	r3, [r2, #0]

    while (!(DMA1->ISR & (1 << 25)));  // Wait for TCIF7
 800032a:	bf00      	nop
 800032c:	4b0a      	ldr	r3, [pc, #40]	@ (8000358 <main+0x5c>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000334:	2b00      	cmp	r3, #0
 8000336:	d0f9      	beq.n	800032c <main+0x30>
    DMA1->IFCR |= (1 << 25);           // Clear flag
 8000338:	4b07      	ldr	r3, [pc, #28]	@ (8000358 <main+0x5c>)
 800033a:	685b      	ldr	r3, [r3, #4]
 800033c:	4a06      	ldr	r2, [pc, #24]	@ (8000358 <main+0x5c>)
 800033e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000342:	6053      	str	r3, [r2, #4]

    volatile uint8_t check = RxBuffer[0]; // view in debugger
 8000344:	4b05      	ldr	r3, [pc, #20]	@ (800035c <main+0x60>)
 8000346:	781b      	ldrb	r3, [r3, #0]
 8000348:	b2db      	uxtb	r3, r3
 800034a:	71fb      	strb	r3, [r7, #7]
    while (1);
 800034c:	bf00      	nop
 800034e:	e7fd      	b.n	800034c <main+0x50>
 8000350:	4002006c 	.word	0x4002006c
 8000354:	40020080 	.word	0x40020080
 8000358:	40020000 	.word	0x40020000
 800035c:	2000002c 	.word	0x2000002c

08000360 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000360:	b480      	push	{r7}
 8000362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000364:	bf00      	nop
 8000366:	e7fd      	b.n	8000364 <NMI_Handler+0x4>

08000368 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800036c:	bf00      	nop
 800036e:	e7fd      	b.n	800036c <HardFault_Handler+0x4>

08000370 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000374:	bf00      	nop
 8000376:	e7fd      	b.n	8000374 <MemManage_Handler+0x4>

08000378 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800037c:	bf00      	nop
 800037e:	e7fd      	b.n	800037c <BusFault_Handler+0x4>

08000380 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000384:	bf00      	nop
 8000386:	e7fd      	b.n	8000384 <UsageFault_Handler+0x4>

08000388 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800038c:	bf00      	nop
 800038e:	46bd      	mov	sp, r7
 8000390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000394:	4770      	bx	lr

08000396 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000396:	b480      	push	{r7}
 8000398:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800039a:	bf00      	nop
 800039c:	46bd      	mov	sp, r7
 800039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a2:	4770      	bx	lr

080003a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr

080003b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003b2:	b580      	push	{r7, lr}
 80003b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003b6:	f000 f83f 	bl	8000438 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003ba:	bf00      	nop
 80003bc:	bd80      	pop	{r7, pc}
	...

080003c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80003c4:	4b06      	ldr	r3, [pc, #24]	@ (80003e0 <SystemInit+0x20>)
 80003c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003ca:	4a05      	ldr	r2, [pc, #20]	@ (80003e0 <SystemInit+0x20>)
 80003cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80003d4:	bf00      	nop
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop
 80003e0:	e000ed00 	.word	0xe000ed00

080003e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80003e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800041c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80003e8:	f7ff ffea 	bl	80003c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003ec:	480c      	ldr	r0, [pc, #48]	@ (8000420 <LoopForever+0x6>)
  ldr r1, =_edata
 80003ee:	490d      	ldr	r1, [pc, #52]	@ (8000424 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000428 <LoopForever+0xe>)
  movs r3, #0
 80003f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003f4:	e002      	b.n	80003fc <LoopCopyDataInit>

080003f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003fa:	3304      	adds	r3, #4

080003fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000400:	d3f9      	bcc.n	80003f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000402:	4a0a      	ldr	r2, [pc, #40]	@ (800042c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000404:	4c0a      	ldr	r4, [pc, #40]	@ (8000430 <LoopForever+0x16>)
  movs r3, #0
 8000406:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000408:	e001      	b.n	800040e <LoopFillZerobss>

0800040a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800040a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800040c:	3204      	adds	r2, #4

0800040e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800040e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000410:	d3fb      	bcc.n	800040a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000412:	f000 f825 	bl	8000460 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000416:	f7ff ff71 	bl	80002fc <main>

0800041a <LoopForever>:

LoopForever:
    b LoopForever
 800041a:	e7fe      	b.n	800041a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800041c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000420:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000424:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000428:	080004c8 	.word	0x080004c8
  ldr r2, =_sbss
 800042c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000430:	2000003c 	.word	0x2000003c

08000434 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000434:	e7fe      	b.n	8000434 <ADC1_2_IRQHandler>
	...

08000438 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800043c:	4b06      	ldr	r3, [pc, #24]	@ (8000458 <HAL_IncTick+0x20>)
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	461a      	mov	r2, r3
 8000442:	4b06      	ldr	r3, [pc, #24]	@ (800045c <HAL_IncTick+0x24>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	4413      	add	r3, r2
 8000448:	4a04      	ldr	r2, [pc, #16]	@ (800045c <HAL_IncTick+0x24>)
 800044a:	6013      	str	r3, [r2, #0]
}
 800044c:	bf00      	nop
 800044e:	46bd      	mov	sp, r7
 8000450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000454:	4770      	bx	lr
 8000456:	bf00      	nop
 8000458:	2000000c 	.word	0x2000000c
 800045c:	20000038 	.word	0x20000038

08000460 <__libc_init_array>:
 8000460:	b570      	push	{r4, r5, r6, lr}
 8000462:	4d0d      	ldr	r5, [pc, #52]	@ (8000498 <__libc_init_array+0x38>)
 8000464:	4c0d      	ldr	r4, [pc, #52]	@ (800049c <__libc_init_array+0x3c>)
 8000466:	1b64      	subs	r4, r4, r5
 8000468:	10a4      	asrs	r4, r4, #2
 800046a:	2600      	movs	r6, #0
 800046c:	42a6      	cmp	r6, r4
 800046e:	d109      	bne.n	8000484 <__libc_init_array+0x24>
 8000470:	4d0b      	ldr	r5, [pc, #44]	@ (80004a0 <__libc_init_array+0x40>)
 8000472:	4c0c      	ldr	r4, [pc, #48]	@ (80004a4 <__libc_init_array+0x44>)
 8000474:	f000 f818 	bl	80004a8 <_init>
 8000478:	1b64      	subs	r4, r4, r5
 800047a:	10a4      	asrs	r4, r4, #2
 800047c:	2600      	movs	r6, #0
 800047e:	42a6      	cmp	r6, r4
 8000480:	d105      	bne.n	800048e <__libc_init_array+0x2e>
 8000482:	bd70      	pop	{r4, r5, r6, pc}
 8000484:	f855 3b04 	ldr.w	r3, [r5], #4
 8000488:	4798      	blx	r3
 800048a:	3601      	adds	r6, #1
 800048c:	e7ee      	b.n	800046c <__libc_init_array+0xc>
 800048e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000492:	4798      	blx	r3
 8000494:	3601      	adds	r6, #1
 8000496:	e7f2      	b.n	800047e <__libc_init_array+0x1e>
 8000498:	080004c0 	.word	0x080004c0
 800049c:	080004c0 	.word	0x080004c0
 80004a0:	080004c0 	.word	0x080004c0
 80004a4:	080004c4 	.word	0x080004c4

080004a8 <_init>:
 80004a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004aa:	bf00      	nop
 80004ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ae:	bc08      	pop	{r3}
 80004b0:	469e      	mov	lr, r3
 80004b2:	4770      	bx	lr

080004b4 <_fini>:
 80004b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004b6:	bf00      	nop
 80004b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ba:	bc08      	pop	{r3}
 80004bc:	469e      	mov	lr, r3
 80004be:	4770      	bx	lr
