// Seed: 1885786495
module module_0;
  wire id_1;
  parameter id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1
    , id_10,
    input supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    output logic id_5,
    output wor id_6,
    input wor id_7,
    input wor id_8
);
  module_0 modCall_1 ();
  always id_5 <= id_1;
  nor primCall (id_5, id_7, id_8);
  assign id_6 = id_3;
  wire id_11;
endmodule
macromodule module_2 (
    output wire  id_0,
    output wor   id_1,
    input  tri1  id_2,
    output uwire id_3,
    input  wand  id_4,
    input  wand  id_5,
    input  uwire id_6
);
  module_0 modCall_1 ();
endmodule
