/*
 * Generated by Bluespec Compiler, version 2014.03.beta2 (build 33633, 2014-03-26)
 * 
 * On Tue Sep  9 03:11:42 EDT 2014
 * 
 */
#include "bluesim_primitives.h"
#include "mkDmaIndicationProxySynth.h"


/* String declarations */
static std::string const __str_literal_1("***\n\n underflow! \n\n****", 23u);
static std::string const __str_literal_2("**** \n\n mkMemSlaveMux.readReq len=%d \n\n ****", 44u);
static std::string const __str_literal_3("**** \n\n mkMemSlaveMux.writeReq len=%d \n\n ****", 45u);


/* Constructor */
MOD_mkDmaIndicationProxySynth::MOD_mkDmaIndicationProxySynth(tSimStateHdl simHdl,
							     char const *name,
							     Module *parent,
							     tUInt32 ARG_id)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_dut_rv(simHdl, "dut_rv", this, ARG_id),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo(simHdl,
							       "memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo",
							       this,
							       23u,
							       2u,
							       1u,
							       0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg(simHdl,
							  "memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg",
							  this,
							  8u,
							  (tUInt8)0u,
							  (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg(simHdl,
								"memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg",
								this,
								8u,
								(tUInt8)0u,
								(tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg(simHdl,
							     "memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg",
							     this,
							     1u,
							     (tUInt8)1u,
							     (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg(simHdl,
							    "memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg",
							    this,
							    1u,
							    (tUInt8)0u,
							    (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo(simHdl,
							      "memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo",
							      this,
							      22u,
							      1u,
							      1u,
							      0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo(simHdl,
								"memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo",
								this,
								23u,
								2u,
								1u,
								0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg(simHdl,
							   "memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg",
							   this,
							   8u,
							   (tUInt8)0u,
							   (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg(simHdl,
								 "memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg",
								 this,
								 8u,
								 (tUInt8)0u,
								 (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg(simHdl,
							      "memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg",
							      this,
							      1u,
							      (tUInt8)1u,
							      (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg(simHdl,
							     "memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg",
							     this,
							     1u,
							     (tUInt8)0u,
							     (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo(simHdl,
							       "memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo",
							       this,
							       22u,
							       1u,
							       1u,
							       0u),
    INST_memPortal_ctrlPort_ctrlWriteDataFifo(simHdl,
					      "memPortal_ctrlPort_ctrlWriteDataFifo",
					      this,
					      39u,
					      2u,
					      1u,
					      0u),
    INST_memPortal_ctrlPort_ctrlWriteDoneFifo(simHdl,
					      "memPortal_ctrlPort_ctrlWriteDoneFifo",
					      this,
					      6u,
					      2u,
					      1u,
					      0u),
    INST_memPortal_ctrlPort_interruptEnableReg(simHdl,
					       "memPortal_ctrlPort_interruptEnableReg",
					       this,
					       1u,
					       (tUInt8)0u,
					       (tUInt8)0u),
    INST_memPortal_ctrlPort_outOfRangeReadCountReg(simHdl,
						   "memPortal_ctrlPort_outOfRangeReadCountReg",
						   this,
						   32u,
						   0u,
						   (tUInt8)0u),
    INST_memPortal_ctrlPort_outOfRangeWriteCount(simHdl,
						 "memPortal_ctrlPort_outOfRangeWriteCount",
						 this,
						 32u,
						 0u,
						 (tUInt8)0u),
    INST_memPortal_ctrlPort_underflowReadCountReg(simHdl,
						  "memPortal_ctrlPort_underflowReadCountReg",
						  this,
						  32u,
						  0u,
						  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									    "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo",
									    this,
									    23u,
									    2u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg(simHdl,
								       "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg(simHdl,
									     "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg",
									     this,
									     8u,
									     (tUInt8)0u,
									     (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg(simHdl,
									  "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg",
									  this,
									  1u,
									  (tUInt8)1u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg(simHdl,
									 "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg",
									 this,
									 1u,
									 (tUInt8)0u,
									 (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo(simHdl,
									   "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo",
									   this,
									   22u,
									   1u,
									   1u,
									   0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo(simHdl,
							  "memPortal_indicationMemSlaves_0_fifoReadDataFifo",
							  this,
							  39u,
							  2u,
							  1u,
							  0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									     "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo",
									     this,
									     23u,
									     2u,
									     1u,
									     0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg(simHdl,
									"memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg",
									this,
									8u,
									(tUInt8)0u,
									(tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg(simHdl,
									      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg",
									      this,
									      8u,
									      (tUInt8)0u,
									      (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg(simHdl,
									   "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg",
									   this,
									   1u,
									   (tUInt8)1u,
									   (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg(simHdl,
									  "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg",
									  this,
									  1u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo(simHdl,
									    "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo",
									    this,
									    22u,
									    1u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo(simHdl,
							   "memPortal_indicationMemSlaves_0_fifoWriteDoneFifo",
							   this,
							   6u,
							   2u,
							   1u,
							   0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									    "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo",
									    this,
									    23u,
									    2u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg(simHdl,
								       "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg(simHdl,
									     "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg",
									     this,
									     8u,
									     (tUInt8)0u,
									     (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg(simHdl,
									  "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg",
									  this,
									  1u,
									  (tUInt8)1u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg(simHdl,
									 "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg",
									 this,
									 1u,
									 (tUInt8)0u,
									 (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo(simHdl,
									   "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo",
									   this,
									   22u,
									   1u,
									   1u,
									   0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo(simHdl,
							  "memPortal_indicationMemSlaves_1_fifoReadDataFifo",
							  this,
							  39u,
							  2u,
							  1u,
							  0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									     "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo",
									     this,
									     23u,
									     2u,
									     1u,
									     0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg(simHdl,
									"memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg",
									this,
									8u,
									(tUInt8)0u,
									(tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg(simHdl,
									      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg",
									      this,
									      8u,
									      (tUInt8)0u,
									      (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg(simHdl,
									   "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg",
									   this,
									   1u,
									   (tUInt8)1u,
									   (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg(simHdl,
									  "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg",
									  this,
									  1u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo(simHdl,
									    "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo",
									    this,
									    22u,
									    1u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo(simHdl,
							   "memPortal_indicationMemSlaves_1_fifoWriteDoneFifo",
							   this,
							   6u,
							   2u,
							   1u,
							   0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									    "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo",
									    this,
									    23u,
									    2u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg(simHdl,
								       "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg(simHdl,
									     "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg",
									     this,
									     8u,
									     (tUInt8)0u,
									     (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg(simHdl,
									  "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg",
									  this,
									  1u,
									  (tUInt8)1u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg(simHdl,
									 "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg",
									 this,
									 1u,
									 (tUInt8)0u,
									 (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo(simHdl,
									   "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo",
									   this,
									   22u,
									   1u,
									   1u,
									   0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo(simHdl,
							  "memPortal_indicationMemSlaves_2_fifoReadDataFifo",
							  this,
							  39u,
							  2u,
							  1u,
							  0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									     "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo",
									     this,
									     23u,
									     2u,
									     1u,
									     0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg(simHdl,
									"memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg",
									this,
									8u,
									(tUInt8)0u,
									(tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg(simHdl,
									      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg",
									      this,
									      8u,
									      (tUInt8)0u,
									      (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg(simHdl,
									   "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg",
									   this,
									   1u,
									   (tUInt8)1u,
									   (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg(simHdl,
									  "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg",
									  this,
									  1u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo(simHdl,
									    "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo",
									    this,
									    22u,
									    1u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo(simHdl,
							   "memPortal_indicationMemSlaves_2_fifoWriteDoneFifo",
							   this,
							   6u,
							   2u,
							   1u,
							   0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									    "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo",
									    this,
									    23u,
									    2u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg(simHdl,
								       "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg(simHdl,
									     "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg",
									     this,
									     8u,
									     (tUInt8)0u,
									     (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg(simHdl,
									  "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg",
									  this,
									  1u,
									  (tUInt8)1u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg(simHdl,
									 "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg",
									 this,
									 1u,
									 (tUInt8)0u,
									 (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo(simHdl,
									   "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo",
									   this,
									   22u,
									   1u,
									   1u,
									   0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo(simHdl,
							  "memPortal_indicationMemSlaves_3_fifoReadDataFifo",
							  this,
							  39u,
							  2u,
							  1u,
							  0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									     "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo",
									     this,
									     23u,
									     2u,
									     1u,
									     0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg(simHdl,
									"memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg",
									this,
									8u,
									(tUInt8)0u,
									(tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg(simHdl,
									      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg",
									      this,
									      8u,
									      (tUInt8)0u,
									      (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg(simHdl,
									   "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg",
									   this,
									   1u,
									   (tUInt8)1u,
									   (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg(simHdl,
									  "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg",
									  this,
									  1u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo(simHdl,
									    "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo",
									    this,
									    22u,
									    1u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo(simHdl,
							   "memPortal_indicationMemSlaves_3_fifoWriteDoneFifo",
							   this,
							   6u,
							   2u,
							   1u,
							   0u),
    INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									    "memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo",
									    this,
									    23u,
									    2u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg(simHdl,
								       "memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg(simHdl,
									     "memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg",
									     this,
									     8u,
									     (tUInt8)0u,
									     (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg(simHdl,
									  "memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg",
									  this,
									  1u,
									  (tUInt8)1u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg(simHdl,
									 "memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg",
									 this,
									 1u,
									 (tUInt8)0u,
									 (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo(simHdl,
									   "memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo",
									   this,
									   22u,
									   1u,
									   1u,
									   0u),
    INST_memPortal_indicationMemSlaves_4_fifoReadDataFifo(simHdl,
							  "memPortal_indicationMemSlaves_4_fifoReadDataFifo",
							  this,
							  39u,
							  2u,
							  1u,
							  0u),
    INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									     "memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo",
									     this,
									     23u,
									     2u,
									     1u,
									     0u),
    INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg(simHdl,
									"memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg",
									this,
									8u,
									(tUInt8)0u,
									(tUInt8)0u),
    INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg(simHdl,
									      "memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg",
									      this,
									      8u,
									      (tUInt8)0u,
									      (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg(simHdl,
									   "memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg",
									   this,
									   1u,
									   (tUInt8)1u,
									   (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg(simHdl,
									  "memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg",
									  this,
									  1u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo(simHdl,
									    "memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo",
									    this,
									    22u,
									    1u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_4_fifoWriteDoneFifo(simHdl,
							   "memPortal_indicationMemSlaves_4_fifoWriteDoneFifo",
							   this,
							   6u,
							   2u,
							   1u,
							   0u),
    INST_memPortal_memslave_doneFifo(simHdl, "memPortal_memslave_doneFifo", this, 6u, 1u, 1u, 0u),
    INST_memPortal_memslave_req_ars(simHdl, "memPortal_memslave_req_ars", this, 22u, 1u, 1u, 0u),
    INST_memPortal_memslave_req_aws(simHdl, "memPortal_memslave_req_aws", this, 22u, 1u, 1u, 0u),
    INST_memPortal_memslave_rs(simHdl, "memPortal_memslave_rs", this, 3u, 1u, 1u, 0u),
    INST_memPortal_memslave_ws(simHdl, "memPortal_memslave_ws", this, 3u, 1u, 1u, 0u),
    INST_memPortal_putFailedIndicationFifo(simHdl,
					   "memPortal_putFailedIndicationFifo",
					   this,
					   32u,
					   2u,
					   1u,
					   0u),
    PORT_RST_N((tUInt8)1u),
    PORT_id(ARG_id)
{
  PORT_ifc_reportStateDbg_rec.setSize(128u);
  PORT_ifc_reportStateDbg_rec.clear();
  symbol_count = 120u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkDmaIndicationProxySynth::init_symbols_0()
{
  init_symbol(&symbols[0u], "dut_rv", SYM_MODULE, &INST_dut_rv);
  init_symbol(&symbols[1u], "id", SYM_PORT, &PORT_id, 32u);
  init_symbol(&symbols[2u], "ifc_reportStateDbg_rec", SYM_PORT, &PORT_ifc_reportStateDbg_rec, 128u);
  init_symbol(&symbols[3u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[4u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg);
  init_symbol(&symbols[5u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[6u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[7u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg);
  init_symbol(&symbols[8u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo);
  init_symbol(&symbols[9u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[10u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg);
  init_symbol(&symbols[11u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[12u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[13u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[14u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[15u],
	      "memPortal_ctrlPort_ctrlWriteDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteDataFifo);
  init_symbol(&symbols[16u],
	      "memPortal_ctrlPort_ctrlWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteDoneFifo);
  init_symbol(&symbols[17u],
	      "memPortal_ctrlPort_interruptEnableReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_interruptEnableReg);
  init_symbol(&symbols[18u],
	      "memPortal_ctrlPort_outOfRangeReadCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_outOfRangeReadCountReg);
  init_symbol(&symbols[19u],
	      "memPortal_ctrlPort_outOfRangeWriteCount",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_outOfRangeWriteCount);
  init_symbol(&symbols[20u],
	      "memPortal_ctrlPort_underflowReadCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_underflowReadCountReg);
  init_symbol(&symbols[21u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[22u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[23u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[24u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[25u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[26u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[27u],
	      "memPortal_indicationMemSlaves_0_fifoReadDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo);
  init_symbol(&symbols[28u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[29u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[30u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[31u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[32u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[33u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[34u],
	      "memPortal_indicationMemSlaves_0_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo);
  init_symbol(&symbols[35u],
	      "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[36u],
	      "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[37u],
	      "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[38u],
	      "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[39u],
	      "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[40u],
	      "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[41u],
	      "memPortal_indicationMemSlaves_1_fifoReadDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo);
  init_symbol(&symbols[42u],
	      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[43u],
	      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[44u],
	      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[45u],
	      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[46u],
	      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[47u],
	      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[48u],
	      "memPortal_indicationMemSlaves_1_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo);
  init_symbol(&symbols[49u],
	      "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[50u],
	      "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[51u],
	      "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[52u],
	      "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[53u],
	      "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[54u],
	      "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[55u],
	      "memPortal_indicationMemSlaves_2_fifoReadDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo);
  init_symbol(&symbols[56u],
	      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[57u],
	      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[58u],
	      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[59u],
	      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[60u],
	      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[61u],
	      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[62u],
	      "memPortal_indicationMemSlaves_2_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo);
  init_symbol(&symbols[63u],
	      "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[64u],
	      "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[65u],
	      "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[66u],
	      "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[67u],
	      "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[68u],
	      "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[69u],
	      "memPortal_indicationMemSlaves_3_fifoReadDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo);
  init_symbol(&symbols[70u],
	      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[71u],
	      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[72u],
	      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[73u],
	      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[74u],
	      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[75u],
	      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[76u],
	      "memPortal_indicationMemSlaves_3_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo);
  init_symbol(&symbols[77u],
	      "memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[78u],
	      "memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[79u],
	      "memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[80u],
	      "memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[81u],
	      "memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[82u],
	      "memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[83u],
	      "memPortal_indicationMemSlaves_4_fifoReadDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoReadDataFifo);
  init_symbol(&symbols[84u],
	      "memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[85u],
	      "memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[86u],
	      "memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[87u],
	      "memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[88u],
	      "memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[89u],
	      "memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[90u],
	      "memPortal_indicationMemSlaves_4_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_4_fifoWriteDoneFifo);
  init_symbol(&symbols[91u],
	      "memPortal_memslave_doneFifo",
	      SYM_MODULE,
	      &INST_memPortal_memslave_doneFifo);
  init_symbol(&symbols[92u],
	      "memPortal_memslave_req_ars",
	      SYM_MODULE,
	      &INST_memPortal_memslave_req_ars);
  init_symbol(&symbols[93u],
	      "memPortal_memslave_req_aws",
	      SYM_MODULE,
	      &INST_memPortal_memslave_req_aws);
  init_symbol(&symbols[94u], "memPortal_memslave_rs", SYM_MODULE, &INST_memPortal_memslave_rs);
  init_symbol(&symbols[95u], "memPortal_memslave_ws", SYM_MODULE, &INST_memPortal_memslave_ws);
  init_symbol(&symbols[96u],
	      "memPortal_putFailedIndicationFifo",
	      SYM_MODULE,
	      &INST_memPortal_putFailedIndicationFifo);
  init_symbol(&symbols[97u], "RL_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatRule", SYM_RULE);
  init_symbol(&symbols[98u], "RL_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatRule", SYM_RULE);
  init_symbol(&symbols[99u], "RL_memPortal_ctrlPort_writeDataRule", SYM_RULE);
  init_symbol(&symbols[100u],
	      "RL_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[101u],
	      "RL_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[102u], "RL_memPortal_indicationMemSlaves_0_readDataRule", SYM_RULE);
  init_symbol(&symbols[103u],
	      "RL_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[104u],
	      "RL_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[105u], "RL_memPortal_indicationMemSlaves_1_readDataRule", SYM_RULE);
  init_symbol(&symbols[106u],
	      "RL_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[107u],
	      "RL_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[108u], "RL_memPortal_indicationMemSlaves_2_readDataRule", SYM_RULE);
  init_symbol(&symbols[109u],
	      "RL_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[110u],
	      "RL_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[111u], "RL_memPortal_indicationMemSlaves_3_readDataRule", SYM_RULE);
  init_symbol(&symbols[112u],
	      "RL_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[113u],
	      "RL_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[114u], "RL_memPortal_indicationMemSlaves_4_readDataRule", SYM_RULE);
  init_symbol(&symbols[115u], "RL_memPortal_memslave_req_ar", SYM_RULE);
  init_symbol(&symbols[116u], "RL_memPortal_memslave_req_aw", SYM_RULE);
  init_symbol(&symbols[117u], "RL_memPortal_memslave_write_done", SYM_RULE);
  init_symbol(&symbols[118u], "x__h13957", SYM_DEF, &DEF_x__h13957, 3u);
  init_symbol(&symbols[119u], "x__h14963", SYM_DEF, &DEF_x__h14963, 3u);
}


/* Rule actions */

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d22;
  tUInt8 DEF_x__h1338;
  tUInt8 DEF_nextBurstCount__h1324;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d15;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19;
  tUInt8 DEF_burstCount___1__h1357;
  tUInt8 DEF_burstCount__h1322;
  tUInt8 DEF_addr__h1319;
  tUInt8 DEF_x_tag__h1547;
  tUInt8 DEF_addr___1__h1356;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1349;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg__h1457;
  tUInt8 DEF_addr__h1315;
  tUInt8 DEF_burstCount__h1316;
  tUInt32 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d5;
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d5 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h1316 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h1315 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg__h1457 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h1356 = (tUInt8)(DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d5 >> 14u);
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1349 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h1547 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d5);
  DEF_addr__h1319 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1349 ? DEF_addr___1__h1356 : DEF_addr__h1315;
  DEF_burstCount___1__h1357 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d5 >> 8u)));
  DEF_burstCount__h1322 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1349 ? DEF_burstCount___1__h1357 : DEF_burstCount__h1316;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1349 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d5 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg__h1457;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d15 = DEF_burstCount__h1322 == (tUInt8)2u;
  DEF_nextBurstCount__h1324 = (tUInt8)255u & (DEF_burstCount__h1322 - (tUInt8)1u);
  DEF_x__h1338 = (tUInt8)255u & (DEF_addr__h1319 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d22 = 8388607u & ((((((tUInt32)(DEF_addr__h1319)) << 15u) | (((tUInt32)(DEF_burstCount__h1322)) << 7u)) | (((tUInt32)(DEF_x_tag__h1547)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19));
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h1338);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h1324);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d15);
  if (DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19)
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d22);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d44;
  tUInt8 DEF_x__h1981;
  tUInt8 DEF_nextBurstCount__h1967;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d37;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41;
  tUInt8 DEF_addr__h1962;
  tUInt8 DEF_burstCount___1__h2000;
  tUInt8 DEF_burstCount__h1965;
  tUInt8 DEF_x_tag__h2190;
  tUInt8 DEF_addr___1__h1999;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1992;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h2100;
  tUInt8 DEF_addr__h1958;
  tUInt8 DEF_burstCount__h1959;
  tUInt32 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d27;
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d27 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h1959 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h1958 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h2100 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h1999 = (tUInt8)(DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d27 >> 14u);
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1992 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h2190 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d27);
  DEF_burstCount___1__h2000 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d27 >> 8u)));
  DEF_burstCount__h1965 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1992 ? DEF_burstCount___1__h2000 : DEF_burstCount__h1959;
  DEF_addr__h1962 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1992 ? DEF_addr___1__h1999 : DEF_addr__h1958;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1992 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d27 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h2100;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d37 = DEF_burstCount__h1965 == (tUInt8)2u;
  DEF_nextBurstCount__h1967 = (tUInt8)255u & (DEF_burstCount__h1965 - (tUInt8)1u);
  DEF_x__h1981 = (tUInt8)255u & (DEF_addr__h1962 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d44 = 8388607u & ((((((tUInt32)(DEF_addr__h1962)) << 15u) | (((tUInt32)(DEF_burstCount__h1965)) << 7u)) | (((tUInt32)(DEF_x_tag__h2190)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41));
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h1981);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h1967);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d37);
  if (DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41)
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d44);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_0_readDataRule()
{
  tUInt64 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d64;
  tUInt32 DEF_v___1__h2455;
  tUInt32 DEF_v__h2493;
  DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 = INST_dut_rv.METH_portalIfc_indications_0_notEmpty();
  DEF_v__h2493 = INST_dut_rv.METH_portalIfc_indications_0_first();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48 = (tUInt8)(DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47 >> 15u);
  switch (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48) {
  case (tUInt8)0u:
    DEF_v___1__h2455 = DEF_v__h2493;
    break;
  case (tUInt8)4u:
    DEF_v___1__h2455 = (tUInt32)(DEF_dut_rv_portalIfc_indications_0_notEmpty____d59);
    break;
  default:
    DEF_v___1__h2455 = 0u;
  }
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48 == (tUInt8)0u;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d64 = 549755813887llu & ((((tUInt64)(DEF_v___1__h2455)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47)));
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49)
    INST_dut_rv.METH_portalIfc_indications_0_deq();
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d64);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d86;
  tUInt8 DEF_x__h3084;
  tUInt8 DEF_nextBurstCount__h3070;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d79;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83;
  tUInt8 DEF_addr__h3065;
  tUInt8 DEF_burstCount___1__h3103;
  tUInt8 DEF_burstCount__h3068;
  tUInt8 DEF_x_tag__h3293;
  tUInt8 DEF_addr___1__h3102;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h3095;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg__h3203;
  tUInt8 DEF_addr__h3061;
  tUInt8 DEF_burstCount__h3062;
  tUInt32 DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d69;
  DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d69 = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h3062 = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h3061 = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg__h3203 = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h3102 = (tUInt8)(DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d69 >> 14u);
  DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h3095 = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h3293 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d69);
  DEF_burstCount___1__h3103 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d69 >> 8u)));
  DEF_burstCount__h3068 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h3095 ? DEF_burstCount___1__h3103 : DEF_burstCount__h3062;
  DEF_addr__h3065 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h3095 ? DEF_addr___1__h3102 : DEF_addr__h3061;
  DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h3095 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d69 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg__h3203;
  DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d79 = DEF_burstCount__h3068 == (tUInt8)2u;
  DEF_nextBurstCount__h3070 = (tUInt8)255u & (DEF_burstCount__h3068 - (tUInt8)1u);
  DEF_x__h3084 = (tUInt8)255u & (DEF_addr__h3065 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d86 = 8388607u & ((((((tUInt32)(DEF_addr__h3065)) << 15u) | (((tUInt32)(DEF_burstCount__h3068)) << 7u)) | (((tUInt32)(DEF_x_tag__h3293)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83));
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h3084);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h3070);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d79);
  if (DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83)
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d86);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d108;
  tUInt8 DEF_x__h3727;
  tUInt8 DEF_nextBurstCount__h3713;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d101;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105;
  tUInt8 DEF_addr__h3708;
  tUInt8 DEF_burstCount___1__h3746;
  tUInt8 DEF_burstCount__h3711;
  tUInt8 DEF_x_tag__h3936;
  tUInt8 DEF_addr___1__h3745;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3738;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg__h3846;
  tUInt8 DEF_addr__h3704;
  tUInt8 DEF_burstCount__h3705;
  tUInt32 DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d91;
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d91 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h3705 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h3704 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg__h3846 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h3745 = (tUInt8)(DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d91 >> 14u);
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3738 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h3936 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d91);
  DEF_burstCount___1__h3746 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d91 >> 8u)));
  DEF_burstCount__h3711 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3738 ? DEF_burstCount___1__h3746 : DEF_burstCount__h3705;
  DEF_addr__h3708 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3738 ? DEF_addr___1__h3745 : DEF_addr__h3704;
  DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3738 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d91 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg__h3846;
  DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d101 = DEF_burstCount__h3711 == (tUInt8)2u;
  DEF_nextBurstCount__h3713 = (tUInt8)255u & (DEF_burstCount__h3711 - (tUInt8)1u);
  DEF_x__h3727 = (tUInt8)255u & (DEF_addr__h3708 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d108 = 8388607u & ((((((tUInt32)(DEF_addr__h3708)) << 15u) | (((tUInt32)(DEF_burstCount__h3711)) << 7u)) | (((tUInt32)(DEF_x_tag__h3936)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105));
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h3727);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h3713);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d101);
  if (DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105)
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d108);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_1_readDataRule()
{
  tUInt64 DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d128;
  tUInt32 DEF_v___1__h4201;
  tUInt32 DEF_v__h4239;
  DEF_v__h4239 = INST_dut_rv.METH_portalIfc_indications_1_first();
  DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111 = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 = INST_dut_rv.METH_portalIfc_indications_1_notEmpty();
  DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112 = (tUInt8)(DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111 >> 15u);
  switch (DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112) {
  case (tUInt8)0u:
    DEF_v___1__h4201 = DEF_v__h4239;
    break;
  case (tUInt8)4u:
    DEF_v___1__h4201 = (tUInt32)(DEF_dut_rv_portalIfc_indications_1_notEmpty____d123);
    break;
  default:
    DEF_v___1__h4201 = 0u;
  }
  DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112 == (tUInt8)0u;
  DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d128 = 549755813887llu & ((((tUInt64)(DEF_v___1__h4201)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111)));
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113)
    INST_dut_rv.METH_portalIfc_indications_1_deq();
  INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d128);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d150;
  tUInt8 DEF_x__h4831;
  tUInt8 DEF_nextBurstCount__h4817;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d143;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147;
  tUInt8 DEF_addr__h4812;
  tUInt8 DEF_burstCount___1__h4850;
  tUInt8 DEF_burstCount__h4815;
  tUInt8 DEF_x_tag__h5040;
  tUInt8 DEF_addr___1__h4849;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4842;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg__h4950;
  tUInt8 DEF_addr__h4808;
  tUInt8 DEF_burstCount__h4809;
  tUInt32 DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d133;
  DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d133 = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h4809 = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h4808 = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg__h4950 = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h4849 = (tUInt8)(DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d133 >> 14u);
  DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4842 = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h5040 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d133);
  DEF_burstCount___1__h4850 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d133 >> 8u)));
  DEF_burstCount__h4815 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4842 ? DEF_burstCount___1__h4850 : DEF_burstCount__h4809;
  DEF_addr__h4812 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4842 ? DEF_addr___1__h4849 : DEF_addr__h4808;
  DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4842 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d133 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg__h4950;
  DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d143 = DEF_burstCount__h4815 == (tUInt8)2u;
  DEF_nextBurstCount__h4817 = (tUInt8)255u & (DEF_burstCount__h4815 - (tUInt8)1u);
  DEF_x__h4831 = (tUInt8)255u & (DEF_addr__h4812 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d150 = 8388607u & ((((((tUInt32)(DEF_addr__h4812)) << 15u) | (((tUInt32)(DEF_burstCount__h4815)) << 7u)) | (((tUInt32)(DEF_x_tag__h5040)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147));
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h4831);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h4817);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d143);
  if (DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147)
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d150);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d172;
  tUInt8 DEF_x__h5474;
  tUInt8 DEF_nextBurstCount__h5460;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d165;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169;
  tUInt8 DEF_addr__h5455;
  tUInt8 DEF_burstCount___1__h5493;
  tUInt8 DEF_burstCount__h5458;
  tUInt8 DEF_x_tag__h5683;
  tUInt8 DEF_addr___1__h5492;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h5485;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg__h5593;
  tUInt8 DEF_addr__h5451;
  tUInt8 DEF_burstCount__h5452;
  tUInt32 DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d155;
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d155 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h5452 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h5451 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg__h5593 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h5492 = (tUInt8)(DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d155 >> 14u);
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h5485 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h5683 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d155);
  DEF_burstCount___1__h5493 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d155 >> 8u)));
  DEF_burstCount__h5458 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h5485 ? DEF_burstCount___1__h5493 : DEF_burstCount__h5452;
  DEF_addr__h5455 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h5485 ? DEF_addr___1__h5492 : DEF_addr__h5451;
  DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h5485 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d155 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg__h5593;
  DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d165 = DEF_burstCount__h5458 == (tUInt8)2u;
  DEF_nextBurstCount__h5460 = (tUInt8)255u & (DEF_burstCount__h5458 - (tUInt8)1u);
  DEF_x__h5474 = (tUInt8)255u & (DEF_addr__h5455 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d172 = 8388607u & ((((((tUInt32)(DEF_addr__h5455)) << 15u) | (((tUInt32)(DEF_burstCount__h5458)) << 7u)) | (((tUInt32)(DEF_x_tag__h5683)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169));
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h5474);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h5460);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d165);
  if (DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169)
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d172);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_2_readDataRule()
{
  tUInt64 DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d192;
  tUInt32 DEF_v___1__h5948;
  tUInt32 DEF_v__h5986;
  DEF_v__h5986 = INST_dut_rv.METH_portalIfc_indications_2_first();
  DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175 = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 = INST_dut_rv.METH_portalIfc_indications_2_notEmpty();
  DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176 = (tUInt8)(DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175 >> 15u);
  switch (DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176) {
  case (tUInt8)0u:
    DEF_v___1__h5948 = DEF_v__h5986;
    break;
  case (tUInt8)4u:
    DEF_v___1__h5948 = (tUInt32)(DEF_dut_rv_portalIfc_indications_2_notEmpty____d187);
    break;
  default:
    DEF_v___1__h5948 = 0u;
  }
  DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176 == (tUInt8)0u;
  DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d192 = 549755813887llu & ((((tUInt64)(DEF_v___1__h5948)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175)));
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177)
    INST_dut_rv.METH_portalIfc_indications_2_deq();
  INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d192);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d214;
  tUInt8 DEF_x__h6578;
  tUInt8 DEF_nextBurstCount__h6564;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d207;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211;
  tUInt8 DEF_addr__h6559;
  tUInt8 DEF_burstCount___1__h6597;
  tUInt8 DEF_burstCount__h6562;
  tUInt8 DEF_x_tag__h6787;
  tUInt8 DEF_addr___1__h6596;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h6589;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg__h6697;
  tUInt8 DEF_addr__h6555;
  tUInt8 DEF_burstCount__h6556;
  tUInt32 DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d197;
  DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d197 = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h6556 = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h6555 = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg__h6697 = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h6596 = (tUInt8)(DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d197 >> 14u);
  DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h6589 = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h6787 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d197);
  DEF_burstCount___1__h6597 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d197 >> 8u)));
  DEF_burstCount__h6562 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h6589 ? DEF_burstCount___1__h6597 : DEF_burstCount__h6556;
  DEF_addr__h6559 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h6589 ? DEF_addr___1__h6596 : DEF_addr__h6555;
  DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h6589 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d197 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg__h6697;
  DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d207 = DEF_burstCount__h6562 == (tUInt8)2u;
  DEF_nextBurstCount__h6564 = (tUInt8)255u & (DEF_burstCount__h6562 - (tUInt8)1u);
  DEF_x__h6578 = (tUInt8)255u & (DEF_addr__h6559 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d214 = 8388607u & ((((((tUInt32)(DEF_addr__h6559)) << 15u) | (((tUInt32)(DEF_burstCount__h6562)) << 7u)) | (((tUInt32)(DEF_x_tag__h6787)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211));
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h6578);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h6564);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d207);
  if (DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211)
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d214);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d236;
  tUInt8 DEF_x__h7221;
  tUInt8 DEF_nextBurstCount__h7207;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d229;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233;
  tUInt8 DEF_addr__h7202;
  tUInt8 DEF_burstCount___1__h7240;
  tUInt8 DEF_burstCount__h7205;
  tUInt8 DEF_x_tag__h7430;
  tUInt8 DEF_addr___1__h7239;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h7232;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg__h7340;
  tUInt8 DEF_addr__h7198;
  tUInt8 DEF_burstCount__h7199;
  tUInt32 DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d219;
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d219 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h7199 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h7198 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg__h7340 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h7239 = (tUInt8)(DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d219 >> 14u);
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h7232 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h7430 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d219);
  DEF_burstCount___1__h7240 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d219 >> 8u)));
  DEF_burstCount__h7205 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h7232 ? DEF_burstCount___1__h7240 : DEF_burstCount__h7199;
  DEF_addr__h7202 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h7232 ? DEF_addr___1__h7239 : DEF_addr__h7198;
  DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h7232 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d219 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg__h7340;
  DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d229 = DEF_burstCount__h7205 == (tUInt8)2u;
  DEF_nextBurstCount__h7207 = (tUInt8)255u & (DEF_burstCount__h7205 - (tUInt8)1u);
  DEF_x__h7221 = (tUInt8)255u & (DEF_addr__h7202 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d236 = 8388607u & ((((((tUInt32)(DEF_addr__h7202)) << 15u) | (((tUInt32)(DEF_burstCount__h7205)) << 7u)) | (((tUInt32)(DEF_x_tag__h7430)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233));
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h7221);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h7207);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d229);
  if (DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233)
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d236);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_3_readDataRule()
{
  tUInt64 DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d256;
  tUInt32 DEF_v___1__h7695;
  tUInt32 DEF_v__h7733;
  DEF_v__h7733 = INST_dut_rv.METH_portalIfc_indications_3_first();
  DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239 = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 = INST_dut_rv.METH_portalIfc_indications_3_notEmpty();
  DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240 = (tUInt8)(DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239 >> 15u);
  switch (DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240) {
  case (tUInt8)0u:
    DEF_v___1__h7695 = DEF_v__h7733;
    break;
  case (tUInt8)4u:
    DEF_v___1__h7695 = (tUInt32)(DEF_dut_rv_portalIfc_indications_3_notEmpty____d251);
    break;
  default:
    DEF_v___1__h7695 = 0u;
  }
  DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240 == (tUInt8)0u;
  DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d256 = 549755813887llu & ((((tUInt64)(DEF_v___1__h7695)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239)));
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241)
    INST_dut_rv.METH_portalIfc_indications_3_deq();
  INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d256);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d278;
  tUInt8 DEF_x__h8325;
  tUInt8 DEF_nextBurstCount__h8311;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d271;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d275;
  tUInt8 DEF_addr__h8306;
  tUInt8 DEF_burstCount___1__h8344;
  tUInt8 DEF_burstCount__h8309;
  tUInt8 DEF_x_tag__h8534;
  tUInt8 DEF_addr___1__h8343;
  tUInt8 DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h8336;
  tUInt8 DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg__h8444;
  tUInt8 DEF_addr__h8302;
  tUInt8 DEF_burstCount__h8303;
  tUInt32 DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d261;
  DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d261 = INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h8303 = INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h8302 = INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg__h8444 = INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h8343 = (tUInt8)(DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d261 >> 14u);
  DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h8336 = INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h8534 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d261);
  DEF_burstCount___1__h8344 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d261 >> 8u)));
  DEF_burstCount__h8309 = DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h8336 ? DEF_burstCount___1__h8344 : DEF_burstCount__h8303;
  DEF_addr__h8306 = DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h8336 ? DEF_addr___1__h8343 : DEF_addr__h8302;
  DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d275 = DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg__h8336 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d261 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg__h8444;
  DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d271 = DEF_burstCount__h8309 == (tUInt8)2u;
  DEF_nextBurstCount__h8311 = (tUInt8)255u & (DEF_burstCount__h8309 - (tUInt8)1u);
  DEF_x__h8325 = (tUInt8)255u & (DEF_addr__h8306 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d278 = 8388607u & ((((((tUInt32)(DEF_addr__h8306)) << 15u) | (((tUInt32)(DEF_burstCount__h8309)) << 7u)) | (((tUInt32)(DEF_x_tag__h8534)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d275));
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h8325);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h8311);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d271);
  if (DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d275)
    INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d275);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d278);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d300;
  tUInt8 DEF_x__h8968;
  tUInt8 DEF_nextBurstCount__h8954;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d293;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d297;
  tUInt8 DEF_addr__h8949;
  tUInt8 DEF_burstCount___1__h8987;
  tUInt8 DEF_burstCount__h8952;
  tUInt8 DEF_x_tag__h9177;
  tUInt8 DEF_addr___1__h8986;
  tUInt8 DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h8979;
  tUInt8 DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg__h9087;
  tUInt8 DEF_addr__h8945;
  tUInt8 DEF_burstCount__h8946;
  tUInt32 DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d283;
  DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d283 = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h8946 = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h8945 = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg__h9087 = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h8986 = (tUInt8)(DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d283 >> 14u);
  DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h8979 = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h9177 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d283);
  DEF_burstCount___1__h8987 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d283 >> 8u)));
  DEF_burstCount__h8952 = DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h8979 ? DEF_burstCount___1__h8987 : DEF_burstCount__h8946;
  DEF_addr__h8949 = DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h8979 ? DEF_addr___1__h8986 : DEF_addr__h8945;
  DEF_IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d297 = DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg__h8979 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d283 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg__h9087;
  DEF_IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d293 = DEF_burstCount__h8952 == (tUInt8)2u;
  DEF_nextBurstCount__h8954 = (tUInt8)255u & (DEF_burstCount__h8952 - (tUInt8)1u);
  DEF_x__h8968 = (tUInt8)255u & (DEF_addr__h8949 + (tUInt8)1u);
  DEF_IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d300 = 8388607u & ((((((tUInt32)(DEF_addr__h8949)) << 15u) | (((tUInt32)(DEF_burstCount__h8952)) << 7u)) | (((tUInt32)(DEF_x_tag__h9177)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d297));
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h8968);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h8954);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d293);
  if (DEF_IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d297)
    INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d297);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_4_fifoWriteAd_ETC___d300);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_indicationMemSlaves_4_readDataRule()
{
  tUInt64 DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d320;
  tUInt32 DEF_v___1__h9442;
  tUInt32 DEF_v__h9480;
  DEF_v__h9480 = INST_dut_rv.METH_portalIfc_indications_4_first();
  DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d303 = INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_dut_rv_portalIfc_indications_4_notEmpty____d315 = INST_dut_rv.METH_portalIfc_indications_4_notEmpty();
  DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d304 = (tUInt8)(DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d303 >> 15u);
  switch (DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d304) {
  case (tUInt8)0u:
    DEF_v___1__h9442 = DEF_v__h9480;
    break;
  case (tUInt8)4u:
    DEF_v___1__h9442 = (tUInt32)(DEF_dut_rv_portalIfc_indications_4_notEmpty____d315);
    break;
  default:
    DEF_v___1__h9442 = 0u;
  }
  DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d305 = DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d304 == (tUInt8)0u;
  DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d320 = 549755813887llu & ((((tUInt64)(DEF_v___1__h9442)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d303)));
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d305)
    INST_dut_rv.METH_portalIfc_indications_4_deq();
  INST_memPortal_indicationMemSlaves_4_fifoReadDataFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_4_fifoReadAdd_ETC___d320);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d342;
  tUInt8 DEF_x__h10097;
  tUInt8 DEF_nextBurstCount__h10083;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d335;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d339;
  tUInt8 DEF_addr__h10078;
  tUInt8 DEF_burstCount___1__h10116;
  tUInt8 DEF_burstCount__h10081;
  tUInt8 DEF_x_tag__h10306;
  tUInt8 DEF_addr___1__h10115;
  tUInt8 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h10108;
  tUInt8 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg__h10216;
  tUInt8 DEF_addr__h10074;
  tUInt8 DEF_burstCount__h10075;
  tUInt32 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d325;
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d325 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h10075 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h10074 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg__h10216 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h10115 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d325 >> 14u);
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h10108 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h10306 = (tUInt8)((tUInt8)63u & DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d325);
  DEF_burstCount___1__h10116 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d325 >> 8u)));
  DEF_burstCount__h10081 = DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h10108 ? DEF_burstCount___1__h10116 : DEF_burstCount__h10075;
  DEF_addr__h10078 = DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h10108 ? DEF_addr___1__h10115 : DEF_addr__h10074;
  DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d339 = DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h10108 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d325 >> 6u))) == (tUInt8)4u : DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg__h10216;
  DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d335 = DEF_burstCount__h10081 == (tUInt8)2u;
  DEF_nextBurstCount__h10083 = (tUInt8)255u & (DEF_burstCount__h10081 - (tUInt8)1u);
  DEF_x__h10097 = (tUInt8)255u & (DEF_addr__h10078 + (tUInt8)1u);
  DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d342 = 8388607u & ((((((tUInt32)(DEF_addr__h10078)) << 15u) | (((tUInt32)(DEF_burstCount__h10081)) << 7u)) | (((tUInt32)(DEF_x_tag__h10306)) << 1u)) | (tUInt32)(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d339));
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.METH_write(DEF_x__h10097);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h10083);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d335);
  if (DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d339)
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d339);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d342);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d364;
  tUInt8 DEF_x__h10740;
  tUInt8 DEF_nextBurstCount__h10726;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d357;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d361;
  tUInt8 DEF_addr__h10721;
  tUInt8 DEF_burstCount___1__h10759;
  tUInt8 DEF_burstCount__h10724;
  tUInt8 DEF_x_tag__h10949;
  tUInt8 DEF_addr___1__h10758;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h10751;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg__h10859;
  tUInt8 DEF_addr__h10717;
  tUInt8 DEF_burstCount__h10718;
  tUInt32 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d347;
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d347 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h10718 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h10717 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg__h10859 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h10758 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d347 >> 14u);
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h10751 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h10949 = (tUInt8)((tUInt8)63u & DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d347);
  DEF_burstCount___1__h10759 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d347 >> 8u)));
  DEF_burstCount__h10724 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h10751 ? DEF_burstCount___1__h10759 : DEF_burstCount__h10718;
  DEF_addr__h10721 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h10751 ? DEF_addr___1__h10758 : DEF_addr__h10717;
  DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d361 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h10751 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d347 >> 6u))) == (tUInt8)4u : DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg__h10859;
  DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d357 = DEF_burstCount__h10724 == (tUInt8)2u;
  DEF_nextBurstCount__h10726 = (tUInt8)255u & (DEF_burstCount__h10724 - (tUInt8)1u);
  DEF_x__h10740 = (tUInt8)255u & (DEF_addr__h10721 + (tUInt8)1u);
  DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d364 = 8388607u & ((((((tUInt32)(DEF_addr__h10721)) << 15u) | (((tUInt32)(DEF_burstCount__h10724)) << 7u)) | (((tUInt32)(DEF_x_tag__h10949)) << 1u)) | (tUInt32)(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d361));
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.METH_write(DEF_x__h10740);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h10726);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d357);
  if (DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d361)
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d361);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d364);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_ctrlPort_writeDataRule()
{
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d375;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteDataFifo_first__76_ETC___d377;
  tUInt8 DEF_x__h11639;
  tUInt8 DEF_addr__h11462;
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_addr__h11462 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367 >> 15u);
  DEF_x__h11639 = (tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367 >> 1u));
  DEF_memPortal_ctrlPort_ctrlWriteDataFifo_first__76_ETC___d377 = (tUInt8)((tUInt8)1u & (INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_first() >> 7u));
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d368 = (tUInt8)((tUInt8)1u & DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367);
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d375 = DEF_addr__h11462 == (tUInt8)4u;
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_deq();
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d375)
    INST_memPortal_ctrlPort_interruptEnableReg.METH_write(DEF_memPortal_ctrlPort_ctrlWriteDataFifo_first__76_ETC___d377);
  if (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d368)
    INST_memPortal_ctrlPort_ctrlWriteDoneFifo.METH_enq(DEF_x__h11639);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_memslave_write_done()
{
  tUInt8 DEF_v__h12109;
  tUInt8 DEF_y_avValue__h13101;
  tUInt8 DEF_v__h12941;
  tUInt8 DEF_y_avValue__h13107;
  tUInt8 DEF_y_avValue__h13113;
  tUInt8 DEF_y_avValue__h13119;
  tUInt8 DEF_y_avValue__h13125;
  DEF_x__h14963 = INST_memPortal_memslave_ws.METH_first();
  DEF_y_avValue__h13125 = INST_memPortal_indicationMemSlaves_4_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h13119 = INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h13113 = INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.METH_first();
  DEF_v__h12941 = INST_memPortal_ctrlPort_ctrlWriteDoneFifo.METH_first();
  DEF_y_avValue__h13107 = INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h13101 = INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_first();
  switch (DEF_x__h14963) {
  case (tUInt8)0u:
    DEF_v__h12109 = DEF_v__h12941;
    break;
  case (tUInt8)1u:
    DEF_v__h12109 = DEF_y_avValue__h13101;
    break;
  case (tUInt8)2u:
    DEF_v__h12109 = DEF_y_avValue__h13107;
    break;
  case (tUInt8)3u:
    DEF_v__h12109 = DEF_y_avValue__h13113;
    break;
  case (tUInt8)4u:
    DEF_v__h12109 = DEF_y_avValue__h13119;
    break;
  case (tUInt8)5u:
    DEF_v__h12109 = DEF_y_avValue__h13125;
    break;
  default:
    DEF_v__h12109 = (tUInt8)42u;
  }
  DEF_memPortal_memslave_ws_first__81_EQ_5___d396 = DEF_x__h14963 == (tUInt8)5u;
  DEF_memPortal_memslave_ws_first__81_EQ_4___d395 = DEF_x__h14963 == (tUInt8)4u;
  DEF_memPortal_memslave_ws_first__81_EQ_3___d394 = DEF_x__h14963 == (tUInt8)3u;
  DEF_memPortal_memslave_ws_first__81_EQ_2___d393 = DEF_x__h14963 == (tUInt8)2u;
  DEF_memPortal_memslave_ws_first__81_EQ_0___d391 = DEF_x__h14963 == (tUInt8)0u;
  DEF_memPortal_memslave_ws_first__81_EQ_1___d392 = DEF_x__h14963 == (tUInt8)1u;
  if (DEF_memPortal_memslave_ws_first__81_EQ_0___d391)
    INST_memPortal_ctrlPort_ctrlWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__81_EQ_1___d392)
    INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__81_EQ_2___d393)
    INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__81_EQ_3___d394)
    INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__81_EQ_4___d395)
    INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__81_EQ_5___d396)
    INST_memPortal_indicationMemSlaves_4_fifoWriteDoneFifo.METH_deq();
  INST_memPortal_memslave_ws.METH_deq();
  INST_memPortal_memslave_doneFifo.METH_enq(DEF_v__h12109);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_memslave_req_aw()
{
  tUInt32 DEF_memPortal_memslave_req_aws_first____d415;
  DEF_x__h14963 = INST_memPortal_memslave_ws.METH_first();
  DEF_memPortal_memslave_req_aws_first____d415 = INST_memPortal_memslave_req_aws.METH_first();
  DEF_memPortal_memslave_ws_first__81_EQ_5___d396 = DEF_x__h14963 == (tUInt8)5u;
  DEF_memPortal_memslave_ws_first__81_EQ_4___d395 = DEF_x__h14963 == (tUInt8)4u;
  DEF_memPortal_memslave_ws_first__81_EQ_3___d394 = DEF_x__h14963 == (tUInt8)3u;
  DEF_memPortal_memslave_ws_first__81_EQ_2___d393 = DEF_x__h14963 == (tUInt8)2u;
  DEF_memPortal_memslave_ws_first__81_EQ_1___d392 = DEF_x__h14963 == (tUInt8)1u;
  DEF_memPortal_memslave_ws_first__81_EQ_0___d391 = DEF_x__h14963 == (tUInt8)0u;
  INST_memPortal_memslave_req_aws.METH_deq();
  if (DEF_memPortal_memslave_ws_first__81_EQ_0___d391)
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d415);
  if (DEF_memPortal_memslave_ws_first__81_EQ_1___d392)
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d415);
  if (DEF_memPortal_memslave_ws_first__81_EQ_2___d393)
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d415);
  if (DEF_memPortal_memslave_ws_first__81_EQ_3___d394)
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d415);
  if (DEF_memPortal_memslave_ws_first__81_EQ_5___d396)
    INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d415);
  if (DEF_memPortal_memslave_ws_first__81_EQ_4___d395)
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d415);
}

void MOD_mkDmaIndicationProxySynth::RL_memPortal_memslave_req_ar()
{
  tUInt8 DEF_NOT_dut_rv_portalIfc_indications_0_notEmpty__9_ETC___d432;
  tUInt8 DEF_NOT_dut_rv_portalIfc_indications_1_notEmpty__2_ETC___d435;
  tUInt8 DEF_NOT_dut_rv_portalIfc_indications_2_notEmpty__8_ETC___d438;
  tUInt8 DEF_NOT_dut_rv_portalIfc_indications_3_notEmpty__5_ETC___d441;
  tUInt8 DEF_NOT_dut_rv_portalIfc_indications_4_notEmpty__1_ETC___d444;
  tUInt32 DEF_memPortal_memslave_req_ars_first____d429;
  DEF_x__h13957 = INST_memPortal_memslave_rs.METH_first();
  DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 = INST_dut_rv.METH_portalIfc_indications_0_notEmpty();
  DEF_memPortal_memslave_req_ars_first____d429 = INST_memPortal_memslave_req_ars.METH_first();
  DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 = INST_dut_rv.METH_portalIfc_indications_1_notEmpty();
  DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 = INST_dut_rv.METH_portalIfc_indications_2_notEmpty();
  DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 = INST_dut_rv.METH_portalIfc_indications_3_notEmpty();
  DEF_dut_rv_portalIfc_indications_4_notEmpty____d315 = INST_dut_rv.METH_portalIfc_indications_4_notEmpty();
  DEF_memPortal_memslave_rs_first__18_EQ_5___d442 = DEF_x__h13957 == (tUInt8)5u;
  DEF_memPortal_memslave_rs_first__18_EQ_4___d439 = DEF_x__h13957 == (tUInt8)4u;
  DEF_memPortal_memslave_rs_first__18_EQ_3___d436 = DEF_x__h13957 == (tUInt8)3u;
  DEF_memPortal_memslave_rs_first__18_EQ_2___d433 = DEF_x__h13957 == (tUInt8)2u;
  DEF_memPortal_memslave_rs_first__18_EQ_1___d430 = DEF_x__h13957 == (tUInt8)1u;
  DEF_memPortal_memslave_rs_first__18_EQ_0___d428 = DEF_x__h13957 == (tUInt8)0u;
  DEF_NOT_dut_rv_portalIfc_indications_3_notEmpty__5_ETC___d441 = !DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 && DEF_memPortal_memslave_rs_first__18_EQ_4___d439;
  DEF_NOT_dut_rv_portalIfc_indications_4_notEmpty__1_ETC___d444 = !DEF_dut_rv_portalIfc_indications_4_notEmpty____d315 && DEF_memPortal_memslave_rs_first__18_EQ_5___d442;
  DEF_NOT_dut_rv_portalIfc_indications_2_notEmpty__8_ETC___d438 = !DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 && DEF_memPortal_memslave_rs_first__18_EQ_3___d436;
  DEF_NOT_dut_rv_portalIfc_indications_1_notEmpty__2_ETC___d435 = !DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 && DEF_memPortal_memslave_rs_first__18_EQ_2___d433;
  DEF_NOT_dut_rv_portalIfc_indications_0_notEmpty__9_ETC___d432 = !DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 && DEF_memPortal_memslave_rs_first__18_EQ_1___d430;
  INST_memPortal_memslave_req_ars.METH_deq();
  if (DEF_memPortal_memslave_rs_first__18_EQ_0___d428)
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d429);
  if (DEF_memPortal_memslave_rs_first__18_EQ_1___d430)
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d429);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_dut_rv_portalIfc_indications_0_notEmpty__9_ETC___d432)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
  if (DEF_memPortal_memslave_rs_first__18_EQ_2___d433)
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d429);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_dut_rv_portalIfc_indications_1_notEmpty__2_ETC___d435)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
  if (DEF_memPortal_memslave_rs_first__18_EQ_3___d436)
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d429);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_dut_rv_portalIfc_indications_2_notEmpty__8_ETC___d438)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
  if (DEF_memPortal_memslave_rs_first__18_EQ_4___d439)
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d429);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_dut_rv_portalIfc_indications_3_notEmpty__5_ETC___d441)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
  if (DEF_memPortal_memslave_rs_first__18_EQ_5___d442)
    INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d429);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_dut_rv_portalIfc_indications_4_notEmpty__1_ETC___d444)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}


/* Methods */

tUInt32 MOD_mkDmaIndicationProxySynth::METH_portalIfc_ifcType()
{
  tUInt32 PORT_portalIfc_ifcType;
  PORT_portalIfc_ifcType = INST_dut_rv.METH_portalIfc_ifcType();
  return PORT_portalIfc_ifcType;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_ifcType()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_ifcType;
  tUInt8 PORT_RDY_portalIfc_ifcType;
  DEF_CAN_FIRE_portalIfc_ifcType = (tUInt8)1u;
  PORT_RDY_portalIfc_ifcType = DEF_CAN_FIRE_portalIfc_ifcType;
  return PORT_RDY_portalIfc_ifcType;
}

tUInt32 MOD_mkDmaIndicationProxySynth::METH_portalIfc_ifcId()
{
  tUInt32 PORT_portalIfc_ifcId;
  PORT_portalIfc_ifcId = INST_dut_rv.METH_portalIfc_ifcId();
  return PORT_portalIfc_ifcId;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_ifcId()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_ifcId;
  tUInt8 PORT_RDY_portalIfc_ifcId;
  DEF_CAN_FIRE_portalIfc_ifcId = (tUInt8)1u;
  PORT_RDY_portalIfc_ifcId = DEF_CAN_FIRE_portalIfc_ifcId;
  return PORT_RDY_portalIfc_ifcId;
}

void MOD_mkDmaIndicationProxySynth::METH_portalIfc_slave_read_server_readReq_put(tUInt32 ARG_portalIfc_slave_read_server_readReq_put)
{
  tUInt8 DEF_NOT_portalIfc_slave_read_server_readReq_put_BI_ETC___d448;
  tUInt8 DEF_x__h13901;
  tUInt8 DEF_req_burstLen__h13823;
  tUInt32 DEF_portalIfc_slave_read_server_readReq_put_BITS_2_ETC___d445;
  DEF_portalIfc_slave_read_server_readReq_put_BITS_2_ETC___d445 = (tUInt32)(4194303u & ARG_portalIfc_slave_read_server_readReq_put);
  DEF_req_burstLen__h13823 = (tUInt8)((tUInt8)255u & (ARG_portalIfc_slave_read_server_readReq_put >> 6u));
  DEF_x__h13901 = (tUInt8)((tUInt8)7u & (ARG_portalIfc_slave_read_server_readReq_put >> 22u));
  DEF_NOT_portalIfc_slave_read_server_readReq_put_BI_ETC___d448 = !(DEF_req_burstLen__h13823 <= (tUInt8)4u);
  INST_memPortal_memslave_req_ars.METH_enq(DEF_portalIfc_slave_read_server_readReq_put_BITS_2_ETC___d445);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_portalIfc_slave_read_server_readReq_put_BI_ETC___d448)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_2, DEF_req_burstLen__h13823);
  INST_memPortal_memslave_rs.METH_enq(DEF_x__h13901);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_slave_read_server_readReq_put()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put;
  tUInt8 PORT_RDY_portalIfc_slave_read_server_readReq_put;
  DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put = INST_memPortal_memslave_req_ars.METH_i_notFull() && INST_memPortal_memslave_rs.METH_i_notFull();
  PORT_RDY_portalIfc_slave_read_server_readReq_put = DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put;
  return PORT_RDY_portalIfc_slave_read_server_readReq_put;
}

tUInt64 MOD_mkDmaIndicationProxySynth::METH_portalIfc_slave_read_server_readData_get()
{
  tUInt32 DEF__theResult___snd__h14336;
  tUInt32 DEF_v___1__h14657;
  tUInt32 DEF_y_avValue_data__h14282;
  tUInt8 DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512;
  tUInt8 DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504;
  tUInt32 DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496;
  tUInt8 DEF_y_avValue_tag__h14283;
  tUInt8 DEF_addr__h14278;
  tUInt32 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d452;
  tUInt32 DEF_v___1__h14670;
  tUInt32 DEF_v___1__h14667;
  tUInt32 DEF_v___1__h14664;
  tUInt64 DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d485;
  tUInt64 DEF_memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d487;
  tUInt64 DEF_memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d489;
  tUInt64 DEF_memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d491;
  tUInt64 DEF_memPortal_indicationMemSlaves_4_fifoReadDataFi_ETC___d493;
  tUInt64 PORT_portalIfc_slave_read_server_readData_get;
  DEF_x__h13957 = INST_memPortal_memslave_rs.METH_first();
  DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 = INST_dut_rv.METH_portalIfc_indications_0_notEmpty();
  DEF_memPortal_indicationMemSlaves_4_fifoReadDataFi_ETC___d493 = INST_memPortal_indicationMemSlaves_4_fifoReadDataFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d491 = INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d489 = INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d485 = INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d487 = INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.METH_first();
  DEF_v___1__h14664 = INST_memPortal_ctrlPort_outOfRangeWriteCount.METH_read();
  DEF_v___1__h14667 = INST_memPortal_ctrlPort_outOfRangeReadCountReg.METH_read();
  DEF_v___1__h14670 = INST_memPortal_ctrlPort_underflowReadCountReg.METH_read();
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d452 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 = INST_dut_rv.METH_portalIfc_indications_1_notEmpty();
  DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 = INST_dut_rv.METH_portalIfc_indications_2_notEmpty();
  DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 = INST_dut_rv.METH_portalIfc_indications_3_notEmpty();
  DEF_dut_rv_portalIfc_indications_4_notEmpty____d315 = INST_dut_rv.METH_portalIfc_indications_4_notEmpty();
  DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458 = DEF_dut_rv_portalIfc_indications_4_notEmpty____d315 || (DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 || (DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 || (DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 || DEF_dut_rv_portalIfc_indications_0_notEmpty____d59)));
  DEF_addr__h14278 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d452 >> 15u);
  DEF_memPortal_ctrlPort_interruptEnableReg__h14680 = INST_memPortal_ctrlPort_interruptEnableReg.METH_read();
  DEF_y_avValue_tag__h14283 = (tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d452 >> 1u));
  switch (DEF_x__h13957) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 = DEF_y_avValue_tag__h14283;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d485 >> 1u));
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d487 >> 1u));
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d489 >> 1u));
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d491 >> 1u));
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_4_fifoReadDataFi_ETC___d493 >> 1u));
    break;
  default:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504 = (tUInt8)42u;
  }
  switch (DEF_x__h13957) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 = (tUInt8)((tUInt8)1u & DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d452);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d485);
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d487);
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d489);
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d491);
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_4_fifoReadDataFi_ETC___d493);
    break;
  default:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512 = (tUInt8)0u;
  }
  DEF__theResult___snd__h14336 = DEF_dut_rv_portalIfc_indications_4_notEmpty____d315 ? 4u : (DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 ? 3u : (DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 ? 2u : (DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 ? 1u : (DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 ? 0u : 4294967295u))));
  DEF_v___1__h14657 = DEF__theResult___snd__h14336 + 1u;
  switch (DEF_addr__h14278) {
  case (tUInt8)24u:
    DEF_y_avValue_data__h14282 = DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458 ? DEF_v___1__h14657 : 0u;
    break;
  case (tUInt8)20u:
    DEF_y_avValue_data__h14282 = DEF_v___1__h14664;
    break;
  case (tUInt8)16u:
    DEF_y_avValue_data__h14282 = DEF_v___1__h14667;
    break;
  case (tUInt8)12u:
    DEF_y_avValue_data__h14282 = DEF_v___1__h14670;
    break;
  case (tUInt8)8u:
    DEF_y_avValue_data__h14282 = 7u;
    break;
  case (tUInt8)4u:
    DEF_y_avValue_data__h14282 = DEF_memPortal_ctrlPort_interruptEnableReg__h14680 ? 1u : 0u;
    break;
  case (tUInt8)0u:
    DEF_y_avValue_data__h14282 = DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458 ? 1u : 0u;
    break;
  default:
    DEF_y_avValue_data__h14282 = 5899680u;
  }
  switch (DEF_x__h13957) {
  case (tUInt8)0u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 = DEF_y_avValue_data__h14282;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 = (tUInt32)(DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d485 >> 7u);
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 = (tUInt32)(DEF_memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d487 >> 7u);
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 = (tUInt32)(DEF_memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d489 >> 7u);
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 = (tUInt32)(DEF_memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d491 >> 7u);
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 = (tUInt32)(DEF_memPortal_indicationMemSlaves_4_fifoReadDataFi_ETC___d493 >> 7u);
    break;
  default:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496 = 2863311530u;
  }
  PORT_portalIfc_slave_read_server_readData_get = 549755813887llu & (((((tUInt64)(DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d496)) << 7u) | (((tUInt64)(DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d504)) << 1u)) | (tUInt64)(DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d512));
  DEF_memPortal_memslave_rs_first__18_EQ_5___d442 = DEF_x__h13957 == (tUInt8)5u;
  DEF_memPortal_memslave_rs_first__18_EQ_4___d439 = DEF_x__h13957 == (tUInt8)4u;
  DEF_memPortal_memslave_rs_first__18_EQ_3___d436 = DEF_x__h13957 == (tUInt8)3u;
  DEF_memPortal_memslave_rs_first__18_EQ_2___d433 = DEF_x__h13957 == (tUInt8)2u;
  DEF_memPortal_memslave_rs_first__18_EQ_1___d430 = DEF_x__h13957 == (tUInt8)1u;
  DEF_memPortal_memslave_rs_first__18_EQ_0___d428 = DEF_x__h13957 == (tUInt8)0u;
  if (DEF_memPortal_memslave_rs_first__18_EQ_0___d428)
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__18_EQ_1___d430)
    INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__18_EQ_2___d433)
    INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__18_EQ_3___d436)
    INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__18_EQ_4___d439)
    INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__18_EQ_5___d442)
    INST_memPortal_indicationMemSlaves_4_fifoReadDataFifo.METH_deq();
  INST_memPortal_memslave_rs.METH_deq();
  return PORT_portalIfc_slave_read_server_readData_get;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_slave_read_server_readData_get()
{
  tUInt8 DEF_CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519;
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get;
  tUInt8 PORT_RDY_portalIfc_slave_read_server_readData_get;
  DEF_memPortal_memslave_rs_i_notEmpty____d417 = INST_memPortal_memslave_rs.METH_i_notEmpty();
  DEF_x__h13957 = INST_memPortal_memslave_rs.METH_first();
  switch (DEF_x__h13957) {
  case (tUInt8)0u:
    DEF_CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)1u:
    DEF_CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 = INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_i_notEmpty();
    break;
  case (tUInt8)2u:
    DEF_CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 = INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.METH_i_notEmpty();
    break;
  case (tUInt8)3u:
    DEF_CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 = INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.METH_i_notEmpty();
    break;
  case (tUInt8)4u:
    DEF_CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 = INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.METH_i_notEmpty();
    break;
  case (tUInt8)5u:
    DEF_CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 = INST_memPortal_indicationMemSlaves_4_fifoReadDataFifo.METH_i_notEmpty();
    break;
  default:
    DEF_CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519 = (tUInt8)1u;
  }
  DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get = DEF_memPortal_memslave_rs_i_notEmpty____d417 && DEF_CASE_memPortal_memslave_rs_first__18_0_memPort_ETC___d519;
  PORT_RDY_portalIfc_slave_read_server_readData_get = DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get;
  return PORT_RDY_portalIfc_slave_read_server_readData_get;
}

void MOD_mkDmaIndicationProxySynth::METH_portalIfc_slave_write_server_writeReq_put(tUInt32 ARG_portalIfc_slave_write_server_writeReq_put)
{
  tUInt8 DEF_NOT_portalIfc_slave_write_server_writeReq_put__ETC___d523;
  tUInt8 DEF_x__h14914;
  tUInt8 DEF_req_burstLen__h14836;
  tUInt32 DEF_portalIfc_slave_write_server_writeReq_put_BITS_ETC___d520;
  DEF_portalIfc_slave_write_server_writeReq_put_BITS_ETC___d520 = (tUInt32)(4194303u & ARG_portalIfc_slave_write_server_writeReq_put);
  DEF_req_burstLen__h14836 = (tUInt8)((tUInt8)255u & (ARG_portalIfc_slave_write_server_writeReq_put >> 6u));
  DEF_x__h14914 = (tUInt8)((tUInt8)7u & (ARG_portalIfc_slave_write_server_writeReq_put >> 22u));
  DEF_NOT_portalIfc_slave_write_server_writeReq_put__ETC___d523 = !(DEF_req_burstLen__h14836 <= (tUInt8)4u);
  INST_memPortal_memslave_req_aws.METH_enq(DEF_portalIfc_slave_write_server_writeReq_put_BITS_ETC___d520);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_portalIfc_slave_write_server_writeReq_put__ETC___d523)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_3, DEF_req_burstLen__h14836);
  INST_memPortal_memslave_ws.METH_enq(DEF_x__h14914);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_slave_write_server_writeReq_put()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeReq_put;
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put = INST_memPortal_memslave_req_aws.METH_i_notFull() && INST_memPortal_memslave_ws.METH_i_notFull();
  PORT_RDY_portalIfc_slave_write_server_writeReq_put = DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put;
  return PORT_RDY_portalIfc_slave_write_server_writeReq_put;
}

void MOD_mkDmaIndicationProxySynth::METH_portalIfc_slave_write_server_writeData_put(tUInt64 ARG_portalIfc_slave_write_server_writeData_put)
{
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d529;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d533;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d537;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d541;
  tUInt8 DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d545;
  tUInt8 DEF_x__h15279;
  tUInt8 DEF_x__h15305;
  tUInt8 DEF_x__h15331;
  tUInt8 DEF_x__h15357;
  tUInt8 DEF_x__h15383;
  DEF_x__h14963 = INST_memPortal_memslave_ws.METH_first();
  DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543 = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_x__h15383 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543 >> 1u));
  DEF_x__h15357 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539 >> 1u));
  DEF_x__h15331 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535 >> 1u));
  DEF_x__h15305 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531 >> 1u));
  DEF_x__h15279 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527 >> 1u));
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539);
  DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543);
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535);
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531);
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527);
  DEF_memPortal_memslave_ws_first__81_EQ_5___d396 = DEF_x__h14963 == (tUInt8)5u;
  DEF_memPortal_memslave_ws_first__81_EQ_4___d395 = DEF_x__h14963 == (tUInt8)4u;
  DEF_memPortal_memslave_ws_first__81_EQ_3___d394 = DEF_x__h14963 == (tUInt8)3u;
  DEF_memPortal_memslave_ws_first__81_EQ_2___d393 = DEF_x__h14963 == (tUInt8)2u;
  DEF_memPortal_memslave_ws_first__81_EQ_1___d392 = DEF_x__h14963 == (tUInt8)1u;
  DEF_memPortal_memslave_ws_first__81_EQ_0___d391 = DEF_x__h14963 == (tUInt8)0u;
  DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d545 = DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544 && DEF_memPortal_memslave_ws_first__81_EQ_5___d396;
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d541 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540 && DEF_memPortal_memslave_ws_first__81_EQ_4___d395;
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d537 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536 && DEF_memPortal_memslave_ws_first__81_EQ_3___d394;
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d533 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532 && DEF_memPortal_memslave_ws_first__81_EQ_2___d393;
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d529 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528 && DEF_memPortal_memslave_ws_first__81_EQ_1___d392;
  if (DEF_memPortal_memslave_ws_first__81_EQ_0___d391)
    INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_enq(ARG_portalIfc_slave_write_server_writeData_put);
  if (DEF_memPortal_memslave_ws_first__81_EQ_1___d392)
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d529)
    INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_enq(DEF_x__h15279);
  if (DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d533)
    INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.METH_enq(DEF_x__h15305);
  if (DEF_memPortal_memslave_ws_first__81_EQ_2___d393)
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__81_EQ_3___d394)
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d537)
    INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.METH_enq(DEF_x__h15331);
  if (DEF_memPortal_memslave_ws_first__81_EQ_4___d395)
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d541)
    INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.METH_enq(DEF_x__h15357);
  if (DEF_memPortal_memslave_ws_first__81_EQ_5___d396)
    INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d545)
    INST_memPortal_indicationMemSlaves_4_fifoWriteDoneFifo.METH_enq(DEF_x__h15383);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_slave_write_server_writeData_put()
{
  tUInt8 DEF_CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573;
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeData_put;
  DEF_memPortal_memslave_ws_i_notEmpty____d379 = INST_memPortal_memslave_ws.METH_i_notEmpty();
  DEF_x__h14963 = INST_memPortal_memslave_ws.METH_first();
  DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543 = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543);
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539);
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535);
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527);
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531);
  switch (DEF_x__h14963) {
  case (tUInt8)0u:
    DEF_CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 = INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_i_notFull();
    break;
  case (tUInt8)1u:
    DEF_CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528 || INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_i_notFull());
    break;
  case (tUInt8)2u:
    DEF_CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532 || INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.METH_i_notFull());
    break;
  case (tUInt8)3u:
    DEF_CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536 || INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.METH_i_notFull());
    break;
  case (tUInt8)4u:
    DEF_CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540 || INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.METH_i_notFull());
    break;
  case (tUInt8)5u:
    DEF_CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544 || INST_memPortal_indicationMemSlaves_4_fifoWriteDoneFifo.METH_i_notFull());
    break;
  default:
    DEF_CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573 = (tUInt8)1u;
  }
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put = DEF_memPortal_memslave_ws_i_notEmpty____d379 && DEF_CASE_memPortal_memslave_ws_first__81_0_memPort_ETC___d573;
  PORT_RDY_portalIfc_slave_write_server_writeData_put = DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put;
  return PORT_RDY_portalIfc_slave_write_server_writeData_put;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_portalIfc_slave_write_server_writeDone_get()
{
  tUInt8 DEF_portalIfc_slave_write_server_writeDone_get__avValue1;
  tUInt8 PORT_portalIfc_slave_write_server_writeDone_get;
  DEF_portalIfc_slave_write_server_writeDone_get__avValue1 = INST_memPortal_memslave_doneFifo.METH_first();
  PORT_portalIfc_slave_write_server_writeDone_get = DEF_portalIfc_slave_write_server_writeDone_get__avValue1;
  INST_memPortal_memslave_doneFifo.METH_deq();
  return PORT_portalIfc_slave_write_server_writeDone_get;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_slave_write_server_writeDone_get()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeDone_get;
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get = INST_memPortal_memslave_doneFifo.METH_i_notEmpty();
  PORT_RDY_portalIfc_slave_write_server_writeDone_get = DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get;
  return PORT_RDY_portalIfc_slave_write_server_writeDone_get;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_portalIfc_interrupt__read()
{
  tUInt8 PORT_portalIfc_interrupt__read;
  DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 = INST_dut_rv.METH_portalIfc_indications_0_notEmpty();
  DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 = INST_dut_rv.METH_portalIfc_indications_1_notEmpty();
  DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 = INST_dut_rv.METH_portalIfc_indications_2_notEmpty();
  DEF_dut_rv_portalIfc_indications_4_notEmpty____d315 = INST_dut_rv.METH_portalIfc_indications_4_notEmpty();
  DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 = INST_dut_rv.METH_portalIfc_indications_3_notEmpty();
  DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458 = DEF_dut_rv_portalIfc_indications_4_notEmpty____d315 || (DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 || (DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 || (DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 || DEF_dut_rv_portalIfc_indications_0_notEmpty____d59)));
  DEF_memPortal_ctrlPort_interruptEnableReg__h14680 = INST_memPortal_ctrlPort_interruptEnableReg.METH_read();
  PORT_portalIfc_interrupt__read = DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458 && DEF_memPortal_ctrlPort_interruptEnableReg__h14680;
  return PORT_portalIfc_interrupt__read;
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_portalIfc_interrupt__read()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_interrupt__read;
  tUInt8 PORT_RDY_portalIfc_interrupt__read;
  DEF_CAN_FIRE_portalIfc_interrupt__read = (tUInt8)1u;
  PORT_RDY_portalIfc_interrupt__read = DEF_CAN_FIRE_portalIfc_interrupt__read;
  return PORT_RDY_portalIfc_interrupt__read;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_configResp(tUInt32 ARG_ifc_configResp_pointer)
{
  INST_dut_rv.METH_ifc_configResp(ARG_ifc_configResp_pointer);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_configResp()
{
  tUInt8 DEF_CAN_FIRE_ifc_configResp;
  tUInt8 PORT_RDY_ifc_configResp;
  DEF_CAN_FIRE_ifc_configResp = INST_dut_rv.METH_RDY_ifc_configResp();
  PORT_RDY_ifc_configResp = DEF_CAN_FIRE_ifc_configResp;
  return PORT_RDY_ifc_configResp;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_addrResponse(tUInt64 ARG_ifc_addrResponse_physAddr)
{
  INST_dut_rv.METH_ifc_addrResponse(ARG_ifc_addrResponse_physAddr);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_addrResponse()
{
  tUInt8 DEF_CAN_FIRE_ifc_addrResponse;
  tUInt8 PORT_RDY_ifc_addrResponse;
  DEF_CAN_FIRE_ifc_addrResponse = INST_dut_rv.METH_RDY_ifc_addrResponse();
  PORT_RDY_ifc_addrResponse = DEF_CAN_FIRE_ifc_addrResponse;
  return PORT_RDY_ifc_addrResponse;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_reportStateDbg(tUWide ARG_ifc_reportStateDbg_rec)
{
  PORT_ifc_reportStateDbg_rec = ARG_ifc_reportStateDbg_rec;
  INST_dut_rv.METH_ifc_reportStateDbg(ARG_ifc_reportStateDbg_rec);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_reportStateDbg()
{
  tUInt8 DEF_CAN_FIRE_ifc_reportStateDbg;
  tUInt8 PORT_RDY_ifc_reportStateDbg;
  DEF_CAN_FIRE_ifc_reportStateDbg = INST_dut_rv.METH_RDY_ifc_reportStateDbg();
  PORT_RDY_ifc_reportStateDbg = DEF_CAN_FIRE_ifc_reportStateDbg;
  return PORT_RDY_ifc_reportStateDbg;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_reportMemoryTraffic(tUInt64 ARG_ifc_reportMemoryTraffic_words)
{
  INST_dut_rv.METH_ifc_reportMemoryTraffic(ARG_ifc_reportMemoryTraffic_words);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_reportMemoryTraffic()
{
  tUInt8 DEF_CAN_FIRE_ifc_reportMemoryTraffic;
  tUInt8 PORT_RDY_ifc_reportMemoryTraffic;
  DEF_CAN_FIRE_ifc_reportMemoryTraffic = INST_dut_rv.METH_RDY_ifc_reportMemoryTraffic();
  PORT_RDY_ifc_reportMemoryTraffic = DEF_CAN_FIRE_ifc_reportMemoryTraffic;
  return PORT_RDY_ifc_reportMemoryTraffic;
}

void MOD_mkDmaIndicationProxySynth::METH_ifc_dmaError(tUInt32 ARG_ifc_dmaError_code,
						      tUInt32 ARG_ifc_dmaError_pointer,
						      tUInt64 ARG_ifc_dmaError_offset,
						      tUInt64 ARG_ifc_dmaError_extra)
{
  INST_dut_rv.METH_ifc_dmaError(ARG_ifc_dmaError_code,
				ARG_ifc_dmaError_pointer,
				ARG_ifc_dmaError_offset,
				ARG_ifc_dmaError_extra);
}

tUInt8 MOD_mkDmaIndicationProxySynth::METH_RDY_ifc_dmaError()
{
  tUInt8 DEF_CAN_FIRE_ifc_dmaError;
  tUInt8 PORT_RDY_ifc_dmaError;
  DEF_CAN_FIRE_ifc_dmaError = INST_dut_rv.METH_RDY_ifc_dmaError();
  PORT_RDY_ifc_dmaError = DEF_CAN_FIRE_ifc_dmaError;
  return PORT_RDY_ifc_dmaError;
}


/* Reset routines */

void MOD_mkDmaIndicationProxySynth::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_memPortal_putFailedIndicationFifo.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_ws.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_rs.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_req_aws.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_req_ars.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_doneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoReadDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_underflowReadCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_outOfRangeWriteCount.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_outOfRangeReadCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_interruptEnableReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_dut_rv.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkDmaIndicationProxySynth::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkDmaIndicationProxySynth::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_dut_rv.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_interruptEnableReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_outOfRangeReadCountReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_outOfRangeWriteCount.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_underflowReadCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoReadDataFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_4_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_memslave_doneFifo.dump_state(indent + 2u);
  INST_memPortal_memslave_req_ars.dump_state(indent + 2u);
  INST_memPortal_memslave_req_aws.dump_state(indent + 2u);
  INST_memPortal_memslave_rs.dump_state(indent + 2u);
  INST_memPortal_memslave_ws.dump_state(indent + 2u);
  INST_memPortal_putFailedIndicationFifo.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkDmaIndicationProxySynth::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 146u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_rv_portalIfc_indications_0_notEmpty____d59", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_rv_portalIfc_indications_1_notEmpty____d123", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_rv_portalIfc_indications_2_notEmpty____d187", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_rv_portalIfc_indications_3_notEmpty____d251", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_rv_portalIfc_indications_4_notEmpty____d315", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d368", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_ctrlPort_interruptEnableReg__h14680", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d303", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d304", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d305", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__18_EQ_0___d428", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__18_EQ_1___d430", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__18_EQ_2___d433", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__18_EQ_3___d436", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__18_EQ_4___d439", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__18_EQ_5___d442", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_i_notEmpty____d417", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__81_EQ_0___d391", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__81_EQ_1___d392", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__81_EQ_2___d393", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__81_EQ_3___d394", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__81_EQ_4___d395", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__81_EQ_5___d396", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_i_notEmpty____d379", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13957", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14963", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ifc_reportStateDbg_rec", 128u);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_interruptEnableReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_outOfRangeReadCountReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_outOfRangeWriteCount.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_underflowReadCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoReadDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_4_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_memslave_doneFifo.dump_VCD_defs(num);
  num = INST_memPortal_memslave_req_ars.dump_VCD_defs(num);
  num = INST_memPortal_memslave_req_aws.dump_VCD_defs(num);
  num = INST_memPortal_memslave_rs.dump_VCD_defs(num);
  num = INST_memPortal_memslave_ws.dump_VCD_defs(num);
  num = INST_memPortal_putFailedIndicationFifo.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_dut_rv.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkDmaIndicationProxySynth::dump_VCD(tVCDDumpType dt,
					     unsigned int levels,
					     MOD_mkDmaIndicationProxySynth &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkDmaIndicationProxySynth::vcd_defs(tVCDDumpType dt,
					     MOD_mkDmaIndicationProxySynth &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 128u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_dut_rv_portalIfc_indications_0_notEmpty____d59) != DEF_dut_rv_portalIfc_indications_0_notEmpty____d59)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_rv_portalIfc_indications_0_notEmpty____d59, 1u);
	backing.DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 = DEF_dut_rv_portalIfc_indications_0_notEmpty____d59;
      }
      ++num;
      if ((backing.DEF_dut_rv_portalIfc_indications_1_notEmpty____d123) != DEF_dut_rv_portalIfc_indications_1_notEmpty____d123)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_rv_portalIfc_indications_1_notEmpty____d123, 1u);
	backing.DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 = DEF_dut_rv_portalIfc_indications_1_notEmpty____d123;
      }
      ++num;
      if ((backing.DEF_dut_rv_portalIfc_indications_2_notEmpty____d187) != DEF_dut_rv_portalIfc_indications_2_notEmpty____d187)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_rv_portalIfc_indications_2_notEmpty____d187, 1u);
	backing.DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 = DEF_dut_rv_portalIfc_indications_2_notEmpty____d187;
      }
      ++num;
      if ((backing.DEF_dut_rv_portalIfc_indications_3_notEmpty____d251) != DEF_dut_rv_portalIfc_indications_3_notEmpty____d251)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_rv_portalIfc_indications_3_notEmpty____d251, 1u);
	backing.DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 = DEF_dut_rv_portalIfc_indications_3_notEmpty____d251;
      }
      ++num;
      if ((backing.DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458) != DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458, 1u);
	backing.DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458 = DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458;
      }
      ++num;
      if ((backing.DEF_dut_rv_portalIfc_indications_4_notEmpty____d315) != DEF_dut_rv_portalIfc_indications_4_notEmpty____d315)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_rv_portalIfc_indications_4_notEmpty____d315, 1u);
	backing.DEF_dut_rv_portalIfc_indications_4_notEmpty____d315 = DEF_dut_rv_portalIfc_indications_4_notEmpty____d315;
      }
      ++num;
      if ((backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367) != DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367, 23u);
	backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367;
      }
      ++num;
      if ((backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d368) != DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d368)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d368, 1u);
	backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d368 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d368;
      }
      ++num;
      if ((backing.DEF_memPortal_ctrlPort_interruptEnableReg__h14680) != DEF_memPortal_ctrlPort_interruptEnableReg__h14680)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_ctrlPort_interruptEnableReg__h14680, 1u);
	backing.DEF_memPortal_ctrlPort_interruptEnableReg__h14680 = DEF_memPortal_ctrlPort_interruptEnableReg__h14680;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47) != DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47, 23u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48) != DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48, 8u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49) != DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49, 1u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527) != DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527, 23u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528) != DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528, 1u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111) != DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111, 23u);
	backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112) != DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112, 8u);
	backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113) != DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113, 1u);
	backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531) != DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531, 23u);
	backing.DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532) != DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532, 1u);
	backing.DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175) != DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175, 23u);
	backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176) != DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176, 8u);
	backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177) != DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177, 1u);
	backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535) != DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535, 23u);
	backing.DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536) != DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536, 1u);
	backing.DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239) != DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239, 23u);
	backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240) != DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240, 8u);
	backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241) != DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241, 1u);
	backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539) != DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539, 23u);
	backing.DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540) != DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540, 1u);
	backing.DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d303) != DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d303)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d303, 23u);
	backing.DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d303 = DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d303;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d304) != DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d304)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d304, 8u);
	backing.DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d304 = DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d304;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d305) != DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d305)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d305, 1u);
	backing.DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d305 = DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d305;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543) != DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543, 23u);
	backing.DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543 = DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544) != DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544, 1u);
	backing.DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544 = DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__18_EQ_0___d428) != DEF_memPortal_memslave_rs_first__18_EQ_0___d428)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__18_EQ_0___d428, 1u);
	backing.DEF_memPortal_memslave_rs_first__18_EQ_0___d428 = DEF_memPortal_memslave_rs_first__18_EQ_0___d428;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__18_EQ_1___d430) != DEF_memPortal_memslave_rs_first__18_EQ_1___d430)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__18_EQ_1___d430, 1u);
	backing.DEF_memPortal_memslave_rs_first__18_EQ_1___d430 = DEF_memPortal_memslave_rs_first__18_EQ_1___d430;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__18_EQ_2___d433) != DEF_memPortal_memslave_rs_first__18_EQ_2___d433)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__18_EQ_2___d433, 1u);
	backing.DEF_memPortal_memslave_rs_first__18_EQ_2___d433 = DEF_memPortal_memslave_rs_first__18_EQ_2___d433;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__18_EQ_3___d436) != DEF_memPortal_memslave_rs_first__18_EQ_3___d436)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__18_EQ_3___d436, 1u);
	backing.DEF_memPortal_memslave_rs_first__18_EQ_3___d436 = DEF_memPortal_memslave_rs_first__18_EQ_3___d436;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__18_EQ_4___d439) != DEF_memPortal_memslave_rs_first__18_EQ_4___d439)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__18_EQ_4___d439, 1u);
	backing.DEF_memPortal_memslave_rs_first__18_EQ_4___d439 = DEF_memPortal_memslave_rs_first__18_EQ_4___d439;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__18_EQ_5___d442) != DEF_memPortal_memslave_rs_first__18_EQ_5___d442)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__18_EQ_5___d442, 1u);
	backing.DEF_memPortal_memslave_rs_first__18_EQ_5___d442 = DEF_memPortal_memslave_rs_first__18_EQ_5___d442;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_i_notEmpty____d417) != DEF_memPortal_memslave_rs_i_notEmpty____d417)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_i_notEmpty____d417, 1u);
	backing.DEF_memPortal_memslave_rs_i_notEmpty____d417 = DEF_memPortal_memslave_rs_i_notEmpty____d417;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__81_EQ_0___d391) != DEF_memPortal_memslave_ws_first__81_EQ_0___d391)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__81_EQ_0___d391, 1u);
	backing.DEF_memPortal_memslave_ws_first__81_EQ_0___d391 = DEF_memPortal_memslave_ws_first__81_EQ_0___d391;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__81_EQ_1___d392) != DEF_memPortal_memslave_ws_first__81_EQ_1___d392)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__81_EQ_1___d392, 1u);
	backing.DEF_memPortal_memslave_ws_first__81_EQ_1___d392 = DEF_memPortal_memslave_ws_first__81_EQ_1___d392;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__81_EQ_2___d393) != DEF_memPortal_memslave_ws_first__81_EQ_2___d393)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__81_EQ_2___d393, 1u);
	backing.DEF_memPortal_memslave_ws_first__81_EQ_2___d393 = DEF_memPortal_memslave_ws_first__81_EQ_2___d393;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__81_EQ_3___d394) != DEF_memPortal_memslave_ws_first__81_EQ_3___d394)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__81_EQ_3___d394, 1u);
	backing.DEF_memPortal_memslave_ws_first__81_EQ_3___d394 = DEF_memPortal_memslave_ws_first__81_EQ_3___d394;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__81_EQ_4___d395) != DEF_memPortal_memslave_ws_first__81_EQ_4___d395)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__81_EQ_4___d395, 1u);
	backing.DEF_memPortal_memslave_ws_first__81_EQ_4___d395 = DEF_memPortal_memslave_ws_first__81_EQ_4___d395;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__81_EQ_5___d396) != DEF_memPortal_memslave_ws_first__81_EQ_5___d396)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__81_EQ_5___d396, 1u);
	backing.DEF_memPortal_memslave_ws_first__81_EQ_5___d396 = DEF_memPortal_memslave_ws_first__81_EQ_5___d396;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_i_notEmpty____d379) != DEF_memPortal_memslave_ws_i_notEmpty____d379)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_i_notEmpty____d379, 1u);
	backing.DEF_memPortal_memslave_ws_i_notEmpty____d379 = DEF_memPortal_memslave_ws_i_notEmpty____d379;
      }
      ++num;
      if ((backing.DEF_x__h13957) != DEF_x__h13957)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13957, 3u);
	backing.DEF_x__h13957 = DEF_x__h13957;
      }
      ++num;
      if ((backing.DEF_x__h14963) != DEF_x__h14963)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14963, 3u);
	backing.DEF_x__h14963 = DEF_x__h14963;
      }
      ++num;
      if ((backing.PORT_ifc_reportStateDbg_rec) != PORT_ifc_reportStateDbg_rec)
      {
	vcd_write_val(sim_hdl, num, PORT_ifc_reportStateDbg_rec, 128u);
	backing.PORT_ifc_reportStateDbg_rec = PORT_ifc_reportStateDbg_rec;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_dut_rv_portalIfc_indications_0_notEmpty____d59, 1u);
      backing.DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 = DEF_dut_rv_portalIfc_indications_0_notEmpty____d59;
      vcd_write_val(sim_hdl, num++, DEF_dut_rv_portalIfc_indications_1_notEmpty____d123, 1u);
      backing.DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 = DEF_dut_rv_portalIfc_indications_1_notEmpty____d123;
      vcd_write_val(sim_hdl, num++, DEF_dut_rv_portalIfc_indications_2_notEmpty____d187, 1u);
      backing.DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 = DEF_dut_rv_portalIfc_indications_2_notEmpty____d187;
      vcd_write_val(sim_hdl, num++, DEF_dut_rv_portalIfc_indications_3_notEmpty____d251, 1u);
      backing.DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 = DEF_dut_rv_portalIfc_indications_3_notEmpty____d251;
      vcd_write_val(sim_hdl, num++, DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458, 1u);
      backing.DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458 = DEF_dut_rv_portalIfc_indications_4_notEmpty__15_OR_ETC___d458;
      vcd_write_val(sim_hdl, num++, DEF_dut_rv_portalIfc_indications_4_notEmpty____d315, 1u);
      backing.DEF_dut_rv_portalIfc_indications_4_notEmpty____d315 = DEF_dut_rv_portalIfc_indications_4_notEmpty____d315;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367, 23u);
      backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d367;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d368, 1u);
      backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d368 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d368;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_ctrlPort_interruptEnableReg__h14680, 1u);
      backing.DEF_memPortal_ctrlPort_interruptEnableReg__h14680 = DEF_memPortal_ctrlPort_interruptEnableReg__h14680;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47, 23u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48, 8u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49, 1u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527, 23u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d527;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528, 1u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d528;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111, 23u);
      backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112, 8u);
      backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113, 1u);
      backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531, 23u);
      backing.DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d531;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532, 1u);
      backing.DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d532;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175, 23u);
      backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176, 8u);
      backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177, 1u);
      backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535, 23u);
      backing.DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d535;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536, 1u);
      backing.DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d536;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239, 23u);
      backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240, 8u);
      backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241, 1u);
      backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539, 23u);
      backing.DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d539;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540, 1u);
      backing.DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d540;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d303, 23u);
      backing.DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d303 = DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d303;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d304, 8u);
      backing.DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d304 = DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d304;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d305, 1u);
      backing.DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d305 = DEF_memPortal_indicationMemSlaves_4_fifoReadAddrGe_ETC___d305;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543, 23u);
      backing.DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543 = DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d543;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544, 1u);
      backing.DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544 = DEF_memPortal_indicationMemSlaves_4_fifoWriteAddrG_ETC___d544;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__18_EQ_0___d428, 1u);
      backing.DEF_memPortal_memslave_rs_first__18_EQ_0___d428 = DEF_memPortal_memslave_rs_first__18_EQ_0___d428;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__18_EQ_1___d430, 1u);
      backing.DEF_memPortal_memslave_rs_first__18_EQ_1___d430 = DEF_memPortal_memslave_rs_first__18_EQ_1___d430;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__18_EQ_2___d433, 1u);
      backing.DEF_memPortal_memslave_rs_first__18_EQ_2___d433 = DEF_memPortal_memslave_rs_first__18_EQ_2___d433;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__18_EQ_3___d436, 1u);
      backing.DEF_memPortal_memslave_rs_first__18_EQ_3___d436 = DEF_memPortal_memslave_rs_first__18_EQ_3___d436;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__18_EQ_4___d439, 1u);
      backing.DEF_memPortal_memslave_rs_first__18_EQ_4___d439 = DEF_memPortal_memslave_rs_first__18_EQ_4___d439;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__18_EQ_5___d442, 1u);
      backing.DEF_memPortal_memslave_rs_first__18_EQ_5___d442 = DEF_memPortal_memslave_rs_first__18_EQ_5___d442;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_i_notEmpty____d417, 1u);
      backing.DEF_memPortal_memslave_rs_i_notEmpty____d417 = DEF_memPortal_memslave_rs_i_notEmpty____d417;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__81_EQ_0___d391, 1u);
      backing.DEF_memPortal_memslave_ws_first__81_EQ_0___d391 = DEF_memPortal_memslave_ws_first__81_EQ_0___d391;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__81_EQ_1___d392, 1u);
      backing.DEF_memPortal_memslave_ws_first__81_EQ_1___d392 = DEF_memPortal_memslave_ws_first__81_EQ_1___d392;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__81_EQ_2___d393, 1u);
      backing.DEF_memPortal_memslave_ws_first__81_EQ_2___d393 = DEF_memPortal_memslave_ws_first__81_EQ_2___d393;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__81_EQ_3___d394, 1u);
      backing.DEF_memPortal_memslave_ws_first__81_EQ_3___d394 = DEF_memPortal_memslave_ws_first__81_EQ_3___d394;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__81_EQ_4___d395, 1u);
      backing.DEF_memPortal_memslave_ws_first__81_EQ_4___d395 = DEF_memPortal_memslave_ws_first__81_EQ_4___d395;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__81_EQ_5___d396, 1u);
      backing.DEF_memPortal_memslave_ws_first__81_EQ_5___d396 = DEF_memPortal_memslave_ws_first__81_EQ_5___d396;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_i_notEmpty____d379, 1u);
      backing.DEF_memPortal_memslave_ws_i_notEmpty____d379 = DEF_memPortal_memslave_ws_i_notEmpty____d379;
      vcd_write_val(sim_hdl, num++, DEF_x__h13957, 3u);
      backing.DEF_x__h13957 = DEF_x__h13957;
      vcd_write_val(sim_hdl, num++, DEF_x__h14963, 3u);
      backing.DEF_x__h14963 = DEF_x__h14963;
      vcd_write_val(sim_hdl, num++, PORT_ifc_reportStateDbg_rec, 128u);
      backing.PORT_ifc_reportStateDbg_rec = PORT_ifc_reportStateDbg_rec;
    }
}

void MOD_mkDmaIndicationProxySynth::vcd_prims(tVCDDumpType dt,
					      MOD_mkDmaIndicationProxySynth &backing)
{
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
								      backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.dump_VCD(dt,
								 backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.dump_VCD(dt,
								       backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.dump_VCD(dt,
								    backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.dump_VCD(dt,
								   backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.dump_VCD(dt,
								     backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
								       backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.dump_VCD(dt,
								  backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.dump_VCD(dt,
									backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.dump_VCD(dt,
								     backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.dump_VCD(dt,
								    backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.dump_VCD(dt,
								      backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo);
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.dump_VCD(dt,
						     backing.INST_memPortal_ctrlPort_ctrlWriteDataFifo);
  INST_memPortal_ctrlPort_ctrlWriteDoneFifo.dump_VCD(dt,
						     backing.INST_memPortal_ctrlPort_ctrlWriteDoneFifo);
  INST_memPortal_ctrlPort_interruptEnableReg.dump_VCD(dt,
						      backing.INST_memPortal_ctrlPort_interruptEnableReg);
  INST_memPortal_ctrlPort_outOfRangeReadCountReg.dump_VCD(dt,
							  backing.INST_memPortal_ctrlPort_outOfRangeReadCountReg);
  INST_memPortal_ctrlPort_outOfRangeWriteCount.dump_VCD(dt,
							backing.INST_memPortal_ctrlPort_outOfRangeWriteCount);
  INST_memPortal_ctrlPort_underflowReadCountReg.dump_VCD(dt,
							 backing.INST_memPortal_ctrlPort_underflowReadCountReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									      backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
										backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.dump_VCD(dt,
								 backing.INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									       backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										     backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.dump_VCD(dt,
								  backing.INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									      backing.INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
										backing.INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.dump_VCD(dt,
								 backing.INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									       backing.INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										     backing.INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.dump_VCD(dt,
								  backing.INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									      backing.INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
										backing.INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.dump_VCD(dt,
								 backing.INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									       backing.INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										     backing.INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.dump_VCD(dt,
								  backing.INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									      backing.INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
										backing.INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.dump_VCD(dt,
								 backing.INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									       backing.INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										     backing.INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.dump_VCD(dt,
								  backing.INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									      backing.INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
										backing.INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_4_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_4_fifoReadDataFifo.dump_VCD(dt,
								 backing.INST_memPortal_indicationMemSlaves_4_fifoReadDataFifo);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									       backing.INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										     backing.INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_4_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_4_fifoWriteDoneFifo.dump_VCD(dt,
								  backing.INST_memPortal_indicationMemSlaves_4_fifoWriteDoneFifo);
  INST_memPortal_memslave_doneFifo.dump_VCD(dt, backing.INST_memPortal_memslave_doneFifo);
  INST_memPortal_memslave_req_ars.dump_VCD(dt, backing.INST_memPortal_memslave_req_ars);
  INST_memPortal_memslave_req_aws.dump_VCD(dt, backing.INST_memPortal_memslave_req_aws);
  INST_memPortal_memslave_rs.dump_VCD(dt, backing.INST_memPortal_memslave_rs);
  INST_memPortal_memslave_ws.dump_VCD(dt, backing.INST_memPortal_memslave_ws);
  INST_memPortal_putFailedIndicationFifo.dump_VCD(dt, backing.INST_memPortal_putFailedIndicationFifo);
}

void MOD_mkDmaIndicationProxySynth::vcd_submodules(tVCDDumpType dt,
						   unsigned int levels,
						   MOD_mkDmaIndicationProxySynth &backing)
{
  INST_dut_rv.dump_VCD(dt, levels, backing.INST_dut_rv);
}
