#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  2 14:46:06 2019
# Process ID: 9184
# Current directory: C:/Users/lin/Desktop/FPGA_HW5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16112 C:\Users\lin\Desktop\FPGA_HW5\FPGA_HW5.xpr
# Log file: C:/Users/lin/Desktop/FPGA_HW5/vivado.log
# Journal file: C:/Users/lin/Desktop/FPGA_HW5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.sdk -hwspec C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/sources_1/bd/design_1/design_1.bd}
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {design_1_i/mem256X8_0_data_out[12]} {design_1_i/interface_0_addr_out[0]} {design_1_i/mem256X8_0_data_out[1]} {design_1_i/mem256X8_0_data_out[3]} {design_1_i/mem256X8_0_data_out[10]} {design_1_i/mem256X8_0_data_out[13]} {design_1_i/mem256X8_0_data_out[16]} {design_1_i/mem256X8_0_data_out[18]} {design_1_i/mem256X8_0_data_out[21]} {design_1_i/mem256X8_0_data_out[31]} {design_1_i/mem256X8_0_data_out[19]} {design_1_i/mem256X8_0_data_out[28]} {design_1_i/interface_0_addr_out[7]} {design_1_i/mem256X8_0_data_out[0]} {design_1_i/mem256X8_0_data_out[2]} {design_1_i/mem256X8_0_data_out[15]} {design_1_i/mem256X8_0_data_out[20]} {design_1_i/mem256X8_0_data_out[29]} {design_1_i/interface_0_addr_out[3]} {design_1_i/interface_0_addr_out[2]} {design_1_i/interface_0_addr_out[1]} {design_1_i/interface_0_addr_out[4]} {design_1_i/interface_0_addr_out[5]} {design_1_i/mem256X8_0_data_out[6]} {design_1_i/mem256X8_0_data_out[14]} {design_1_i/mem256X8_0_data_out[22]} {design_1_i/mem256X8_0_data_out[23]} {design_1_i/mem256X8_0_data_out[27]} {design_1_i/mem256X8_0_data_out[8]} {design_1_i/mem256X8_0_data_out[5]} {design_1_i/interface_0_addr_out[6]} {design_1_i/mem256X8_0_data_out[4]} {design_1_i/mem256X8_0_data_out[7]} {design_1_i/mem256X8_0_data_out[9]} {design_1_i/mem256X8_0_data_out[11]} {design_1_i/mem256X8_0_data_out[17]} {design_1_i/mem256X8_0_data_out[30]} {design_1_i/mem256X8_0_data_out[25]} {design_1_i/mem256X8_0_data_out[26]} {design_1_i/mem256X8_0_data_out[24]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/interface_0_addr_out[0]} {design_1_i/interface_0_addr_out[1]} {design_1_i/interface_0_addr_out[2]} {design_1_i/interface_0_addr_out[3]} {design_1_i/interface_0_addr_out[4]} {design_1_i/interface_0_addr_out[5]} {design_1_i/interface_0_addr_out[6]} {design_1_i/interface_0_addr_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/mem256X8_0_data_out[0]} {design_1_i/mem256X8_0_data_out[1]} {design_1_i/mem256X8_0_data_out[2]} {design_1_i/mem256X8_0_data_out[3]} {design_1_i/mem256X8_0_data_out[4]} {design_1_i/mem256X8_0_data_out[5]} {design_1_i/mem256X8_0_data_out[6]} {design_1_i/mem256X8_0_data_out[7]} {design_1_i/mem256X8_0_data_out[8]} {design_1_i/mem256X8_0_data_out[9]} {design_1_i/mem256X8_0_data_out[10]} {design_1_i/mem256X8_0_data_out[11]} {design_1_i/mem256X8_0_data_out[12]} {design_1_i/mem256X8_0_data_out[13]} {design_1_i/mem256X8_0_data_out[14]} {design_1_i/mem256X8_0_data_out[15]} {design_1_i/mem256X8_0_data_out[16]} {design_1_i/mem256X8_0_data_out[17]} {design_1_i/mem256X8_0_data_out[18]} {design_1_i/mem256X8_0_data_out[19]} {design_1_i/mem256X8_0_data_out[20]} {design_1_i/mem256X8_0_data_out[21]} {design_1_i/mem256X8_0_data_out[22]} {design_1_i/mem256X8_0_data_out[23]} {design_1_i/mem256X8_0_data_out[24]} {design_1_i/mem256X8_0_data_out[25]} {design_1_i/mem256X8_0_data_out[26]} {design_1_i/mem256X8_0_data_out[27]} {design_1_i/mem256X8_0_data_out[28]} {design_1_i/mem256X8_0_data_out[29]} {design_1_i/mem256X8_0_data_out[30]} {design_1_i/mem256X8_0_data_out[31]} ]]
file mkdir C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/constrs_1/new
close [ open C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/constrs_1/new/test.xdc w ]
add_files -fileset constrs_1 C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/constrs_1/new/test.xdc
set_property target_constrs_file C:/Users/lin/Desktop/FPGA_HW5/FPGA_HW5.srcs/constrs_1/new/test.xdc [current_fileset -constrset]
save_constraints -force
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/interface_0_addr_out[0]} {design_1_i/interface_0_addr_out[1]} {design_1_i/interface_0_addr_out[2]} {design_1_i/interface_0_addr_out[3]} {design_1_i/interface_0_addr_out[4]} {design_1_i/interface_0_addr_out[5]} {design_1_i/interface_0_addr_out[6]} {design_1_i/interface_0_addr_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/mem256X8_0_data_out[0]} {design_1_i/mem256X8_0_data_out[1]} {design_1_i/mem256X8_0_data_out[2]} {design_1_i/mem256X8_0_data_out[3]} {design_1_i/mem256X8_0_data_out[4]} {design_1_i/mem256X8_0_data_out[5]} {design_1_i/mem256X8_0_data_out[6]} {design_1_i/mem256X8_0_data_out[7]} {design_1_i/mem256X8_0_data_out[8]} {design_1_i/mem256X8_0_data_out[9]} {design_1_i/mem256X8_0_data_out[10]} {design_1_i/mem256X8_0_data_out[11]} {design_1_i/mem256X8_0_data_out[12]} {design_1_i/mem256X8_0_data_out[13]} {design_1_i/mem256X8_0_data_out[14]} {design_1_i/mem256X8_0_data_out[15]} {design_1_i/mem256X8_0_data_out[16]} {design_1_i/mem256X8_0_data_out[17]} {design_1_i/mem256X8_0_data_out[18]} {design_1_i/mem256X8_0_data_out[19]} {design_1_i/mem256X8_0_data_out[20]} {design_1_i/mem256X8_0_data_out[21]} {design_1_i/mem256X8_0_data_out[22]} {design_1_i/mem256X8_0_data_out[23]} {design_1_i/mem256X8_0_data_out[24]} {design_1_i/mem256X8_0_data_out[25]} {design_1_i/mem256X8_0_data_out[26]} {design_1_i/mem256X8_0_data_out[27]} {design_1_i/mem256X8_0_data_out[28]} {design_1_i/mem256X8_0_data_out[29]} {design_1_i/mem256X8_0_data_out[30]} {design_1_i/mem256X8_0_data_out[31]} ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
