{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1701978008449 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701978008459 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701978008575 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701978008631 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701978008631 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701978008635 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701978008636 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701978008639 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701978008639 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h ElementAdditionCutBipolar_F.sv(3) " "Verilog HDL info at ElementAdditionCutBipolar_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701978009484 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv ElementAdditionCutBipolar_F.sv(3) " "Verilog HDL info at ElementAdditionCutBipolar_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701978009485 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper_State.h BundleLinearMapper.sv(3) " "Verilog HDL info at BundleLinearMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701978009496 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv BundleLinearMapper.sv(3) " "Verilog HDL info at BundleLinearMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701978009496 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper_State.h BundleKernelMapper.sv(3) " "Verilog HDL info at BundleKernelMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701978009497 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv BundleKernelMapper.sv(3) " "Verilog HDL info at BundleKernelMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701978009497 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_State.h ElementMultiplication_F.sv(3) " "Verilog HDL info at ElementMultiplication_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701978009500 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv ElementMultiplication_F.sv(3) " "Verilog HDL info at ElementMultiplication_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701978009500 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper_State.h BindDirectMapper.sv(3) " "Verilog HDL info at BindDirectMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701978009504 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv BindDirectMapper.sv(3) " "Verilog HDL info at BindDirectMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701978009504 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper_State.h BindKernelMapper.sv(3) " "Verilog HDL info at BindKernelMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701978009505 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv BindKernelMapper.sv(3) " "Verilog HDL info at BindKernelMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701978009505 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_State.h CosineSimilarity_F.sv(3) " "Verilog HDL info at CosineSimilarity_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701978009508 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv CosineSimilarity_F.sv(3) " "Verilog HDL info at CosineSimilarity_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701978009508 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper_State.h SimilarityDirectMapper.sv(3) " "Verilog HDL info at SimilarityDirectMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701978009519 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv SimilarityDirectMapper.sv(3) " "Verilog HDL info at SimilarityDirectMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701978009520 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"SimilarityDirectMapper\"" {  } {  } 0 0 "Elaborating from top-level entity \"SimilarityDirectMapper\"" 0 0 "0" 0 0 1701978009724 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "fp_add; fp_compare; fp_mult; fp_div; fp_sqrt; altera_fp_functions_1917 " "Library search order is as follows: \"fp_add; fp_compare; fp_mult; fp_div; fp_sqrt; altera_fp_functions_1917\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1701978009924 ""}
{ "Info" "0" "" "Found 34 design entities" {  } {  } 0 0 "Found 34 design entities" 0 0 "0" 0 0 1701978011499 ""}
{ "Info" "0" "" "There are 1 partitions after elaboration." {  } {  } 0 0 "There are 1 partitions after elaboration." 0 0 "0" 0 0 1701978012159 ""}
