{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386479173745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386479173775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 20:06:13 2013 " "Processing started: Sat Dec 07 20:06:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386479173775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386479173775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KeyboardPlayer -c synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off KeyboardPlayer -c synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386479173775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1386479175512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboardinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboardinterface-str " "Found design unit 1: keyboardinterface-str" {  } { { "keyboardinterface.vhd" "" { Text "Z:/final/keyboardinterface.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479176982 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboardinterface " "Found entity 1: keyboardinterface" {  } { { "keyboardinterface.vhd" "" { Text "Z:/final/keyboardinterface.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479176982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386479176982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "Z:/final/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479177242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386479177242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "Z:/final/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479177472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386479177472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "Z:/final/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479177702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386479177702 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(53) " "Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177902 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(54) " "Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177902 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(55) " "Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177902 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(56) " "Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177902 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(57) " "Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177902 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(58) " "Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177902 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(59) " "Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177902 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(60) " "Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(61) " "Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(62) " "Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(63) " "Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(64) " "Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(65) " "Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(66) " "Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(67) " "Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(68) " "Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(69) " "Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(70) " "Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(71) " "Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(72) " "Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_string.v(73) " "Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479177912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_gen_string.v 1 1 " "Found 1 design units, including 1 entities, in source file wave_gen_string.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_string " "Found entity 1: wave_gen_string" {  } { { "wave_gen_string.v" "" { Text "Z:/final/wave_gen_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479177932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386479177932 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(40) " "Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(41) " "Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(42) " "Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(43) " "Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(44) " "Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(45) " "Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(46) " "Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(47) " "Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(48) " "Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(49) " "Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(50) " "Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(51) " "Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(52) " "Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(53) " "Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(54) " "Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(55) " "Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(56) " "Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(57) " "Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(58) " "Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(59) " "Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(60) " "Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(61) " "Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(62) " "Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(63) " "Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(64) " "Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(65) " "Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(66) " "Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(67) " "Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(68) " "Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178152 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(69) " "Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178152 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(70) " "Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178152 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(71) " "Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178152 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_brass.v(72) " "Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1386479178152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_gen_brass.v 1 1 " "Found 1 design units, including 1 entities, in source file wave_gen_brass.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_brass " "Found entity 1: wave_gen_brass" {  } { { "wave_gen_brass.v" "" { Text "Z:/final/wave_gen_brass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479178172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386479178172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file adio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Found entity 1: adio_codec" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479178382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386479178382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synth.vhd 4 2 " "Found 4 design units, including 2 entities, in source file synth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synth-Structure " "Found design unit 1: synth-Structure" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479178532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FREQ_LOOKUP_TABLE-Structure " "Found design unit 2: FREQ_LOOKUP_TABLE-Structure" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479178532 ""} { "Info" "ISGN_ENTITY_NAME" "1 synth " "Found entity 1: synth" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479178532 ""} { "Info" "ISGN_ENTITY_NAME" "2 FREQ_LOOKUP_TABLE " "Found entity 2: FREQ_LOOKUP_TABLE" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479178532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386479178532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synth " "Elaborating entity \"synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386479179332 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EEP_I2C_SCLK synth.vhd(17) " "VHDL Signal Declaration warning at synth.vhd(17): used implicit default value for signal \"EEP_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386479179332 "|synth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:CONF1 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:CONF1\"" {  } { { "synth.vhd" "CONF1" { Text "Z:/final/synth.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479179802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(58) " "Verilog HDL assignment warning at I2C_AV_Config.v(58): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "Z:/final/I2C_AV_Config.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479179832 "|synth|I2C_AV_Config:CONF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(111) " "Verilog HDL assignment warning at I2C_AV_Config.v(111): truncated value with size 32 to match size of target (6)" {  } { { "I2C_AV_Config.v" "" { Text "Z:/final/I2C_AV_Config.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479179832 "|synth|I2C_AV_Config:CONF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:CONF1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:CONF1\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "Z:/final/I2C_AV_Config.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479179912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "Z:/final/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479179942 "|synth|I2C_AV_Config:CONF1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "Z:/final/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479179942 "|synth|I2C_AV_Config:CONF1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "Z:/final/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479179942 "|synth|I2C_AV_Config:CONF1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:PLL1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:PLL1\"" {  } { { "synth.vhd" "PLL1" { Text "Z:/final/synth.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:PLL1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:PLL1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "Z:/final/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:PLL1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:PLL1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "Z:/final/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479180542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:PLL1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:PLL1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479180552 ""}  } { { "VGA_Audio_PLL.v" "" { Text "Z:/final/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386479180552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dul2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dul2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dul2 " "Found entity 1: altpll_dul2" {  } { { "db/altpll_dul2.tdf" "" { Text "Z:/final/db/altpll_dul2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386479180942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386479180942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dul2 VGA_Audio_PLL:PLL1\|altpll:altpll_component\|altpll_dul2:auto_generated " "Elaborating entity \"altpll_dul2\" for hierarchy \"VGA_Audio_PLL:PLL1\|altpll:altpll_component\|altpll_dul2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479181012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adio_codec adio_codec:SY1 " "Elaborating entity \"adio_codec\" for hierarchy \"adio_codec:SY1\"" {  } { { "synth.vhd" "SY1" { Text "Z:/final/synth.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479181152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(63) " "Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181182 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adio_codec.v(88) " "Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181182 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(96) " "Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181182 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adio_codec.v(104) " "Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181182 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(117) " "Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181182 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(146) " "Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (4)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181182 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adio_codec.v(148) " "Verilog HDL assignment warning at adio_codec.v(148): truncated value with size 32 to match size of target (1)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181182 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(189) " "Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181192 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(190) " "Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181192 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(191) " "Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181192 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(192) " "Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181192 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(193) " "Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181192 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(194) " "Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181192 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(195) " "Verilog HDL assignment warning at adio_codec.v(195): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181192 "|synth|adio_codec:SY1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(196) " "Verilog HDL assignment warning at adio_codec.v(196): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "Z:/final/adio_codec.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386479181192 "|synth|adio_codec:SY1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_string adio_codec:SY1\|wave_gen_string:r1 " "Elaborating entity \"wave_gen_string\" for hierarchy \"adio_codec:SY1\|wave_gen_string:r1\"" {  } { { "adio_codec.v" "r1" { Text "Z:/final/adio_codec.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479181282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_brass adio_codec:SY1\|wave_gen_brass:s1 " "Elaborating entity \"wave_gen_brass\" for hierarchy \"adio_codec:SY1\|wave_gen_brass:s1\"" {  } { { "adio_codec.v" "s1" { Text "Z:/final/adio_codec.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479181592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboardinterface keyboardinterface:KB1 " "Elaborating entity \"keyboardinterface\" for hierarchy \"keyboardinterface:KB1\"" {  } { { "synth.vhd" "KB1" { Text "Z:/final/synth.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479181892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQ_LOOKUP_TABLE FREQ_LOOKUP_TABLE:FLT1 " "Elaborating entity \"FREQ_LOOKUP_TABLE\" for hierarchy \"FREQ_LOOKUP_TABLE:FLT1\"" {  } { { "synth.vhd" "FLT1" { Text "Z:/final/synth.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386479181992 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "note synth.vhd(186) " "VHDL Process Statement warning at synth.vhd(186): signal \"note\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1386479182002 "|synth|FREQ_LOOKUP_TABLE:FLT1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:SY1\|wave_gen_brass:s4\|Ram0 " "RAM logic \"adio_codec:SY1\|wave_gen_brass:s4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "Z:/final/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1386479183992 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:SY1\|wave_gen_string:r4\|Ram0 " "RAM logic \"adio_codec:SY1\|wave_gen_string:r4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_string.v" "Ram0" { Text "Z:/final/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1386479183992 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:SY1\|wave_gen_brass:s3\|Ram0 " "RAM logic \"adio_codec:SY1\|wave_gen_brass:s3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "Z:/final/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1386479183992 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:SY1\|wave_gen_string:r3\|Ram0 " "RAM logic \"adio_codec:SY1\|wave_gen_string:r3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_string.v" "Ram0" { Text "Z:/final/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1386479183992 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:SY1\|wave_gen_brass:s2\|Ram0 " "RAM logic \"adio_codec:SY1\|wave_gen_brass:s2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "Z:/final/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1386479183992 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:SY1\|wave_gen_string:r2\|Ram0 " "RAM logic \"adio_codec:SY1\|wave_gen_string:r2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_string.v" "Ram0" { Text "Z:/final/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1386479183992 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:SY1\|wave_gen_brass:s1\|Ram0 " "RAM logic \"adio_codec:SY1\|wave_gen_brass:s1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_brass.v" "Ram0" { Text "Z:/final/wave_gen_brass.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1386479183992 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "adio_codec:SY1\|wave_gen_string:r1\|Ram0 " "RAM logic \"adio_codec:SY1\|wave_gen_string:r1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "wave_gen_string.v" "Ram0" { Text "Z:/final/wave_gen_string.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1386479183992 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "I2C_AV_Config:CONF1\|Ram0 " "RAM logic \"I2C_AV_Config:CONF1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "I2C_AV_Config.v" "Ram0" { Text "Z:/final/I2C_AV_Config.v" 124 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1386479183992 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1386479183992 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "Z:/final/db/KeyboardPlayer.rom0_I2C_AV_Config_fe53227f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"Z:/final/db/KeyboardPlayer.rom0_I2C_AV_Config_fe53227f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1386479184122 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1386479185732 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386479185942 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386479185942 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386479185942 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386479185942 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386479185942 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386479185942 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386479185942 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386479185942 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386479185942 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1386479185942 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386479185942 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1386479185942 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO\[0\]\" is moved to its source" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1386479185982 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO\[1\]\" is moved to its source" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1386479185982 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO\[2\]\" is moved to its source" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1386479185982 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO\[3\]\" is moved to its source" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1386479185982 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO\[4\]\" is moved to its source" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1386479185982 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO\[5\]\" is moved to its source" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1386479185982 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO\[6\]\" is moved to its source" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1386479185982 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO\[7\]\" is moved to its source" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1386479185982 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1386479185982 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1386479185982 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "Z:/final/I2C_Controller.v" 72 -1 0 } } { "I2C_Controller.v" "" { Text "Z:/final/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "Z:/final/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1386479186002 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1386479186002 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479186462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479186462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479186462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479186462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479186462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479186462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479186462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479186462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479186462 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1386479186462 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386479186482 "|synth|EEP_I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1386479186482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1386479186662 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1386479189692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1386479194452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479194452 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:PLL1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:PLL1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_dul2.tdf" "" { Text "Z:/final/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "VGA_Audio_PLL.v" "" { Text "Z:/final/VGA_Audio_PLL.v" 107 0 0 } } { "synth.vhd" "" { Text "Z:/final/synth.vhd" 94 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1386479195422 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:PLL1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:PLL1\|altpll:altpll_component\|altpll_dul2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_dul2.tdf" "" { Text "Z:/final/db/altpll_dul2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "VGA_Audio_PLL.v" "" { Text "Z:/final/VGA_Audio_PLL.v" 107 0 0 } } { "synth.vhd" "" { Text "Z:/final/synth.vhd" 94 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1386479195432 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "synth.vhd" "" { Text "Z:/final/synth.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386479196032 "|synth|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1386479196032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "673 " "Implemented 673 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386479196072 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386479196072 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "15 " "Implemented 15 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1386479196072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "608 " "Implemented 608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386479196072 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1386479196072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386479196072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386479196732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 20:06:36 2013 " "Processing ended: Sat Dec 07 20:06:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386479196732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386479196732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386479196732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386479196732 ""}
