#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 26 13:52:33 2023
# Process ID: 5176
# Current directory: /home/hs/onPureRV32/work
# Command line: vivado
# Log file: /home/hs/onPureRV32/work/vivado.log
# Journal file: /home/hs/onPureRV32/work/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hs/onPureRV32/work/onePureRV32/onePureRV32.xpr
update_compile_order -fileset sources_1
add_files -norecurse {/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/Controller.v /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/RamController.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/Execute.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/MEM.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/controller.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/Execute.v /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/MEM.v /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/new/controller.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci] -directory /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files/sim_scripts -ip_user_files_dir /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files -ipstatic_source_dir /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/modelsim} {questa=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/questa} {ies=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/ies} {xcelium=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/xcelium} {vcs=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/vcs} {riviera=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips ram]
generate_target all [get_files  /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci]
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 4
wait_on_run ram_synth_1
export_simulation -of_objects [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci] -directory /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files/sim_scripts -ip_user_files_dir /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files -ipstatic_source_dir /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/modelsim} {questa=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/questa} {ies=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/ies} {xcelium=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/xcelium} {vcs=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/vcs} {riviera=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips ram]
generate_target all [get_files  /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci]
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 4
wait_on_run ram_synth_1
export_simulation -of_objects [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci] -directory /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files/sim_scripts -ip_user_files_dir /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files -ipstatic_source_dir /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/modelsim} {questa=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/questa} {ies=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/ies} {xcelium=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/xcelium} {vcs=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/vcs} {riviera=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg
set_property xsim.view /home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg [get_filesets sim_1]
relaunch_sim
relaunch_sim
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
open_wave_config /home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg
source tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
relaunch_sim
close_sim
launch_simulation
launch_simulation
open_wave_config /home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg
source tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
relaunch_sim
relaunch_sim
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
set_property -dict [list CONFIG.Coe_File {/home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip.coe}] [get_ips ram]
close_sim
generate_target Simulation [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci] -directory /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files/sim_scripts -ip_user_files_dir /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files -ipstatic_source_dir /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/modelsim} {questa=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/questa} {ies=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/ies} {xcelium=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/xcelium} {vcs=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/vcs} {riviera=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config /home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg
source tb.tcl
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg
source tb.tcl
run all
close_sim
launch_simulation
open_wave_config /home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg
source tb.tcl
generate_target all [get_files  /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci]
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 4
wait_on_run ram_synth_1
export_simulation -of_objects [get_files /home/hs/onPureRV32/work/onePureRV32/onePureRV32.srcs/sources_1/ip/ram/ram.xci] -directory /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files/sim_scripts -ip_user_files_dir /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files -ipstatic_source_dir /home/hs/onPureRV32/work/onePureRV32/onePureRV32.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/modelsim} {questa=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/questa} {ies=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/ies} {xcelium=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/xcelium} {vcs=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/vcs} {riviera=/home/hs/onPureRV32/work/onePureRV32/onePureRV32.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
relaunch_sim
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
save_wave_config {/home/hs/onPureRV32/work/onePureRV32/tb_behav.wcfg}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
