#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x64a508089620 .scope module, "tb_tt_um_4_bit_ALU" "tb_tt_um_4_bit_ALU" 2 5;
 .timescale -9 -12;
P_0x64a5080897b0 .param/l "CLK_PERIOD" 1 2 47, +C4<00000000000000000000000000010100>;
P_0x64a5080897f0 .param/l "OP_ADD" 1 2 32, C4<000>;
P_0x64a508089830 .param/l "OP_AND" 1 2 34, C4<010>;
P_0x64a508089870 .param/l "OP_NOR" 1 2 37, C4<101>;
P_0x64a5080898b0 .param/l "OP_NOT" 1 2 38, C4<110>;
P_0x64a5080898f0 .param/l "OP_OR" 1 2 35, C4<011>;
P_0x64a508089930 .param/l "OP_PASS" 1 2 39, C4<111>;
P_0x64a508089970 .param/l "OP_SUB" 1 2 33, C4<001>;
P_0x64a5080899b0 .param/l "OP_XOR" 1 2 36, C4<100>;
v0x64a5080b8190_0 .var "clk", 0 0;
v0x64a5080b8250_0 .var "ena", 0 0;
v0x64a5080b82f0_0 .var "rst_n", 0 0;
v0x64a5080b8390_0 .var "ui_in", 7 0;
v0x64a5080b8460_0 .var "uio_in", 7 0;
L_0x702ef9d86060 .functor BUFT 1, C4<11100000>, C4<0>, C4<0>, C4<0>;
v0x64a5080b8500_0 .net "uio_oe", 7 0, L_0x702ef9d86060;  1 drivers
L_0x702ef9d860a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x64a5080b85d0_0 .net "uio_out", 7 0, L_0x702ef9d860a8;  1 drivers
v0x64a5080b86a0_0 .net "uo_out", 7 0, L_0x64a5080b8c20;  1 drivers
S_0x64a508042cf0 .scope task, "test_operation" "test_operation" 2 58, 2 58 0, S_0x64a508089620;
 .timescale -9 -12;
v0x64a508042e80_0 .var "a_val", 3 0;
v0x64a5080b6730_0 .var "b_val", 3 0;
v0x64a5080b6810_0 .var "carry_expect", 0 0;
v0x64a5080b68b0_0 .var "expected", 3 0;
v0x64a5080b6990_0 .var "op", 2 0;
v0x64a5080b6a70_0 .var "parity_expect", 0 0;
TD_tb_tt_um_4_bit_ALU.test_operation ;
    %load/vec4 v0x64a5080b6730_0;
    %load/vec4 v0x64a508042e80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x64a5080b8390_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x64a5080b6990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x64a5080b8460_0, 0, 8;
    %delay 20000, 0;
    %load/vec4 v0x64a5080b86a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x64a5080b68b0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 71 "$display", "PASS: Op=%b A=%d B=%d Result=%d", v0x64a5080b6990_0, v0x64a508042e80_0, v0x64a5080b6730_0, &PV<v0x64a5080b86a0_0, 0, 4> {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 73 "$display", "FAIL: Op=%b A=%d B=%d Got=%d Exp=%d", v0x64a5080b6990_0, v0x64a508042e80_0, v0x64a5080b6730_0, &PV<v0x64a5080b86a0_0, 0, 4>, v0x64a5080b68b0_0 {0 0 0};
T_0.1 ;
    %load/vec4 v0x64a5080b86a0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x64a5080b6810_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 6;
    %vpi_call 2 76 "$display", "PASS: Carry/Borrow correct: %b", &PV<v0x64a5080b86a0_0, 4, 1> {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 78 "$display", "FAIL: Carry/Borrow expected %b, got %b", v0x64a5080b6810_0, &PV<v0x64a5080b86a0_0, 4, 1> {0 0 0};
T_0.3 ;
    %load/vec4 v0x64a5080b86a0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x64a5080b6a70_0;
    %cmp/e;
    %jmp/0xz  T_0.4, 6;
    %vpi_call 2 81 "$display", "PASS: Odd parity correct: %b", &PV<v0x64a5080b86a0_0, 5, 1> {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 83 "$display", "FAIL: Odd parity expected %b, got %b", v0x64a5080b6a70_0, &PV<v0x64a5080b86a0_0, 5, 1> {0 0 0};
T_0.5 ;
    %end;
S_0x64a5080b6b30 .scope module, "uut" "tt_um_4_bit_ALU" 2 19, 3 5 0, S_0x64a508089620;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_0x64a508087ba0 .param/l "OP_ADD" 1 3 17, C4<000>;
P_0x64a508087be0 .param/l "OP_AND" 1 3 19, C4<010>;
P_0x64a508087c20 .param/l "OP_NOR" 1 3 22, C4<101>;
P_0x64a508087c60 .param/l "OP_NOT" 1 3 23, C4<110>;
P_0x64a508087ca0 .param/l "OP_OR" 1 3 20, C4<011>;
P_0x64a508087ce0 .param/l "OP_PASS" 1 3 24, C4<111>;
P_0x64a508087d20 .param/l "OP_SUB" 1 3 18, C4<001>;
P_0x64a508087d60 .param/l "OP_XOR" 1 3 21, C4<100>;
v0x64a5080b7120_0 .net *"_ivl_13", 0 0, v0x64a5080b7790_0;  1 drivers
v0x64a5080b7220_0 .net *"_ivl_17", 0 0, v0x64a5080b79d0_0;  1 drivers
L_0x702ef9d86018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x64a5080b7300_0 .net/2u *"_ivl_21", 1 0, L_0x702ef9d86018;  1 drivers
v0x64a5080b73c0_0 .net *"_ivl_9", 3 0, v0x64a5080b75d0_0;  1 drivers
v0x64a5080b74a0_0 .net "a", 3 0, L_0x64a5080b8770;  1 drivers
v0x64a5080b75d0_0 .var "alu_out", 3 0;
v0x64a5080b76b0_0 .net "b", 3 0, L_0x64a5080b8890;  1 drivers
v0x64a5080b7790_0 .var "carry_borrow", 0 0;
v0x64a5080b7850_0 .net "clk", 0 0, v0x64a5080b8190_0;  1 drivers
v0x64a5080b7910_0 .net "ena", 0 0, v0x64a5080b8250_0;  1 drivers
v0x64a5080b79d0_0 .var "odd_parity", 0 0;
v0x64a5080b7a90_0 .net "opcode", 2 0, L_0x64a5080b8930;  1 drivers
v0x64a5080b7b70_0 .net "rst_n", 0 0, v0x64a5080b82f0_0;  1 drivers
v0x64a5080b7c30_0 .net "ui_in", 7 0, v0x64a5080b8390_0;  1 drivers
v0x64a5080b7d10_0 .net "uio_in", 7 0, v0x64a5080b8460_0;  1 drivers
v0x64a5080b7df0_0 .net "uio_oe", 7 0, L_0x702ef9d86060;  alias, 1 drivers
v0x64a5080b7ed0_0 .net "uio_out", 7 0, L_0x702ef9d860a8;  alias, 1 drivers
v0x64a5080b7fb0_0 .net "uo_out", 7 0, L_0x64a5080b8c20;  alias, 1 drivers
E_0x64a50807c680/0 .event negedge, v0x64a5080b7b70_0;
E_0x64a50807c680/1 .event posedge, v0x64a5080b7850_0;
E_0x64a50807c680 .event/or E_0x64a50807c680/0, E_0x64a50807c680/1;
L_0x64a5080b8770 .part v0x64a5080b8390_0, 0, 4;
L_0x64a5080b8890 .part v0x64a5080b8390_0, 4, 4;
L_0x64a5080b8930 .part v0x64a5080b8460_0, 0, 3;
L_0x64a5080b8c20 .concat8 [ 4 1 1 2], v0x64a5080b75d0_0, v0x64a5080b7790_0, v0x64a5080b79d0_0, L_0x702ef9d86018;
    .scope S_0x64a5080b6b30;
T_1 ;
    %wait E_0x64a50807c680;
    %load/vec4 v0x64a5080b7b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x64a5080b75d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64a5080b7790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64a5080b79d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x64a5080b7910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x64a5080b7a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x64a5080b75d0_0, 0, 4;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v0x64a5080b74a0_0;
    %pad/u 5;
    %load/vec4 v0x64a5080b76b0_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x64a5080b75d0_0, 0, 4;
    %store/vec4 v0x64a5080b7790_0, 0, 1;
    %jmp T_1.13;
T_1.5 ;
    %load/vec4 v0x64a5080b74a0_0;
    %pad/u 5;
    %load/vec4 v0x64a5080b76b0_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %store/vec4 v0x64a5080b75d0_0, 0, 4;
    %store/vec4 v0x64a5080b7790_0, 0, 1;
    %jmp T_1.13;
T_1.6 ;
    %load/vec4 v0x64a5080b74a0_0;
    %load/vec4 v0x64a5080b76b0_0;
    %and;
    %store/vec4 v0x64a5080b75d0_0, 0, 4;
    %jmp T_1.13;
T_1.7 ;
    %load/vec4 v0x64a5080b74a0_0;
    %load/vec4 v0x64a5080b76b0_0;
    %or;
    %store/vec4 v0x64a5080b75d0_0, 0, 4;
    %jmp T_1.13;
T_1.8 ;
    %load/vec4 v0x64a5080b74a0_0;
    %load/vec4 v0x64a5080b76b0_0;
    %xor;
    %store/vec4 v0x64a5080b75d0_0, 0, 4;
    %jmp T_1.13;
T_1.9 ;
    %load/vec4 v0x64a5080b74a0_0;
    %load/vec4 v0x64a5080b76b0_0;
    %or;
    %inv;
    %store/vec4 v0x64a5080b75d0_0, 0, 4;
    %jmp T_1.13;
T_1.10 ;
    %load/vec4 v0x64a5080b74a0_0;
    %inv;
    %store/vec4 v0x64a5080b75d0_0, 0, 4;
    %jmp T_1.13;
T_1.11 ;
    %load/vec4 v0x64a5080b76b0_0;
    %store/vec4 v0x64a5080b75d0_0, 0, 4;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %load/vec4 v0x64a5080b75d0_0;
    %xor/r;
    %store/vec4 v0x64a5080b79d0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x64a5080b75d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64a5080b7790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64a5080b79d0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x64a508089620;
T_2 ;
    %vpi_call 2 42 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x64a5080b6b30 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x64a508089620;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b8190_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64a5080b8190_0, 0, 1;
    %delay 10000, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x64a508089620;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x64a5080b8390_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x64a5080b8460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64a5080b8250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64a5080b82f0_0, 0, 1;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0x64a5080b8390_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x64a5080b8460_0, 0, 8;
    %vpi_call 2 98 "$display", "\012CASE 1: rst_n=0, ena=0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b8250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b82f0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 102 "$display", "Outputs after rst_n=0, ena=0 ui_in=%b uio_in=%b ->  uo_out=%b", v0x64a5080b8390_0, v0x64a5080b8460_0, v0x64a5080b86a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64a5080b82f0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 107 "$display", "Outputs after rst_n=1, ena=0 ui_in=%b uio_in=%b ->  uo_out=%b", v0x64a5080b8390_0, v0x64a5080b8460_0, v0x64a5080b86a0_0 {0 0 0};
    %vpi_call 2 110 "$display", "\012CASE 2: rst_n=0, ena=1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64a5080b8250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b82f0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 114 "$display", "Outputs after rst_n=0, ena=1 ui_in=%b uio_in=%b ->  uo_out=%b", v0x64a5080b8390_0, v0x64a5080b8460_0, v0x64a5080b86a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64a5080b82f0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 118 "$display", "Outputs after rst_n=1, ena=1 ui_in=%b uio_in=%b ->  uo_out=%b", v0x64a5080b8390_0, v0x64a5080b8460_0, v0x64a5080b86a0_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x64a5080b8390_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x64a5080b8460_0, 0, 8;
    %vpi_call 2 125 "$display", "\012Starting normal ALU tests..." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x64a5080b6990_0, 0, 3;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x64a508042e80_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x64a5080b6730_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x64a5080b68b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b6810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64a5080b6a70_0, 0, 1;
    %fork TD_tb_tt_um_4_bit_ALU.test_operation, S_0x64a508042cf0;
    %join;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x64a5080b6990_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x64a508042e80_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x64a5080b6730_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x64a5080b68b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b6810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b6a70_0, 0, 1;
    %fork TD_tb_tt_um_4_bit_ALU.test_operation, S_0x64a508042cf0;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x64a5080b6990_0, 0, 3;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x64a508042e80_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x64a5080b6730_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x64a5080b68b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b6810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64a5080b6a70_0, 0, 1;
    %fork TD_tb_tt_um_4_bit_ALU.test_operation, S_0x64a508042cf0;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x64a5080b6990_0, 0, 3;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x64a508042e80_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x64a5080b6730_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x64a5080b68b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b6810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64a5080b6a70_0, 0, 1;
    %fork TD_tb_tt_um_4_bit_ALU.test_operation, S_0x64a508042cf0;
    %join;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x64a5080b6990_0, 0, 3;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x64a508042e80_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x64a5080b6730_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x64a5080b68b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b6810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b6a70_0, 0, 1;
    %fork TD_tb_tt_um_4_bit_ALU.test_operation, S_0x64a508042cf0;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x64a5080b6990_0, 0, 3;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x64a508042e80_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x64a5080b6730_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x64a5080b68b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b6810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64a5080b6a70_0, 0, 1;
    %fork TD_tb_tt_um_4_bit_ALU.test_operation, S_0x64a508042cf0;
    %join;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x64a5080b6990_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x64a508042e80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x64a5080b6730_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x64a5080b68b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b6810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b6a70_0, 0, 1;
    %fork TD_tb_tt_um_4_bit_ALU.test_operation, S_0x64a508042cf0;
    %join;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x64a5080b6990_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x64a508042e80_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x64a5080b6730_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x64a5080b68b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b6810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64a5080b6a70_0, 0, 1;
    %fork TD_tb_tt_um_4_bit_ALU.test_operation, S_0x64a508042cf0;
    %join;
    %vpi_call 2 135 "$display", "\012All tests completed." {0 0 0};
    %vpi_call 2 136 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x64a508089620;
T_5 ;
    %vpi_call 2 141 "$monitor", "Time=%0t: opcode=%b A=%d B=%d Result=%d Carry=%b OddParity=%b", $time, &PV<v0x64a5080b8460_0, 0, 3>, &PV<v0x64a5080b8390_0, 0, 4>, &PV<v0x64a5080b8390_0, 4, 4>, &PV<v0x64a5080b86a0_0, 0, 4>, &PV<v0x64a5080b86a0_0, 4, 1>, &PV<v0x64a5080b86a0_0, 5, 1> {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test/tb_tt_um_4_bit_ALU.v";
    "src/project.v";
