#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 10 20:34:24 2024
# Process ID: 20372
# Current directory: D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31368 D:\SUSTech\Year 2 Semester 2\CS202 - Computer Organization\Project\GitHub\RISC-V-CPU\cpu-verilog\Final_CPU\Final_CPU.xpr
# Log file: D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/vivado.log
# Journal file: D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.xpr}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/IOReader.v}}] -no_script -reset -force -quiet
remove_files  {{D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/new/IOReader.v}}
export_ip_user_files -of_objects  [get_files {{D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/scenario2.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/scenario3.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/test2.coe}}] -no_script -reset -force -quiet
remove_files  {{D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/scenario2.coe} {D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/scenario3.coe} {D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/test2.coe}}
export_ip_user_files -of_objects  [get_files {{D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/latest.coe}}] -no_script -reset -force -quiet
remove_files  {{D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/latest.coe}}
set_property -dict [list CONFIG.Coe_File {d:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/scenario2.coe}] [get_ips prgrom]
generate_target all [get_files  {{D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/prgrom.xci}}]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files {{D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/prgrom.xci}}] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 10 prgrom_synth_1
export_simulation -of_objects [get_files {{D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/prgrom/prgrom.xci}}] -directory {D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.ip_user_files} -ipstatic_source_dir {D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.cache/compile_simlib/modelsim} {questa=D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.cache/compile_simlib/questa} {riviera=D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.cache/compile_simlib/riviera} {activehdl=D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files {D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/RAM/RAM.xci}]
export_ip_user_files -of_objects [get_files {D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/RAM/RAM.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.srcs/sources_1/ip/RAM/RAM.xci}}] -directory {D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.ip_user_files/sim_scripts} -ip_user_files_dir {D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.ip_user_files} -ipstatic_source_dir {D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.cache/compile_simlib/modelsim} {questa=D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.cache/compile_simlib/questa} {riviera=D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.cache/compile_simlib/riviera} {activehdl=D:/SUSTech/Year 2 Semester 2/CS202 - Computer Organization/Project/GitHub/RISC-V-CPU/cpu-verilog/Final_CPU/Final_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_tb.tcl
