// Seed: 540933829
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd81
) (
    input tri0 _id_0
);
  wire  id_2;
  logic id_3;
  if (-1) begin : LABEL_0
    union packed {logic id_4[id_0 : -1];} id_5;
  end else wire id_6;
  ;
  logic id_7;
  ;
  wire  id_8;
  logic id_9;
  logic id_10;
  ;
  assign id_7 = 1;
  logic id_11 = id_9.sum;
  module_0 modCall_1 ();
  parameter id_12 = 1 <-> 1;
endmodule
module module_2 (
    input  wor  id_0,
    output tri0 id_1
);
  logic id_3;
  buf primCall (id_1, id_3);
  module_0 modCall_1 ();
endmodule
