<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_banked="False" is_stub_entry="False">
      <reg_short_name>GICD_TYPER</reg_short_name>
        
        <reg_long_name>Interrupt Controller Type Register</reg_long_name>



      
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>GIC Distributor</reg_component>
    <reg_frame>Dist_base</reg_frame>
    <reg_offset><hexnumber>0x0004</hexnumber></reg_offset>
    <reg_instance>GICD_TYPER</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_type>RO</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>



          <reg_reset_value></reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Provides information about what features the GIC implementation supports. It indicates:</para>

      </purpose_text>
      <purpose_text>
        <list type="unordered">
<listitem><content>Whether the GIC implementation supports two Security states.</content>
</listitem><listitem><content>The maximum number of INTIDs that the GIC implementation supports.</content>
</listitem><listitem><content>The number of PEs that can be used as interrupt targets.</content>
</listitem></list>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
            <reg_group>GIC Distributor registers</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>This register is available in all configurations of the GIC. When <register_link state="ext" id="ext-gicd_ctlr.xml">GICD_CTLR</register_link>.DS==0, this register is Common.</para>
      </configuration_text>

      </reg_configuration>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>GICD_TYPER is a 32-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        






<fields id="fieldset_0" length="32">
  <text_before_fields/>
  <field id="fieldset_0-31_27-1" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" reserved_type="RES0">
    <field_name>ESPI_range</field_name>
    <field_msb>31</field_msb>
    <field_lsb>27</field_lsb>
    <rel_range>4:0</rel_range>
    <field_description order="before">
      <para>Indicates the maximum INTID in the Extended SPI range.</para>
    </field_description>
    <field_description order="after"><para>Maximum Extended SPI INTID is (32*(ESPI_range + 1) + 4095).</para>
<para>The ESPI_range field only indicates the maximum number of SPIs that the GIC implementation might support. This value determines the number of instances of the following interrupt registers:</para>
<list type="unordered">
<listitem><content><register_link state="ext" id="ext-gicd_igrouprne.xml">GICD_IGROUPR&lt;n&gt;E</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_isenablerne.xml">GICD_ISENABLER&lt;n&gt;E</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_icenablerne.xml">GICD_ICENABLER&lt;n&gt;E</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_ispendrne.xml">GICD_ISPENDR&lt;n&gt;E</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_icpendrne.xml">GICD_ICPENDR&lt;n&gt;E</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_isactiverne.xml">GICD_ISACTIVER&lt;n&gt;E</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_icactiverne.xml">GICD_ICACTIVER&lt;n&gt;E</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_ipriorityrne.xml">GICD_IPRIORITYR&lt;n&gt;E</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_icfgrne.xml">GICD_ICFGR&lt;n&gt;E</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_irouterne.xml">GICD_IROUTER&lt;n&gt;E</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_igrpmodrne.xml">GICD_IGRPMODR&lt;n&gt;E</register_link>.</content>
</listitem></list>
<para>The GIC architecture does not require a GIC implementation to support a continuous range of SPI interrupt IDs. Software must check which SPI INTIDs are supported, up to the maximum value indicated by GICD_TYPER.ESPI_range.</para></field_description>
    <fields_condition>When GICD_TYPER.ESPI == 1</fields_condition>
  </field>
  <field id="fieldset_0-31_27-2" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0" reserved_type="RES0">
    <field_msb>31</field_msb>
    <field_lsb>27</field_lsb>
    <rel_range>4:0</rel_range>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
    <fields_condition>Otherwise</fields_condition>
  </field>
  <field id="fieldset_0-26_26" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>RSS</field_name>
    <field_msb>26</field_msb>
    <field_lsb>26</field_lsb>
    <rel_range>26</rel_range>
    <field_description order="before">
      <para>Range Selector Support.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>The IRI supports targeted SGIs with affinity level 0 values of 0 - 15.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>The IRI supports targeted SGIs with affinity level 0 values of 0 - 255.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
  </field>
  <field id="fieldset_0-25_25" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>No1N</field_name>
    <field_msb>25</field_msb>
    <field_lsb>25</field_lsb>
    <rel_range>25</rel_range>
    <field_description order="before">
      <para>Indicates whether 1 of N SPI interrupts are supported.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>1 of N SPI interrupts are supported.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>1 of N SPI interrupts are not supported.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
  </field>
  <field id="fieldset_0-24_24" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>A3V</field_name>
    <field_msb>24</field_msb>
    <field_lsb>24</field_lsb>
    <rel_range>24</rel_range>
    <field_description order="before">
      <para>Affinity 3 valid. Indicates whether the Distributor supports nonzero values of Affinity level 3.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>The Distributor only supports zero values of Affinity level 3.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>The Distributor supports nonzero values of Affinity level 3.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
  </field>
  <field id="fieldset_0-23_19" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>IDbits</field_name>
    <field_msb>23</field_msb>
    <field_lsb>19</field_lsb>
    <rel_range>23:19</rel_range>
    <field_description order="before">
      <para>The number of interrupt identifier bits supported, minus one.</para>
    </field_description>
  </field>
  <field id="fieldset_0-18_18-1" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" reserved_type="RES0">
    <field_name>DVIS</field_name>
    <field_msb>18</field_msb>
    <field_lsb>18</field_lsb>
    <rel_range>0</rel_range>
    <field_description order="before">
      <para>Indicates whether the implementation supports Direct Virtual LPI injection.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>The implementation does not support Direct Virtual LPI injection.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>The implementation supports Direct Virtual LPI injection.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <fields_condition>When FEAT_GICv4 is implemented</fields_condition>
  </field>
  <field id="fieldset_0-18_18-2" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0" reserved_type="RES0">
    <field_msb>18</field_msb>
    <field_lsb>18</field_lsb>
    <rel_range>0</rel_range>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
    <fields_condition>Otherwise</fields_condition>
  </field>
  <field id="fieldset_0-17_17" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>LPIS</field_name>
    <field_msb>17</field_msb>
    <field_lsb>17</field_lsb>
    <rel_range>17</rel_range>
    <field_description order="before">
      <para>Indicates whether the implementation supports LPIs.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>The implementation does not support LPIs.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>The implementation supports LPIs.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
  </field>
  <field id="fieldset_0-16_16" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>MBIS</field_name>
    <field_msb>16</field_msb>
    <field_lsb>16</field_lsb>
    <rel_range>16</rel_range>
    <field_description order="before">
      <para>Indicates whether the implementation supports message-based interrupts by writing to Distributor registers.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description><para>The implementation does not support message-based interrupts by writing to Distributor registers.</para>
<para>The <register_link state="ext" id="ext-gicd_clrspi_nsr.xml">GICD_CLRSPI_NSR</register_link>, <register_link state="ext" id="ext-gicd_setspi_nsr.xml">GICD_SETSPI_NSR</register_link>, <register_link state="ext" id="ext-gicd_clrspi_sr.xml">GICD_CLRSPI_SR</register_link>, and <register_link state="ext" id="ext-gicd_setspi_sr.xml">GICD_SETSPI_SR</register_link> registers are reserved.</para></field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>The implementation supports message-based interrupts by writing to the <register_link state="ext" id="ext-gicd_clrspi_nsr.xml">GICD_CLRSPI_NSR</register_link>, <register_link state="ext" id="ext-gicd_setspi_nsr.xml">GICD_SETSPI_NSR</register_link>, <register_link state="ext" id="ext-gicd_clrspi_sr.xml">GICD_CLRSPI_SR</register_link>, or <register_link state="ext" id="ext-gicd_setspi_sr.xml">GICD_SETSPI_SR</register_link> registers.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
  </field>
  <field id="fieldset_0-15_11" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>num_LPIs</field_name>
    <field_msb>15</field_msb>
    <field_lsb>11</field_lsb>
    <rel_range>15:11</rel_range>
    <field_description order="before"><para>Number of supported LPIs.</para>
<list type="unordered">
<listitem><content>
<para><binarynumber>0b00000</binarynumber> Number of LPIs as indicated by GICD_TYPER.IDbits.</para>
</content>
</listitem><listitem><content>
<para>All other values Number of LPIs supported is 2<sup>(num_LPIs+1)</sup>.</para>
<list type="unordered">
<listitem><content>
<para>Available LPI INTIDs are 8192..(8192 + 2<sup>(num_LPIs+1)</sup> - 1).</para>
</content>
</listitem><listitem><content>
<para>This field cannot indicate a maximum LPI INTID greater than that indicated by GICD_TYPER.IDbits.</para>
</content>
</listitem></list>
</content>
</listitem></list>
<para>When the supported INTID width is less than 14 bits, this field is <arm-defined-word>RES0</arm-defined-word> and no LPIs are supported.</para></field_description>
  </field>
  <field id="fieldset_0-10_10" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>SecurityExtn</field_name>
    <field_msb>10</field_msb>
    <field_lsb>10</field_lsb>
    <rel_range>10</rel_range>
    <field_description order="before"><para>Indicates whether the GIC implementation supports two Security states:</para>
<para>When <register_link state="ext" id="ext-gicd_ctlr.xml">GICD_CTLR</register_link>.DS == 1, this field is RAZ.</para></field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>The GIC implementation supports only a single Security state.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>The GIC implementation supports two Security states.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
  </field>
  <field id="fieldset_0-9_9" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>NMI</field_name>
    <field_msb>9</field_msb>
    <field_lsb>9</field_lsb>
    <rel_range>9</rel_range>
    <field_description order="before">
      <para>Non-maskable Interrupts.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>Non-maskable interrupt property not supported.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>Non-maskable interrupt property is supported.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
  </field>
  <field id="fieldset_0-8_8" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>ESPI</field_name>
    <field_msb>8</field_msb>
    <field_lsb>8</field_lsb>
    <rel_range>8</rel_range>
    <field_description order="before">
      <para>Extended SPI.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>Extended SPI range not implemented.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>Extended SPI range implemented.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
  </field>
  <field id="fieldset_0-7_5" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>CPUNumber</field_name>
    <field_msb>7</field_msb>
    <field_lsb>5</field_lsb>
    <rel_range>7:5</rel_range>
    <field_description order="before"><para>Reports the number of PEs that can be used when affinity routing is not enabled, minus 1.</para>
<para>These PEs must be numbered contiguously from zero, but the relationship between this number and the affinity hierarchy from <xref browsertext="MPIDR" filename="AS_introduction.fm" linkend="CACGIGDF"/> is <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>. If the implementation does not support ARE being zero, this field is 000.</para></field_description>
  </field>
  <field id="fieldset_0-4_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>ITLinesNumber</field_name>
    <field_msb>4</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>4:0</rel_range>
    <field_description order="before"><para>For the INTID range 32 to 1019, indicates the maximum SPI supported.</para>
<para>If the value of this field is N, the maximum SPI INTID is 32(N+1) minus 1. For example, 00011 specifies that the maximum SPI INTID in is 127.</para>
<para>Regardless of the range of INTIDs defined by this field, interrupt IDs 1020-1023 are reserved for special purposes.</para>
<para>A value of 0 indicates no SPIs are support.</para></field_description>
  </field>
  <text_after_fields><para>The ITLinesNumber field only indicates the maximum number of SPIs that the GIC implementation might support. This value determines the number of instances of the following interrupt registers:</para>
<list type="unordered">
<listitem><content><register_link state="ext" id="ext-gicd_igrouprn.xml">GICD_IGROUPR&lt;n&gt;</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_isenablern.xml">GICD_ISENABLER&lt;n&gt;</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_icenablern.xml">GICD_ICENABLER&lt;n&gt;</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_ispendrn.xml">GICD_ISPENDR&lt;n&gt;</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_icpendrn.xml">GICD_ICPENDR&lt;n&gt;</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_isactivern.xml">GICD_ISACTIVER&lt;n&gt;</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_icactivern.xml">GICD_ICACTIVER&lt;n&gt;</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_ipriorityrn.xml">GICD_IPRIORITYR&lt;n&gt;</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_itargetsrn.xml">GICD_ITARGETSR&lt;n&gt;</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_icfgrn.xml">GICD_ICFGR&lt;n&gt;</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_iroutern.xml">GICD_IROUTER&lt;n&gt;</register_link>.</content>
</listitem><listitem><content><register_link state="ext" id="ext-gicd_igrpmodrn.xml">GICD_IGRPMODR&lt;n&gt;</register_link>.</content>
</listitem></list>
<para>The GIC architecture does not require a GIC implementation to support a continuous range of SPI interrupt IDs. Software must check which SPI INTIDs are supported, up to the maximum value indicated by GICD_TYPER.ITLinesNumber.</para></text_after_fields>
</fields>




    
<reg_fieldset length="32">
  <fieldat id="fieldset_0-31_27-1" msb="31" lsb="27"/>
  <fieldat id="fieldset_0-26_26" msb="26" lsb="26"/>
  <fieldat id="fieldset_0-25_25" msb="25" lsb="25"/>
  <fieldat id="fieldset_0-24_24" msb="24" lsb="24"/>
  <fieldat id="fieldset_0-23_19" msb="23" lsb="19"/>
  <fieldat id="fieldset_0-18_18-1" msb="18" lsb="18"/>
  <fieldat id="fieldset_0-17_17" msb="17" lsb="17"/>
  <fieldat id="fieldset_0-16_16" msb="16" lsb="16"/>
  <fieldat id="fieldset_0-15_11" msb="15" lsb="11"/>
  <fieldat id="fieldset_0-10_10" msb="10" lsb="10"/>
  <fieldat id="fieldset_0-9_9" msb="9" lsb="9"/>
  <fieldat id="fieldset_0-8_8" msb="8" lsb="8"/>
  <fieldat id="fieldset_0-7_5" msb="7" lsb="5"/>
  <fieldat id="fieldset_0-4_0" msb="4" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          







      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</timestamp>
</register_page>