
Test004-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003adc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08003c7c  08003c7c  00013c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d6c  08003d6c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08003d6c  08003d6c  00013d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d74  08003d74  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d74  08003d74  00013d74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d78  08003d78  00013d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003d7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000068  08003de4  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08003de4  00020268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009484  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a07  00000000  00000000  0002955f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000830  00000000  00000000  0002af68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000634  00000000  00000000  0002b798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017658  00000000  00000000  0002bdcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a3c3  00000000  00000000  00043424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009331c  00000000  00000000  0004d7e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000286c  00000000  00000000  000e0b04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000e3370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003c64 	.word	0x08003c64

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08003c64 	.word	0x08003c64

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000582:	f000 fc0d 	bl	8000da0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000586:	f000 f87b 	bl	8000680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058a:	f000 f971 	bl	8000870 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800058e:	f000 f945 	bl	800081c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000592:	f000 f8df 	bl	8000754 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  ProgramStart("ADC - Polling");
 8000596:	4835      	ldr	r0, [pc, #212]	; (800066c <main+0xf0>)
 8000598:	f000 fa0e 	bl	80009b8 <ProgramStart>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int X_axis = 0, Y_axis = 0, success = 0;
 800059c:	2300      	movs	r3, #0
 800059e:	617b      	str	r3, [r7, #20]
 80005a0:	2300      	movs	r3, #0
 80005a2:	613b      	str	r3, [r7, #16]
 80005a4:	2300      	movs	r3, #0
 80005a6:	60fb      	str	r3, [r7, #12]
  Cursor(30, 20);
 80005a8:	2114      	movs	r1, #20
 80005aa:	201e      	movs	r0, #30
 80005ac:	f000 fa2a 	bl	8000a04 <Cursor>
  printf("*");
 80005b0:	202a      	movs	r0, #42	; 0x2a
 80005b2:	f002 fc5d 	bl	8002e70 <putchar>
  Cursor(0, 0);
 80005b6:	2100      	movs	r1, #0
 80005b8:	2000      	movs	r0, #0
 80005ba:	f000 fa23 	bl	8000a04 <Cursor>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(100);
 80005be:	2064      	movs	r0, #100	; 0x64
 80005c0:	f000 fc60 	bl	8000e84 <HAL_Delay>
	  if(success) {
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d009      	beq.n	80005de <main+0x62>
		  cls();
 80005ca:	f000 fa11 	bl	80009f0 <cls>
		  Cursor(0, 0);
 80005ce:	2100      	movs	r1, #0
 80005d0:	2000      	movs	r0, #0
 80005d2:	f000 fa17 	bl	8000a04 <Cursor>
		  printf("?ƒ¾(ï¼ âŒ’?–½?Œ’ï¼?)ï¾?  Success~~~!!!  ?ƒ¾(ï¼ âŒ’?–½?Œ’ï¼?)ï¾?\r\n;");
 80005d6:	4826      	ldr	r0, [pc, #152]	; (8000670 <main+0xf4>)
 80005d8:	f002 fc38 	bl	8002e4c <iprintf>
 80005dc:	e7ef      	b.n	80005be <main+0x42>
	  } else {
		  HAL_ADC_Start(&hadc1);
 80005de:	4825      	ldr	r0, [pc, #148]	; (8000674 <main+0xf8>)
 80005e0:	f000 fcb8 	bl	8000f54 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 10); // 1 time-sampling
 80005e4:	210a      	movs	r1, #10
 80005e6:	4823      	ldr	r0, [pc, #140]	; (8000674 <main+0xf8>)
 80005e8:	f000 fd68 	bl	80010bc <HAL_ADC_PollForConversion>
		  int val1 = HAL_ADC_GetValue(&hadc1);
 80005ec:	4821      	ldr	r0, [pc, #132]	; (8000674 <main+0xf8>)
 80005ee:	f000 fdf0 	bl	80011d2 <HAL_ADC_GetValue>
 80005f2:	4603      	mov	r3, r0
 80005f4:	60bb      	str	r3, [r7, #8]
		  HAL_ADC_Start(&hadc1);
 80005f6:	481f      	ldr	r0, [pc, #124]	; (8000674 <main+0xf8>)
 80005f8:	f000 fcac 	bl	8000f54 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 10); // 1 time-sampling
 80005fc:	210a      	movs	r1, #10
 80005fe:	481d      	ldr	r0, [pc, #116]	; (8000674 <main+0xf8>)
 8000600:	f000 fd5c 	bl	80010bc <HAL_ADC_PollForConversion>
		  int val2 = HAL_ADC_GetValue(&hadc1);
 8000604:	481b      	ldr	r0, [pc, #108]	; (8000674 <main+0xf8>)
 8000606:	f000 fde4 	bl	80011d2 <HAL_ADC_GetValue>
 800060a:	4603      	mov	r3, r0
 800060c:	607b      	str	r3, [r7, #4]
		  // char* z_button = HAL_GPIO_ReadPin(D8_GPIO_Port, D8_Pin) ? "Unpushed" : "Pushed";
		  //printf("Joystick value (X, Y) = (%d, %d):(%d, %d) | (Z) = %s\r\n", val2, val1, val2/52, val1/171, z_button);
		  X_axis += val2/1000 - 2;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	4a19      	ldr	r2, [pc, #100]	; (8000678 <main+0xfc>)
 8000612:	fb82 1203 	smull	r1, r2, r2, r3
 8000616:	1192      	asrs	r2, r2, #6
 8000618:	17db      	asrs	r3, r3, #31
 800061a:	1ad3      	subs	r3, r2, r3
 800061c:	3b02      	subs	r3, #2
 800061e:	697a      	ldr	r2, [r7, #20]
 8000620:	4413      	add	r3, r2
 8000622:	617b      	str	r3, [r7, #20]
		  Y_axis += val1/1000 - 2;
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	4a14      	ldr	r2, [pc, #80]	; (8000678 <main+0xfc>)
 8000628:	fb82 1203 	smull	r1, r2, r2, r3
 800062c:	1192      	asrs	r2, r2, #6
 800062e:	17db      	asrs	r3, r3, #31
 8000630:	1ad3      	subs	r3, r2, r3
 8000632:	3b02      	subs	r3, #2
 8000634:	693a      	ldr	r2, [r7, #16]
 8000636:	4413      	add	r3, r2
 8000638:	613b      	str	r3, [r7, #16]
		  Cursor(X_axis, Y_axis);
 800063a:	6939      	ldr	r1, [r7, #16]
 800063c:	6978      	ldr	r0, [r7, #20]
 800063e:	f000 f9e1 	bl	8000a04 <Cursor>
		  if(!HAL_GPIO_ReadPin(D8_GPIO_Port, D8_Pin) && X_axis == 30 && Y_axis == 20){
 8000642:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000646:	480d      	ldr	r0, [pc, #52]	; (800067c <main+0x100>)
 8000648:	f001 fa68 	bl	8001b1c <HAL_GPIO_ReadPin>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d107      	bne.n	8000662 <main+0xe6>
 8000652:	697b      	ldr	r3, [r7, #20]
 8000654:	2b1e      	cmp	r3, #30
 8000656:	d104      	bne.n	8000662 <main+0xe6>
 8000658:	693b      	ldr	r3, [r7, #16]
 800065a:	2b14      	cmp	r3, #20
 800065c:	d101      	bne.n	8000662 <main+0xe6>
			  success = 1;
 800065e:	2301      	movs	r3, #1
 8000660:	60fb      	str	r3, [r7, #12]
		  }
		  HAL_Delay(100);
 8000662:	2064      	movs	r0, #100	; 0x64
 8000664:	f000 fc0e 	bl	8000e84 <HAL_Delay>
	  HAL_Delay(100);
 8000668:	e7a9      	b.n	80005be <main+0x42>
 800066a:	bf00      	nop
 800066c:	08003c7c 	.word	0x08003c7c
 8000670:	08003c8c 	.word	0x08003c8c
 8000674:	20000084 	.word	0x20000084
 8000678:	10624dd3 	.word	0x10624dd3
 800067c:	40020000 	.word	0x40020000

08000680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b094      	sub	sp, #80	; 0x50
 8000684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000686:	f107 0320 	add.w	r3, r7, #32
 800068a:	2230      	movs	r2, #48	; 0x30
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f002 fd2a 	bl	80030e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a4:	2300      	movs	r3, #0
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	4b28      	ldr	r3, [pc, #160]	; (800074c <SystemClock_Config+0xcc>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ac:	4a27      	ldr	r2, [pc, #156]	; (800074c <SystemClock_Config+0xcc>)
 80006ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006b2:	6413      	str	r3, [r2, #64]	; 0x40
 80006b4:	4b25      	ldr	r3, [pc, #148]	; (800074c <SystemClock_Config+0xcc>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006bc:	60bb      	str	r3, [r7, #8]
 80006be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c0:	2300      	movs	r3, #0
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	4b22      	ldr	r3, [pc, #136]	; (8000750 <SystemClock_Config+0xd0>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a21      	ldr	r2, [pc, #132]	; (8000750 <SystemClock_Config+0xd0>)
 80006ca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006ce:	6013      	str	r3, [r2, #0]
 80006d0:	4b1f      	ldr	r3, [pc, #124]	; (8000750 <SystemClock_Config+0xd0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006dc:	2302      	movs	r3, #2
 80006de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e0:	2301      	movs	r3, #1
 80006e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e4:	2310      	movs	r3, #16
 80006e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e8:	2302      	movs	r3, #2
 80006ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ec:	2300      	movs	r3, #0
 80006ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006f0:	2310      	movs	r3, #16
 80006f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006f4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006fa:	2304      	movs	r3, #4
 80006fc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006fe:	2304      	movs	r3, #4
 8000700:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000702:	f107 0320 	add.w	r3, r7, #32
 8000706:	4618      	mov	r0, r3
 8000708:	f001 fa3a 	bl	8001b80 <HAL_RCC_OscConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000712:	f000 f929 	bl	8000968 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000716:	230f      	movs	r3, #15
 8000718:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800071a:	2302      	movs	r3, #2
 800071c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071e:	2300      	movs	r3, #0
 8000720:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000722:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000726:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000728:	2300      	movs	r3, #0
 800072a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800072c:	f107 030c 	add.w	r3, r7, #12
 8000730:	2102      	movs	r1, #2
 8000732:	4618      	mov	r0, r3
 8000734:	f001 fc9c 	bl	8002070 <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800073e:	f000 f913 	bl	8000968 <Error_Handler>
  }
}
 8000742:	bf00      	nop
 8000744:	3750      	adds	r7, #80	; 0x50
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40023800 	.word	0x40023800
 8000750:	40007000 	.word	0x40007000

08000754 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800075a:	463b      	mov	r3, r7
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	605a      	str	r2, [r3, #4]
 8000762:	609a      	str	r2, [r3, #8]
 8000764:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000766:	4b2a      	ldr	r3, [pc, #168]	; (8000810 <MX_ADC1_Init+0xbc>)
 8000768:	4a2a      	ldr	r2, [pc, #168]	; (8000814 <MX_ADC1_Init+0xc0>)
 800076a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800076c:	4b28      	ldr	r3, [pc, #160]	; (8000810 <MX_ADC1_Init+0xbc>)
 800076e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000772:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000774:	4b26      	ldr	r3, [pc, #152]	; (8000810 <MX_ADC1_Init+0xbc>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800077a:	4b25      	ldr	r3, [pc, #148]	; (8000810 <MX_ADC1_Init+0xbc>)
 800077c:	2201      	movs	r2, #1
 800077e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000780:	4b23      	ldr	r3, [pc, #140]	; (8000810 <MX_ADC1_Init+0xbc>)
 8000782:	2200      	movs	r2, #0
 8000784:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000786:	4b22      	ldr	r3, [pc, #136]	; (8000810 <MX_ADC1_Init+0xbc>)
 8000788:	2201      	movs	r2, #1
 800078a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 800078e:	4b20      	ldr	r3, [pc, #128]	; (8000810 <MX_ADC1_Init+0xbc>)
 8000790:	2201      	movs	r2, #1
 8000792:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000794:	4b1e      	ldr	r3, [pc, #120]	; (8000810 <MX_ADC1_Init+0xbc>)
 8000796:	2200      	movs	r2, #0
 8000798:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800079a:	4b1d      	ldr	r3, [pc, #116]	; (8000810 <MX_ADC1_Init+0xbc>)
 800079c:	4a1e      	ldr	r2, [pc, #120]	; (8000818 <MX_ADC1_Init+0xc4>)
 800079e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	; (8000810 <MX_ADC1_Init+0xbc>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80007a6:	4b1a      	ldr	r3, [pc, #104]	; (8000810 <MX_ADC1_Init+0xbc>)
 80007a8:	2202      	movs	r2, #2
 80007aa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007ac:	4b18      	ldr	r3, [pc, #96]	; (8000810 <MX_ADC1_Init+0xbc>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007b4:	4b16      	ldr	r3, [pc, #88]	; (8000810 <MX_ADC1_Init+0xbc>)
 80007b6:	2201      	movs	r2, #1
 80007b8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007ba:	4815      	ldr	r0, [pc, #84]	; (8000810 <MX_ADC1_Init+0xbc>)
 80007bc:	f000 fb86 	bl	8000ecc <HAL_ADC_Init>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 80007c6:	f000 f8cf 	bl	8000968 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80007ce:	2301      	movs	r3, #1
 80007d0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007d6:	463b      	mov	r3, r7
 80007d8:	4619      	mov	r1, r3
 80007da:	480d      	ldr	r0, [pc, #52]	; (8000810 <MX_ADC1_Init+0xbc>)
 80007dc:	f000 fd06 	bl	80011ec <HAL_ADC_ConfigChannel>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80007e6:	f000 f8bf 	bl	8000968 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007ea:	2301      	movs	r3, #1
 80007ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80007ee:	2302      	movs	r3, #2
 80007f0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007f2:	463b      	mov	r3, r7
 80007f4:	4619      	mov	r1, r3
 80007f6:	4806      	ldr	r0, [pc, #24]	; (8000810 <MX_ADC1_Init+0xbc>)
 80007f8:	f000 fcf8 	bl	80011ec <HAL_ADC_ConfigChannel>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000802:	f000 f8b1 	bl	8000968 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000806:	bf00      	nop
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000084 	.word	0x20000084
 8000814:	40012000 	.word	0x40012000
 8000818:	0f000001 	.word	0x0f000001

0800081c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000820:	4b11      	ldr	r3, [pc, #68]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000822:	4a12      	ldr	r2, [pc, #72]	; (800086c <MX_USART2_UART_Init+0x50>)
 8000824:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000826:	4b10      	ldr	r3, [pc, #64]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000828:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800082c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800082e:	4b0e      	ldr	r3, [pc, #56]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000830:	2200      	movs	r2, #0
 8000832:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000834:	4b0c      	ldr	r3, [pc, #48]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000836:	2200      	movs	r2, #0
 8000838:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800083a:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 800083c:	2200      	movs	r2, #0
 800083e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000840:	4b09      	ldr	r3, [pc, #36]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000842:	220c      	movs	r2, #12
 8000844:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000846:	4b08      	ldr	r3, [pc, #32]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000848:	2200      	movs	r2, #0
 800084a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800084c:	4b06      	ldr	r3, [pc, #24]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 800084e:	2200      	movs	r2, #0
 8000850:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000852:	4805      	ldr	r0, [pc, #20]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000854:	f001 fe2c 	bl	80024b0 <HAL_UART_Init>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800085e:	f000 f883 	bl	8000968 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	200000cc 	.word	0x200000cc
 800086c:	40004400 	.word	0x40004400

08000870 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b08a      	sub	sp, #40	; 0x28
 8000874:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
 800087e:	605a      	str	r2, [r3, #4]
 8000880:	609a      	str	r2, [r3, #8]
 8000882:	60da      	str	r2, [r3, #12]
 8000884:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	613b      	str	r3, [r7, #16]
 800088a:	4b34      	ldr	r3, [pc, #208]	; (800095c <MX_GPIO_Init+0xec>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	4a33      	ldr	r2, [pc, #204]	; (800095c <MX_GPIO_Init+0xec>)
 8000890:	f043 0304 	orr.w	r3, r3, #4
 8000894:	6313      	str	r3, [r2, #48]	; 0x30
 8000896:	4b31      	ldr	r3, [pc, #196]	; (800095c <MX_GPIO_Init+0xec>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	f003 0304 	and.w	r3, r3, #4
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
 80008a6:	4b2d      	ldr	r3, [pc, #180]	; (800095c <MX_GPIO_Init+0xec>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	4a2c      	ldr	r2, [pc, #176]	; (800095c <MX_GPIO_Init+0xec>)
 80008ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008b0:	6313      	str	r3, [r2, #48]	; 0x30
 80008b2:	4b2a      	ldr	r3, [pc, #168]	; (800095c <MX_GPIO_Init+0xec>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	60bb      	str	r3, [r7, #8]
 80008c2:	4b26      	ldr	r3, [pc, #152]	; (800095c <MX_GPIO_Init+0xec>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	4a25      	ldr	r2, [pc, #148]	; (800095c <MX_GPIO_Init+0xec>)
 80008c8:	f043 0301 	orr.w	r3, r3, #1
 80008cc:	6313      	str	r3, [r2, #48]	; 0x30
 80008ce:	4b23      	ldr	r3, [pc, #140]	; (800095c <MX_GPIO_Init+0xec>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	f003 0301 	and.w	r3, r3, #1
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	4b1f      	ldr	r3, [pc, #124]	; (800095c <MX_GPIO_Init+0xec>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	4a1e      	ldr	r2, [pc, #120]	; (800095c <MX_GPIO_Init+0xec>)
 80008e4:	f043 0302 	orr.w	r3, r3, #2
 80008e8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ea:	4b1c      	ldr	r3, [pc, #112]	; (800095c <MX_GPIO_Init+0xec>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	f003 0302 	and.w	r3, r3, #2
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2120      	movs	r1, #32
 80008fa:	4819      	ldr	r0, [pc, #100]	; (8000960 <MX_GPIO_Init+0xf0>)
 80008fc:	f001 f926 	bl	8001b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000900:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000904:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000906:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800090a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	4619      	mov	r1, r3
 8000916:	4813      	ldr	r0, [pc, #76]	; (8000964 <MX_GPIO_Init+0xf4>)
 8000918:	f000 ff7c 	bl	8001814 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800091c:	2320      	movs	r3, #32
 800091e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000920:	2301      	movs	r3, #1
 8000922:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000928:	2300      	movs	r3, #0
 800092a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800092c:	f107 0314 	add.w	r3, r7, #20
 8000930:	4619      	mov	r1, r3
 8000932:	480b      	ldr	r0, [pc, #44]	; (8000960 <MX_GPIO_Init+0xf0>)
 8000934:	f000 ff6e 	bl	8001814 <HAL_GPIO_Init>

  /*Configure GPIO pin : D8_Pin */
  GPIO_InitStruct.Pin = D8_Pin;
 8000938:	f44f 7300 	mov.w	r3, #512	; 0x200
 800093c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800093e:	2300      	movs	r3, #0
 8000940:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000942:	2301      	movs	r3, #1
 8000944:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D8_GPIO_Port, &GPIO_InitStruct);
 8000946:	f107 0314 	add.w	r3, r7, #20
 800094a:	4619      	mov	r1, r3
 800094c:	4804      	ldr	r0, [pc, #16]	; (8000960 <MX_GPIO_Init+0xf0>)
 800094e:	f000 ff61 	bl	8001814 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000952:	bf00      	nop
 8000954:	3728      	adds	r7, #40	; 0x28
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40023800 	.word	0x40023800
 8000960:	40020000 	.word	0x40020000
 8000964:	40020800 	.word	0x40020800

08000968 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800096c:	b672      	cpsid	i
}
 800096e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000970:	e7fe      	b.n	8000970 <Error_Handler+0x8>
	...

08000974 <__io_putchar>:
 */
#include "main.h"
extern UART_HandleTypeDef huart2;

// int __io_getchar(void) {}
int __io_putchar(int ch) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 10); // size(byte), timeout(ms)
 800097c:	1d39      	adds	r1, r7, #4
 800097e:	230a      	movs	r3, #10
 8000980:	2201      	movs	r2, #1
 8000982:	4804      	ldr	r0, [pc, #16]	; (8000994 <__io_putchar+0x20>)
 8000984:	f001 fde4 	bl	8002550 <HAL_UART_Transmit>
	return ch;
 8000988:	687b      	ldr	r3, [r7, #4]
}
 800098a:	4618      	mov	r0, r3
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	200000cc 	.word	0x200000cc

08000998 <StandBy>:
void StandBy() {
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
	while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)) {}
 800099c:	bf00      	nop
 800099e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009a2:	4804      	ldr	r0, [pc, #16]	; (80009b4 <StandBy+0x1c>)
 80009a4:	f001 f8ba 	bl	8001b1c <HAL_GPIO_ReadPin>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d1f7      	bne.n	800099e <StandBy+0x6>
}
 80009ae:	bf00      	nop
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	40020800 	.word	0x40020800

080009b8 <ProgramStart>:
void ProgramStart(char* str) {
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
	//printf("\033[2J\033[0;0H");
	cls();
 80009c0:	f000 f816 	bl	80009f0 <cls>
	Cursor(0, 0);
 80009c4:	2100      	movs	r1, #0
 80009c6:	2000      	movs	r0, #0
 80009c8:	f000 f81c 	bl	8000a04 <Cursor>
	printf("Program Start - %s\r\n", str);
 80009cc:	6879      	ldr	r1, [r7, #4]
 80009ce:	4806      	ldr	r0, [pc, #24]	; (80009e8 <ProgramStart+0x30>)
 80009d0:	f002 fa3c 	bl	8002e4c <iprintf>
	printf("Press Blue-button(B1) to Start...\r\n");
 80009d4:	4805      	ldr	r0, [pc, #20]	; (80009ec <ProgramStart+0x34>)
 80009d6:	f002 faa7 	bl	8002f28 <puts>
	StandBy();
 80009da:	f7ff ffdd 	bl	8000998 <StandBy>
}
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	08003cd0 	.word	0x08003cd0
 80009ec:	08003ce8 	.word	0x08003ce8

080009f0 <cls>:
void cls() {
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
	printf("\033[2J");
 80009f4:	4802      	ldr	r0, [pc, #8]	; (8000a00 <cls+0x10>)
 80009f6:	f002 fa29 	bl	8002e4c <iprintf>
}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	08003d0c 	.word	0x08003d0c

08000a04 <Cursor>:
void Cursor(int x, int y) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b088      	sub	sp, #32
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
	char buf[20];
	printf("\033[%d;%dH", y, x);
 8000a0e:	687a      	ldr	r2, [r7, #4]
 8000a10:	6839      	ldr	r1, [r7, #0]
 8000a12:	4803      	ldr	r0, [pc, #12]	; (8000a20 <Cursor+0x1c>)
 8000a14:	f002 fa1a 	bl	8002e4c <iprintf>
	//sprintf(buf, "\033[%d;%dH", y, x);
	//puts(buf);
	//printf("%s", buf);
}
 8000a18:	bf00      	nop
 8000a1a:	3720      	adds	r7, #32
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	08003d14 	.word	0x08003d14

08000a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	607b      	str	r3, [r7, #4]
 8000a2e:	4b10      	ldr	r3, [pc, #64]	; (8000a70 <HAL_MspInit+0x4c>)
 8000a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a32:	4a0f      	ldr	r2, [pc, #60]	; (8000a70 <HAL_MspInit+0x4c>)
 8000a34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a38:	6453      	str	r3, [r2, #68]	; 0x44
 8000a3a:	4b0d      	ldr	r3, [pc, #52]	; (8000a70 <HAL_MspInit+0x4c>)
 8000a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a42:	607b      	str	r3, [r7, #4]
 8000a44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	603b      	str	r3, [r7, #0]
 8000a4a:	4b09      	ldr	r3, [pc, #36]	; (8000a70 <HAL_MspInit+0x4c>)
 8000a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a4e:	4a08      	ldr	r2, [pc, #32]	; (8000a70 <HAL_MspInit+0x4c>)
 8000a50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a54:	6413      	str	r3, [r2, #64]	; 0x40
 8000a56:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <HAL_MspInit+0x4c>)
 8000a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a5e:	603b      	str	r3, [r7, #0]
 8000a60:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a62:	2007      	movs	r0, #7
 8000a64:	f000 fea2 	bl	80017ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40023800 	.word	0x40023800

08000a74 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08a      	sub	sp, #40	; 0x28
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
 8000a8a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a17      	ldr	r2, [pc, #92]	; (8000af0 <HAL_ADC_MspInit+0x7c>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d127      	bne.n	8000ae6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	613b      	str	r3, [r7, #16]
 8000a9a:	4b16      	ldr	r3, [pc, #88]	; (8000af4 <HAL_ADC_MspInit+0x80>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9e:	4a15      	ldr	r2, [pc, #84]	; (8000af4 <HAL_ADC_MspInit+0x80>)
 8000aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8000aa6:	4b13      	ldr	r3, [pc, #76]	; (8000af4 <HAL_ADC_MspInit+0x80>)
 8000aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <HAL_ADC_MspInit+0x80>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	4a0e      	ldr	r2, [pc, #56]	; (8000af4 <HAL_ADC_MspInit+0x80>)
 8000abc:	f043 0301 	orr.w	r3, r3, #1
 8000ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac2:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <HAL_ADC_MspInit+0x80>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	f003 0301 	and.w	r3, r3, #1
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ace:	2303      	movs	r3, #3
 8000ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ad2:	2303      	movs	r3, #3
 8000ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ada:	f107 0314 	add.w	r3, r7, #20
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4805      	ldr	r0, [pc, #20]	; (8000af8 <HAL_ADC_MspInit+0x84>)
 8000ae2:	f000 fe97 	bl	8001814 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000ae6:	bf00      	nop
 8000ae8:	3728      	adds	r7, #40	; 0x28
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40012000 	.word	0x40012000
 8000af4:	40023800 	.word	0x40023800
 8000af8:	40020000 	.word	0x40020000

08000afc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08a      	sub	sp, #40	; 0x28
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b04:	f107 0314 	add.w	r3, r7, #20
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	60da      	str	r2, [r3, #12]
 8000b12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a19      	ldr	r2, [pc, #100]	; (8000b80 <HAL_UART_MspInit+0x84>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d12b      	bne.n	8000b76 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	613b      	str	r3, [r7, #16]
 8000b22:	4b18      	ldr	r3, [pc, #96]	; (8000b84 <HAL_UART_MspInit+0x88>)
 8000b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b26:	4a17      	ldr	r2, [pc, #92]	; (8000b84 <HAL_UART_MspInit+0x88>)
 8000b28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b2e:	4b15      	ldr	r3, [pc, #84]	; (8000b84 <HAL_UART_MspInit+0x88>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b36:	613b      	str	r3, [r7, #16]
 8000b38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <HAL_UART_MspInit+0x88>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b42:	4a10      	ldr	r2, [pc, #64]	; (8000b84 <HAL_UART_MspInit+0x88>)
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	6313      	str	r3, [r2, #48]	; 0x30
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	; (8000b84 <HAL_UART_MspInit+0x88>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4e:	f003 0301 	and.w	r3, r3, #1
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b56:	230c      	movs	r3, #12
 8000b58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b62:	2303      	movs	r3, #3
 8000b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b66:	2307      	movs	r3, #7
 8000b68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6a:	f107 0314 	add.w	r3, r7, #20
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4805      	ldr	r0, [pc, #20]	; (8000b88 <HAL_UART_MspInit+0x8c>)
 8000b72:	f000 fe4f 	bl	8001814 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b76:	bf00      	nop
 8000b78:	3728      	adds	r7, #40	; 0x28
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40004400 	.word	0x40004400
 8000b84:	40023800 	.word	0x40023800
 8000b88:	40020000 	.word	0x40020000

08000b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b90:	e7fe      	b.n	8000b90 <NMI_Handler+0x4>

08000b92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b96:	e7fe      	b.n	8000b96 <HardFault_Handler+0x4>

08000b98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b9c:	e7fe      	b.n	8000b9c <MemManage_Handler+0x4>

08000b9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba2:	e7fe      	b.n	8000ba2 <BusFault_Handler+0x4>

08000ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <UsageFault_Handler+0x4>

08000baa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr

08000bc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bd8:	f000 f934 	bl	8000e44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60f8      	str	r0, [r7, #12]
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bec:	2300      	movs	r3, #0
 8000bee:	617b      	str	r3, [r7, #20]
 8000bf0:	e00a      	b.n	8000c08 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bf2:	f3af 8000 	nop.w
 8000bf6:	4601      	mov	r1, r0
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	1c5a      	adds	r2, r3, #1
 8000bfc:	60ba      	str	r2, [r7, #8]
 8000bfe:	b2ca      	uxtb	r2, r1
 8000c00:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	3301      	adds	r3, #1
 8000c06:	617b      	str	r3, [r7, #20]
 8000c08:	697a      	ldr	r2, [r7, #20]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	dbf0      	blt.n	8000bf2 <_read+0x12>
  }

  return len;
 8000c10:	687b      	ldr	r3, [r7, #4]
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3718      	adds	r7, #24
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b086      	sub	sp, #24
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	60f8      	str	r0, [r7, #12]
 8000c22:	60b9      	str	r1, [r7, #8]
 8000c24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c26:	2300      	movs	r3, #0
 8000c28:	617b      	str	r3, [r7, #20]
 8000c2a:	e009      	b.n	8000c40 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	1c5a      	adds	r2, r3, #1
 8000c30:	60ba      	str	r2, [r7, #8]
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff fe9d 	bl	8000974 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	617b      	str	r3, [r7, #20]
 8000c40:	697a      	ldr	r2, [r7, #20]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	dbf1      	blt.n	8000c2c <_write+0x12>
  }
  return len;
 8000c48:	687b      	ldr	r3, [r7, #4]
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3718      	adds	r7, #24
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <_close>:

int _close(int file)
{
 8000c52:	b480      	push	{r7}
 8000c54:	b083      	sub	sp, #12
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr

08000c6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	b083      	sub	sp, #12
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
 8000c72:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c7a:	605a      	str	r2, [r3, #4]
  return 0;
 8000c7c:	2300      	movs	r3, #0
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr

08000c8a <_isatty>:

int _isatty(int file)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b083      	sub	sp, #12
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c92:	2301      	movs	r3, #1
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr

08000ca0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cac:	2300      	movs	r3, #0
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3714      	adds	r7, #20
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
	...

08000cbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc4:	4a14      	ldr	r2, [pc, #80]	; (8000d18 <_sbrk+0x5c>)
 8000cc6:	4b15      	ldr	r3, [pc, #84]	; (8000d1c <_sbrk+0x60>)
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cd0:	4b13      	ldr	r3, [pc, #76]	; (8000d20 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d102      	bne.n	8000cde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cd8:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <_sbrk+0x64>)
 8000cda:	4a12      	ldr	r2, [pc, #72]	; (8000d24 <_sbrk+0x68>)
 8000cdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cde:	4b10      	ldr	r3, [pc, #64]	; (8000d20 <_sbrk+0x64>)
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d207      	bcs.n	8000cfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cec:	f002 fa4a 	bl	8003184 <__errno>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	220c      	movs	r2, #12
 8000cf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfa:	e009      	b.n	8000d10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cfc:	4b08      	ldr	r3, [pc, #32]	; (8000d20 <_sbrk+0x64>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d02:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <_sbrk+0x64>)
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4413      	add	r3, r2
 8000d0a:	4a05      	ldr	r2, [pc, #20]	; (8000d20 <_sbrk+0x64>)
 8000d0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d0e:	68fb      	ldr	r3, [r7, #12]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3718      	adds	r7, #24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20020000 	.word	0x20020000
 8000d1c:	00000400 	.word	0x00000400
 8000d20:	20000114 	.word	0x20000114
 8000d24:	20000268 	.word	0x20000268

08000d28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d2c:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <SystemInit+0x20>)
 8000d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d32:	4a05      	ldr	r2, [pc, #20]	; (8000d48 <SystemInit+0x20>)
 8000d34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d3c:	bf00      	nop
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d84 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d50:	f7ff ffea 	bl	8000d28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d54:	480c      	ldr	r0, [pc, #48]	; (8000d88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d56:	490d      	ldr	r1, [pc, #52]	; (8000d8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d58:	4a0d      	ldr	r2, [pc, #52]	; (8000d90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d5c:	e002      	b.n	8000d64 <LoopCopyDataInit>

08000d5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d62:	3304      	adds	r3, #4

08000d64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d68:	d3f9      	bcc.n	8000d5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d6a:	4a0a      	ldr	r2, [pc, #40]	; (8000d94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d6c:	4c0a      	ldr	r4, [pc, #40]	; (8000d98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d70:	e001      	b.n	8000d76 <LoopFillZerobss>

08000d72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d74:	3204      	adds	r2, #4

08000d76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d78:	d3fb      	bcc.n	8000d72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d7a:	f002 fa09 	bl	8003190 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d7e:	f7ff fbfd 	bl	800057c <main>
  bx  lr    
 8000d82:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d8c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d90:	08003d7c 	.word	0x08003d7c
  ldr r2, =_sbss
 8000d94:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d98:	20000268 	.word	0x20000268

08000d9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d9c:	e7fe      	b.n	8000d9c <ADC_IRQHandler>
	...

08000da0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000da4:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <HAL_Init+0x40>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a0d      	ldr	r2, [pc, #52]	; (8000de0 <HAL_Init+0x40>)
 8000daa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000db0:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <HAL_Init+0x40>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a0a      	ldr	r2, [pc, #40]	; (8000de0 <HAL_Init+0x40>)
 8000db6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dbc:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <HAL_Init+0x40>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a07      	ldr	r2, [pc, #28]	; (8000de0 <HAL_Init+0x40>)
 8000dc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc8:	2003      	movs	r0, #3
 8000dca:	f000 fcef 	bl	80017ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f000 f808 	bl	8000de4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dd4:	f7ff fe26 	bl	8000a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dd8:	2300      	movs	r3, #0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40023c00 	.word	0x40023c00

08000de4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dec:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <HAL_InitTick+0x54>)
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	4b12      	ldr	r3, [pc, #72]	; (8000e3c <HAL_InitTick+0x58>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	4619      	mov	r1, r3
 8000df6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e02:	4618      	mov	r0, r3
 8000e04:	f000 fcf9 	bl	80017fa <HAL_SYSTICK_Config>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e00e      	b.n	8000e30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2b0f      	cmp	r3, #15
 8000e16:	d80a      	bhi.n	8000e2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e18:	2200      	movs	r2, #0
 8000e1a:	6879      	ldr	r1, [r7, #4]
 8000e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e20:	f000 fccf 	bl	80017c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e24:	4a06      	ldr	r2, [pc, #24]	; (8000e40 <HAL_InitTick+0x5c>)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	e000      	b.n	8000e30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20000000 	.word	0x20000000
 8000e3c:	20000008 	.word	0x20000008
 8000e40:	20000004 	.word	0x20000004

08000e44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e48:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <HAL_IncTick+0x20>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <HAL_IncTick+0x24>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4413      	add	r3, r2
 8000e54:	4a04      	ldr	r2, [pc, #16]	; (8000e68 <HAL_IncTick+0x24>)
 8000e56:	6013      	str	r3, [r2, #0]
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	20000008 	.word	0x20000008
 8000e68:	20000118 	.word	0x20000118

08000e6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e70:	4b03      	ldr	r3, [pc, #12]	; (8000e80 <HAL_GetTick+0x14>)
 8000e72:	681b      	ldr	r3, [r3, #0]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	20000118 	.word	0x20000118

08000e84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e8c:	f7ff ffee 	bl	8000e6c <HAL_GetTick>
 8000e90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e9c:	d005      	beq.n	8000eaa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e9e:	4b0a      	ldr	r3, [pc, #40]	; (8000ec8 <HAL_Delay+0x44>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	4413      	add	r3, r2
 8000ea8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000eaa:	bf00      	nop
 8000eac:	f7ff ffde 	bl	8000e6c <HAL_GetTick>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d8f7      	bhi.n	8000eac <HAL_Delay+0x28>
  {
  }
}
 8000ebc:	bf00      	nop
 8000ebe:	bf00      	nop
 8000ec0:	3710      	adds	r7, #16
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20000008 	.word	0x20000008

08000ecc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d101      	bne.n	8000ee2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e033      	b.n	8000f4a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d109      	bne.n	8000efe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f7ff fdc2 	bl	8000a74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f02:	f003 0310 	and.w	r3, r3, #16
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d118      	bne.n	8000f3c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f12:	f023 0302 	bic.w	r3, r3, #2
 8000f16:	f043 0202 	orr.w	r2, r3, #2
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f000 fa96 	bl	8001450 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2200      	movs	r2, #0
 8000f28:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2e:	f023 0303 	bic.w	r3, r3, #3
 8000f32:	f043 0201 	orr.w	r2, r3, #1
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	641a      	str	r2, [r3, #64]	; 0x40
 8000f3a:	e001      	b.n	8000f40 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2200      	movs	r2, #0
 8000f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3710      	adds	r7, #16
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
	...

08000f54 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d101      	bne.n	8000f6e <HAL_ADC_Start+0x1a>
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	e097      	b.n	800109e <HAL_ADC_Start+0x14a>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2201      	movs	r2, #1
 8000f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	f003 0301 	and.w	r3, r3, #1
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d018      	beq.n	8000fb6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	689a      	ldr	r2, [r3, #8]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f042 0201 	orr.w	r2, r2, #1
 8000f92:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f94:	4b45      	ldr	r3, [pc, #276]	; (80010ac <HAL_ADC_Start+0x158>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a45      	ldr	r2, [pc, #276]	; (80010b0 <HAL_ADC_Start+0x15c>)
 8000f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f9e:	0c9a      	lsrs	r2, r3, #18
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	4413      	add	r3, r2
 8000fa6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8000fa8:	e002      	b.n	8000fb0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	3b01      	subs	r3, #1
 8000fae:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1f9      	bne.n	8000faa <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	f003 0301 	and.w	r3, r3, #1
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d15f      	bne.n	8001084 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fcc:	f023 0301 	bic.w	r3, r3, #1
 8000fd0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d007      	beq.n	8000ff6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fea:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000fee:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ffe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001002:	d106      	bne.n	8001012 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001008:	f023 0206 	bic.w	r2, r3, #6
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	645a      	str	r2, [r3, #68]	; 0x44
 8001010:	e002      	b.n	8001018 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2200      	movs	r2, #0
 8001016:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2200      	movs	r2, #0
 800101c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001020:	4b24      	ldr	r3, [pc, #144]	; (80010b4 <HAL_ADC_Start+0x160>)
 8001022:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800102c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f003 031f 	and.w	r3, r3, #31
 8001036:	2b00      	cmp	r3, #0
 8001038:	d10f      	bne.n	800105a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d129      	bne.n	800109c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	689a      	ldr	r2, [r3, #8]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	e020      	b.n	800109c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a16      	ldr	r2, [pc, #88]	; (80010b8 <HAL_ADC_Start+0x164>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d11b      	bne.n	800109c <HAL_ADC_Start+0x148>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	689b      	ldr	r3, [r3, #8]
 800106a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800106e:	2b00      	cmp	r3, #0
 8001070:	d114      	bne.n	800109c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	689a      	ldr	r2, [r3, #8]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	e00b      	b.n	800109c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001088:	f043 0210 	orr.w	r2, r3, #16
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001094:	f043 0201 	orr.w	r2, r3, #1
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 800109c:	2300      	movs	r3, #0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3714      	adds	r7, #20
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	20000000 	.word	0x20000000
 80010b0:	431bde83 	.word	0x431bde83
 80010b4:	40012300 	.word	0x40012300
 80010b8:	40012000 	.word	0x40012000

080010bc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010d8:	d113      	bne.n	8001102 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80010e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80010e8:	d10b      	bne.n	8001102 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ee:	f043 0220 	orr.w	r2, r3, #32
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2200      	movs	r2, #0
 80010fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	e063      	b.n	80011ca <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001102:	f7ff feb3 	bl	8000e6c <HAL_GetTick>
 8001106:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001108:	e021      	b.n	800114e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001110:	d01d      	beq.n	800114e <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d007      	beq.n	8001128 <HAL_ADC_PollForConversion+0x6c>
 8001118:	f7ff fea8 	bl	8000e6c <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	683a      	ldr	r2, [r7, #0]
 8001124:	429a      	cmp	r2, r3
 8001126:	d212      	bcs.n	800114e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	2b02      	cmp	r3, #2
 8001134:	d00b      	beq.n	800114e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113a:	f043 0204 	orr.w	r2, r3, #4
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2200      	movs	r2, #0
 8001146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e03d      	b.n	80011ca <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f003 0302 	and.w	r3, r3, #2
 8001158:	2b02      	cmp	r3, #2
 800115a:	d1d6      	bne.n	800110a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f06f 0212 	mvn.w	r2, #18
 8001164:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800117c:	2b00      	cmp	r3, #0
 800117e:	d123      	bne.n	80011c8 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001184:	2b00      	cmp	r3, #0
 8001186:	d11f      	bne.n	80011c8 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800118e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001192:	2b00      	cmp	r3, #0
 8001194:	d006      	beq.n	80011a4 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d111      	bne.n	80011c8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d105      	bne.n	80011c8 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c0:	f043 0201 	orr.w	r2, r3, #1
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80011d2:	b480      	push	{r7}
 80011d4:	b083      	sub	sp, #12
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001200:	2b01      	cmp	r3, #1
 8001202:	d101      	bne.n	8001208 <HAL_ADC_ConfigChannel+0x1c>
 8001204:	2302      	movs	r3, #2
 8001206:	e113      	b.n	8001430 <HAL_ADC_ConfigChannel+0x244>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2201      	movs	r2, #1
 800120c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b09      	cmp	r3, #9
 8001216:	d925      	bls.n	8001264 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	68d9      	ldr	r1, [r3, #12]
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	b29b      	uxth	r3, r3
 8001224:	461a      	mov	r2, r3
 8001226:	4613      	mov	r3, r2
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	4413      	add	r3, r2
 800122c:	3b1e      	subs	r3, #30
 800122e:	2207      	movs	r2, #7
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	43da      	mvns	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	400a      	ands	r2, r1
 800123c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	68d9      	ldr	r1, [r3, #12]
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	689a      	ldr	r2, [r3, #8]
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	b29b      	uxth	r3, r3
 800124e:	4618      	mov	r0, r3
 8001250:	4603      	mov	r3, r0
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	4403      	add	r3, r0
 8001256:	3b1e      	subs	r3, #30
 8001258:	409a      	lsls	r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	430a      	orrs	r2, r1
 8001260:	60da      	str	r2, [r3, #12]
 8001262:	e022      	b.n	80012aa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6919      	ldr	r1, [r3, #16]
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	b29b      	uxth	r3, r3
 8001270:	461a      	mov	r2, r3
 8001272:	4613      	mov	r3, r2
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	4413      	add	r3, r2
 8001278:	2207      	movs	r2, #7
 800127a:	fa02 f303 	lsl.w	r3, r2, r3
 800127e:	43da      	mvns	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	400a      	ands	r2, r1
 8001286:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	6919      	ldr	r1, [r3, #16]
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	689a      	ldr	r2, [r3, #8]
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	b29b      	uxth	r3, r3
 8001298:	4618      	mov	r0, r3
 800129a:	4603      	mov	r3, r0
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	4403      	add	r3, r0
 80012a0:	409a      	lsls	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	430a      	orrs	r2, r1
 80012a8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	2b06      	cmp	r3, #6
 80012b0:	d824      	bhi.n	80012fc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685a      	ldr	r2, [r3, #4]
 80012bc:	4613      	mov	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	4413      	add	r3, r2
 80012c2:	3b05      	subs	r3, #5
 80012c4:	221f      	movs	r2, #31
 80012c6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ca:	43da      	mvns	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	400a      	ands	r2, r1
 80012d2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	b29b      	uxth	r3, r3
 80012e0:	4618      	mov	r0, r3
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685a      	ldr	r2, [r3, #4]
 80012e6:	4613      	mov	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	4413      	add	r3, r2
 80012ec:	3b05      	subs	r3, #5
 80012ee:	fa00 f203 	lsl.w	r2, r0, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	430a      	orrs	r2, r1
 80012f8:	635a      	str	r2, [r3, #52]	; 0x34
 80012fa:	e04c      	b.n	8001396 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	2b0c      	cmp	r3, #12
 8001302:	d824      	bhi.n	800134e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	685a      	ldr	r2, [r3, #4]
 800130e:	4613      	mov	r3, r2
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	4413      	add	r3, r2
 8001314:	3b23      	subs	r3, #35	; 0x23
 8001316:	221f      	movs	r2, #31
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	43da      	mvns	r2, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	400a      	ands	r2, r1
 8001324:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	b29b      	uxth	r3, r3
 8001332:	4618      	mov	r0, r3
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685a      	ldr	r2, [r3, #4]
 8001338:	4613      	mov	r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	3b23      	subs	r3, #35	; 0x23
 8001340:	fa00 f203 	lsl.w	r2, r0, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	430a      	orrs	r2, r1
 800134a:	631a      	str	r2, [r3, #48]	; 0x30
 800134c:	e023      	b.n	8001396 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685a      	ldr	r2, [r3, #4]
 8001358:	4613      	mov	r3, r2
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	4413      	add	r3, r2
 800135e:	3b41      	subs	r3, #65	; 0x41
 8001360:	221f      	movs	r2, #31
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	43da      	mvns	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	400a      	ands	r2, r1
 800136e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	b29b      	uxth	r3, r3
 800137c:	4618      	mov	r0, r3
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685a      	ldr	r2, [r3, #4]
 8001382:	4613      	mov	r3, r2
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	4413      	add	r3, r2
 8001388:	3b41      	subs	r3, #65	; 0x41
 800138a:	fa00 f203 	lsl.w	r2, r0, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	430a      	orrs	r2, r1
 8001394:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001396:	4b29      	ldr	r3, [pc, #164]	; (800143c <HAL_ADC_ConfigChannel+0x250>)
 8001398:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a28      	ldr	r2, [pc, #160]	; (8001440 <HAL_ADC_ConfigChannel+0x254>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d10f      	bne.n	80013c4 <HAL_ADC_ConfigChannel+0x1d8>
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2b12      	cmp	r3, #18
 80013aa:	d10b      	bne.n	80013c4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a1d      	ldr	r2, [pc, #116]	; (8001440 <HAL_ADC_ConfigChannel+0x254>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d12b      	bne.n	8001426 <HAL_ADC_ConfigChannel+0x23a>
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a1c      	ldr	r2, [pc, #112]	; (8001444 <HAL_ADC_ConfigChannel+0x258>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d003      	beq.n	80013e0 <HAL_ADC_ConfigChannel+0x1f4>
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b11      	cmp	r3, #17
 80013de:	d122      	bne.n	8001426 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a11      	ldr	r2, [pc, #68]	; (8001444 <HAL_ADC_ConfigChannel+0x258>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d111      	bne.n	8001426 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001402:	4b11      	ldr	r3, [pc, #68]	; (8001448 <HAL_ADC_ConfigChannel+0x25c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a11      	ldr	r2, [pc, #68]	; (800144c <HAL_ADC_ConfigChannel+0x260>)
 8001408:	fba2 2303 	umull	r2, r3, r2, r3
 800140c:	0c9a      	lsrs	r2, r3, #18
 800140e:	4613      	mov	r3, r2
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	4413      	add	r3, r2
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001418:	e002      	b.n	8001420 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	3b01      	subs	r3, #1
 800141e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d1f9      	bne.n	800141a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2200      	movs	r2, #0
 800142a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3714      	adds	r7, #20
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	40012300 	.word	0x40012300
 8001440:	40012000 	.word	0x40012000
 8001444:	10000012 	.word	0x10000012
 8001448:	20000000 	.word	0x20000000
 800144c:	431bde83 	.word	0x431bde83

08001450 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001450:	b480      	push	{r7}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001458:	4b79      	ldr	r3, [pc, #484]	; (8001640 <ADC_Init+0x1f0>)
 800145a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	685a      	ldr	r2, [r3, #4]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	431a      	orrs	r2, r3
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	685a      	ldr	r2, [r3, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001484:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	6859      	ldr	r1, [r3, #4]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	691b      	ldr	r3, [r3, #16]
 8001490:	021a      	lsls	r2, r3, #8
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	430a      	orrs	r2, r1
 8001498:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	685a      	ldr	r2, [r3, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80014a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	6859      	ldr	r1, [r3, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	430a      	orrs	r2, r1
 80014ba:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	689a      	ldr	r2, [r3, #8]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	6899      	ldr	r1, [r3, #8]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	68da      	ldr	r2, [r3, #12]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	430a      	orrs	r2, r1
 80014dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014e2:	4a58      	ldr	r2, [pc, #352]	; (8001644 <ADC_Init+0x1f4>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d022      	beq.n	800152e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	689a      	ldr	r2, [r3, #8]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	6899      	ldr	r1, [r3, #8]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	430a      	orrs	r2, r1
 8001508:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	689a      	ldr	r2, [r3, #8]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001518:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	6899      	ldr	r1, [r3, #8]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	430a      	orrs	r2, r1
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	e00f      	b.n	800154e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	689a      	ldr	r2, [r3, #8]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800153c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	689a      	ldr	r2, [r3, #8]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800154c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	689a      	ldr	r2, [r3, #8]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f022 0202 	bic.w	r2, r2, #2
 800155c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	6899      	ldr	r1, [r3, #8]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	7e1b      	ldrb	r3, [r3, #24]
 8001568:	005a      	lsls	r2, r3, #1
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	430a      	orrs	r2, r1
 8001570:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d01b      	beq.n	80015b4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	685a      	ldr	r2, [r3, #4]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800158a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	685a      	ldr	r2, [r3, #4]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800159a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	6859      	ldr	r1, [r3, #4]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015a6:	3b01      	subs	r3, #1
 80015a8:	035a      	lsls	r2, r3, #13
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	430a      	orrs	r2, r1
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	e007      	b.n	80015c4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	685a      	ldr	r2, [r3, #4]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015c2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80015d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	69db      	ldr	r3, [r3, #28]
 80015de:	3b01      	subs	r3, #1
 80015e0:	051a      	lsls	r2, r3, #20
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	430a      	orrs	r2, r1
 80015e8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80015f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	6899      	ldr	r1, [r3, #8]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001606:	025a      	lsls	r2, r3, #9
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	430a      	orrs	r2, r1
 800160e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	689a      	ldr	r2, [r3, #8]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800161e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	6899      	ldr	r1, [r3, #8]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	695b      	ldr	r3, [r3, #20]
 800162a:	029a      	lsls	r2, r3, #10
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	430a      	orrs	r2, r1
 8001632:	609a      	str	r2, [r3, #8]
}
 8001634:	bf00      	nop
 8001636:	3714      	adds	r7, #20
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr
 8001640:	40012300 	.word	0x40012300
 8001644:	0f000001 	.word	0x0f000001

08001648 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001658:	4b0c      	ldr	r3, [pc, #48]	; (800168c <__NVIC_SetPriorityGrouping+0x44>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800165e:	68ba      	ldr	r2, [r7, #8]
 8001660:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001664:	4013      	ands	r3, r2
 8001666:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001670:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001678:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800167a:	4a04      	ldr	r2, [pc, #16]	; (800168c <__NVIC_SetPriorityGrouping+0x44>)
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	60d3      	str	r3, [r2, #12]
}
 8001680:	bf00      	nop
 8001682:	3714      	adds	r7, #20
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001694:	4b04      	ldr	r3, [pc, #16]	; (80016a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	0a1b      	lsrs	r3, r3, #8
 800169a:	f003 0307 	and.w	r3, r3, #7
}
 800169e:	4618      	mov	r0, r3
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	e000ed00 	.word	0xe000ed00

080016ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	6039      	str	r1, [r7, #0]
 80016b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	db0a      	blt.n	80016d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	b2da      	uxtb	r2, r3
 80016c4:	490c      	ldr	r1, [pc, #48]	; (80016f8 <__NVIC_SetPriority+0x4c>)
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	0112      	lsls	r2, r2, #4
 80016cc:	b2d2      	uxtb	r2, r2
 80016ce:	440b      	add	r3, r1
 80016d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016d4:	e00a      	b.n	80016ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	b2da      	uxtb	r2, r3
 80016da:	4908      	ldr	r1, [pc, #32]	; (80016fc <__NVIC_SetPriority+0x50>)
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	f003 030f 	and.w	r3, r3, #15
 80016e2:	3b04      	subs	r3, #4
 80016e4:	0112      	lsls	r2, r2, #4
 80016e6:	b2d2      	uxtb	r2, r2
 80016e8:	440b      	add	r3, r1
 80016ea:	761a      	strb	r2, [r3, #24]
}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	e000e100 	.word	0xe000e100
 80016fc:	e000ed00 	.word	0xe000ed00

08001700 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001700:	b480      	push	{r7}
 8001702:	b089      	sub	sp, #36	; 0x24
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f003 0307 	and.w	r3, r3, #7
 8001712:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001714:	69fb      	ldr	r3, [r7, #28]
 8001716:	f1c3 0307 	rsb	r3, r3, #7
 800171a:	2b04      	cmp	r3, #4
 800171c:	bf28      	it	cs
 800171e:	2304      	movcs	r3, #4
 8001720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	3304      	adds	r3, #4
 8001726:	2b06      	cmp	r3, #6
 8001728:	d902      	bls.n	8001730 <NVIC_EncodePriority+0x30>
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	3b03      	subs	r3, #3
 800172e:	e000      	b.n	8001732 <NVIC_EncodePriority+0x32>
 8001730:	2300      	movs	r3, #0
 8001732:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001734:	f04f 32ff 	mov.w	r2, #4294967295
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43da      	mvns	r2, r3
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	401a      	ands	r2, r3
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001748:	f04f 31ff 	mov.w	r1, #4294967295
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	fa01 f303 	lsl.w	r3, r1, r3
 8001752:	43d9      	mvns	r1, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001758:	4313      	orrs	r3, r2
         );
}
 800175a:	4618      	mov	r0, r3
 800175c:	3724      	adds	r7, #36	; 0x24
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
	...

08001768 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	3b01      	subs	r3, #1
 8001774:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001778:	d301      	bcc.n	800177e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800177a:	2301      	movs	r3, #1
 800177c:	e00f      	b.n	800179e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800177e:	4a0a      	ldr	r2, [pc, #40]	; (80017a8 <SysTick_Config+0x40>)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3b01      	subs	r3, #1
 8001784:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001786:	210f      	movs	r1, #15
 8001788:	f04f 30ff 	mov.w	r0, #4294967295
 800178c:	f7ff ff8e 	bl	80016ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001790:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <SysTick_Config+0x40>)
 8001792:	2200      	movs	r2, #0
 8001794:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001796:	4b04      	ldr	r3, [pc, #16]	; (80017a8 <SysTick_Config+0x40>)
 8001798:	2207      	movs	r2, #7
 800179a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	e000e010 	.word	0xe000e010

080017ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f7ff ff47 	bl	8001648 <__NVIC_SetPriorityGrouping>
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b086      	sub	sp, #24
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	4603      	mov	r3, r0
 80017ca:	60b9      	str	r1, [r7, #8]
 80017cc:	607a      	str	r2, [r7, #4]
 80017ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017d0:	2300      	movs	r3, #0
 80017d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017d4:	f7ff ff5c 	bl	8001690 <__NVIC_GetPriorityGrouping>
 80017d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	68b9      	ldr	r1, [r7, #8]
 80017de:	6978      	ldr	r0, [r7, #20]
 80017e0:	f7ff ff8e 	bl	8001700 <NVIC_EncodePriority>
 80017e4:	4602      	mov	r2, r0
 80017e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ea:	4611      	mov	r1, r2
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff ff5d 	bl	80016ac <__NVIC_SetPriority>
}
 80017f2:	bf00      	nop
 80017f4:	3718      	adds	r7, #24
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f7ff ffb0 	bl	8001768 <SysTick_Config>
 8001808:	4603      	mov	r3, r0
}
 800180a:	4618      	mov	r0, r3
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001814:	b480      	push	{r7}
 8001816:	b089      	sub	sp, #36	; 0x24
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001822:	2300      	movs	r3, #0
 8001824:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001826:	2300      	movs	r3, #0
 8001828:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800182a:	2300      	movs	r3, #0
 800182c:	61fb      	str	r3, [r7, #28]
 800182e:	e159      	b.n	8001ae4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001830:	2201      	movs	r2, #1
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	697a      	ldr	r2, [r7, #20]
 8001840:	4013      	ands	r3, r2
 8001842:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	429a      	cmp	r2, r3
 800184a:	f040 8148 	bne.w	8001ade <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f003 0303 	and.w	r3, r3, #3
 8001856:	2b01      	cmp	r3, #1
 8001858:	d005      	beq.n	8001866 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001862:	2b02      	cmp	r3, #2
 8001864:	d130      	bne.n	80018c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	2203      	movs	r2, #3
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	43db      	mvns	r3, r3
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	4013      	ands	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	68da      	ldr	r2, [r3, #12]
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	4313      	orrs	r3, r2
 800188e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	69ba      	ldr	r2, [r7, #24]
 8001894:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800189c:	2201      	movs	r2, #1
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	43db      	mvns	r3, r3
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4013      	ands	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	091b      	lsrs	r3, r3, #4
 80018b2:	f003 0201 	and.w	r2, r3, #1
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	fa02 f303 	lsl.w	r3, r2, r3
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	4313      	orrs	r3, r2
 80018c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f003 0303 	and.w	r3, r3, #3
 80018d0:	2b03      	cmp	r3, #3
 80018d2:	d017      	beq.n	8001904 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	2203      	movs	r2, #3
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	43db      	mvns	r3, r3
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	4013      	ands	r3, r2
 80018ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	fa02 f303 	lsl.w	r3, r2, r3
 80018f8:	69ba      	ldr	r2, [r7, #24]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f003 0303 	and.w	r3, r3, #3
 800190c:	2b02      	cmp	r3, #2
 800190e:	d123      	bne.n	8001958 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	08da      	lsrs	r2, r3, #3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	3208      	adds	r2, #8
 8001918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800191c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	f003 0307 	and.w	r3, r3, #7
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	220f      	movs	r2, #15
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	43db      	mvns	r3, r3
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	4013      	ands	r3, r2
 8001932:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	691a      	ldr	r2, [r3, #16]
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	f003 0307 	and.w	r3, r3, #7
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	4313      	orrs	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	08da      	lsrs	r2, r3, #3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	3208      	adds	r2, #8
 8001952:	69b9      	ldr	r1, [r7, #24]
 8001954:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	2203      	movs	r2, #3
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	43db      	mvns	r3, r3
 800196a:	69ba      	ldr	r2, [r7, #24]
 800196c:	4013      	ands	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 0203 	and.w	r2, r3, #3
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4313      	orrs	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001994:	2b00      	cmp	r3, #0
 8001996:	f000 80a2 	beq.w	8001ade <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	4b57      	ldr	r3, [pc, #348]	; (8001afc <HAL_GPIO_Init+0x2e8>)
 80019a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019a2:	4a56      	ldr	r2, [pc, #344]	; (8001afc <HAL_GPIO_Init+0x2e8>)
 80019a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019a8:	6453      	str	r3, [r2, #68]	; 0x44
 80019aa:	4b54      	ldr	r3, [pc, #336]	; (8001afc <HAL_GPIO_Init+0x2e8>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019b6:	4a52      	ldr	r2, [pc, #328]	; (8001b00 <HAL_GPIO_Init+0x2ec>)
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	089b      	lsrs	r3, r3, #2
 80019bc:	3302      	adds	r3, #2
 80019be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	f003 0303 	and.w	r3, r3, #3
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	220f      	movs	r2, #15
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	43db      	mvns	r3, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	4013      	ands	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a49      	ldr	r2, [pc, #292]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d019      	beq.n	8001a16 <HAL_GPIO_Init+0x202>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a48      	ldr	r2, [pc, #288]	; (8001b08 <HAL_GPIO_Init+0x2f4>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d013      	beq.n	8001a12 <HAL_GPIO_Init+0x1fe>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a47      	ldr	r2, [pc, #284]	; (8001b0c <HAL_GPIO_Init+0x2f8>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d00d      	beq.n	8001a0e <HAL_GPIO_Init+0x1fa>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a46      	ldr	r2, [pc, #280]	; (8001b10 <HAL_GPIO_Init+0x2fc>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d007      	beq.n	8001a0a <HAL_GPIO_Init+0x1f6>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a45      	ldr	r2, [pc, #276]	; (8001b14 <HAL_GPIO_Init+0x300>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d101      	bne.n	8001a06 <HAL_GPIO_Init+0x1f2>
 8001a02:	2304      	movs	r3, #4
 8001a04:	e008      	b.n	8001a18 <HAL_GPIO_Init+0x204>
 8001a06:	2307      	movs	r3, #7
 8001a08:	e006      	b.n	8001a18 <HAL_GPIO_Init+0x204>
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e004      	b.n	8001a18 <HAL_GPIO_Init+0x204>
 8001a0e:	2302      	movs	r3, #2
 8001a10:	e002      	b.n	8001a18 <HAL_GPIO_Init+0x204>
 8001a12:	2301      	movs	r3, #1
 8001a14:	e000      	b.n	8001a18 <HAL_GPIO_Init+0x204>
 8001a16:	2300      	movs	r3, #0
 8001a18:	69fa      	ldr	r2, [r7, #28]
 8001a1a:	f002 0203 	and.w	r2, r2, #3
 8001a1e:	0092      	lsls	r2, r2, #2
 8001a20:	4093      	lsls	r3, r2
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a28:	4935      	ldr	r1, [pc, #212]	; (8001b00 <HAL_GPIO_Init+0x2ec>)
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	089b      	lsrs	r3, r3, #2
 8001a2e:	3302      	adds	r3, #2
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a36:	4b38      	ldr	r3, [pc, #224]	; (8001b18 <HAL_GPIO_Init+0x304>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	69ba      	ldr	r2, [r7, #24]
 8001a42:	4013      	ands	r3, r2
 8001a44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d003      	beq.n	8001a5a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a52:	69ba      	ldr	r2, [r7, #24]
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a5a:	4a2f      	ldr	r2, [pc, #188]	; (8001b18 <HAL_GPIO_Init+0x304>)
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a60:	4b2d      	ldr	r3, [pc, #180]	; (8001b18 <HAL_GPIO_Init+0x304>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d003      	beq.n	8001a84 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a84:	4a24      	ldr	r2, [pc, #144]	; (8001b18 <HAL_GPIO_Init+0x304>)
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a8a:	4b23      	ldr	r3, [pc, #140]	; (8001b18 <HAL_GPIO_Init+0x304>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	43db      	mvns	r3, r3
 8001a94:	69ba      	ldr	r2, [r7, #24]
 8001a96:	4013      	ands	r3, r2
 8001a98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d003      	beq.n	8001aae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001aae:	4a1a      	ldr	r2, [pc, #104]	; (8001b18 <HAL_GPIO_Init+0x304>)
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ab4:	4b18      	ldr	r3, [pc, #96]	; (8001b18 <HAL_GPIO_Init+0x304>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	43db      	mvns	r3, r3
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d003      	beq.n	8001ad8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ad8:	4a0f      	ldr	r2, [pc, #60]	; (8001b18 <HAL_GPIO_Init+0x304>)
 8001ada:	69bb      	ldr	r3, [r7, #24]
 8001adc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	61fb      	str	r3, [r7, #28]
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	2b0f      	cmp	r3, #15
 8001ae8:	f67f aea2 	bls.w	8001830 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001aec:	bf00      	nop
 8001aee:	bf00      	nop
 8001af0:	3724      	adds	r7, #36	; 0x24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	40023800 	.word	0x40023800
 8001b00:	40013800 	.word	0x40013800
 8001b04:	40020000 	.word	0x40020000
 8001b08:	40020400 	.word	0x40020400
 8001b0c:	40020800 	.word	0x40020800
 8001b10:	40020c00 	.word	0x40020c00
 8001b14:	40021000 	.word	0x40021000
 8001b18:	40013c00 	.word	0x40013c00

08001b1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	460b      	mov	r3, r1
 8001b26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	691a      	ldr	r2, [r3, #16]
 8001b2c:	887b      	ldrh	r3, [r7, #2]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d002      	beq.n	8001b3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b34:	2301      	movs	r3, #1
 8001b36:	73fb      	strb	r3, [r7, #15]
 8001b38:	e001      	b.n	8001b3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3714      	adds	r7, #20
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	460b      	mov	r3, r1
 8001b56:	807b      	strh	r3, [r7, #2]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b5c:	787b      	ldrb	r3, [r7, #1]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d003      	beq.n	8001b6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b62:	887a      	ldrh	r2, [r7, #2]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b68:	e003      	b.n	8001b72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b6a:	887b      	ldrh	r3, [r7, #2]
 8001b6c:	041a      	lsls	r2, r3, #16
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	619a      	str	r2, [r3, #24]
}
 8001b72:	bf00      	nop
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
	...

08001b80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e267      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d075      	beq.n	8001c8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b9e:	4b88      	ldr	r3, [pc, #544]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 030c 	and.w	r3, r3, #12
 8001ba6:	2b04      	cmp	r3, #4
 8001ba8:	d00c      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001baa:	4b85      	ldr	r3, [pc, #532]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001bb2:	2b08      	cmp	r3, #8
 8001bb4:	d112      	bne.n	8001bdc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bb6:	4b82      	ldr	r3, [pc, #520]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001bc2:	d10b      	bne.n	8001bdc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc4:	4b7e      	ldr	r3, [pc, #504]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d05b      	beq.n	8001c88 <HAL_RCC_OscConfig+0x108>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d157      	bne.n	8001c88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e242      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001be4:	d106      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x74>
 8001be6:	4b76      	ldr	r3, [pc, #472]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a75      	ldr	r2, [pc, #468]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	e01d      	b.n	8001c30 <HAL_RCC_OscConfig+0xb0>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bfc:	d10c      	bne.n	8001c18 <HAL_RCC_OscConfig+0x98>
 8001bfe:	4b70      	ldr	r3, [pc, #448]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a6f      	ldr	r2, [pc, #444]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001c04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c08:	6013      	str	r3, [r2, #0]
 8001c0a:	4b6d      	ldr	r3, [pc, #436]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a6c      	ldr	r2, [pc, #432]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001c10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	e00b      	b.n	8001c30 <HAL_RCC_OscConfig+0xb0>
 8001c18:	4b69      	ldr	r3, [pc, #420]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a68      	ldr	r2, [pc, #416]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001c1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	4b66      	ldr	r3, [pc, #408]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a65      	ldr	r2, [pc, #404]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001c2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d013      	beq.n	8001c60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c38:	f7ff f918 	bl	8000e6c <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c40:	f7ff f914 	bl	8000e6c <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b64      	cmp	r3, #100	; 0x64
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e207      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c52:	4b5b      	ldr	r3, [pc, #364]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0f0      	beq.n	8001c40 <HAL_RCC_OscConfig+0xc0>
 8001c5e:	e014      	b.n	8001c8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c60:	f7ff f904 	bl	8000e6c <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c68:	f7ff f900 	bl	8000e6c <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b64      	cmp	r3, #100	; 0x64
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e1f3      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c7a:	4b51      	ldr	r3, [pc, #324]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f0      	bne.n	8001c68 <HAL_RCC_OscConfig+0xe8>
 8001c86:	e000      	b.n	8001c8a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d063      	beq.n	8001d5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c96:	4b4a      	ldr	r3, [pc, #296]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f003 030c 	and.w	r3, r3, #12
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d00b      	beq.n	8001cba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ca2:	4b47      	ldr	r3, [pc, #284]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001caa:	2b08      	cmp	r3, #8
 8001cac:	d11c      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cae:	4b44      	ldr	r3, [pc, #272]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d116      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cba:	4b41      	ldr	r3, [pc, #260]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d005      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x152>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d001      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e1c7      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd2:	4b3b      	ldr	r3, [pc, #236]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	4937      	ldr	r1, [pc, #220]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ce6:	e03a      	b.n	8001d5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d020      	beq.n	8001d32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cf0:	4b34      	ldr	r3, [pc, #208]	; (8001dc4 <HAL_RCC_OscConfig+0x244>)
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf6:	f7ff f8b9 	bl	8000e6c <HAL_GetTick>
 8001cfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cfc:	e008      	b.n	8001d10 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cfe:	f7ff f8b5 	bl	8000e6c <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d901      	bls.n	8001d10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e1a8      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d10:	4b2b      	ldr	r3, [pc, #172]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0302 	and.w	r3, r3, #2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d0f0      	beq.n	8001cfe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d1c:	4b28      	ldr	r3, [pc, #160]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	691b      	ldr	r3, [r3, #16]
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	4925      	ldr	r1, [pc, #148]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	600b      	str	r3, [r1, #0]
 8001d30:	e015      	b.n	8001d5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d32:	4b24      	ldr	r3, [pc, #144]	; (8001dc4 <HAL_RCC_OscConfig+0x244>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d38:	f7ff f898 	bl	8000e6c <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d40:	f7ff f894 	bl	8000e6c <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e187      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d52:	4b1b      	ldr	r3, [pc, #108]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1f0      	bne.n	8001d40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0308 	and.w	r3, r3, #8
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d036      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	695b      	ldr	r3, [r3, #20]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d016      	beq.n	8001da0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d72:	4b15      	ldr	r3, [pc, #84]	; (8001dc8 <HAL_RCC_OscConfig+0x248>)
 8001d74:	2201      	movs	r2, #1
 8001d76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d78:	f7ff f878 	bl	8000e6c <HAL_GetTick>
 8001d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d80:	f7ff f874 	bl	8000e6c <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e167      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d92:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <HAL_RCC_OscConfig+0x240>)
 8001d94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d0f0      	beq.n	8001d80 <HAL_RCC_OscConfig+0x200>
 8001d9e:	e01b      	b.n	8001dd8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001da0:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <HAL_RCC_OscConfig+0x248>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da6:	f7ff f861 	bl	8000e6c <HAL_GetTick>
 8001daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dac:	e00e      	b.n	8001dcc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dae:	f7ff f85d 	bl	8000e6c <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d907      	bls.n	8001dcc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e150      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	42470000 	.word	0x42470000
 8001dc8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dcc:	4b88      	ldr	r3, [pc, #544]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001dce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1ea      	bne.n	8001dae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0304 	and.w	r3, r3, #4
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f000 8097 	beq.w	8001f14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001de6:	2300      	movs	r3, #0
 8001de8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dea:	4b81      	ldr	r3, [pc, #516]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d10f      	bne.n	8001e16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	60bb      	str	r3, [r7, #8]
 8001dfa:	4b7d      	ldr	r3, [pc, #500]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	4a7c      	ldr	r2, [pc, #496]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001e00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e04:	6413      	str	r3, [r2, #64]	; 0x40
 8001e06:	4b7a      	ldr	r3, [pc, #488]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0e:	60bb      	str	r3, [r7, #8]
 8001e10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e12:	2301      	movs	r3, #1
 8001e14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e16:	4b77      	ldr	r3, [pc, #476]	; (8001ff4 <HAL_RCC_OscConfig+0x474>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d118      	bne.n	8001e54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e22:	4b74      	ldr	r3, [pc, #464]	; (8001ff4 <HAL_RCC_OscConfig+0x474>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a73      	ldr	r2, [pc, #460]	; (8001ff4 <HAL_RCC_OscConfig+0x474>)
 8001e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e2e:	f7ff f81d 	bl	8000e6c <HAL_GetTick>
 8001e32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e34:	e008      	b.n	8001e48 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e36:	f7ff f819 	bl	8000e6c <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d901      	bls.n	8001e48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e10c      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e48:	4b6a      	ldr	r3, [pc, #424]	; (8001ff4 <HAL_RCC_OscConfig+0x474>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d0f0      	beq.n	8001e36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d106      	bne.n	8001e6a <HAL_RCC_OscConfig+0x2ea>
 8001e5c:	4b64      	ldr	r3, [pc, #400]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001e5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e60:	4a63      	ldr	r2, [pc, #396]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001e62:	f043 0301 	orr.w	r3, r3, #1
 8001e66:	6713      	str	r3, [r2, #112]	; 0x70
 8001e68:	e01c      	b.n	8001ea4 <HAL_RCC_OscConfig+0x324>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	2b05      	cmp	r3, #5
 8001e70:	d10c      	bne.n	8001e8c <HAL_RCC_OscConfig+0x30c>
 8001e72:	4b5f      	ldr	r3, [pc, #380]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e76:	4a5e      	ldr	r2, [pc, #376]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001e78:	f043 0304 	orr.w	r3, r3, #4
 8001e7c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e7e:	4b5c      	ldr	r3, [pc, #368]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001e80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e82:	4a5b      	ldr	r2, [pc, #364]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001e84:	f043 0301 	orr.w	r3, r3, #1
 8001e88:	6713      	str	r3, [r2, #112]	; 0x70
 8001e8a:	e00b      	b.n	8001ea4 <HAL_RCC_OscConfig+0x324>
 8001e8c:	4b58      	ldr	r3, [pc, #352]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e90:	4a57      	ldr	r2, [pc, #348]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001e92:	f023 0301 	bic.w	r3, r3, #1
 8001e96:	6713      	str	r3, [r2, #112]	; 0x70
 8001e98:	4b55      	ldr	r3, [pc, #340]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9c:	4a54      	ldr	r2, [pc, #336]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001e9e:	f023 0304 	bic.w	r3, r3, #4
 8001ea2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d015      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eac:	f7fe ffde 	bl	8000e6c <HAL_GetTick>
 8001eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eb2:	e00a      	b.n	8001eca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb4:	f7fe ffda 	bl	8000e6c <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e0cb      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eca:	4b49      	ldr	r3, [pc, #292]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d0ee      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x334>
 8001ed6:	e014      	b.n	8001f02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ed8:	f7fe ffc8 	bl	8000e6c <HAL_GetTick>
 8001edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ede:	e00a      	b.n	8001ef6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ee0:	f7fe ffc4 	bl	8000e6c <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e0b5      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef6:	4b3e      	ldr	r3, [pc, #248]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1ee      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f02:	7dfb      	ldrb	r3, [r7, #23]
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d105      	bne.n	8001f14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f08:	4b39      	ldr	r3, [pc, #228]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0c:	4a38      	ldr	r2, [pc, #224]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001f0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f12:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	f000 80a1 	beq.w	8002060 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f1e:	4b34      	ldr	r3, [pc, #208]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f003 030c 	and.w	r3, r3, #12
 8001f26:	2b08      	cmp	r3, #8
 8001f28:	d05c      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	699b      	ldr	r3, [r3, #24]
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d141      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f32:	4b31      	ldr	r3, [pc, #196]	; (8001ff8 <HAL_RCC_OscConfig+0x478>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f38:	f7fe ff98 	bl	8000e6c <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f40:	f7fe ff94 	bl	8000e6c <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e087      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f52:	4b27      	ldr	r3, [pc, #156]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1f0      	bne.n	8001f40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	69da      	ldr	r2, [r3, #28]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6a1b      	ldr	r3, [r3, #32]
 8001f66:	431a      	orrs	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6c:	019b      	lsls	r3, r3, #6
 8001f6e:	431a      	orrs	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f74:	085b      	lsrs	r3, r3, #1
 8001f76:	3b01      	subs	r3, #1
 8001f78:	041b      	lsls	r3, r3, #16
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f80:	061b      	lsls	r3, r3, #24
 8001f82:	491b      	ldr	r1, [pc, #108]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001f84:	4313      	orrs	r3, r2
 8001f86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f88:	4b1b      	ldr	r3, [pc, #108]	; (8001ff8 <HAL_RCC_OscConfig+0x478>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8e:	f7fe ff6d 	bl	8000e6c <HAL_GetTick>
 8001f92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f94:	e008      	b.n	8001fa8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f96:	f7fe ff69 	bl	8000e6c <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d901      	bls.n	8001fa8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e05c      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fa8:	4b11      	ldr	r3, [pc, #68]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d0f0      	beq.n	8001f96 <HAL_RCC_OscConfig+0x416>
 8001fb4:	e054      	b.n	8002060 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fb6:	4b10      	ldr	r3, [pc, #64]	; (8001ff8 <HAL_RCC_OscConfig+0x478>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fbc:	f7fe ff56 	bl	8000e6c <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc4:	f7fe ff52 	bl	8000e6c <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e045      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fd6:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <HAL_RCC_OscConfig+0x470>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1f0      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x444>
 8001fe2:	e03d      	b.n	8002060 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	699b      	ldr	r3, [r3, #24]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d107      	bne.n	8001ffc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e038      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	40007000 	.word	0x40007000
 8001ff8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ffc:	4b1b      	ldr	r3, [pc, #108]	; (800206c <HAL_RCC_OscConfig+0x4ec>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	699b      	ldr	r3, [r3, #24]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d028      	beq.n	800205c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002014:	429a      	cmp	r2, r3
 8002016:	d121      	bne.n	800205c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002022:	429a      	cmp	r2, r3
 8002024:	d11a      	bne.n	800205c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800202c:	4013      	ands	r3, r2
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002032:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002034:	4293      	cmp	r3, r2
 8002036:	d111      	bne.n	800205c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002042:	085b      	lsrs	r3, r3, #1
 8002044:	3b01      	subs	r3, #1
 8002046:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002048:	429a      	cmp	r2, r3
 800204a:	d107      	bne.n	800205c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002056:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002058:	429a      	cmp	r2, r3
 800205a:	d001      	beq.n	8002060 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e000      	b.n	8002062 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3718      	adds	r7, #24
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	40023800 	.word	0x40023800

08002070 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d101      	bne.n	8002084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e0cc      	b.n	800221e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002084:	4b68      	ldr	r3, [pc, #416]	; (8002228 <HAL_RCC_ClockConfig+0x1b8>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0307 	and.w	r3, r3, #7
 800208c:	683a      	ldr	r2, [r7, #0]
 800208e:	429a      	cmp	r2, r3
 8002090:	d90c      	bls.n	80020ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002092:	4b65      	ldr	r3, [pc, #404]	; (8002228 <HAL_RCC_ClockConfig+0x1b8>)
 8002094:	683a      	ldr	r2, [r7, #0]
 8002096:	b2d2      	uxtb	r2, r2
 8002098:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800209a:	4b63      	ldr	r3, [pc, #396]	; (8002228 <HAL_RCC_ClockConfig+0x1b8>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0307 	and.w	r3, r3, #7
 80020a2:	683a      	ldr	r2, [r7, #0]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d001      	beq.n	80020ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e0b8      	b.n	800221e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d020      	beq.n	80020fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0304 	and.w	r3, r3, #4
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d005      	beq.n	80020d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020c4:	4b59      	ldr	r3, [pc, #356]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	4a58      	ldr	r2, [pc, #352]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 80020ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80020ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0308 	and.w	r3, r3, #8
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d005      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020dc:	4b53      	ldr	r3, [pc, #332]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	4a52      	ldr	r2, [pc, #328]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 80020e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80020e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020e8:	4b50      	ldr	r3, [pc, #320]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	494d      	ldr	r1, [pc, #308]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	2b00      	cmp	r3, #0
 8002104:	d044      	beq.n	8002190 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d107      	bne.n	800211e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210e:	4b47      	ldr	r3, [pc, #284]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d119      	bne.n	800214e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e07f      	b.n	800221e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b02      	cmp	r3, #2
 8002124:	d003      	beq.n	800212e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800212a:	2b03      	cmp	r3, #3
 800212c:	d107      	bne.n	800213e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800212e:	4b3f      	ldr	r3, [pc, #252]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d109      	bne.n	800214e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e06f      	b.n	800221e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800213e:	4b3b      	ldr	r3, [pc, #236]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e067      	b.n	800221e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800214e:	4b37      	ldr	r3, [pc, #220]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f023 0203 	bic.w	r2, r3, #3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	4934      	ldr	r1, [pc, #208]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 800215c:	4313      	orrs	r3, r2
 800215e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002160:	f7fe fe84 	bl	8000e6c <HAL_GetTick>
 8002164:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002166:	e00a      	b.n	800217e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002168:	f7fe fe80 	bl	8000e6c <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	f241 3288 	movw	r2, #5000	; 0x1388
 8002176:	4293      	cmp	r3, r2
 8002178:	d901      	bls.n	800217e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e04f      	b.n	800221e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800217e:	4b2b      	ldr	r3, [pc, #172]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f003 020c 	and.w	r2, r3, #12
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	429a      	cmp	r2, r3
 800218e:	d1eb      	bne.n	8002168 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002190:	4b25      	ldr	r3, [pc, #148]	; (8002228 <HAL_RCC_ClockConfig+0x1b8>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0307 	and.w	r3, r3, #7
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	429a      	cmp	r2, r3
 800219c:	d20c      	bcs.n	80021b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219e:	4b22      	ldr	r3, [pc, #136]	; (8002228 <HAL_RCC_ClockConfig+0x1b8>)
 80021a0:	683a      	ldr	r2, [r7, #0]
 80021a2:	b2d2      	uxtb	r2, r2
 80021a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021a6:	4b20      	ldr	r3, [pc, #128]	; (8002228 <HAL_RCC_ClockConfig+0x1b8>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0307 	and.w	r3, r3, #7
 80021ae:	683a      	ldr	r2, [r7, #0]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d001      	beq.n	80021b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e032      	b.n	800221e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d008      	beq.n	80021d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021c4:	4b19      	ldr	r3, [pc, #100]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	4916      	ldr	r1, [pc, #88]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0308 	and.w	r3, r3, #8
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d009      	beq.n	80021f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021e2:	4b12      	ldr	r3, [pc, #72]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	490e      	ldr	r1, [pc, #56]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 80021f2:	4313      	orrs	r3, r2
 80021f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021f6:	f000 f821 	bl	800223c <HAL_RCC_GetSysClockFreq>
 80021fa:	4602      	mov	r2, r0
 80021fc:	4b0b      	ldr	r3, [pc, #44]	; (800222c <HAL_RCC_ClockConfig+0x1bc>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	091b      	lsrs	r3, r3, #4
 8002202:	f003 030f 	and.w	r3, r3, #15
 8002206:	490a      	ldr	r1, [pc, #40]	; (8002230 <HAL_RCC_ClockConfig+0x1c0>)
 8002208:	5ccb      	ldrb	r3, [r1, r3]
 800220a:	fa22 f303 	lsr.w	r3, r2, r3
 800220e:	4a09      	ldr	r2, [pc, #36]	; (8002234 <HAL_RCC_ClockConfig+0x1c4>)
 8002210:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002212:	4b09      	ldr	r3, [pc, #36]	; (8002238 <HAL_RCC_ClockConfig+0x1c8>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4618      	mov	r0, r3
 8002218:	f7fe fde4 	bl	8000de4 <HAL_InitTick>

  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40023c00 	.word	0x40023c00
 800222c:	40023800 	.word	0x40023800
 8002230:	08003d20 	.word	0x08003d20
 8002234:	20000000 	.word	0x20000000
 8002238:	20000004 	.word	0x20000004

0800223c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800223c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002240:	b094      	sub	sp, #80	; 0x50
 8002242:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002244:	2300      	movs	r3, #0
 8002246:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 8002248:	2300      	movs	r3, #0
 800224a:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 800224c:	2300      	movs	r3, #0
 800224e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002250:	2300      	movs	r3, #0
 8002252:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002254:	4b79      	ldr	r3, [pc, #484]	; (800243c <HAL_RCC_GetSysClockFreq+0x200>)
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f003 030c 	and.w	r3, r3, #12
 800225c:	2b08      	cmp	r3, #8
 800225e:	d00d      	beq.n	800227c <HAL_RCC_GetSysClockFreq+0x40>
 8002260:	2b08      	cmp	r3, #8
 8002262:	f200 80e1 	bhi.w	8002428 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002266:	2b00      	cmp	r3, #0
 8002268:	d002      	beq.n	8002270 <HAL_RCC_GetSysClockFreq+0x34>
 800226a:	2b04      	cmp	r3, #4
 800226c:	d003      	beq.n	8002276 <HAL_RCC_GetSysClockFreq+0x3a>
 800226e:	e0db      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002270:	4b73      	ldr	r3, [pc, #460]	; (8002440 <HAL_RCC_GetSysClockFreq+0x204>)
 8002272:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002274:	e0db      	b.n	800242e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002276:	4b73      	ldr	r3, [pc, #460]	; (8002444 <HAL_RCC_GetSysClockFreq+0x208>)
 8002278:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800227a:	e0d8      	b.n	800242e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800227c:	4b6f      	ldr	r3, [pc, #444]	; (800243c <HAL_RCC_GetSysClockFreq+0x200>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002284:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002286:	4b6d      	ldr	r3, [pc, #436]	; (800243c <HAL_RCC_GetSysClockFreq+0x200>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d063      	beq.n	800235a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002292:	4b6a      	ldr	r3, [pc, #424]	; (800243c <HAL_RCC_GetSysClockFreq+0x200>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	099b      	lsrs	r3, r3, #6
 8002298:	2200      	movs	r2, #0
 800229a:	63bb      	str	r3, [r7, #56]	; 0x38
 800229c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800229e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022a4:	633b      	str	r3, [r7, #48]	; 0x30
 80022a6:	2300      	movs	r3, #0
 80022a8:	637b      	str	r3, [r7, #52]	; 0x34
 80022aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80022ae:	4622      	mov	r2, r4
 80022b0:	462b      	mov	r3, r5
 80022b2:	f04f 0000 	mov.w	r0, #0
 80022b6:	f04f 0100 	mov.w	r1, #0
 80022ba:	0159      	lsls	r1, r3, #5
 80022bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022c0:	0150      	lsls	r0, r2, #5
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	4621      	mov	r1, r4
 80022c8:	1a51      	subs	r1, r2, r1
 80022ca:	6139      	str	r1, [r7, #16]
 80022cc:	4629      	mov	r1, r5
 80022ce:	eb63 0301 	sbc.w	r3, r3, r1
 80022d2:	617b      	str	r3, [r7, #20]
 80022d4:	f04f 0200 	mov.w	r2, #0
 80022d8:	f04f 0300 	mov.w	r3, #0
 80022dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80022e0:	4659      	mov	r1, fp
 80022e2:	018b      	lsls	r3, r1, #6
 80022e4:	4651      	mov	r1, sl
 80022e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022ea:	4651      	mov	r1, sl
 80022ec:	018a      	lsls	r2, r1, #6
 80022ee:	4651      	mov	r1, sl
 80022f0:	ebb2 0801 	subs.w	r8, r2, r1
 80022f4:	4659      	mov	r1, fp
 80022f6:	eb63 0901 	sbc.w	r9, r3, r1
 80022fa:	f04f 0200 	mov.w	r2, #0
 80022fe:	f04f 0300 	mov.w	r3, #0
 8002302:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002306:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800230a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800230e:	4690      	mov	r8, r2
 8002310:	4699      	mov	r9, r3
 8002312:	4623      	mov	r3, r4
 8002314:	eb18 0303 	adds.w	r3, r8, r3
 8002318:	60bb      	str	r3, [r7, #8]
 800231a:	462b      	mov	r3, r5
 800231c:	eb49 0303 	adc.w	r3, r9, r3
 8002320:	60fb      	str	r3, [r7, #12]
 8002322:	f04f 0200 	mov.w	r2, #0
 8002326:	f04f 0300 	mov.w	r3, #0
 800232a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800232e:	4629      	mov	r1, r5
 8002330:	024b      	lsls	r3, r1, #9
 8002332:	4621      	mov	r1, r4
 8002334:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002338:	4621      	mov	r1, r4
 800233a:	024a      	lsls	r2, r1, #9
 800233c:	4610      	mov	r0, r2
 800233e:	4619      	mov	r1, r3
 8002340:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002342:	2200      	movs	r2, #0
 8002344:	62bb      	str	r3, [r7, #40]	; 0x28
 8002346:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002348:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800234c:	f7fd ff98 	bl	8000280 <__aeabi_uldivmod>
 8002350:	4602      	mov	r2, r0
 8002352:	460b      	mov	r3, r1
 8002354:	4613      	mov	r3, r2
 8002356:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002358:	e058      	b.n	800240c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800235a:	4b38      	ldr	r3, [pc, #224]	; (800243c <HAL_RCC_GetSysClockFreq+0x200>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	099b      	lsrs	r3, r3, #6
 8002360:	2200      	movs	r2, #0
 8002362:	4618      	mov	r0, r3
 8002364:	4611      	mov	r1, r2
 8002366:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800236a:	623b      	str	r3, [r7, #32]
 800236c:	2300      	movs	r3, #0
 800236e:	627b      	str	r3, [r7, #36]	; 0x24
 8002370:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002374:	4642      	mov	r2, r8
 8002376:	464b      	mov	r3, r9
 8002378:	f04f 0000 	mov.w	r0, #0
 800237c:	f04f 0100 	mov.w	r1, #0
 8002380:	0159      	lsls	r1, r3, #5
 8002382:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002386:	0150      	lsls	r0, r2, #5
 8002388:	4602      	mov	r2, r0
 800238a:	460b      	mov	r3, r1
 800238c:	4641      	mov	r1, r8
 800238e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002392:	4649      	mov	r1, r9
 8002394:	eb63 0b01 	sbc.w	fp, r3, r1
 8002398:	f04f 0200 	mov.w	r2, #0
 800239c:	f04f 0300 	mov.w	r3, #0
 80023a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80023a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80023a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80023ac:	ebb2 040a 	subs.w	r4, r2, sl
 80023b0:	eb63 050b 	sbc.w	r5, r3, fp
 80023b4:	f04f 0200 	mov.w	r2, #0
 80023b8:	f04f 0300 	mov.w	r3, #0
 80023bc:	00eb      	lsls	r3, r5, #3
 80023be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023c2:	00e2      	lsls	r2, r4, #3
 80023c4:	4614      	mov	r4, r2
 80023c6:	461d      	mov	r5, r3
 80023c8:	4643      	mov	r3, r8
 80023ca:	18e3      	adds	r3, r4, r3
 80023cc:	603b      	str	r3, [r7, #0]
 80023ce:	464b      	mov	r3, r9
 80023d0:	eb45 0303 	adc.w	r3, r5, r3
 80023d4:	607b      	str	r3, [r7, #4]
 80023d6:	f04f 0200 	mov.w	r2, #0
 80023da:	f04f 0300 	mov.w	r3, #0
 80023de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023e2:	4629      	mov	r1, r5
 80023e4:	028b      	lsls	r3, r1, #10
 80023e6:	4621      	mov	r1, r4
 80023e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023ec:	4621      	mov	r1, r4
 80023ee:	028a      	lsls	r2, r1, #10
 80023f0:	4610      	mov	r0, r2
 80023f2:	4619      	mov	r1, r3
 80023f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023f6:	2200      	movs	r2, #0
 80023f8:	61bb      	str	r3, [r7, #24]
 80023fa:	61fa      	str	r2, [r7, #28]
 80023fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002400:	f7fd ff3e 	bl	8000280 <__aeabi_uldivmod>
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	4613      	mov	r3, r2
 800240a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800240c:	4b0b      	ldr	r3, [pc, #44]	; (800243c <HAL_RCC_GetSysClockFreq+0x200>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	0c1b      	lsrs	r3, r3, #16
 8002412:	f003 0303 	and.w	r3, r3, #3
 8002416:	3301      	adds	r3, #1
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800241c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800241e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002420:	fbb2 f3f3 	udiv	r3, r2, r3
 8002424:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002426:	e002      	b.n	800242e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002428:	4b05      	ldr	r3, [pc, #20]	; (8002440 <HAL_RCC_GetSysClockFreq+0x204>)
 800242a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800242c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800242e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002430:	4618      	mov	r0, r3
 8002432:	3750      	adds	r7, #80	; 0x50
 8002434:	46bd      	mov	sp, r7
 8002436:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800243a:	bf00      	nop
 800243c:	40023800 	.word	0x40023800
 8002440:	00f42400 	.word	0x00f42400
 8002444:	007a1200 	.word	0x007a1200

08002448 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800244c:	4b03      	ldr	r3, [pc, #12]	; (800245c <HAL_RCC_GetHCLKFreq+0x14>)
 800244e:	681b      	ldr	r3, [r3, #0]
}
 8002450:	4618      	mov	r0, r3
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	20000000 	.word	0x20000000

08002460 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002464:	f7ff fff0 	bl	8002448 <HAL_RCC_GetHCLKFreq>
 8002468:	4602      	mov	r2, r0
 800246a:	4b05      	ldr	r3, [pc, #20]	; (8002480 <HAL_RCC_GetPCLK1Freq+0x20>)
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	0a9b      	lsrs	r3, r3, #10
 8002470:	f003 0307 	and.w	r3, r3, #7
 8002474:	4903      	ldr	r1, [pc, #12]	; (8002484 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002476:	5ccb      	ldrb	r3, [r1, r3]
 8002478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800247c:	4618      	mov	r0, r3
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40023800 	.word	0x40023800
 8002484:	08003d30 	.word	0x08003d30

08002488 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800248c:	f7ff ffdc 	bl	8002448 <HAL_RCC_GetHCLKFreq>
 8002490:	4602      	mov	r2, r0
 8002492:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	0b5b      	lsrs	r3, r3, #13
 8002498:	f003 0307 	and.w	r3, r3, #7
 800249c:	4903      	ldr	r1, [pc, #12]	; (80024ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800249e:	5ccb      	ldrb	r3, [r1, r3]
 80024a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40023800 	.word	0x40023800
 80024ac:	08003d30 	.word	0x08003d30

080024b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e042      	b.n	8002548 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d106      	bne.n	80024dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f7fe fb10 	bl	8000afc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2224      	movs	r2, #36	; 0x24
 80024e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	68da      	ldr	r2, [r3, #12]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f000 f973 	bl	80027e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	691a      	ldr	r2, [r3, #16]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002508:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	695a      	ldr	r2, [r3, #20]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002518:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68da      	ldr	r2, [r3, #12]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002528:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2220      	movs	r2, #32
 8002534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2220      	movs	r2, #32
 800253c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002546:	2300      	movs	r3, #0
}
 8002548:	4618      	mov	r0, r3
 800254a:	3708      	adds	r7, #8
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b08a      	sub	sp, #40	; 0x28
 8002554:	af02      	add	r7, sp, #8
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	603b      	str	r3, [r7, #0]
 800255c:	4613      	mov	r3, r2
 800255e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002560:	2300      	movs	r3, #0
 8002562:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800256a:	b2db      	uxtb	r3, r3
 800256c:	2b20      	cmp	r3, #32
 800256e:	d175      	bne.n	800265c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d002      	beq.n	800257c <HAL_UART_Transmit+0x2c>
 8002576:	88fb      	ldrh	r3, [r7, #6]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d101      	bne.n	8002580 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e06e      	b.n	800265e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2200      	movs	r2, #0
 8002584:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2221      	movs	r2, #33	; 0x21
 800258a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800258e:	f7fe fc6d 	bl	8000e6c <HAL_GetTick>
 8002592:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	88fa      	ldrh	r2, [r7, #6]
 8002598:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	88fa      	ldrh	r2, [r7, #6]
 800259e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025a8:	d108      	bne.n	80025bc <HAL_UART_Transmit+0x6c>
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d104      	bne.n	80025bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	61bb      	str	r3, [r7, #24]
 80025ba:	e003      	b.n	80025c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80025c4:	e02e      	b.n	8002624 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	9300      	str	r3, [sp, #0]
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	2200      	movs	r2, #0
 80025ce:	2180      	movs	r1, #128	; 0x80
 80025d0:	68f8      	ldr	r0, [r7, #12]
 80025d2:	f000 f848 	bl	8002666 <UART_WaitOnFlagUntilTimeout>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d005      	beq.n	80025e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2220      	movs	r2, #32
 80025e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e03a      	b.n	800265e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10b      	bne.n	8002606 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	881b      	ldrh	r3, [r3, #0]
 80025f2:	461a      	mov	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	3302      	adds	r3, #2
 8002602:	61bb      	str	r3, [r7, #24]
 8002604:	e007      	b.n	8002616 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	781a      	ldrb	r2, [r3, #0]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	3301      	adds	r3, #1
 8002614:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800261a:	b29b      	uxth	r3, r3
 800261c:	3b01      	subs	r3, #1
 800261e:	b29a      	uxth	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002628:	b29b      	uxth	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1cb      	bne.n	80025c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	2200      	movs	r2, #0
 8002636:	2140      	movs	r1, #64	; 0x40
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 f814 	bl	8002666 <UART_WaitOnFlagUntilTimeout>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d005      	beq.n	8002650 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2220      	movs	r2, #32
 8002648:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e006      	b.n	800265e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2220      	movs	r2, #32
 8002654:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002658:	2300      	movs	r3, #0
 800265a:	e000      	b.n	800265e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800265c:	2302      	movs	r3, #2
  }
}
 800265e:	4618      	mov	r0, r3
 8002660:	3720      	adds	r7, #32
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b086      	sub	sp, #24
 800266a:	af00      	add	r7, sp, #0
 800266c:	60f8      	str	r0, [r7, #12]
 800266e:	60b9      	str	r1, [r7, #8]
 8002670:	603b      	str	r3, [r7, #0]
 8002672:	4613      	mov	r3, r2
 8002674:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002676:	e03b      	b.n	80026f0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002678:	6a3b      	ldr	r3, [r7, #32]
 800267a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800267e:	d037      	beq.n	80026f0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002680:	f7fe fbf4 	bl	8000e6c <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	6a3a      	ldr	r2, [r7, #32]
 800268c:	429a      	cmp	r2, r3
 800268e:	d302      	bcc.n	8002696 <UART_WaitOnFlagUntilTimeout+0x30>
 8002690:	6a3b      	ldr	r3, [r7, #32]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d101      	bne.n	800269a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e03a      	b.n	8002710 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	f003 0304 	and.w	r3, r3, #4
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d023      	beq.n	80026f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	2b80      	cmp	r3, #128	; 0x80
 80026ac:	d020      	beq.n	80026f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	2b40      	cmp	r3, #64	; 0x40
 80026b2:	d01d      	beq.n	80026f0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0308 	and.w	r3, r3, #8
 80026be:	2b08      	cmp	r3, #8
 80026c0:	d116      	bne.n	80026f0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80026c2:	2300      	movs	r3, #0
 80026c4:	617b      	str	r3, [r7, #20]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	617b      	str	r3, [r7, #20]
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	617b      	str	r3, [r7, #20]
 80026d6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80026d8:	68f8      	ldr	r0, [r7, #12]
 80026da:	f000 f81d 	bl	8002718 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2208      	movs	r2, #8
 80026e2:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e00f      	b.n	8002710 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	4013      	ands	r3, r2
 80026fa:	68ba      	ldr	r2, [r7, #8]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	bf0c      	ite	eq
 8002700:	2301      	moveq	r3, #1
 8002702:	2300      	movne	r3, #0
 8002704:	b2db      	uxtb	r3, r3
 8002706:	461a      	mov	r2, r3
 8002708:	79fb      	ldrb	r3, [r7, #7]
 800270a:	429a      	cmp	r2, r3
 800270c:	d0b4      	beq.n	8002678 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800270e:	2300      	movs	r3, #0
}
 8002710:	4618      	mov	r0, r3
 8002712:	3718      	adds	r7, #24
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002718:	b480      	push	{r7}
 800271a:	b095      	sub	sp, #84	; 0x54
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	330c      	adds	r3, #12
 8002726:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002728:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800272a:	e853 3f00 	ldrex	r3, [r3]
 800272e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002732:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002736:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	330c      	adds	r3, #12
 800273e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002740:	643a      	str	r2, [r7, #64]	; 0x40
 8002742:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002744:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002746:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002748:	e841 2300 	strex	r3, r2, [r1]
 800274c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800274e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1e5      	bne.n	8002720 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	3314      	adds	r3, #20
 800275a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800275c:	6a3b      	ldr	r3, [r7, #32]
 800275e:	e853 3f00 	ldrex	r3, [r3]
 8002762:	61fb      	str	r3, [r7, #28]
   return(result);
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	f023 0301 	bic.w	r3, r3, #1
 800276a:	64bb      	str	r3, [r7, #72]	; 0x48
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	3314      	adds	r3, #20
 8002772:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002774:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002776:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002778:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800277a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800277c:	e841 2300 	strex	r3, r2, [r1]
 8002780:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1e5      	bne.n	8002754 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278c:	2b01      	cmp	r3, #1
 800278e:	d119      	bne.n	80027c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	330c      	adds	r3, #12
 8002796:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	e853 3f00 	ldrex	r3, [r3]
 800279e:	60bb      	str	r3, [r7, #8]
   return(result);
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	f023 0310 	bic.w	r3, r3, #16
 80027a6:	647b      	str	r3, [r7, #68]	; 0x44
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	330c      	adds	r3, #12
 80027ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80027b0:	61ba      	str	r2, [r7, #24]
 80027b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027b4:	6979      	ldr	r1, [r7, #20]
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	e841 2300 	strex	r3, r2, [r1]
 80027bc:	613b      	str	r3, [r7, #16]
   return(result);
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1e5      	bne.n	8002790 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2220      	movs	r2, #32
 80027c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80027d2:	bf00      	nop
 80027d4:	3754      	adds	r7, #84	; 0x54
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
	...

080027e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027e4:	b0c0      	sub	sp, #256	; 0x100
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80027f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027fc:	68d9      	ldr	r1, [r3, #12]
 80027fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	ea40 0301 	orr.w	r3, r0, r1
 8002808:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800280a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	431a      	orrs	r2, r3
 8002818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	431a      	orrs	r2, r3
 8002820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	4313      	orrs	r3, r2
 8002828:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800282c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002838:	f021 010c 	bic.w	r1, r1, #12
 800283c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002846:	430b      	orrs	r3, r1
 8002848:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800284a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	695b      	ldr	r3, [r3, #20]
 8002852:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800285a:	6999      	ldr	r1, [r3, #24]
 800285c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	ea40 0301 	orr.w	r3, r0, r1
 8002866:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	4b8f      	ldr	r3, [pc, #572]	; (8002aac <UART_SetConfig+0x2cc>)
 8002870:	429a      	cmp	r2, r3
 8002872:	d005      	beq.n	8002880 <UART_SetConfig+0xa0>
 8002874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	4b8d      	ldr	r3, [pc, #564]	; (8002ab0 <UART_SetConfig+0x2d0>)
 800287c:	429a      	cmp	r2, r3
 800287e:	d104      	bne.n	800288a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002880:	f7ff fe02 	bl	8002488 <HAL_RCC_GetPCLK2Freq>
 8002884:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002888:	e003      	b.n	8002892 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800288a:	f7ff fde9 	bl	8002460 <HAL_RCC_GetPCLK1Freq>
 800288e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800289c:	f040 810c 	bne.w	8002ab8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028a4:	2200      	movs	r2, #0
 80028a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80028aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80028ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80028b2:	4622      	mov	r2, r4
 80028b4:	462b      	mov	r3, r5
 80028b6:	1891      	adds	r1, r2, r2
 80028b8:	65b9      	str	r1, [r7, #88]	; 0x58
 80028ba:	415b      	adcs	r3, r3
 80028bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80028be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80028c2:	4621      	mov	r1, r4
 80028c4:	eb12 0801 	adds.w	r8, r2, r1
 80028c8:	4629      	mov	r1, r5
 80028ca:	eb43 0901 	adc.w	r9, r3, r1
 80028ce:	f04f 0200 	mov.w	r2, #0
 80028d2:	f04f 0300 	mov.w	r3, #0
 80028d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028e2:	4690      	mov	r8, r2
 80028e4:	4699      	mov	r9, r3
 80028e6:	4623      	mov	r3, r4
 80028e8:	eb18 0303 	adds.w	r3, r8, r3
 80028ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80028f0:	462b      	mov	r3, r5
 80028f2:	eb49 0303 	adc.w	r3, r9, r3
 80028f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80028fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002906:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800290a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800290e:	460b      	mov	r3, r1
 8002910:	18db      	adds	r3, r3, r3
 8002912:	653b      	str	r3, [r7, #80]	; 0x50
 8002914:	4613      	mov	r3, r2
 8002916:	eb42 0303 	adc.w	r3, r2, r3
 800291a:	657b      	str	r3, [r7, #84]	; 0x54
 800291c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002920:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002924:	f7fd fcac 	bl	8000280 <__aeabi_uldivmod>
 8002928:	4602      	mov	r2, r0
 800292a:	460b      	mov	r3, r1
 800292c:	4b61      	ldr	r3, [pc, #388]	; (8002ab4 <UART_SetConfig+0x2d4>)
 800292e:	fba3 2302 	umull	r2, r3, r3, r2
 8002932:	095b      	lsrs	r3, r3, #5
 8002934:	011c      	lsls	r4, r3, #4
 8002936:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800293a:	2200      	movs	r2, #0
 800293c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002940:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002944:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002948:	4642      	mov	r2, r8
 800294a:	464b      	mov	r3, r9
 800294c:	1891      	adds	r1, r2, r2
 800294e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002950:	415b      	adcs	r3, r3
 8002952:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002954:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002958:	4641      	mov	r1, r8
 800295a:	eb12 0a01 	adds.w	sl, r2, r1
 800295e:	4649      	mov	r1, r9
 8002960:	eb43 0b01 	adc.w	fp, r3, r1
 8002964:	f04f 0200 	mov.w	r2, #0
 8002968:	f04f 0300 	mov.w	r3, #0
 800296c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002970:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002974:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002978:	4692      	mov	sl, r2
 800297a:	469b      	mov	fp, r3
 800297c:	4643      	mov	r3, r8
 800297e:	eb1a 0303 	adds.w	r3, sl, r3
 8002982:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002986:	464b      	mov	r3, r9
 8002988:	eb4b 0303 	adc.w	r3, fp, r3
 800298c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800299c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80029a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80029a4:	460b      	mov	r3, r1
 80029a6:	18db      	adds	r3, r3, r3
 80029a8:	643b      	str	r3, [r7, #64]	; 0x40
 80029aa:	4613      	mov	r3, r2
 80029ac:	eb42 0303 	adc.w	r3, r2, r3
 80029b0:	647b      	str	r3, [r7, #68]	; 0x44
 80029b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80029b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80029ba:	f7fd fc61 	bl	8000280 <__aeabi_uldivmod>
 80029be:	4602      	mov	r2, r0
 80029c0:	460b      	mov	r3, r1
 80029c2:	4611      	mov	r1, r2
 80029c4:	4b3b      	ldr	r3, [pc, #236]	; (8002ab4 <UART_SetConfig+0x2d4>)
 80029c6:	fba3 2301 	umull	r2, r3, r3, r1
 80029ca:	095b      	lsrs	r3, r3, #5
 80029cc:	2264      	movs	r2, #100	; 0x64
 80029ce:	fb02 f303 	mul.w	r3, r2, r3
 80029d2:	1acb      	subs	r3, r1, r3
 80029d4:	00db      	lsls	r3, r3, #3
 80029d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80029da:	4b36      	ldr	r3, [pc, #216]	; (8002ab4 <UART_SetConfig+0x2d4>)
 80029dc:	fba3 2302 	umull	r2, r3, r3, r2
 80029e0:	095b      	lsrs	r3, r3, #5
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80029e8:	441c      	add	r4, r3
 80029ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029ee:	2200      	movs	r2, #0
 80029f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80029f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80029f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80029fc:	4642      	mov	r2, r8
 80029fe:	464b      	mov	r3, r9
 8002a00:	1891      	adds	r1, r2, r2
 8002a02:	63b9      	str	r1, [r7, #56]	; 0x38
 8002a04:	415b      	adcs	r3, r3
 8002a06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002a0c:	4641      	mov	r1, r8
 8002a0e:	1851      	adds	r1, r2, r1
 8002a10:	6339      	str	r1, [r7, #48]	; 0x30
 8002a12:	4649      	mov	r1, r9
 8002a14:	414b      	adcs	r3, r1
 8002a16:	637b      	str	r3, [r7, #52]	; 0x34
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	f04f 0300 	mov.w	r3, #0
 8002a20:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002a24:	4659      	mov	r1, fp
 8002a26:	00cb      	lsls	r3, r1, #3
 8002a28:	4651      	mov	r1, sl
 8002a2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a2e:	4651      	mov	r1, sl
 8002a30:	00ca      	lsls	r2, r1, #3
 8002a32:	4610      	mov	r0, r2
 8002a34:	4619      	mov	r1, r3
 8002a36:	4603      	mov	r3, r0
 8002a38:	4642      	mov	r2, r8
 8002a3a:	189b      	adds	r3, r3, r2
 8002a3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a40:	464b      	mov	r3, r9
 8002a42:	460a      	mov	r2, r1
 8002a44:	eb42 0303 	adc.w	r3, r2, r3
 8002a48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002a58:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002a5c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002a60:	460b      	mov	r3, r1
 8002a62:	18db      	adds	r3, r3, r3
 8002a64:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a66:	4613      	mov	r3, r2
 8002a68:	eb42 0303 	adc.w	r3, r2, r3
 8002a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002a72:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002a76:	f7fd fc03 	bl	8000280 <__aeabi_uldivmod>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	4b0d      	ldr	r3, [pc, #52]	; (8002ab4 <UART_SetConfig+0x2d4>)
 8002a80:	fba3 1302 	umull	r1, r3, r3, r2
 8002a84:	095b      	lsrs	r3, r3, #5
 8002a86:	2164      	movs	r1, #100	; 0x64
 8002a88:	fb01 f303 	mul.w	r3, r1, r3
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	00db      	lsls	r3, r3, #3
 8002a90:	3332      	adds	r3, #50	; 0x32
 8002a92:	4a08      	ldr	r2, [pc, #32]	; (8002ab4 <UART_SetConfig+0x2d4>)
 8002a94:	fba2 2303 	umull	r2, r3, r2, r3
 8002a98:	095b      	lsrs	r3, r3, #5
 8002a9a:	f003 0207 	and.w	r2, r3, #7
 8002a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4422      	add	r2, r4
 8002aa6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002aa8:	e106      	b.n	8002cb8 <UART_SetConfig+0x4d8>
 8002aaa:	bf00      	nop
 8002aac:	40011000 	.word	0x40011000
 8002ab0:	40011400 	.word	0x40011400
 8002ab4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ab8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002abc:	2200      	movs	r2, #0
 8002abe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002ac2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002ac6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002aca:	4642      	mov	r2, r8
 8002acc:	464b      	mov	r3, r9
 8002ace:	1891      	adds	r1, r2, r2
 8002ad0:	6239      	str	r1, [r7, #32]
 8002ad2:	415b      	adcs	r3, r3
 8002ad4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ad6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002ada:	4641      	mov	r1, r8
 8002adc:	1854      	adds	r4, r2, r1
 8002ade:	4649      	mov	r1, r9
 8002ae0:	eb43 0501 	adc.w	r5, r3, r1
 8002ae4:	f04f 0200 	mov.w	r2, #0
 8002ae8:	f04f 0300 	mov.w	r3, #0
 8002aec:	00eb      	lsls	r3, r5, #3
 8002aee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002af2:	00e2      	lsls	r2, r4, #3
 8002af4:	4614      	mov	r4, r2
 8002af6:	461d      	mov	r5, r3
 8002af8:	4643      	mov	r3, r8
 8002afa:	18e3      	adds	r3, r4, r3
 8002afc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002b00:	464b      	mov	r3, r9
 8002b02:	eb45 0303 	adc.w	r3, r5, r3
 8002b06:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002b16:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002b1a:	f04f 0200 	mov.w	r2, #0
 8002b1e:	f04f 0300 	mov.w	r3, #0
 8002b22:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002b26:	4629      	mov	r1, r5
 8002b28:	008b      	lsls	r3, r1, #2
 8002b2a:	4621      	mov	r1, r4
 8002b2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b30:	4621      	mov	r1, r4
 8002b32:	008a      	lsls	r2, r1, #2
 8002b34:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002b38:	f7fd fba2 	bl	8000280 <__aeabi_uldivmod>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	460b      	mov	r3, r1
 8002b40:	4b60      	ldr	r3, [pc, #384]	; (8002cc4 <UART_SetConfig+0x4e4>)
 8002b42:	fba3 2302 	umull	r2, r3, r3, r2
 8002b46:	095b      	lsrs	r3, r3, #5
 8002b48:	011c      	lsls	r4, r3, #4
 8002b4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002b54:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002b58:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002b5c:	4642      	mov	r2, r8
 8002b5e:	464b      	mov	r3, r9
 8002b60:	1891      	adds	r1, r2, r2
 8002b62:	61b9      	str	r1, [r7, #24]
 8002b64:	415b      	adcs	r3, r3
 8002b66:	61fb      	str	r3, [r7, #28]
 8002b68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b6c:	4641      	mov	r1, r8
 8002b6e:	1851      	adds	r1, r2, r1
 8002b70:	6139      	str	r1, [r7, #16]
 8002b72:	4649      	mov	r1, r9
 8002b74:	414b      	adcs	r3, r1
 8002b76:	617b      	str	r3, [r7, #20]
 8002b78:	f04f 0200 	mov.w	r2, #0
 8002b7c:	f04f 0300 	mov.w	r3, #0
 8002b80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b84:	4659      	mov	r1, fp
 8002b86:	00cb      	lsls	r3, r1, #3
 8002b88:	4651      	mov	r1, sl
 8002b8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b8e:	4651      	mov	r1, sl
 8002b90:	00ca      	lsls	r2, r1, #3
 8002b92:	4610      	mov	r0, r2
 8002b94:	4619      	mov	r1, r3
 8002b96:	4603      	mov	r3, r0
 8002b98:	4642      	mov	r2, r8
 8002b9a:	189b      	adds	r3, r3, r2
 8002b9c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002ba0:	464b      	mov	r3, r9
 8002ba2:	460a      	mov	r2, r1
 8002ba4:	eb42 0303 	adc.w	r3, r2, r3
 8002ba8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	67bb      	str	r3, [r7, #120]	; 0x78
 8002bb6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002bb8:	f04f 0200 	mov.w	r2, #0
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002bc4:	4649      	mov	r1, r9
 8002bc6:	008b      	lsls	r3, r1, #2
 8002bc8:	4641      	mov	r1, r8
 8002bca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bce:	4641      	mov	r1, r8
 8002bd0:	008a      	lsls	r2, r1, #2
 8002bd2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002bd6:	f7fd fb53 	bl	8000280 <__aeabi_uldivmod>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	460b      	mov	r3, r1
 8002bde:	4611      	mov	r1, r2
 8002be0:	4b38      	ldr	r3, [pc, #224]	; (8002cc4 <UART_SetConfig+0x4e4>)
 8002be2:	fba3 2301 	umull	r2, r3, r3, r1
 8002be6:	095b      	lsrs	r3, r3, #5
 8002be8:	2264      	movs	r2, #100	; 0x64
 8002bea:	fb02 f303 	mul.w	r3, r2, r3
 8002bee:	1acb      	subs	r3, r1, r3
 8002bf0:	011b      	lsls	r3, r3, #4
 8002bf2:	3332      	adds	r3, #50	; 0x32
 8002bf4:	4a33      	ldr	r2, [pc, #204]	; (8002cc4 <UART_SetConfig+0x4e4>)
 8002bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfa:	095b      	lsrs	r3, r3, #5
 8002bfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c00:	441c      	add	r4, r3
 8002c02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c06:	2200      	movs	r2, #0
 8002c08:	673b      	str	r3, [r7, #112]	; 0x70
 8002c0a:	677a      	str	r2, [r7, #116]	; 0x74
 8002c0c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002c10:	4642      	mov	r2, r8
 8002c12:	464b      	mov	r3, r9
 8002c14:	1891      	adds	r1, r2, r2
 8002c16:	60b9      	str	r1, [r7, #8]
 8002c18:	415b      	adcs	r3, r3
 8002c1a:	60fb      	str	r3, [r7, #12]
 8002c1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c20:	4641      	mov	r1, r8
 8002c22:	1851      	adds	r1, r2, r1
 8002c24:	6039      	str	r1, [r7, #0]
 8002c26:	4649      	mov	r1, r9
 8002c28:	414b      	adcs	r3, r1
 8002c2a:	607b      	str	r3, [r7, #4]
 8002c2c:	f04f 0200 	mov.w	r2, #0
 8002c30:	f04f 0300 	mov.w	r3, #0
 8002c34:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c38:	4659      	mov	r1, fp
 8002c3a:	00cb      	lsls	r3, r1, #3
 8002c3c:	4651      	mov	r1, sl
 8002c3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c42:	4651      	mov	r1, sl
 8002c44:	00ca      	lsls	r2, r1, #3
 8002c46:	4610      	mov	r0, r2
 8002c48:	4619      	mov	r1, r3
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	4642      	mov	r2, r8
 8002c4e:	189b      	adds	r3, r3, r2
 8002c50:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c52:	464b      	mov	r3, r9
 8002c54:	460a      	mov	r2, r1
 8002c56:	eb42 0303 	adc.w	r3, r2, r3
 8002c5a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	663b      	str	r3, [r7, #96]	; 0x60
 8002c66:	667a      	str	r2, [r7, #100]	; 0x64
 8002c68:	f04f 0200 	mov.w	r2, #0
 8002c6c:	f04f 0300 	mov.w	r3, #0
 8002c70:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002c74:	4649      	mov	r1, r9
 8002c76:	008b      	lsls	r3, r1, #2
 8002c78:	4641      	mov	r1, r8
 8002c7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c7e:	4641      	mov	r1, r8
 8002c80:	008a      	lsls	r2, r1, #2
 8002c82:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002c86:	f7fd fafb 	bl	8000280 <__aeabi_uldivmod>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	4b0d      	ldr	r3, [pc, #52]	; (8002cc4 <UART_SetConfig+0x4e4>)
 8002c90:	fba3 1302 	umull	r1, r3, r3, r2
 8002c94:	095b      	lsrs	r3, r3, #5
 8002c96:	2164      	movs	r1, #100	; 0x64
 8002c98:	fb01 f303 	mul.w	r3, r1, r3
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	3332      	adds	r3, #50	; 0x32
 8002ca2:	4a08      	ldr	r2, [pc, #32]	; (8002cc4 <UART_SetConfig+0x4e4>)
 8002ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca8:	095b      	lsrs	r3, r3, #5
 8002caa:	f003 020f 	and.w	r2, r3, #15
 8002cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4422      	add	r2, r4
 8002cb6:	609a      	str	r2, [r3, #8]
}
 8002cb8:	bf00      	nop
 8002cba:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cc4:	51eb851f 	.word	0x51eb851f

08002cc8 <std>:
 8002cc8:	2300      	movs	r3, #0
 8002cca:	b510      	push	{r4, lr}
 8002ccc:	4604      	mov	r4, r0
 8002cce:	e9c0 3300 	strd	r3, r3, [r0]
 8002cd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002cd6:	6083      	str	r3, [r0, #8]
 8002cd8:	8181      	strh	r1, [r0, #12]
 8002cda:	6643      	str	r3, [r0, #100]	; 0x64
 8002cdc:	81c2      	strh	r2, [r0, #14]
 8002cde:	6183      	str	r3, [r0, #24]
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	2208      	movs	r2, #8
 8002ce4:	305c      	adds	r0, #92	; 0x5c
 8002ce6:	f000 f9ff 	bl	80030e8 <memset>
 8002cea:	4b0d      	ldr	r3, [pc, #52]	; (8002d20 <std+0x58>)
 8002cec:	6263      	str	r3, [r4, #36]	; 0x24
 8002cee:	4b0d      	ldr	r3, [pc, #52]	; (8002d24 <std+0x5c>)
 8002cf0:	62a3      	str	r3, [r4, #40]	; 0x28
 8002cf2:	4b0d      	ldr	r3, [pc, #52]	; (8002d28 <std+0x60>)
 8002cf4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002cf6:	4b0d      	ldr	r3, [pc, #52]	; (8002d2c <std+0x64>)
 8002cf8:	6323      	str	r3, [r4, #48]	; 0x30
 8002cfa:	4b0d      	ldr	r3, [pc, #52]	; (8002d30 <std+0x68>)
 8002cfc:	6224      	str	r4, [r4, #32]
 8002cfe:	429c      	cmp	r4, r3
 8002d00:	d006      	beq.n	8002d10 <std+0x48>
 8002d02:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002d06:	4294      	cmp	r4, r2
 8002d08:	d002      	beq.n	8002d10 <std+0x48>
 8002d0a:	33d0      	adds	r3, #208	; 0xd0
 8002d0c:	429c      	cmp	r4, r3
 8002d0e:	d105      	bne.n	8002d1c <std+0x54>
 8002d10:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002d14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d18:	f000 ba5e 	b.w	80031d8 <__retarget_lock_init_recursive>
 8002d1c:	bd10      	pop	{r4, pc}
 8002d1e:	bf00      	nop
 8002d20:	08002f39 	.word	0x08002f39
 8002d24:	08002f5b 	.word	0x08002f5b
 8002d28:	08002f93 	.word	0x08002f93
 8002d2c:	08002fb7 	.word	0x08002fb7
 8002d30:	2000011c 	.word	0x2000011c

08002d34 <stdio_exit_handler>:
 8002d34:	4a02      	ldr	r2, [pc, #8]	; (8002d40 <stdio_exit_handler+0xc>)
 8002d36:	4903      	ldr	r1, [pc, #12]	; (8002d44 <stdio_exit_handler+0x10>)
 8002d38:	4803      	ldr	r0, [pc, #12]	; (8002d48 <stdio_exit_handler+0x14>)
 8002d3a:	f000 b869 	b.w	8002e10 <_fwalk_sglue>
 8002d3e:	bf00      	nop
 8002d40:	2000000c 	.word	0x2000000c
 8002d44:	08003a85 	.word	0x08003a85
 8002d48:	20000018 	.word	0x20000018

08002d4c <cleanup_stdio>:
 8002d4c:	6841      	ldr	r1, [r0, #4]
 8002d4e:	4b0c      	ldr	r3, [pc, #48]	; (8002d80 <cleanup_stdio+0x34>)
 8002d50:	4299      	cmp	r1, r3
 8002d52:	b510      	push	{r4, lr}
 8002d54:	4604      	mov	r4, r0
 8002d56:	d001      	beq.n	8002d5c <cleanup_stdio+0x10>
 8002d58:	f000 fe94 	bl	8003a84 <_fflush_r>
 8002d5c:	68a1      	ldr	r1, [r4, #8]
 8002d5e:	4b09      	ldr	r3, [pc, #36]	; (8002d84 <cleanup_stdio+0x38>)
 8002d60:	4299      	cmp	r1, r3
 8002d62:	d002      	beq.n	8002d6a <cleanup_stdio+0x1e>
 8002d64:	4620      	mov	r0, r4
 8002d66:	f000 fe8d 	bl	8003a84 <_fflush_r>
 8002d6a:	68e1      	ldr	r1, [r4, #12]
 8002d6c:	4b06      	ldr	r3, [pc, #24]	; (8002d88 <cleanup_stdio+0x3c>)
 8002d6e:	4299      	cmp	r1, r3
 8002d70:	d004      	beq.n	8002d7c <cleanup_stdio+0x30>
 8002d72:	4620      	mov	r0, r4
 8002d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d78:	f000 be84 	b.w	8003a84 <_fflush_r>
 8002d7c:	bd10      	pop	{r4, pc}
 8002d7e:	bf00      	nop
 8002d80:	2000011c 	.word	0x2000011c
 8002d84:	20000184 	.word	0x20000184
 8002d88:	200001ec 	.word	0x200001ec

08002d8c <global_stdio_init.part.0>:
 8002d8c:	b510      	push	{r4, lr}
 8002d8e:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <global_stdio_init.part.0+0x30>)
 8002d90:	4c0b      	ldr	r4, [pc, #44]	; (8002dc0 <global_stdio_init.part.0+0x34>)
 8002d92:	4a0c      	ldr	r2, [pc, #48]	; (8002dc4 <global_stdio_init.part.0+0x38>)
 8002d94:	601a      	str	r2, [r3, #0]
 8002d96:	4620      	mov	r0, r4
 8002d98:	2200      	movs	r2, #0
 8002d9a:	2104      	movs	r1, #4
 8002d9c:	f7ff ff94 	bl	8002cc8 <std>
 8002da0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002da4:	2201      	movs	r2, #1
 8002da6:	2109      	movs	r1, #9
 8002da8:	f7ff ff8e 	bl	8002cc8 <std>
 8002dac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002db0:	2202      	movs	r2, #2
 8002db2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002db6:	2112      	movs	r1, #18
 8002db8:	f7ff bf86 	b.w	8002cc8 <std>
 8002dbc:	20000254 	.word	0x20000254
 8002dc0:	2000011c 	.word	0x2000011c
 8002dc4:	08002d35 	.word	0x08002d35

08002dc8 <__sfp_lock_acquire>:
 8002dc8:	4801      	ldr	r0, [pc, #4]	; (8002dd0 <__sfp_lock_acquire+0x8>)
 8002dca:	f000 ba06 	b.w	80031da <__retarget_lock_acquire_recursive>
 8002dce:	bf00      	nop
 8002dd0:	2000025d 	.word	0x2000025d

08002dd4 <__sfp_lock_release>:
 8002dd4:	4801      	ldr	r0, [pc, #4]	; (8002ddc <__sfp_lock_release+0x8>)
 8002dd6:	f000 ba01 	b.w	80031dc <__retarget_lock_release_recursive>
 8002dda:	bf00      	nop
 8002ddc:	2000025d 	.word	0x2000025d

08002de0 <__sinit>:
 8002de0:	b510      	push	{r4, lr}
 8002de2:	4604      	mov	r4, r0
 8002de4:	f7ff fff0 	bl	8002dc8 <__sfp_lock_acquire>
 8002de8:	6a23      	ldr	r3, [r4, #32]
 8002dea:	b11b      	cbz	r3, 8002df4 <__sinit+0x14>
 8002dec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002df0:	f7ff bff0 	b.w	8002dd4 <__sfp_lock_release>
 8002df4:	4b04      	ldr	r3, [pc, #16]	; (8002e08 <__sinit+0x28>)
 8002df6:	6223      	str	r3, [r4, #32]
 8002df8:	4b04      	ldr	r3, [pc, #16]	; (8002e0c <__sinit+0x2c>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d1f5      	bne.n	8002dec <__sinit+0xc>
 8002e00:	f7ff ffc4 	bl	8002d8c <global_stdio_init.part.0>
 8002e04:	e7f2      	b.n	8002dec <__sinit+0xc>
 8002e06:	bf00      	nop
 8002e08:	08002d4d 	.word	0x08002d4d
 8002e0c:	20000254 	.word	0x20000254

08002e10 <_fwalk_sglue>:
 8002e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e14:	4607      	mov	r7, r0
 8002e16:	4688      	mov	r8, r1
 8002e18:	4614      	mov	r4, r2
 8002e1a:	2600      	movs	r6, #0
 8002e1c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002e20:	f1b9 0901 	subs.w	r9, r9, #1
 8002e24:	d505      	bpl.n	8002e32 <_fwalk_sglue+0x22>
 8002e26:	6824      	ldr	r4, [r4, #0]
 8002e28:	2c00      	cmp	r4, #0
 8002e2a:	d1f7      	bne.n	8002e1c <_fwalk_sglue+0xc>
 8002e2c:	4630      	mov	r0, r6
 8002e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e32:	89ab      	ldrh	r3, [r5, #12]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d907      	bls.n	8002e48 <_fwalk_sglue+0x38>
 8002e38:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	d003      	beq.n	8002e48 <_fwalk_sglue+0x38>
 8002e40:	4629      	mov	r1, r5
 8002e42:	4638      	mov	r0, r7
 8002e44:	47c0      	blx	r8
 8002e46:	4306      	orrs	r6, r0
 8002e48:	3568      	adds	r5, #104	; 0x68
 8002e4a:	e7e9      	b.n	8002e20 <_fwalk_sglue+0x10>

08002e4c <iprintf>:
 8002e4c:	b40f      	push	{r0, r1, r2, r3}
 8002e4e:	b507      	push	{r0, r1, r2, lr}
 8002e50:	4906      	ldr	r1, [pc, #24]	; (8002e6c <iprintf+0x20>)
 8002e52:	ab04      	add	r3, sp, #16
 8002e54:	6808      	ldr	r0, [r1, #0]
 8002e56:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e5a:	6881      	ldr	r1, [r0, #8]
 8002e5c:	9301      	str	r3, [sp, #4]
 8002e5e:	f000 fae1 	bl	8003424 <_vfiprintf_r>
 8002e62:	b003      	add	sp, #12
 8002e64:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e68:	b004      	add	sp, #16
 8002e6a:	4770      	bx	lr
 8002e6c:	20000064 	.word	0x20000064

08002e70 <putchar>:
 8002e70:	4b02      	ldr	r3, [pc, #8]	; (8002e7c <putchar+0xc>)
 8002e72:	4601      	mov	r1, r0
 8002e74:	6818      	ldr	r0, [r3, #0]
 8002e76:	6882      	ldr	r2, [r0, #8]
 8002e78:	f000 be8e 	b.w	8003b98 <_putc_r>
 8002e7c:	20000064 	.word	0x20000064

08002e80 <_puts_r>:
 8002e80:	6a03      	ldr	r3, [r0, #32]
 8002e82:	b570      	push	{r4, r5, r6, lr}
 8002e84:	6884      	ldr	r4, [r0, #8]
 8002e86:	4605      	mov	r5, r0
 8002e88:	460e      	mov	r6, r1
 8002e8a:	b90b      	cbnz	r3, 8002e90 <_puts_r+0x10>
 8002e8c:	f7ff ffa8 	bl	8002de0 <__sinit>
 8002e90:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e92:	07db      	lsls	r3, r3, #31
 8002e94:	d405      	bmi.n	8002ea2 <_puts_r+0x22>
 8002e96:	89a3      	ldrh	r3, [r4, #12]
 8002e98:	0598      	lsls	r0, r3, #22
 8002e9a:	d402      	bmi.n	8002ea2 <_puts_r+0x22>
 8002e9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e9e:	f000 f99c 	bl	80031da <__retarget_lock_acquire_recursive>
 8002ea2:	89a3      	ldrh	r3, [r4, #12]
 8002ea4:	0719      	lsls	r1, r3, #28
 8002ea6:	d513      	bpl.n	8002ed0 <_puts_r+0x50>
 8002ea8:	6923      	ldr	r3, [r4, #16]
 8002eaa:	b18b      	cbz	r3, 8002ed0 <_puts_r+0x50>
 8002eac:	3e01      	subs	r6, #1
 8002eae:	68a3      	ldr	r3, [r4, #8]
 8002eb0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	60a3      	str	r3, [r4, #8]
 8002eb8:	b9e9      	cbnz	r1, 8002ef6 <_puts_r+0x76>
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	da2e      	bge.n	8002f1c <_puts_r+0x9c>
 8002ebe:	4622      	mov	r2, r4
 8002ec0:	210a      	movs	r1, #10
 8002ec2:	4628      	mov	r0, r5
 8002ec4:	f000 f87b 	bl	8002fbe <__swbuf_r>
 8002ec8:	3001      	adds	r0, #1
 8002eca:	d007      	beq.n	8002edc <_puts_r+0x5c>
 8002ecc:	250a      	movs	r5, #10
 8002ece:	e007      	b.n	8002ee0 <_puts_r+0x60>
 8002ed0:	4621      	mov	r1, r4
 8002ed2:	4628      	mov	r0, r5
 8002ed4:	f000 f8b0 	bl	8003038 <__swsetup_r>
 8002ed8:	2800      	cmp	r0, #0
 8002eda:	d0e7      	beq.n	8002eac <_puts_r+0x2c>
 8002edc:	f04f 35ff 	mov.w	r5, #4294967295
 8002ee0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ee2:	07da      	lsls	r2, r3, #31
 8002ee4:	d405      	bmi.n	8002ef2 <_puts_r+0x72>
 8002ee6:	89a3      	ldrh	r3, [r4, #12]
 8002ee8:	059b      	lsls	r3, r3, #22
 8002eea:	d402      	bmi.n	8002ef2 <_puts_r+0x72>
 8002eec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002eee:	f000 f975 	bl	80031dc <__retarget_lock_release_recursive>
 8002ef2:	4628      	mov	r0, r5
 8002ef4:	bd70      	pop	{r4, r5, r6, pc}
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	da04      	bge.n	8002f04 <_puts_r+0x84>
 8002efa:	69a2      	ldr	r2, [r4, #24]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	dc06      	bgt.n	8002f0e <_puts_r+0x8e>
 8002f00:	290a      	cmp	r1, #10
 8002f02:	d004      	beq.n	8002f0e <_puts_r+0x8e>
 8002f04:	6823      	ldr	r3, [r4, #0]
 8002f06:	1c5a      	adds	r2, r3, #1
 8002f08:	6022      	str	r2, [r4, #0]
 8002f0a:	7019      	strb	r1, [r3, #0]
 8002f0c:	e7cf      	b.n	8002eae <_puts_r+0x2e>
 8002f0e:	4622      	mov	r2, r4
 8002f10:	4628      	mov	r0, r5
 8002f12:	f000 f854 	bl	8002fbe <__swbuf_r>
 8002f16:	3001      	adds	r0, #1
 8002f18:	d1c9      	bne.n	8002eae <_puts_r+0x2e>
 8002f1a:	e7df      	b.n	8002edc <_puts_r+0x5c>
 8002f1c:	6823      	ldr	r3, [r4, #0]
 8002f1e:	250a      	movs	r5, #10
 8002f20:	1c5a      	adds	r2, r3, #1
 8002f22:	6022      	str	r2, [r4, #0]
 8002f24:	701d      	strb	r5, [r3, #0]
 8002f26:	e7db      	b.n	8002ee0 <_puts_r+0x60>

08002f28 <puts>:
 8002f28:	4b02      	ldr	r3, [pc, #8]	; (8002f34 <puts+0xc>)
 8002f2a:	4601      	mov	r1, r0
 8002f2c:	6818      	ldr	r0, [r3, #0]
 8002f2e:	f7ff bfa7 	b.w	8002e80 <_puts_r>
 8002f32:	bf00      	nop
 8002f34:	20000064 	.word	0x20000064

08002f38 <__sread>:
 8002f38:	b510      	push	{r4, lr}
 8002f3a:	460c      	mov	r4, r1
 8002f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f40:	f000 f8fc 	bl	800313c <_read_r>
 8002f44:	2800      	cmp	r0, #0
 8002f46:	bfab      	itete	ge
 8002f48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002f4a:	89a3      	ldrhlt	r3, [r4, #12]
 8002f4c:	181b      	addge	r3, r3, r0
 8002f4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002f52:	bfac      	ite	ge
 8002f54:	6563      	strge	r3, [r4, #84]	; 0x54
 8002f56:	81a3      	strhlt	r3, [r4, #12]
 8002f58:	bd10      	pop	{r4, pc}

08002f5a <__swrite>:
 8002f5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f5e:	461f      	mov	r7, r3
 8002f60:	898b      	ldrh	r3, [r1, #12]
 8002f62:	05db      	lsls	r3, r3, #23
 8002f64:	4605      	mov	r5, r0
 8002f66:	460c      	mov	r4, r1
 8002f68:	4616      	mov	r6, r2
 8002f6a:	d505      	bpl.n	8002f78 <__swrite+0x1e>
 8002f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f70:	2302      	movs	r3, #2
 8002f72:	2200      	movs	r2, #0
 8002f74:	f000 f8d0 	bl	8003118 <_lseek_r>
 8002f78:	89a3      	ldrh	r3, [r4, #12]
 8002f7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f82:	81a3      	strh	r3, [r4, #12]
 8002f84:	4632      	mov	r2, r6
 8002f86:	463b      	mov	r3, r7
 8002f88:	4628      	mov	r0, r5
 8002f8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f8e:	f000 b8e7 	b.w	8003160 <_write_r>

08002f92 <__sseek>:
 8002f92:	b510      	push	{r4, lr}
 8002f94:	460c      	mov	r4, r1
 8002f96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f9a:	f000 f8bd 	bl	8003118 <_lseek_r>
 8002f9e:	1c43      	adds	r3, r0, #1
 8002fa0:	89a3      	ldrh	r3, [r4, #12]
 8002fa2:	bf15      	itete	ne
 8002fa4:	6560      	strne	r0, [r4, #84]	; 0x54
 8002fa6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002faa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002fae:	81a3      	strheq	r3, [r4, #12]
 8002fb0:	bf18      	it	ne
 8002fb2:	81a3      	strhne	r3, [r4, #12]
 8002fb4:	bd10      	pop	{r4, pc}

08002fb6 <__sclose>:
 8002fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fba:	f000 b89d 	b.w	80030f8 <_close_r>

08002fbe <__swbuf_r>:
 8002fbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fc0:	460e      	mov	r6, r1
 8002fc2:	4614      	mov	r4, r2
 8002fc4:	4605      	mov	r5, r0
 8002fc6:	b118      	cbz	r0, 8002fd0 <__swbuf_r+0x12>
 8002fc8:	6a03      	ldr	r3, [r0, #32]
 8002fca:	b90b      	cbnz	r3, 8002fd0 <__swbuf_r+0x12>
 8002fcc:	f7ff ff08 	bl	8002de0 <__sinit>
 8002fd0:	69a3      	ldr	r3, [r4, #24]
 8002fd2:	60a3      	str	r3, [r4, #8]
 8002fd4:	89a3      	ldrh	r3, [r4, #12]
 8002fd6:	071a      	lsls	r2, r3, #28
 8002fd8:	d525      	bpl.n	8003026 <__swbuf_r+0x68>
 8002fda:	6923      	ldr	r3, [r4, #16]
 8002fdc:	b31b      	cbz	r3, 8003026 <__swbuf_r+0x68>
 8002fde:	6823      	ldr	r3, [r4, #0]
 8002fe0:	6922      	ldr	r2, [r4, #16]
 8002fe2:	1a98      	subs	r0, r3, r2
 8002fe4:	6963      	ldr	r3, [r4, #20]
 8002fe6:	b2f6      	uxtb	r6, r6
 8002fe8:	4283      	cmp	r3, r0
 8002fea:	4637      	mov	r7, r6
 8002fec:	dc04      	bgt.n	8002ff8 <__swbuf_r+0x3a>
 8002fee:	4621      	mov	r1, r4
 8002ff0:	4628      	mov	r0, r5
 8002ff2:	f000 fd47 	bl	8003a84 <_fflush_r>
 8002ff6:	b9e0      	cbnz	r0, 8003032 <__swbuf_r+0x74>
 8002ff8:	68a3      	ldr	r3, [r4, #8]
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	60a3      	str	r3, [r4, #8]
 8002ffe:	6823      	ldr	r3, [r4, #0]
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	6022      	str	r2, [r4, #0]
 8003004:	701e      	strb	r6, [r3, #0]
 8003006:	6962      	ldr	r2, [r4, #20]
 8003008:	1c43      	adds	r3, r0, #1
 800300a:	429a      	cmp	r2, r3
 800300c:	d004      	beq.n	8003018 <__swbuf_r+0x5a>
 800300e:	89a3      	ldrh	r3, [r4, #12]
 8003010:	07db      	lsls	r3, r3, #31
 8003012:	d506      	bpl.n	8003022 <__swbuf_r+0x64>
 8003014:	2e0a      	cmp	r6, #10
 8003016:	d104      	bne.n	8003022 <__swbuf_r+0x64>
 8003018:	4621      	mov	r1, r4
 800301a:	4628      	mov	r0, r5
 800301c:	f000 fd32 	bl	8003a84 <_fflush_r>
 8003020:	b938      	cbnz	r0, 8003032 <__swbuf_r+0x74>
 8003022:	4638      	mov	r0, r7
 8003024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003026:	4621      	mov	r1, r4
 8003028:	4628      	mov	r0, r5
 800302a:	f000 f805 	bl	8003038 <__swsetup_r>
 800302e:	2800      	cmp	r0, #0
 8003030:	d0d5      	beq.n	8002fde <__swbuf_r+0x20>
 8003032:	f04f 37ff 	mov.w	r7, #4294967295
 8003036:	e7f4      	b.n	8003022 <__swbuf_r+0x64>

08003038 <__swsetup_r>:
 8003038:	b538      	push	{r3, r4, r5, lr}
 800303a:	4b2a      	ldr	r3, [pc, #168]	; (80030e4 <__swsetup_r+0xac>)
 800303c:	4605      	mov	r5, r0
 800303e:	6818      	ldr	r0, [r3, #0]
 8003040:	460c      	mov	r4, r1
 8003042:	b118      	cbz	r0, 800304c <__swsetup_r+0x14>
 8003044:	6a03      	ldr	r3, [r0, #32]
 8003046:	b90b      	cbnz	r3, 800304c <__swsetup_r+0x14>
 8003048:	f7ff feca 	bl	8002de0 <__sinit>
 800304c:	89a3      	ldrh	r3, [r4, #12]
 800304e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003052:	0718      	lsls	r0, r3, #28
 8003054:	d422      	bmi.n	800309c <__swsetup_r+0x64>
 8003056:	06d9      	lsls	r1, r3, #27
 8003058:	d407      	bmi.n	800306a <__swsetup_r+0x32>
 800305a:	2309      	movs	r3, #9
 800305c:	602b      	str	r3, [r5, #0]
 800305e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003062:	81a3      	strh	r3, [r4, #12]
 8003064:	f04f 30ff 	mov.w	r0, #4294967295
 8003068:	e034      	b.n	80030d4 <__swsetup_r+0x9c>
 800306a:	0758      	lsls	r0, r3, #29
 800306c:	d512      	bpl.n	8003094 <__swsetup_r+0x5c>
 800306e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003070:	b141      	cbz	r1, 8003084 <__swsetup_r+0x4c>
 8003072:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003076:	4299      	cmp	r1, r3
 8003078:	d002      	beq.n	8003080 <__swsetup_r+0x48>
 800307a:	4628      	mov	r0, r5
 800307c:	f000 f8b0 	bl	80031e0 <_free_r>
 8003080:	2300      	movs	r3, #0
 8003082:	6363      	str	r3, [r4, #52]	; 0x34
 8003084:	89a3      	ldrh	r3, [r4, #12]
 8003086:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800308a:	81a3      	strh	r3, [r4, #12]
 800308c:	2300      	movs	r3, #0
 800308e:	6063      	str	r3, [r4, #4]
 8003090:	6923      	ldr	r3, [r4, #16]
 8003092:	6023      	str	r3, [r4, #0]
 8003094:	89a3      	ldrh	r3, [r4, #12]
 8003096:	f043 0308 	orr.w	r3, r3, #8
 800309a:	81a3      	strh	r3, [r4, #12]
 800309c:	6923      	ldr	r3, [r4, #16]
 800309e:	b94b      	cbnz	r3, 80030b4 <__swsetup_r+0x7c>
 80030a0:	89a3      	ldrh	r3, [r4, #12]
 80030a2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80030a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030aa:	d003      	beq.n	80030b4 <__swsetup_r+0x7c>
 80030ac:	4621      	mov	r1, r4
 80030ae:	4628      	mov	r0, r5
 80030b0:	f000 fd36 	bl	8003b20 <__smakebuf_r>
 80030b4:	89a0      	ldrh	r0, [r4, #12]
 80030b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80030ba:	f010 0301 	ands.w	r3, r0, #1
 80030be:	d00a      	beq.n	80030d6 <__swsetup_r+0x9e>
 80030c0:	2300      	movs	r3, #0
 80030c2:	60a3      	str	r3, [r4, #8]
 80030c4:	6963      	ldr	r3, [r4, #20]
 80030c6:	425b      	negs	r3, r3
 80030c8:	61a3      	str	r3, [r4, #24]
 80030ca:	6923      	ldr	r3, [r4, #16]
 80030cc:	b943      	cbnz	r3, 80030e0 <__swsetup_r+0xa8>
 80030ce:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80030d2:	d1c4      	bne.n	800305e <__swsetup_r+0x26>
 80030d4:	bd38      	pop	{r3, r4, r5, pc}
 80030d6:	0781      	lsls	r1, r0, #30
 80030d8:	bf58      	it	pl
 80030da:	6963      	ldrpl	r3, [r4, #20]
 80030dc:	60a3      	str	r3, [r4, #8]
 80030de:	e7f4      	b.n	80030ca <__swsetup_r+0x92>
 80030e0:	2000      	movs	r0, #0
 80030e2:	e7f7      	b.n	80030d4 <__swsetup_r+0x9c>
 80030e4:	20000064 	.word	0x20000064

080030e8 <memset>:
 80030e8:	4402      	add	r2, r0
 80030ea:	4603      	mov	r3, r0
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d100      	bne.n	80030f2 <memset+0xa>
 80030f0:	4770      	bx	lr
 80030f2:	f803 1b01 	strb.w	r1, [r3], #1
 80030f6:	e7f9      	b.n	80030ec <memset+0x4>

080030f8 <_close_r>:
 80030f8:	b538      	push	{r3, r4, r5, lr}
 80030fa:	4d06      	ldr	r5, [pc, #24]	; (8003114 <_close_r+0x1c>)
 80030fc:	2300      	movs	r3, #0
 80030fe:	4604      	mov	r4, r0
 8003100:	4608      	mov	r0, r1
 8003102:	602b      	str	r3, [r5, #0]
 8003104:	f7fd fda5 	bl	8000c52 <_close>
 8003108:	1c43      	adds	r3, r0, #1
 800310a:	d102      	bne.n	8003112 <_close_r+0x1a>
 800310c:	682b      	ldr	r3, [r5, #0]
 800310e:	b103      	cbz	r3, 8003112 <_close_r+0x1a>
 8003110:	6023      	str	r3, [r4, #0]
 8003112:	bd38      	pop	{r3, r4, r5, pc}
 8003114:	20000258 	.word	0x20000258

08003118 <_lseek_r>:
 8003118:	b538      	push	{r3, r4, r5, lr}
 800311a:	4d07      	ldr	r5, [pc, #28]	; (8003138 <_lseek_r+0x20>)
 800311c:	4604      	mov	r4, r0
 800311e:	4608      	mov	r0, r1
 8003120:	4611      	mov	r1, r2
 8003122:	2200      	movs	r2, #0
 8003124:	602a      	str	r2, [r5, #0]
 8003126:	461a      	mov	r2, r3
 8003128:	f7fd fdba 	bl	8000ca0 <_lseek>
 800312c:	1c43      	adds	r3, r0, #1
 800312e:	d102      	bne.n	8003136 <_lseek_r+0x1e>
 8003130:	682b      	ldr	r3, [r5, #0]
 8003132:	b103      	cbz	r3, 8003136 <_lseek_r+0x1e>
 8003134:	6023      	str	r3, [r4, #0]
 8003136:	bd38      	pop	{r3, r4, r5, pc}
 8003138:	20000258 	.word	0x20000258

0800313c <_read_r>:
 800313c:	b538      	push	{r3, r4, r5, lr}
 800313e:	4d07      	ldr	r5, [pc, #28]	; (800315c <_read_r+0x20>)
 8003140:	4604      	mov	r4, r0
 8003142:	4608      	mov	r0, r1
 8003144:	4611      	mov	r1, r2
 8003146:	2200      	movs	r2, #0
 8003148:	602a      	str	r2, [r5, #0]
 800314a:	461a      	mov	r2, r3
 800314c:	f7fd fd48 	bl	8000be0 <_read>
 8003150:	1c43      	adds	r3, r0, #1
 8003152:	d102      	bne.n	800315a <_read_r+0x1e>
 8003154:	682b      	ldr	r3, [r5, #0]
 8003156:	b103      	cbz	r3, 800315a <_read_r+0x1e>
 8003158:	6023      	str	r3, [r4, #0]
 800315a:	bd38      	pop	{r3, r4, r5, pc}
 800315c:	20000258 	.word	0x20000258

08003160 <_write_r>:
 8003160:	b538      	push	{r3, r4, r5, lr}
 8003162:	4d07      	ldr	r5, [pc, #28]	; (8003180 <_write_r+0x20>)
 8003164:	4604      	mov	r4, r0
 8003166:	4608      	mov	r0, r1
 8003168:	4611      	mov	r1, r2
 800316a:	2200      	movs	r2, #0
 800316c:	602a      	str	r2, [r5, #0]
 800316e:	461a      	mov	r2, r3
 8003170:	f7fd fd53 	bl	8000c1a <_write>
 8003174:	1c43      	adds	r3, r0, #1
 8003176:	d102      	bne.n	800317e <_write_r+0x1e>
 8003178:	682b      	ldr	r3, [r5, #0]
 800317a:	b103      	cbz	r3, 800317e <_write_r+0x1e>
 800317c:	6023      	str	r3, [r4, #0]
 800317e:	bd38      	pop	{r3, r4, r5, pc}
 8003180:	20000258 	.word	0x20000258

08003184 <__errno>:
 8003184:	4b01      	ldr	r3, [pc, #4]	; (800318c <__errno+0x8>)
 8003186:	6818      	ldr	r0, [r3, #0]
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	20000064 	.word	0x20000064

08003190 <__libc_init_array>:
 8003190:	b570      	push	{r4, r5, r6, lr}
 8003192:	4d0d      	ldr	r5, [pc, #52]	; (80031c8 <__libc_init_array+0x38>)
 8003194:	4c0d      	ldr	r4, [pc, #52]	; (80031cc <__libc_init_array+0x3c>)
 8003196:	1b64      	subs	r4, r4, r5
 8003198:	10a4      	asrs	r4, r4, #2
 800319a:	2600      	movs	r6, #0
 800319c:	42a6      	cmp	r6, r4
 800319e:	d109      	bne.n	80031b4 <__libc_init_array+0x24>
 80031a0:	4d0b      	ldr	r5, [pc, #44]	; (80031d0 <__libc_init_array+0x40>)
 80031a2:	4c0c      	ldr	r4, [pc, #48]	; (80031d4 <__libc_init_array+0x44>)
 80031a4:	f000 fd5e 	bl	8003c64 <_init>
 80031a8:	1b64      	subs	r4, r4, r5
 80031aa:	10a4      	asrs	r4, r4, #2
 80031ac:	2600      	movs	r6, #0
 80031ae:	42a6      	cmp	r6, r4
 80031b0:	d105      	bne.n	80031be <__libc_init_array+0x2e>
 80031b2:	bd70      	pop	{r4, r5, r6, pc}
 80031b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80031b8:	4798      	blx	r3
 80031ba:	3601      	adds	r6, #1
 80031bc:	e7ee      	b.n	800319c <__libc_init_array+0xc>
 80031be:	f855 3b04 	ldr.w	r3, [r5], #4
 80031c2:	4798      	blx	r3
 80031c4:	3601      	adds	r6, #1
 80031c6:	e7f2      	b.n	80031ae <__libc_init_array+0x1e>
 80031c8:	08003d74 	.word	0x08003d74
 80031cc:	08003d74 	.word	0x08003d74
 80031d0:	08003d74 	.word	0x08003d74
 80031d4:	08003d78 	.word	0x08003d78

080031d8 <__retarget_lock_init_recursive>:
 80031d8:	4770      	bx	lr

080031da <__retarget_lock_acquire_recursive>:
 80031da:	4770      	bx	lr

080031dc <__retarget_lock_release_recursive>:
 80031dc:	4770      	bx	lr
	...

080031e0 <_free_r>:
 80031e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80031e2:	2900      	cmp	r1, #0
 80031e4:	d044      	beq.n	8003270 <_free_r+0x90>
 80031e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031ea:	9001      	str	r0, [sp, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f1a1 0404 	sub.w	r4, r1, #4
 80031f2:	bfb8      	it	lt
 80031f4:	18e4      	addlt	r4, r4, r3
 80031f6:	f000 f8df 	bl	80033b8 <__malloc_lock>
 80031fa:	4a1e      	ldr	r2, [pc, #120]	; (8003274 <_free_r+0x94>)
 80031fc:	9801      	ldr	r0, [sp, #4]
 80031fe:	6813      	ldr	r3, [r2, #0]
 8003200:	b933      	cbnz	r3, 8003210 <_free_r+0x30>
 8003202:	6063      	str	r3, [r4, #4]
 8003204:	6014      	str	r4, [r2, #0]
 8003206:	b003      	add	sp, #12
 8003208:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800320c:	f000 b8da 	b.w	80033c4 <__malloc_unlock>
 8003210:	42a3      	cmp	r3, r4
 8003212:	d908      	bls.n	8003226 <_free_r+0x46>
 8003214:	6825      	ldr	r5, [r4, #0]
 8003216:	1961      	adds	r1, r4, r5
 8003218:	428b      	cmp	r3, r1
 800321a:	bf01      	itttt	eq
 800321c:	6819      	ldreq	r1, [r3, #0]
 800321e:	685b      	ldreq	r3, [r3, #4]
 8003220:	1949      	addeq	r1, r1, r5
 8003222:	6021      	streq	r1, [r4, #0]
 8003224:	e7ed      	b.n	8003202 <_free_r+0x22>
 8003226:	461a      	mov	r2, r3
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	b10b      	cbz	r3, 8003230 <_free_r+0x50>
 800322c:	42a3      	cmp	r3, r4
 800322e:	d9fa      	bls.n	8003226 <_free_r+0x46>
 8003230:	6811      	ldr	r1, [r2, #0]
 8003232:	1855      	adds	r5, r2, r1
 8003234:	42a5      	cmp	r5, r4
 8003236:	d10b      	bne.n	8003250 <_free_r+0x70>
 8003238:	6824      	ldr	r4, [r4, #0]
 800323a:	4421      	add	r1, r4
 800323c:	1854      	adds	r4, r2, r1
 800323e:	42a3      	cmp	r3, r4
 8003240:	6011      	str	r1, [r2, #0]
 8003242:	d1e0      	bne.n	8003206 <_free_r+0x26>
 8003244:	681c      	ldr	r4, [r3, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	6053      	str	r3, [r2, #4]
 800324a:	440c      	add	r4, r1
 800324c:	6014      	str	r4, [r2, #0]
 800324e:	e7da      	b.n	8003206 <_free_r+0x26>
 8003250:	d902      	bls.n	8003258 <_free_r+0x78>
 8003252:	230c      	movs	r3, #12
 8003254:	6003      	str	r3, [r0, #0]
 8003256:	e7d6      	b.n	8003206 <_free_r+0x26>
 8003258:	6825      	ldr	r5, [r4, #0]
 800325a:	1961      	adds	r1, r4, r5
 800325c:	428b      	cmp	r3, r1
 800325e:	bf04      	itt	eq
 8003260:	6819      	ldreq	r1, [r3, #0]
 8003262:	685b      	ldreq	r3, [r3, #4]
 8003264:	6063      	str	r3, [r4, #4]
 8003266:	bf04      	itt	eq
 8003268:	1949      	addeq	r1, r1, r5
 800326a:	6021      	streq	r1, [r4, #0]
 800326c:	6054      	str	r4, [r2, #4]
 800326e:	e7ca      	b.n	8003206 <_free_r+0x26>
 8003270:	b003      	add	sp, #12
 8003272:	bd30      	pop	{r4, r5, pc}
 8003274:	20000260 	.word	0x20000260

08003278 <sbrk_aligned>:
 8003278:	b570      	push	{r4, r5, r6, lr}
 800327a:	4e0e      	ldr	r6, [pc, #56]	; (80032b4 <sbrk_aligned+0x3c>)
 800327c:	460c      	mov	r4, r1
 800327e:	6831      	ldr	r1, [r6, #0]
 8003280:	4605      	mov	r5, r0
 8003282:	b911      	cbnz	r1, 800328a <sbrk_aligned+0x12>
 8003284:	f000 fcde 	bl	8003c44 <_sbrk_r>
 8003288:	6030      	str	r0, [r6, #0]
 800328a:	4621      	mov	r1, r4
 800328c:	4628      	mov	r0, r5
 800328e:	f000 fcd9 	bl	8003c44 <_sbrk_r>
 8003292:	1c43      	adds	r3, r0, #1
 8003294:	d00a      	beq.n	80032ac <sbrk_aligned+0x34>
 8003296:	1cc4      	adds	r4, r0, #3
 8003298:	f024 0403 	bic.w	r4, r4, #3
 800329c:	42a0      	cmp	r0, r4
 800329e:	d007      	beq.n	80032b0 <sbrk_aligned+0x38>
 80032a0:	1a21      	subs	r1, r4, r0
 80032a2:	4628      	mov	r0, r5
 80032a4:	f000 fcce 	bl	8003c44 <_sbrk_r>
 80032a8:	3001      	adds	r0, #1
 80032aa:	d101      	bne.n	80032b0 <sbrk_aligned+0x38>
 80032ac:	f04f 34ff 	mov.w	r4, #4294967295
 80032b0:	4620      	mov	r0, r4
 80032b2:	bd70      	pop	{r4, r5, r6, pc}
 80032b4:	20000264 	.word	0x20000264

080032b8 <_malloc_r>:
 80032b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032bc:	1ccd      	adds	r5, r1, #3
 80032be:	f025 0503 	bic.w	r5, r5, #3
 80032c2:	3508      	adds	r5, #8
 80032c4:	2d0c      	cmp	r5, #12
 80032c6:	bf38      	it	cc
 80032c8:	250c      	movcc	r5, #12
 80032ca:	2d00      	cmp	r5, #0
 80032cc:	4607      	mov	r7, r0
 80032ce:	db01      	blt.n	80032d4 <_malloc_r+0x1c>
 80032d0:	42a9      	cmp	r1, r5
 80032d2:	d905      	bls.n	80032e0 <_malloc_r+0x28>
 80032d4:	230c      	movs	r3, #12
 80032d6:	603b      	str	r3, [r7, #0]
 80032d8:	2600      	movs	r6, #0
 80032da:	4630      	mov	r0, r6
 80032dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032e0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80033b4 <_malloc_r+0xfc>
 80032e4:	f000 f868 	bl	80033b8 <__malloc_lock>
 80032e8:	f8d8 3000 	ldr.w	r3, [r8]
 80032ec:	461c      	mov	r4, r3
 80032ee:	bb5c      	cbnz	r4, 8003348 <_malloc_r+0x90>
 80032f0:	4629      	mov	r1, r5
 80032f2:	4638      	mov	r0, r7
 80032f4:	f7ff ffc0 	bl	8003278 <sbrk_aligned>
 80032f8:	1c43      	adds	r3, r0, #1
 80032fa:	4604      	mov	r4, r0
 80032fc:	d155      	bne.n	80033aa <_malloc_r+0xf2>
 80032fe:	f8d8 4000 	ldr.w	r4, [r8]
 8003302:	4626      	mov	r6, r4
 8003304:	2e00      	cmp	r6, #0
 8003306:	d145      	bne.n	8003394 <_malloc_r+0xdc>
 8003308:	2c00      	cmp	r4, #0
 800330a:	d048      	beq.n	800339e <_malloc_r+0xe6>
 800330c:	6823      	ldr	r3, [r4, #0]
 800330e:	4631      	mov	r1, r6
 8003310:	4638      	mov	r0, r7
 8003312:	eb04 0903 	add.w	r9, r4, r3
 8003316:	f000 fc95 	bl	8003c44 <_sbrk_r>
 800331a:	4581      	cmp	r9, r0
 800331c:	d13f      	bne.n	800339e <_malloc_r+0xe6>
 800331e:	6821      	ldr	r1, [r4, #0]
 8003320:	1a6d      	subs	r5, r5, r1
 8003322:	4629      	mov	r1, r5
 8003324:	4638      	mov	r0, r7
 8003326:	f7ff ffa7 	bl	8003278 <sbrk_aligned>
 800332a:	3001      	adds	r0, #1
 800332c:	d037      	beq.n	800339e <_malloc_r+0xe6>
 800332e:	6823      	ldr	r3, [r4, #0]
 8003330:	442b      	add	r3, r5
 8003332:	6023      	str	r3, [r4, #0]
 8003334:	f8d8 3000 	ldr.w	r3, [r8]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d038      	beq.n	80033ae <_malloc_r+0xf6>
 800333c:	685a      	ldr	r2, [r3, #4]
 800333e:	42a2      	cmp	r2, r4
 8003340:	d12b      	bne.n	800339a <_malloc_r+0xe2>
 8003342:	2200      	movs	r2, #0
 8003344:	605a      	str	r2, [r3, #4]
 8003346:	e00f      	b.n	8003368 <_malloc_r+0xb0>
 8003348:	6822      	ldr	r2, [r4, #0]
 800334a:	1b52      	subs	r2, r2, r5
 800334c:	d41f      	bmi.n	800338e <_malloc_r+0xd6>
 800334e:	2a0b      	cmp	r2, #11
 8003350:	d917      	bls.n	8003382 <_malloc_r+0xca>
 8003352:	1961      	adds	r1, r4, r5
 8003354:	42a3      	cmp	r3, r4
 8003356:	6025      	str	r5, [r4, #0]
 8003358:	bf18      	it	ne
 800335a:	6059      	strne	r1, [r3, #4]
 800335c:	6863      	ldr	r3, [r4, #4]
 800335e:	bf08      	it	eq
 8003360:	f8c8 1000 	streq.w	r1, [r8]
 8003364:	5162      	str	r2, [r4, r5]
 8003366:	604b      	str	r3, [r1, #4]
 8003368:	4638      	mov	r0, r7
 800336a:	f104 060b 	add.w	r6, r4, #11
 800336e:	f000 f829 	bl	80033c4 <__malloc_unlock>
 8003372:	f026 0607 	bic.w	r6, r6, #7
 8003376:	1d23      	adds	r3, r4, #4
 8003378:	1af2      	subs	r2, r6, r3
 800337a:	d0ae      	beq.n	80032da <_malloc_r+0x22>
 800337c:	1b9b      	subs	r3, r3, r6
 800337e:	50a3      	str	r3, [r4, r2]
 8003380:	e7ab      	b.n	80032da <_malloc_r+0x22>
 8003382:	42a3      	cmp	r3, r4
 8003384:	6862      	ldr	r2, [r4, #4]
 8003386:	d1dd      	bne.n	8003344 <_malloc_r+0x8c>
 8003388:	f8c8 2000 	str.w	r2, [r8]
 800338c:	e7ec      	b.n	8003368 <_malloc_r+0xb0>
 800338e:	4623      	mov	r3, r4
 8003390:	6864      	ldr	r4, [r4, #4]
 8003392:	e7ac      	b.n	80032ee <_malloc_r+0x36>
 8003394:	4634      	mov	r4, r6
 8003396:	6876      	ldr	r6, [r6, #4]
 8003398:	e7b4      	b.n	8003304 <_malloc_r+0x4c>
 800339a:	4613      	mov	r3, r2
 800339c:	e7cc      	b.n	8003338 <_malloc_r+0x80>
 800339e:	230c      	movs	r3, #12
 80033a0:	603b      	str	r3, [r7, #0]
 80033a2:	4638      	mov	r0, r7
 80033a4:	f000 f80e 	bl	80033c4 <__malloc_unlock>
 80033a8:	e797      	b.n	80032da <_malloc_r+0x22>
 80033aa:	6025      	str	r5, [r4, #0]
 80033ac:	e7dc      	b.n	8003368 <_malloc_r+0xb0>
 80033ae:	605b      	str	r3, [r3, #4]
 80033b0:	deff      	udf	#255	; 0xff
 80033b2:	bf00      	nop
 80033b4:	20000260 	.word	0x20000260

080033b8 <__malloc_lock>:
 80033b8:	4801      	ldr	r0, [pc, #4]	; (80033c0 <__malloc_lock+0x8>)
 80033ba:	f7ff bf0e 	b.w	80031da <__retarget_lock_acquire_recursive>
 80033be:	bf00      	nop
 80033c0:	2000025c 	.word	0x2000025c

080033c4 <__malloc_unlock>:
 80033c4:	4801      	ldr	r0, [pc, #4]	; (80033cc <__malloc_unlock+0x8>)
 80033c6:	f7ff bf09 	b.w	80031dc <__retarget_lock_release_recursive>
 80033ca:	bf00      	nop
 80033cc:	2000025c 	.word	0x2000025c

080033d0 <__sfputc_r>:
 80033d0:	6893      	ldr	r3, [r2, #8]
 80033d2:	3b01      	subs	r3, #1
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	b410      	push	{r4}
 80033d8:	6093      	str	r3, [r2, #8]
 80033da:	da08      	bge.n	80033ee <__sfputc_r+0x1e>
 80033dc:	6994      	ldr	r4, [r2, #24]
 80033de:	42a3      	cmp	r3, r4
 80033e0:	db01      	blt.n	80033e6 <__sfputc_r+0x16>
 80033e2:	290a      	cmp	r1, #10
 80033e4:	d103      	bne.n	80033ee <__sfputc_r+0x1e>
 80033e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033ea:	f7ff bde8 	b.w	8002fbe <__swbuf_r>
 80033ee:	6813      	ldr	r3, [r2, #0]
 80033f0:	1c58      	adds	r0, r3, #1
 80033f2:	6010      	str	r0, [r2, #0]
 80033f4:	7019      	strb	r1, [r3, #0]
 80033f6:	4608      	mov	r0, r1
 80033f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033fc:	4770      	bx	lr

080033fe <__sfputs_r>:
 80033fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003400:	4606      	mov	r6, r0
 8003402:	460f      	mov	r7, r1
 8003404:	4614      	mov	r4, r2
 8003406:	18d5      	adds	r5, r2, r3
 8003408:	42ac      	cmp	r4, r5
 800340a:	d101      	bne.n	8003410 <__sfputs_r+0x12>
 800340c:	2000      	movs	r0, #0
 800340e:	e007      	b.n	8003420 <__sfputs_r+0x22>
 8003410:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003414:	463a      	mov	r2, r7
 8003416:	4630      	mov	r0, r6
 8003418:	f7ff ffda 	bl	80033d0 <__sfputc_r>
 800341c:	1c43      	adds	r3, r0, #1
 800341e:	d1f3      	bne.n	8003408 <__sfputs_r+0xa>
 8003420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003424 <_vfiprintf_r>:
 8003424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003428:	460d      	mov	r5, r1
 800342a:	b09d      	sub	sp, #116	; 0x74
 800342c:	4614      	mov	r4, r2
 800342e:	4698      	mov	r8, r3
 8003430:	4606      	mov	r6, r0
 8003432:	b118      	cbz	r0, 800343c <_vfiprintf_r+0x18>
 8003434:	6a03      	ldr	r3, [r0, #32]
 8003436:	b90b      	cbnz	r3, 800343c <_vfiprintf_r+0x18>
 8003438:	f7ff fcd2 	bl	8002de0 <__sinit>
 800343c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800343e:	07d9      	lsls	r1, r3, #31
 8003440:	d405      	bmi.n	800344e <_vfiprintf_r+0x2a>
 8003442:	89ab      	ldrh	r3, [r5, #12]
 8003444:	059a      	lsls	r2, r3, #22
 8003446:	d402      	bmi.n	800344e <_vfiprintf_r+0x2a>
 8003448:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800344a:	f7ff fec6 	bl	80031da <__retarget_lock_acquire_recursive>
 800344e:	89ab      	ldrh	r3, [r5, #12]
 8003450:	071b      	lsls	r3, r3, #28
 8003452:	d501      	bpl.n	8003458 <_vfiprintf_r+0x34>
 8003454:	692b      	ldr	r3, [r5, #16]
 8003456:	b99b      	cbnz	r3, 8003480 <_vfiprintf_r+0x5c>
 8003458:	4629      	mov	r1, r5
 800345a:	4630      	mov	r0, r6
 800345c:	f7ff fdec 	bl	8003038 <__swsetup_r>
 8003460:	b170      	cbz	r0, 8003480 <_vfiprintf_r+0x5c>
 8003462:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003464:	07dc      	lsls	r4, r3, #31
 8003466:	d504      	bpl.n	8003472 <_vfiprintf_r+0x4e>
 8003468:	f04f 30ff 	mov.w	r0, #4294967295
 800346c:	b01d      	add	sp, #116	; 0x74
 800346e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003472:	89ab      	ldrh	r3, [r5, #12]
 8003474:	0598      	lsls	r0, r3, #22
 8003476:	d4f7      	bmi.n	8003468 <_vfiprintf_r+0x44>
 8003478:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800347a:	f7ff feaf 	bl	80031dc <__retarget_lock_release_recursive>
 800347e:	e7f3      	b.n	8003468 <_vfiprintf_r+0x44>
 8003480:	2300      	movs	r3, #0
 8003482:	9309      	str	r3, [sp, #36]	; 0x24
 8003484:	2320      	movs	r3, #32
 8003486:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800348a:	f8cd 800c 	str.w	r8, [sp, #12]
 800348e:	2330      	movs	r3, #48	; 0x30
 8003490:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003644 <_vfiprintf_r+0x220>
 8003494:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003498:	f04f 0901 	mov.w	r9, #1
 800349c:	4623      	mov	r3, r4
 800349e:	469a      	mov	sl, r3
 80034a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80034a4:	b10a      	cbz	r2, 80034aa <_vfiprintf_r+0x86>
 80034a6:	2a25      	cmp	r2, #37	; 0x25
 80034a8:	d1f9      	bne.n	800349e <_vfiprintf_r+0x7a>
 80034aa:	ebba 0b04 	subs.w	fp, sl, r4
 80034ae:	d00b      	beq.n	80034c8 <_vfiprintf_r+0xa4>
 80034b0:	465b      	mov	r3, fp
 80034b2:	4622      	mov	r2, r4
 80034b4:	4629      	mov	r1, r5
 80034b6:	4630      	mov	r0, r6
 80034b8:	f7ff ffa1 	bl	80033fe <__sfputs_r>
 80034bc:	3001      	adds	r0, #1
 80034be:	f000 80a9 	beq.w	8003614 <_vfiprintf_r+0x1f0>
 80034c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80034c4:	445a      	add	r2, fp
 80034c6:	9209      	str	r2, [sp, #36]	; 0x24
 80034c8:	f89a 3000 	ldrb.w	r3, [sl]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	f000 80a1 	beq.w	8003614 <_vfiprintf_r+0x1f0>
 80034d2:	2300      	movs	r3, #0
 80034d4:	f04f 32ff 	mov.w	r2, #4294967295
 80034d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80034dc:	f10a 0a01 	add.w	sl, sl, #1
 80034e0:	9304      	str	r3, [sp, #16]
 80034e2:	9307      	str	r3, [sp, #28]
 80034e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80034e8:	931a      	str	r3, [sp, #104]	; 0x68
 80034ea:	4654      	mov	r4, sl
 80034ec:	2205      	movs	r2, #5
 80034ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034f2:	4854      	ldr	r0, [pc, #336]	; (8003644 <_vfiprintf_r+0x220>)
 80034f4:	f7fc fe74 	bl	80001e0 <memchr>
 80034f8:	9a04      	ldr	r2, [sp, #16]
 80034fa:	b9d8      	cbnz	r0, 8003534 <_vfiprintf_r+0x110>
 80034fc:	06d1      	lsls	r1, r2, #27
 80034fe:	bf44      	itt	mi
 8003500:	2320      	movmi	r3, #32
 8003502:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003506:	0713      	lsls	r3, r2, #28
 8003508:	bf44      	itt	mi
 800350a:	232b      	movmi	r3, #43	; 0x2b
 800350c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003510:	f89a 3000 	ldrb.w	r3, [sl]
 8003514:	2b2a      	cmp	r3, #42	; 0x2a
 8003516:	d015      	beq.n	8003544 <_vfiprintf_r+0x120>
 8003518:	9a07      	ldr	r2, [sp, #28]
 800351a:	4654      	mov	r4, sl
 800351c:	2000      	movs	r0, #0
 800351e:	f04f 0c0a 	mov.w	ip, #10
 8003522:	4621      	mov	r1, r4
 8003524:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003528:	3b30      	subs	r3, #48	; 0x30
 800352a:	2b09      	cmp	r3, #9
 800352c:	d94d      	bls.n	80035ca <_vfiprintf_r+0x1a6>
 800352e:	b1b0      	cbz	r0, 800355e <_vfiprintf_r+0x13a>
 8003530:	9207      	str	r2, [sp, #28]
 8003532:	e014      	b.n	800355e <_vfiprintf_r+0x13a>
 8003534:	eba0 0308 	sub.w	r3, r0, r8
 8003538:	fa09 f303 	lsl.w	r3, r9, r3
 800353c:	4313      	orrs	r3, r2
 800353e:	9304      	str	r3, [sp, #16]
 8003540:	46a2      	mov	sl, r4
 8003542:	e7d2      	b.n	80034ea <_vfiprintf_r+0xc6>
 8003544:	9b03      	ldr	r3, [sp, #12]
 8003546:	1d19      	adds	r1, r3, #4
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	9103      	str	r1, [sp, #12]
 800354c:	2b00      	cmp	r3, #0
 800354e:	bfbb      	ittet	lt
 8003550:	425b      	neglt	r3, r3
 8003552:	f042 0202 	orrlt.w	r2, r2, #2
 8003556:	9307      	strge	r3, [sp, #28]
 8003558:	9307      	strlt	r3, [sp, #28]
 800355a:	bfb8      	it	lt
 800355c:	9204      	strlt	r2, [sp, #16]
 800355e:	7823      	ldrb	r3, [r4, #0]
 8003560:	2b2e      	cmp	r3, #46	; 0x2e
 8003562:	d10c      	bne.n	800357e <_vfiprintf_r+0x15a>
 8003564:	7863      	ldrb	r3, [r4, #1]
 8003566:	2b2a      	cmp	r3, #42	; 0x2a
 8003568:	d134      	bne.n	80035d4 <_vfiprintf_r+0x1b0>
 800356a:	9b03      	ldr	r3, [sp, #12]
 800356c:	1d1a      	adds	r2, r3, #4
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	9203      	str	r2, [sp, #12]
 8003572:	2b00      	cmp	r3, #0
 8003574:	bfb8      	it	lt
 8003576:	f04f 33ff 	movlt.w	r3, #4294967295
 800357a:	3402      	adds	r4, #2
 800357c:	9305      	str	r3, [sp, #20]
 800357e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003654 <_vfiprintf_r+0x230>
 8003582:	7821      	ldrb	r1, [r4, #0]
 8003584:	2203      	movs	r2, #3
 8003586:	4650      	mov	r0, sl
 8003588:	f7fc fe2a 	bl	80001e0 <memchr>
 800358c:	b138      	cbz	r0, 800359e <_vfiprintf_r+0x17a>
 800358e:	9b04      	ldr	r3, [sp, #16]
 8003590:	eba0 000a 	sub.w	r0, r0, sl
 8003594:	2240      	movs	r2, #64	; 0x40
 8003596:	4082      	lsls	r2, r0
 8003598:	4313      	orrs	r3, r2
 800359a:	3401      	adds	r4, #1
 800359c:	9304      	str	r3, [sp, #16]
 800359e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035a2:	4829      	ldr	r0, [pc, #164]	; (8003648 <_vfiprintf_r+0x224>)
 80035a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80035a8:	2206      	movs	r2, #6
 80035aa:	f7fc fe19 	bl	80001e0 <memchr>
 80035ae:	2800      	cmp	r0, #0
 80035b0:	d03f      	beq.n	8003632 <_vfiprintf_r+0x20e>
 80035b2:	4b26      	ldr	r3, [pc, #152]	; (800364c <_vfiprintf_r+0x228>)
 80035b4:	bb1b      	cbnz	r3, 80035fe <_vfiprintf_r+0x1da>
 80035b6:	9b03      	ldr	r3, [sp, #12]
 80035b8:	3307      	adds	r3, #7
 80035ba:	f023 0307 	bic.w	r3, r3, #7
 80035be:	3308      	adds	r3, #8
 80035c0:	9303      	str	r3, [sp, #12]
 80035c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035c4:	443b      	add	r3, r7
 80035c6:	9309      	str	r3, [sp, #36]	; 0x24
 80035c8:	e768      	b.n	800349c <_vfiprintf_r+0x78>
 80035ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80035ce:	460c      	mov	r4, r1
 80035d0:	2001      	movs	r0, #1
 80035d2:	e7a6      	b.n	8003522 <_vfiprintf_r+0xfe>
 80035d4:	2300      	movs	r3, #0
 80035d6:	3401      	adds	r4, #1
 80035d8:	9305      	str	r3, [sp, #20]
 80035da:	4619      	mov	r1, r3
 80035dc:	f04f 0c0a 	mov.w	ip, #10
 80035e0:	4620      	mov	r0, r4
 80035e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80035e6:	3a30      	subs	r2, #48	; 0x30
 80035e8:	2a09      	cmp	r2, #9
 80035ea:	d903      	bls.n	80035f4 <_vfiprintf_r+0x1d0>
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d0c6      	beq.n	800357e <_vfiprintf_r+0x15a>
 80035f0:	9105      	str	r1, [sp, #20]
 80035f2:	e7c4      	b.n	800357e <_vfiprintf_r+0x15a>
 80035f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80035f8:	4604      	mov	r4, r0
 80035fa:	2301      	movs	r3, #1
 80035fc:	e7f0      	b.n	80035e0 <_vfiprintf_r+0x1bc>
 80035fe:	ab03      	add	r3, sp, #12
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	462a      	mov	r2, r5
 8003604:	4b12      	ldr	r3, [pc, #72]	; (8003650 <_vfiprintf_r+0x22c>)
 8003606:	a904      	add	r1, sp, #16
 8003608:	4630      	mov	r0, r6
 800360a:	f3af 8000 	nop.w
 800360e:	4607      	mov	r7, r0
 8003610:	1c78      	adds	r0, r7, #1
 8003612:	d1d6      	bne.n	80035c2 <_vfiprintf_r+0x19e>
 8003614:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003616:	07d9      	lsls	r1, r3, #31
 8003618:	d405      	bmi.n	8003626 <_vfiprintf_r+0x202>
 800361a:	89ab      	ldrh	r3, [r5, #12]
 800361c:	059a      	lsls	r2, r3, #22
 800361e:	d402      	bmi.n	8003626 <_vfiprintf_r+0x202>
 8003620:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003622:	f7ff fddb 	bl	80031dc <__retarget_lock_release_recursive>
 8003626:	89ab      	ldrh	r3, [r5, #12]
 8003628:	065b      	lsls	r3, r3, #25
 800362a:	f53f af1d 	bmi.w	8003468 <_vfiprintf_r+0x44>
 800362e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003630:	e71c      	b.n	800346c <_vfiprintf_r+0x48>
 8003632:	ab03      	add	r3, sp, #12
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	462a      	mov	r2, r5
 8003638:	4b05      	ldr	r3, [pc, #20]	; (8003650 <_vfiprintf_r+0x22c>)
 800363a:	a904      	add	r1, sp, #16
 800363c:	4630      	mov	r0, r6
 800363e:	f000 f879 	bl	8003734 <_printf_i>
 8003642:	e7e4      	b.n	800360e <_vfiprintf_r+0x1ea>
 8003644:	08003d38 	.word	0x08003d38
 8003648:	08003d42 	.word	0x08003d42
 800364c:	00000000 	.word	0x00000000
 8003650:	080033ff 	.word	0x080033ff
 8003654:	08003d3e 	.word	0x08003d3e

08003658 <_printf_common>:
 8003658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800365c:	4616      	mov	r6, r2
 800365e:	4699      	mov	r9, r3
 8003660:	688a      	ldr	r2, [r1, #8]
 8003662:	690b      	ldr	r3, [r1, #16]
 8003664:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003668:	4293      	cmp	r3, r2
 800366a:	bfb8      	it	lt
 800366c:	4613      	movlt	r3, r2
 800366e:	6033      	str	r3, [r6, #0]
 8003670:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003674:	4607      	mov	r7, r0
 8003676:	460c      	mov	r4, r1
 8003678:	b10a      	cbz	r2, 800367e <_printf_common+0x26>
 800367a:	3301      	adds	r3, #1
 800367c:	6033      	str	r3, [r6, #0]
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	0699      	lsls	r1, r3, #26
 8003682:	bf42      	ittt	mi
 8003684:	6833      	ldrmi	r3, [r6, #0]
 8003686:	3302      	addmi	r3, #2
 8003688:	6033      	strmi	r3, [r6, #0]
 800368a:	6825      	ldr	r5, [r4, #0]
 800368c:	f015 0506 	ands.w	r5, r5, #6
 8003690:	d106      	bne.n	80036a0 <_printf_common+0x48>
 8003692:	f104 0a19 	add.w	sl, r4, #25
 8003696:	68e3      	ldr	r3, [r4, #12]
 8003698:	6832      	ldr	r2, [r6, #0]
 800369a:	1a9b      	subs	r3, r3, r2
 800369c:	42ab      	cmp	r3, r5
 800369e:	dc26      	bgt.n	80036ee <_printf_common+0x96>
 80036a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80036a4:	1e13      	subs	r3, r2, #0
 80036a6:	6822      	ldr	r2, [r4, #0]
 80036a8:	bf18      	it	ne
 80036aa:	2301      	movne	r3, #1
 80036ac:	0692      	lsls	r2, r2, #26
 80036ae:	d42b      	bmi.n	8003708 <_printf_common+0xb0>
 80036b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80036b4:	4649      	mov	r1, r9
 80036b6:	4638      	mov	r0, r7
 80036b8:	47c0      	blx	r8
 80036ba:	3001      	adds	r0, #1
 80036bc:	d01e      	beq.n	80036fc <_printf_common+0xa4>
 80036be:	6823      	ldr	r3, [r4, #0]
 80036c0:	6922      	ldr	r2, [r4, #16]
 80036c2:	f003 0306 	and.w	r3, r3, #6
 80036c6:	2b04      	cmp	r3, #4
 80036c8:	bf02      	ittt	eq
 80036ca:	68e5      	ldreq	r5, [r4, #12]
 80036cc:	6833      	ldreq	r3, [r6, #0]
 80036ce:	1aed      	subeq	r5, r5, r3
 80036d0:	68a3      	ldr	r3, [r4, #8]
 80036d2:	bf0c      	ite	eq
 80036d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80036d8:	2500      	movne	r5, #0
 80036da:	4293      	cmp	r3, r2
 80036dc:	bfc4      	itt	gt
 80036de:	1a9b      	subgt	r3, r3, r2
 80036e0:	18ed      	addgt	r5, r5, r3
 80036e2:	2600      	movs	r6, #0
 80036e4:	341a      	adds	r4, #26
 80036e6:	42b5      	cmp	r5, r6
 80036e8:	d11a      	bne.n	8003720 <_printf_common+0xc8>
 80036ea:	2000      	movs	r0, #0
 80036ec:	e008      	b.n	8003700 <_printf_common+0xa8>
 80036ee:	2301      	movs	r3, #1
 80036f0:	4652      	mov	r2, sl
 80036f2:	4649      	mov	r1, r9
 80036f4:	4638      	mov	r0, r7
 80036f6:	47c0      	blx	r8
 80036f8:	3001      	adds	r0, #1
 80036fa:	d103      	bne.n	8003704 <_printf_common+0xac>
 80036fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003704:	3501      	adds	r5, #1
 8003706:	e7c6      	b.n	8003696 <_printf_common+0x3e>
 8003708:	18e1      	adds	r1, r4, r3
 800370a:	1c5a      	adds	r2, r3, #1
 800370c:	2030      	movs	r0, #48	; 0x30
 800370e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003712:	4422      	add	r2, r4
 8003714:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003718:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800371c:	3302      	adds	r3, #2
 800371e:	e7c7      	b.n	80036b0 <_printf_common+0x58>
 8003720:	2301      	movs	r3, #1
 8003722:	4622      	mov	r2, r4
 8003724:	4649      	mov	r1, r9
 8003726:	4638      	mov	r0, r7
 8003728:	47c0      	blx	r8
 800372a:	3001      	adds	r0, #1
 800372c:	d0e6      	beq.n	80036fc <_printf_common+0xa4>
 800372e:	3601      	adds	r6, #1
 8003730:	e7d9      	b.n	80036e6 <_printf_common+0x8e>
	...

08003734 <_printf_i>:
 8003734:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003738:	7e0f      	ldrb	r7, [r1, #24]
 800373a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800373c:	2f78      	cmp	r7, #120	; 0x78
 800373e:	4691      	mov	r9, r2
 8003740:	4680      	mov	r8, r0
 8003742:	460c      	mov	r4, r1
 8003744:	469a      	mov	sl, r3
 8003746:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800374a:	d807      	bhi.n	800375c <_printf_i+0x28>
 800374c:	2f62      	cmp	r7, #98	; 0x62
 800374e:	d80a      	bhi.n	8003766 <_printf_i+0x32>
 8003750:	2f00      	cmp	r7, #0
 8003752:	f000 80d4 	beq.w	80038fe <_printf_i+0x1ca>
 8003756:	2f58      	cmp	r7, #88	; 0x58
 8003758:	f000 80c0 	beq.w	80038dc <_printf_i+0x1a8>
 800375c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003760:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003764:	e03a      	b.n	80037dc <_printf_i+0xa8>
 8003766:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800376a:	2b15      	cmp	r3, #21
 800376c:	d8f6      	bhi.n	800375c <_printf_i+0x28>
 800376e:	a101      	add	r1, pc, #4	; (adr r1, 8003774 <_printf_i+0x40>)
 8003770:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003774:	080037cd 	.word	0x080037cd
 8003778:	080037e1 	.word	0x080037e1
 800377c:	0800375d 	.word	0x0800375d
 8003780:	0800375d 	.word	0x0800375d
 8003784:	0800375d 	.word	0x0800375d
 8003788:	0800375d 	.word	0x0800375d
 800378c:	080037e1 	.word	0x080037e1
 8003790:	0800375d 	.word	0x0800375d
 8003794:	0800375d 	.word	0x0800375d
 8003798:	0800375d 	.word	0x0800375d
 800379c:	0800375d 	.word	0x0800375d
 80037a0:	080038e5 	.word	0x080038e5
 80037a4:	0800380d 	.word	0x0800380d
 80037a8:	0800389f 	.word	0x0800389f
 80037ac:	0800375d 	.word	0x0800375d
 80037b0:	0800375d 	.word	0x0800375d
 80037b4:	08003907 	.word	0x08003907
 80037b8:	0800375d 	.word	0x0800375d
 80037bc:	0800380d 	.word	0x0800380d
 80037c0:	0800375d 	.word	0x0800375d
 80037c4:	0800375d 	.word	0x0800375d
 80037c8:	080038a7 	.word	0x080038a7
 80037cc:	682b      	ldr	r3, [r5, #0]
 80037ce:	1d1a      	adds	r2, r3, #4
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	602a      	str	r2, [r5, #0]
 80037d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80037d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80037dc:	2301      	movs	r3, #1
 80037de:	e09f      	b.n	8003920 <_printf_i+0x1ec>
 80037e0:	6820      	ldr	r0, [r4, #0]
 80037e2:	682b      	ldr	r3, [r5, #0]
 80037e4:	0607      	lsls	r7, r0, #24
 80037e6:	f103 0104 	add.w	r1, r3, #4
 80037ea:	6029      	str	r1, [r5, #0]
 80037ec:	d501      	bpl.n	80037f2 <_printf_i+0xbe>
 80037ee:	681e      	ldr	r6, [r3, #0]
 80037f0:	e003      	b.n	80037fa <_printf_i+0xc6>
 80037f2:	0646      	lsls	r6, r0, #25
 80037f4:	d5fb      	bpl.n	80037ee <_printf_i+0xba>
 80037f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80037fa:	2e00      	cmp	r6, #0
 80037fc:	da03      	bge.n	8003806 <_printf_i+0xd2>
 80037fe:	232d      	movs	r3, #45	; 0x2d
 8003800:	4276      	negs	r6, r6
 8003802:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003806:	485a      	ldr	r0, [pc, #360]	; (8003970 <_printf_i+0x23c>)
 8003808:	230a      	movs	r3, #10
 800380a:	e012      	b.n	8003832 <_printf_i+0xfe>
 800380c:	682b      	ldr	r3, [r5, #0]
 800380e:	6820      	ldr	r0, [r4, #0]
 8003810:	1d19      	adds	r1, r3, #4
 8003812:	6029      	str	r1, [r5, #0]
 8003814:	0605      	lsls	r5, r0, #24
 8003816:	d501      	bpl.n	800381c <_printf_i+0xe8>
 8003818:	681e      	ldr	r6, [r3, #0]
 800381a:	e002      	b.n	8003822 <_printf_i+0xee>
 800381c:	0641      	lsls	r1, r0, #25
 800381e:	d5fb      	bpl.n	8003818 <_printf_i+0xe4>
 8003820:	881e      	ldrh	r6, [r3, #0]
 8003822:	4853      	ldr	r0, [pc, #332]	; (8003970 <_printf_i+0x23c>)
 8003824:	2f6f      	cmp	r7, #111	; 0x6f
 8003826:	bf0c      	ite	eq
 8003828:	2308      	moveq	r3, #8
 800382a:	230a      	movne	r3, #10
 800382c:	2100      	movs	r1, #0
 800382e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003832:	6865      	ldr	r5, [r4, #4]
 8003834:	60a5      	str	r5, [r4, #8]
 8003836:	2d00      	cmp	r5, #0
 8003838:	bfa2      	ittt	ge
 800383a:	6821      	ldrge	r1, [r4, #0]
 800383c:	f021 0104 	bicge.w	r1, r1, #4
 8003840:	6021      	strge	r1, [r4, #0]
 8003842:	b90e      	cbnz	r6, 8003848 <_printf_i+0x114>
 8003844:	2d00      	cmp	r5, #0
 8003846:	d04b      	beq.n	80038e0 <_printf_i+0x1ac>
 8003848:	4615      	mov	r5, r2
 800384a:	fbb6 f1f3 	udiv	r1, r6, r3
 800384e:	fb03 6711 	mls	r7, r3, r1, r6
 8003852:	5dc7      	ldrb	r7, [r0, r7]
 8003854:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003858:	4637      	mov	r7, r6
 800385a:	42bb      	cmp	r3, r7
 800385c:	460e      	mov	r6, r1
 800385e:	d9f4      	bls.n	800384a <_printf_i+0x116>
 8003860:	2b08      	cmp	r3, #8
 8003862:	d10b      	bne.n	800387c <_printf_i+0x148>
 8003864:	6823      	ldr	r3, [r4, #0]
 8003866:	07de      	lsls	r6, r3, #31
 8003868:	d508      	bpl.n	800387c <_printf_i+0x148>
 800386a:	6923      	ldr	r3, [r4, #16]
 800386c:	6861      	ldr	r1, [r4, #4]
 800386e:	4299      	cmp	r1, r3
 8003870:	bfde      	ittt	le
 8003872:	2330      	movle	r3, #48	; 0x30
 8003874:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003878:	f105 35ff 	addle.w	r5, r5, #4294967295
 800387c:	1b52      	subs	r2, r2, r5
 800387e:	6122      	str	r2, [r4, #16]
 8003880:	f8cd a000 	str.w	sl, [sp]
 8003884:	464b      	mov	r3, r9
 8003886:	aa03      	add	r2, sp, #12
 8003888:	4621      	mov	r1, r4
 800388a:	4640      	mov	r0, r8
 800388c:	f7ff fee4 	bl	8003658 <_printf_common>
 8003890:	3001      	adds	r0, #1
 8003892:	d14a      	bne.n	800392a <_printf_i+0x1f6>
 8003894:	f04f 30ff 	mov.w	r0, #4294967295
 8003898:	b004      	add	sp, #16
 800389a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800389e:	6823      	ldr	r3, [r4, #0]
 80038a0:	f043 0320 	orr.w	r3, r3, #32
 80038a4:	6023      	str	r3, [r4, #0]
 80038a6:	4833      	ldr	r0, [pc, #204]	; (8003974 <_printf_i+0x240>)
 80038a8:	2778      	movs	r7, #120	; 0x78
 80038aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80038ae:	6823      	ldr	r3, [r4, #0]
 80038b0:	6829      	ldr	r1, [r5, #0]
 80038b2:	061f      	lsls	r7, r3, #24
 80038b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80038b8:	d402      	bmi.n	80038c0 <_printf_i+0x18c>
 80038ba:	065f      	lsls	r7, r3, #25
 80038bc:	bf48      	it	mi
 80038be:	b2b6      	uxthmi	r6, r6
 80038c0:	07df      	lsls	r7, r3, #31
 80038c2:	bf48      	it	mi
 80038c4:	f043 0320 	orrmi.w	r3, r3, #32
 80038c8:	6029      	str	r1, [r5, #0]
 80038ca:	bf48      	it	mi
 80038cc:	6023      	strmi	r3, [r4, #0]
 80038ce:	b91e      	cbnz	r6, 80038d8 <_printf_i+0x1a4>
 80038d0:	6823      	ldr	r3, [r4, #0]
 80038d2:	f023 0320 	bic.w	r3, r3, #32
 80038d6:	6023      	str	r3, [r4, #0]
 80038d8:	2310      	movs	r3, #16
 80038da:	e7a7      	b.n	800382c <_printf_i+0xf8>
 80038dc:	4824      	ldr	r0, [pc, #144]	; (8003970 <_printf_i+0x23c>)
 80038de:	e7e4      	b.n	80038aa <_printf_i+0x176>
 80038e0:	4615      	mov	r5, r2
 80038e2:	e7bd      	b.n	8003860 <_printf_i+0x12c>
 80038e4:	682b      	ldr	r3, [r5, #0]
 80038e6:	6826      	ldr	r6, [r4, #0]
 80038e8:	6961      	ldr	r1, [r4, #20]
 80038ea:	1d18      	adds	r0, r3, #4
 80038ec:	6028      	str	r0, [r5, #0]
 80038ee:	0635      	lsls	r5, r6, #24
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	d501      	bpl.n	80038f8 <_printf_i+0x1c4>
 80038f4:	6019      	str	r1, [r3, #0]
 80038f6:	e002      	b.n	80038fe <_printf_i+0x1ca>
 80038f8:	0670      	lsls	r0, r6, #25
 80038fa:	d5fb      	bpl.n	80038f4 <_printf_i+0x1c0>
 80038fc:	8019      	strh	r1, [r3, #0]
 80038fe:	2300      	movs	r3, #0
 8003900:	6123      	str	r3, [r4, #16]
 8003902:	4615      	mov	r5, r2
 8003904:	e7bc      	b.n	8003880 <_printf_i+0x14c>
 8003906:	682b      	ldr	r3, [r5, #0]
 8003908:	1d1a      	adds	r2, r3, #4
 800390a:	602a      	str	r2, [r5, #0]
 800390c:	681d      	ldr	r5, [r3, #0]
 800390e:	6862      	ldr	r2, [r4, #4]
 8003910:	2100      	movs	r1, #0
 8003912:	4628      	mov	r0, r5
 8003914:	f7fc fc64 	bl	80001e0 <memchr>
 8003918:	b108      	cbz	r0, 800391e <_printf_i+0x1ea>
 800391a:	1b40      	subs	r0, r0, r5
 800391c:	6060      	str	r0, [r4, #4]
 800391e:	6863      	ldr	r3, [r4, #4]
 8003920:	6123      	str	r3, [r4, #16]
 8003922:	2300      	movs	r3, #0
 8003924:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003928:	e7aa      	b.n	8003880 <_printf_i+0x14c>
 800392a:	6923      	ldr	r3, [r4, #16]
 800392c:	462a      	mov	r2, r5
 800392e:	4649      	mov	r1, r9
 8003930:	4640      	mov	r0, r8
 8003932:	47d0      	blx	sl
 8003934:	3001      	adds	r0, #1
 8003936:	d0ad      	beq.n	8003894 <_printf_i+0x160>
 8003938:	6823      	ldr	r3, [r4, #0]
 800393a:	079b      	lsls	r3, r3, #30
 800393c:	d413      	bmi.n	8003966 <_printf_i+0x232>
 800393e:	68e0      	ldr	r0, [r4, #12]
 8003940:	9b03      	ldr	r3, [sp, #12]
 8003942:	4298      	cmp	r0, r3
 8003944:	bfb8      	it	lt
 8003946:	4618      	movlt	r0, r3
 8003948:	e7a6      	b.n	8003898 <_printf_i+0x164>
 800394a:	2301      	movs	r3, #1
 800394c:	4632      	mov	r2, r6
 800394e:	4649      	mov	r1, r9
 8003950:	4640      	mov	r0, r8
 8003952:	47d0      	blx	sl
 8003954:	3001      	adds	r0, #1
 8003956:	d09d      	beq.n	8003894 <_printf_i+0x160>
 8003958:	3501      	adds	r5, #1
 800395a:	68e3      	ldr	r3, [r4, #12]
 800395c:	9903      	ldr	r1, [sp, #12]
 800395e:	1a5b      	subs	r3, r3, r1
 8003960:	42ab      	cmp	r3, r5
 8003962:	dcf2      	bgt.n	800394a <_printf_i+0x216>
 8003964:	e7eb      	b.n	800393e <_printf_i+0x20a>
 8003966:	2500      	movs	r5, #0
 8003968:	f104 0619 	add.w	r6, r4, #25
 800396c:	e7f5      	b.n	800395a <_printf_i+0x226>
 800396e:	bf00      	nop
 8003970:	08003d49 	.word	0x08003d49
 8003974:	08003d5a 	.word	0x08003d5a

08003978 <__sflush_r>:
 8003978:	898a      	ldrh	r2, [r1, #12]
 800397a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800397e:	4605      	mov	r5, r0
 8003980:	0710      	lsls	r0, r2, #28
 8003982:	460c      	mov	r4, r1
 8003984:	d458      	bmi.n	8003a38 <__sflush_r+0xc0>
 8003986:	684b      	ldr	r3, [r1, #4]
 8003988:	2b00      	cmp	r3, #0
 800398a:	dc05      	bgt.n	8003998 <__sflush_r+0x20>
 800398c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800398e:	2b00      	cmp	r3, #0
 8003990:	dc02      	bgt.n	8003998 <__sflush_r+0x20>
 8003992:	2000      	movs	r0, #0
 8003994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003998:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800399a:	2e00      	cmp	r6, #0
 800399c:	d0f9      	beq.n	8003992 <__sflush_r+0x1a>
 800399e:	2300      	movs	r3, #0
 80039a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80039a4:	682f      	ldr	r7, [r5, #0]
 80039a6:	6a21      	ldr	r1, [r4, #32]
 80039a8:	602b      	str	r3, [r5, #0]
 80039aa:	d032      	beq.n	8003a12 <__sflush_r+0x9a>
 80039ac:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80039ae:	89a3      	ldrh	r3, [r4, #12]
 80039b0:	075a      	lsls	r2, r3, #29
 80039b2:	d505      	bpl.n	80039c0 <__sflush_r+0x48>
 80039b4:	6863      	ldr	r3, [r4, #4]
 80039b6:	1ac0      	subs	r0, r0, r3
 80039b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80039ba:	b10b      	cbz	r3, 80039c0 <__sflush_r+0x48>
 80039bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80039be:	1ac0      	subs	r0, r0, r3
 80039c0:	2300      	movs	r3, #0
 80039c2:	4602      	mov	r2, r0
 80039c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80039c6:	6a21      	ldr	r1, [r4, #32]
 80039c8:	4628      	mov	r0, r5
 80039ca:	47b0      	blx	r6
 80039cc:	1c43      	adds	r3, r0, #1
 80039ce:	89a3      	ldrh	r3, [r4, #12]
 80039d0:	d106      	bne.n	80039e0 <__sflush_r+0x68>
 80039d2:	6829      	ldr	r1, [r5, #0]
 80039d4:	291d      	cmp	r1, #29
 80039d6:	d82b      	bhi.n	8003a30 <__sflush_r+0xb8>
 80039d8:	4a29      	ldr	r2, [pc, #164]	; (8003a80 <__sflush_r+0x108>)
 80039da:	410a      	asrs	r2, r1
 80039dc:	07d6      	lsls	r6, r2, #31
 80039de:	d427      	bmi.n	8003a30 <__sflush_r+0xb8>
 80039e0:	2200      	movs	r2, #0
 80039e2:	6062      	str	r2, [r4, #4]
 80039e4:	04d9      	lsls	r1, r3, #19
 80039e6:	6922      	ldr	r2, [r4, #16]
 80039e8:	6022      	str	r2, [r4, #0]
 80039ea:	d504      	bpl.n	80039f6 <__sflush_r+0x7e>
 80039ec:	1c42      	adds	r2, r0, #1
 80039ee:	d101      	bne.n	80039f4 <__sflush_r+0x7c>
 80039f0:	682b      	ldr	r3, [r5, #0]
 80039f2:	b903      	cbnz	r3, 80039f6 <__sflush_r+0x7e>
 80039f4:	6560      	str	r0, [r4, #84]	; 0x54
 80039f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80039f8:	602f      	str	r7, [r5, #0]
 80039fa:	2900      	cmp	r1, #0
 80039fc:	d0c9      	beq.n	8003992 <__sflush_r+0x1a>
 80039fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a02:	4299      	cmp	r1, r3
 8003a04:	d002      	beq.n	8003a0c <__sflush_r+0x94>
 8003a06:	4628      	mov	r0, r5
 8003a08:	f7ff fbea 	bl	80031e0 <_free_r>
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	6360      	str	r0, [r4, #52]	; 0x34
 8003a10:	e7c0      	b.n	8003994 <__sflush_r+0x1c>
 8003a12:	2301      	movs	r3, #1
 8003a14:	4628      	mov	r0, r5
 8003a16:	47b0      	blx	r6
 8003a18:	1c41      	adds	r1, r0, #1
 8003a1a:	d1c8      	bne.n	80039ae <__sflush_r+0x36>
 8003a1c:	682b      	ldr	r3, [r5, #0]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d0c5      	beq.n	80039ae <__sflush_r+0x36>
 8003a22:	2b1d      	cmp	r3, #29
 8003a24:	d001      	beq.n	8003a2a <__sflush_r+0xb2>
 8003a26:	2b16      	cmp	r3, #22
 8003a28:	d101      	bne.n	8003a2e <__sflush_r+0xb6>
 8003a2a:	602f      	str	r7, [r5, #0]
 8003a2c:	e7b1      	b.n	8003992 <__sflush_r+0x1a>
 8003a2e:	89a3      	ldrh	r3, [r4, #12]
 8003a30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a34:	81a3      	strh	r3, [r4, #12]
 8003a36:	e7ad      	b.n	8003994 <__sflush_r+0x1c>
 8003a38:	690f      	ldr	r7, [r1, #16]
 8003a3a:	2f00      	cmp	r7, #0
 8003a3c:	d0a9      	beq.n	8003992 <__sflush_r+0x1a>
 8003a3e:	0793      	lsls	r3, r2, #30
 8003a40:	680e      	ldr	r6, [r1, #0]
 8003a42:	bf08      	it	eq
 8003a44:	694b      	ldreq	r3, [r1, #20]
 8003a46:	600f      	str	r7, [r1, #0]
 8003a48:	bf18      	it	ne
 8003a4a:	2300      	movne	r3, #0
 8003a4c:	eba6 0807 	sub.w	r8, r6, r7
 8003a50:	608b      	str	r3, [r1, #8]
 8003a52:	f1b8 0f00 	cmp.w	r8, #0
 8003a56:	dd9c      	ble.n	8003992 <__sflush_r+0x1a>
 8003a58:	6a21      	ldr	r1, [r4, #32]
 8003a5a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003a5c:	4643      	mov	r3, r8
 8003a5e:	463a      	mov	r2, r7
 8003a60:	4628      	mov	r0, r5
 8003a62:	47b0      	blx	r6
 8003a64:	2800      	cmp	r0, #0
 8003a66:	dc06      	bgt.n	8003a76 <__sflush_r+0xfe>
 8003a68:	89a3      	ldrh	r3, [r4, #12]
 8003a6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a6e:	81a3      	strh	r3, [r4, #12]
 8003a70:	f04f 30ff 	mov.w	r0, #4294967295
 8003a74:	e78e      	b.n	8003994 <__sflush_r+0x1c>
 8003a76:	4407      	add	r7, r0
 8003a78:	eba8 0800 	sub.w	r8, r8, r0
 8003a7c:	e7e9      	b.n	8003a52 <__sflush_r+0xda>
 8003a7e:	bf00      	nop
 8003a80:	dfbffffe 	.word	0xdfbffffe

08003a84 <_fflush_r>:
 8003a84:	b538      	push	{r3, r4, r5, lr}
 8003a86:	690b      	ldr	r3, [r1, #16]
 8003a88:	4605      	mov	r5, r0
 8003a8a:	460c      	mov	r4, r1
 8003a8c:	b913      	cbnz	r3, 8003a94 <_fflush_r+0x10>
 8003a8e:	2500      	movs	r5, #0
 8003a90:	4628      	mov	r0, r5
 8003a92:	bd38      	pop	{r3, r4, r5, pc}
 8003a94:	b118      	cbz	r0, 8003a9e <_fflush_r+0x1a>
 8003a96:	6a03      	ldr	r3, [r0, #32]
 8003a98:	b90b      	cbnz	r3, 8003a9e <_fflush_r+0x1a>
 8003a9a:	f7ff f9a1 	bl	8002de0 <__sinit>
 8003a9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0f3      	beq.n	8003a8e <_fflush_r+0xa>
 8003aa6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003aa8:	07d0      	lsls	r0, r2, #31
 8003aaa:	d404      	bmi.n	8003ab6 <_fflush_r+0x32>
 8003aac:	0599      	lsls	r1, r3, #22
 8003aae:	d402      	bmi.n	8003ab6 <_fflush_r+0x32>
 8003ab0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ab2:	f7ff fb92 	bl	80031da <__retarget_lock_acquire_recursive>
 8003ab6:	4628      	mov	r0, r5
 8003ab8:	4621      	mov	r1, r4
 8003aba:	f7ff ff5d 	bl	8003978 <__sflush_r>
 8003abe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ac0:	07da      	lsls	r2, r3, #31
 8003ac2:	4605      	mov	r5, r0
 8003ac4:	d4e4      	bmi.n	8003a90 <_fflush_r+0xc>
 8003ac6:	89a3      	ldrh	r3, [r4, #12]
 8003ac8:	059b      	lsls	r3, r3, #22
 8003aca:	d4e1      	bmi.n	8003a90 <_fflush_r+0xc>
 8003acc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ace:	f7ff fb85 	bl	80031dc <__retarget_lock_release_recursive>
 8003ad2:	e7dd      	b.n	8003a90 <_fflush_r+0xc>

08003ad4 <__swhatbuf_r>:
 8003ad4:	b570      	push	{r4, r5, r6, lr}
 8003ad6:	460c      	mov	r4, r1
 8003ad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003adc:	2900      	cmp	r1, #0
 8003ade:	b096      	sub	sp, #88	; 0x58
 8003ae0:	4615      	mov	r5, r2
 8003ae2:	461e      	mov	r6, r3
 8003ae4:	da0d      	bge.n	8003b02 <__swhatbuf_r+0x2e>
 8003ae6:	89a3      	ldrh	r3, [r4, #12]
 8003ae8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003aec:	f04f 0100 	mov.w	r1, #0
 8003af0:	bf0c      	ite	eq
 8003af2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003af6:	2340      	movne	r3, #64	; 0x40
 8003af8:	2000      	movs	r0, #0
 8003afa:	6031      	str	r1, [r6, #0]
 8003afc:	602b      	str	r3, [r5, #0]
 8003afe:	b016      	add	sp, #88	; 0x58
 8003b00:	bd70      	pop	{r4, r5, r6, pc}
 8003b02:	466a      	mov	r2, sp
 8003b04:	f000 f87c 	bl	8003c00 <_fstat_r>
 8003b08:	2800      	cmp	r0, #0
 8003b0a:	dbec      	blt.n	8003ae6 <__swhatbuf_r+0x12>
 8003b0c:	9901      	ldr	r1, [sp, #4]
 8003b0e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003b12:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003b16:	4259      	negs	r1, r3
 8003b18:	4159      	adcs	r1, r3
 8003b1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b1e:	e7eb      	b.n	8003af8 <__swhatbuf_r+0x24>

08003b20 <__smakebuf_r>:
 8003b20:	898b      	ldrh	r3, [r1, #12]
 8003b22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003b24:	079d      	lsls	r5, r3, #30
 8003b26:	4606      	mov	r6, r0
 8003b28:	460c      	mov	r4, r1
 8003b2a:	d507      	bpl.n	8003b3c <__smakebuf_r+0x1c>
 8003b2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003b30:	6023      	str	r3, [r4, #0]
 8003b32:	6123      	str	r3, [r4, #16]
 8003b34:	2301      	movs	r3, #1
 8003b36:	6163      	str	r3, [r4, #20]
 8003b38:	b002      	add	sp, #8
 8003b3a:	bd70      	pop	{r4, r5, r6, pc}
 8003b3c:	ab01      	add	r3, sp, #4
 8003b3e:	466a      	mov	r2, sp
 8003b40:	f7ff ffc8 	bl	8003ad4 <__swhatbuf_r>
 8003b44:	9900      	ldr	r1, [sp, #0]
 8003b46:	4605      	mov	r5, r0
 8003b48:	4630      	mov	r0, r6
 8003b4a:	f7ff fbb5 	bl	80032b8 <_malloc_r>
 8003b4e:	b948      	cbnz	r0, 8003b64 <__smakebuf_r+0x44>
 8003b50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b54:	059a      	lsls	r2, r3, #22
 8003b56:	d4ef      	bmi.n	8003b38 <__smakebuf_r+0x18>
 8003b58:	f023 0303 	bic.w	r3, r3, #3
 8003b5c:	f043 0302 	orr.w	r3, r3, #2
 8003b60:	81a3      	strh	r3, [r4, #12]
 8003b62:	e7e3      	b.n	8003b2c <__smakebuf_r+0xc>
 8003b64:	89a3      	ldrh	r3, [r4, #12]
 8003b66:	6020      	str	r0, [r4, #0]
 8003b68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b6c:	81a3      	strh	r3, [r4, #12]
 8003b6e:	9b00      	ldr	r3, [sp, #0]
 8003b70:	6163      	str	r3, [r4, #20]
 8003b72:	9b01      	ldr	r3, [sp, #4]
 8003b74:	6120      	str	r0, [r4, #16]
 8003b76:	b15b      	cbz	r3, 8003b90 <__smakebuf_r+0x70>
 8003b78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b7c:	4630      	mov	r0, r6
 8003b7e:	f000 f851 	bl	8003c24 <_isatty_r>
 8003b82:	b128      	cbz	r0, 8003b90 <__smakebuf_r+0x70>
 8003b84:	89a3      	ldrh	r3, [r4, #12]
 8003b86:	f023 0303 	bic.w	r3, r3, #3
 8003b8a:	f043 0301 	orr.w	r3, r3, #1
 8003b8e:	81a3      	strh	r3, [r4, #12]
 8003b90:	89a3      	ldrh	r3, [r4, #12]
 8003b92:	431d      	orrs	r5, r3
 8003b94:	81a5      	strh	r5, [r4, #12]
 8003b96:	e7cf      	b.n	8003b38 <__smakebuf_r+0x18>

08003b98 <_putc_r>:
 8003b98:	b570      	push	{r4, r5, r6, lr}
 8003b9a:	460d      	mov	r5, r1
 8003b9c:	4614      	mov	r4, r2
 8003b9e:	4606      	mov	r6, r0
 8003ba0:	b118      	cbz	r0, 8003baa <_putc_r+0x12>
 8003ba2:	6a03      	ldr	r3, [r0, #32]
 8003ba4:	b90b      	cbnz	r3, 8003baa <_putc_r+0x12>
 8003ba6:	f7ff f91b 	bl	8002de0 <__sinit>
 8003baa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003bac:	07d8      	lsls	r0, r3, #31
 8003bae:	d405      	bmi.n	8003bbc <_putc_r+0x24>
 8003bb0:	89a3      	ldrh	r3, [r4, #12]
 8003bb2:	0599      	lsls	r1, r3, #22
 8003bb4:	d402      	bmi.n	8003bbc <_putc_r+0x24>
 8003bb6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003bb8:	f7ff fb0f 	bl	80031da <__retarget_lock_acquire_recursive>
 8003bbc:	68a3      	ldr	r3, [r4, #8]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	60a3      	str	r3, [r4, #8]
 8003bc4:	da05      	bge.n	8003bd2 <_putc_r+0x3a>
 8003bc6:	69a2      	ldr	r2, [r4, #24]
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	db12      	blt.n	8003bf2 <_putc_r+0x5a>
 8003bcc:	b2eb      	uxtb	r3, r5
 8003bce:	2b0a      	cmp	r3, #10
 8003bd0:	d00f      	beq.n	8003bf2 <_putc_r+0x5a>
 8003bd2:	6823      	ldr	r3, [r4, #0]
 8003bd4:	1c5a      	adds	r2, r3, #1
 8003bd6:	6022      	str	r2, [r4, #0]
 8003bd8:	701d      	strb	r5, [r3, #0]
 8003bda:	b2ed      	uxtb	r5, r5
 8003bdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003bde:	07da      	lsls	r2, r3, #31
 8003be0:	d405      	bmi.n	8003bee <_putc_r+0x56>
 8003be2:	89a3      	ldrh	r3, [r4, #12]
 8003be4:	059b      	lsls	r3, r3, #22
 8003be6:	d402      	bmi.n	8003bee <_putc_r+0x56>
 8003be8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003bea:	f7ff faf7 	bl	80031dc <__retarget_lock_release_recursive>
 8003bee:	4628      	mov	r0, r5
 8003bf0:	bd70      	pop	{r4, r5, r6, pc}
 8003bf2:	4629      	mov	r1, r5
 8003bf4:	4622      	mov	r2, r4
 8003bf6:	4630      	mov	r0, r6
 8003bf8:	f7ff f9e1 	bl	8002fbe <__swbuf_r>
 8003bfc:	4605      	mov	r5, r0
 8003bfe:	e7ed      	b.n	8003bdc <_putc_r+0x44>

08003c00 <_fstat_r>:
 8003c00:	b538      	push	{r3, r4, r5, lr}
 8003c02:	4d07      	ldr	r5, [pc, #28]	; (8003c20 <_fstat_r+0x20>)
 8003c04:	2300      	movs	r3, #0
 8003c06:	4604      	mov	r4, r0
 8003c08:	4608      	mov	r0, r1
 8003c0a:	4611      	mov	r1, r2
 8003c0c:	602b      	str	r3, [r5, #0]
 8003c0e:	f7fd f82c 	bl	8000c6a <_fstat>
 8003c12:	1c43      	adds	r3, r0, #1
 8003c14:	d102      	bne.n	8003c1c <_fstat_r+0x1c>
 8003c16:	682b      	ldr	r3, [r5, #0]
 8003c18:	b103      	cbz	r3, 8003c1c <_fstat_r+0x1c>
 8003c1a:	6023      	str	r3, [r4, #0]
 8003c1c:	bd38      	pop	{r3, r4, r5, pc}
 8003c1e:	bf00      	nop
 8003c20:	20000258 	.word	0x20000258

08003c24 <_isatty_r>:
 8003c24:	b538      	push	{r3, r4, r5, lr}
 8003c26:	4d06      	ldr	r5, [pc, #24]	; (8003c40 <_isatty_r+0x1c>)
 8003c28:	2300      	movs	r3, #0
 8003c2a:	4604      	mov	r4, r0
 8003c2c:	4608      	mov	r0, r1
 8003c2e:	602b      	str	r3, [r5, #0]
 8003c30:	f7fd f82b 	bl	8000c8a <_isatty>
 8003c34:	1c43      	adds	r3, r0, #1
 8003c36:	d102      	bne.n	8003c3e <_isatty_r+0x1a>
 8003c38:	682b      	ldr	r3, [r5, #0]
 8003c3a:	b103      	cbz	r3, 8003c3e <_isatty_r+0x1a>
 8003c3c:	6023      	str	r3, [r4, #0]
 8003c3e:	bd38      	pop	{r3, r4, r5, pc}
 8003c40:	20000258 	.word	0x20000258

08003c44 <_sbrk_r>:
 8003c44:	b538      	push	{r3, r4, r5, lr}
 8003c46:	4d06      	ldr	r5, [pc, #24]	; (8003c60 <_sbrk_r+0x1c>)
 8003c48:	2300      	movs	r3, #0
 8003c4a:	4604      	mov	r4, r0
 8003c4c:	4608      	mov	r0, r1
 8003c4e:	602b      	str	r3, [r5, #0]
 8003c50:	f7fd f834 	bl	8000cbc <_sbrk>
 8003c54:	1c43      	adds	r3, r0, #1
 8003c56:	d102      	bne.n	8003c5e <_sbrk_r+0x1a>
 8003c58:	682b      	ldr	r3, [r5, #0]
 8003c5a:	b103      	cbz	r3, 8003c5e <_sbrk_r+0x1a>
 8003c5c:	6023      	str	r3, [r4, #0]
 8003c5e:	bd38      	pop	{r3, r4, r5, pc}
 8003c60:	20000258 	.word	0x20000258

08003c64 <_init>:
 8003c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c66:	bf00      	nop
 8003c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c6a:	bc08      	pop	{r3}
 8003c6c:	469e      	mov	lr, r3
 8003c6e:	4770      	bx	lr

08003c70 <_fini>:
 8003c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c72:	bf00      	nop
 8003c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c76:	bc08      	pop	{r3}
 8003c78:	469e      	mov	lr, r3
 8003c7a:	4770      	bx	lr
