{
  "Header": {
    "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.",
    "Info": "Performance Monitoring Events for 4th Generation Intel(R) Xeon(R) Processor Scalable Family based on Sapphire Rapids microarchitecture - V1.11",
    "DatePublished": "02/09/2023",
    "Version": "1.11",
    "Legend": ""
  },
  "Events": [
    {
      "Unit": "PCU",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_P_CLOCKTICKS",
      "BriefDescription": "PCU PCLK Clockticks",
      "PublicDescription": "Number of PCU PCLK Clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_CLOCKTICKS",
      "BriefDescription": "IRP Clockticks",
      "PublicDescription": "Number of IRP clock cycles while the event is enabled",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x1f",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_MISC1.LOST_FWD",
      "BriefDescription": "Misc Events - Set 1 : Lost Forward",
      "PublicDescription": "Misc Events - Set 1 : Lost Forward : Snoop pulled away ownership before a write was committed",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2PCIe",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2P_CLOCKTICKS",
      "BriefDescription": "M2P Clockticks",
      "PublicDescription": "Number of M2P clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x0000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_CLOCKTICKS",
      "BriefDescription": "IIO Clockticks",
      "PublicDescription": "Number of IIO clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0",
      "BriefDescription": "Write request of 4 bytes made by IIO Part0 to Memory",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1",
      "BriefDescription": "Write request of 4 bytes made by IIO Part1 to Memory",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2",
      "BriefDescription": "Write request of 4 bytes made by IIO Part2 to Memory",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3",
      "BriefDescription": "Write request of 4 bytes made by IIO Part3 to Memory",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART0",
      "BriefDescription": "Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART1",
      "BriefDescription": "Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART2",
      "BriefDescription": "Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART3",
      "BriefDescription": "Peer to peer write request of 4 bytes made by IIO Part0 to an IIO target",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART4",
      "BriefDescription": "Data requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART5",
      "BriefDescription": "Data requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART6",
      "BriefDescription": "Data requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART7",
      "BriefDescription": "Data requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART4",
      "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART5",
      "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART6",
      "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART7",
      "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack) : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x01",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CLOCKTICKS",
      "BriefDescription": "IMC Clockticks at DCLK frequency",
      "PublicDescription": "Number of DRAM DCLK clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "UNC_M_HCLOCKTICKS",
      "BriefDescription": "IMC Clockticks at HCLK frequency",
      "PublicDescription": "Number of DRAM HCLK clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x05",
      "UMask": "0xc1",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT.RD_REG",
      "BriefDescription": "All DRAM read CAS commands issued (does not include underfills)",
      "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/out auto-pre : DRAM RD_CAS and WR_CAS Commands : Counts the total number or DRAM Read CAS commands issued on this channel.  This includes both regular RD CAS commands as well as those with implicit Precharge.   We do not filter based on major mode, as RD_CAS is not issued during WMM (with the exception of underfills).",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x05",
      "UMask": "0xc4",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT.RD_UNDERFILL",
      "BriefDescription": "DRAM underfill read CAS commands issued",
      "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : Underfill Read Issued : DRAM RD_CAS and WR_CAS Commands",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x05",
      "UMask": "0xcf",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT.RD",
      "BriefDescription": "All DRAM read CAS commands issued (including underfills)",
      "PublicDescription": "DRAM RD_CAS and WR_CAS Commands : Counts the total number of DRAM Read CAS commands issued on this channel.  This includes underfills.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x05",
      "UMask": "0xf0",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT.WR",
      "BriefDescription": "All DRAM write CAS commands issued",
      "PublicDescription": "DRAM RD_CAS and WR_CAS Commands : Counts the total number of DRAM Write CAS commands issued on this channel.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x10",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_INSERTS.PCH0",
      "BriefDescription": "Read Pending Queue Allocations",
      "PublicDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x10",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_INSERTS.PCH1",
      "BriefDescription": "Read Pending Queue Allocations",
      "PublicDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x20",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_INSERTS.PCH0",
      "BriefDescription": "Write Pending Queue Allocations",
      "PublicDescription": "Write Pending Queue Allocations : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x20",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_INSERTS.PCH1",
      "BriefDescription": "Write Pending Queue Allocations",
      "PublicDescription": "Write Pending Queue Allocations : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x80",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_OCCUPANCY_PCH0",
      "BriefDescription": "Read Pending Queue Occupancy",
      "PublicDescription": "Read Pending Queue Occupancy : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x81",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_OCCUPANCY_PCH1",
      "BriefDescription": "Read Pending Queue Occupancy",
      "PublicDescription": "Read Pending Queue Occupancy : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x82",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_OCCUPANCY_PCH0",
      "BriefDescription": "Write Pending Queue Occupancy",
      "PublicDescription": "Write Pending Queue Occupancy : Accumulates the occupancies of the Write Pending Queue each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.  So, we provide filtering based on if the request has posted or not.  By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA.  The posted filter, on the other hand, provides information about how much queueing is actually happening in the iMC for writes before they are actually issued to memory.  High average occupancies will generally coincide with high write major mode counts.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x83",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_OCCUPANCY_PCH1",
      "BriefDescription": "Write Pending Queue Occupancy",
      "PublicDescription": "Write Pending Queue Occupancy : Accumulates the occupancies of the Write Pending Queue each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.  So, we provide filtering based on if the request has posted or not.  By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA.  The posted filter, on the other hand, provides information about how much queueing is actually happening in the iMC for writes before they are actually issued to memory.  High average occupancies will generally coincide with high write major mode counts.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2M_CLOCKTICKS",
      "BriefDescription": "M2M Clockticks",
      "PublicDescription": "Clockticks of the mesh to memory (M2M)",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0x21",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x03",
      "EventName": "UNC_M2M_DIRECTORY_UPDATE.ANY",
      "BriefDescription": "Multi-socket cacheline Directory update from/to Any state",
      "PublicDescription": "Multi-socket cacheline Directory update from/to Any state",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M3UPI",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M3UPI_CLOCKTICKS",
      "BriefDescription": "M3UPI Clockticks",
      "PublicDescription": "Number of M2UPI clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_CLOCKTICKS",
      "BriefDescription": "UPI Clockticks",
      "PublicDescription": "Number of UPI LL clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x02",
      "UMask": "0x0f",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_TxL_FLITS.ALL_DATA",
      "BriefDescription": "Valid Flits Sent : All Data",
      "PublicDescription": "Valid Flits Sent : All Data : Counts number of data flits across this UPI link.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.READS_LOCAL",
      "BriefDescription": "Read requests from a unit on this socket",
      "PublicDescription": "Counts read requests coming from a unit on this socket made into this CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a  write).",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.READS_REMOTE",
      "BriefDescription": "Read requests from a remote socket",
      "PublicDescription": "Counts read requests coming from a remote socket made into the CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a  write).",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.WRITES_LOCAL",
      "BriefDescription": "Write Requests from a unit on this socket",
      "PublicDescription": "Counts  write requests coming from a unit on this socket made into this CHA, including streaming, evictions, HitM (Reads from another core to a Modified cacheline), etc.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.WRITES_REMOTE",
      "BriefDescription": "Read and Write Requests; Writes Remote",
      "PublicDescription": "Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x30",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.INVITOE",
      "BriefDescription": "Requests for exclusive ownership of a cache line without receiving data",
      "PublicDescription": "Counts the total number of requests coming from a unit on this socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x54",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_DIR_UPDATE.HA",
      "BriefDescription": "Multi-socket cacheline Directory state updates; Directory Updated memory write from the HA pipe",
      "PublicDescription": "Counts only multi-socket cacheline Directory state updates memory writes issued from the HA pipe. This does not include memory write requests which are for I (Invalid) or E (Exclusive) cachelines.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x54",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_DIR_UPDATE.TOR",
      "BriefDescription": "Multi-socket cacheline Directory state updates; Directory Updated memory write from TOR pipe",
      "PublicDescription": "Counts only multi-socket cacheline Directory state updates due to memory writes issued from the TOR pipe which are the result of remote transaction hitting the SF/LLC and returning data Core2Core. This does not include memory write requests which are for I (Invalid) or E (Exclusive) cachelines.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_CLOCKTICKS",
      "BriefDescription": "CHA Clockticks",
      "PublicDescription": "Number of CHA clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c80ffe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD",
      "BriefDescription": "TOR Inserts for CRd misses from local IA",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode CRd",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c817fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD",
      "BriefDescription": "TOR Inserts for DRd misses from local IA",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c897fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF",
      "BriefDescription": "TOR Inserts for DRd Pref misses from local IA",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRD_PREF",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cc43ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOM",
      "BriefDescription": "TOR Inserts for ItoM from local IO",
      "PublicDescription": "Inserts into the TOR from local IO with the opcode ItoM",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c816fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_LOCAL",
      "BriefDescription": "TOR Inserts for DRd misses from local IA targeting local memory",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target local memory",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8177e",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_REMOTE",
      "BriefDescription": "TOR Inserts for DRd misses from local IA targeting remote memory",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and target remote memory",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C896FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_LOCAL",
      "BriefDescription": "TOR Inserts for DRd Pref misses from local IA targeting local memory",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRD_PREF, and target local memory",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8977E",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_REMOTE",
      "BriefDescription": "TOR Inserts for DRd Pref misses from local IA targeting remote memory",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRD_PREF, and target remote memory",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c817fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD",
      "BriefDescription": "TOR Occupancy for DRd misses from local IA",
      "PublicDescription": "Number of cycles for elements in the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd",
      "Counter": "0",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c816fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_LOCAL",
      "BriefDescription": "TOR Occupancy for DRd misses from local IA targeting local memory",
      "PublicDescription": "Number of cycles for elements in the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target local memory",
      "Counter": "0",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8177e",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_REMOTE",
      "BriefDescription": "TOR Occupancy for DRd misses from local IA targeting remote memory",
      "PublicDescription": "Number of cycles for elements in the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target remote memory",
      "Counter": "0",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8178a",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PMM",
      "BriefDescription": "TOR Inserts for DRds issued by iA Cores targeting PMM Mem that Missed the LLC",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target PMM memory",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c81786",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_DDR",
      "BriefDescription": "TOR Inserts for DRds issued by IA Cores targeting DDR Mem that Missed the LLC",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target DDR memory",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c81786",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_DDR",
      "BriefDescription": "TOR Occupancy for DRds issued by iA Cores targeting DDR Mem that Missed the LLC",
      "PublicDescription": "Number of cycles for elements in the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target DDR memory",
      "Counter": "0",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8178a",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PMM",
      "BriefDescription": "TOR Occupancy for DRds issued by iA Cores targeting PMM Mem that Missed the LLC",
      "PublicDescription": "Number of cycles for elements in the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target PMM memory",
      "Counter": "0",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c837fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRDPTE",
      "BriefDescription": "TOR Inserts : DRd PTEs issued by iA Cores that Missed the LLC",
      "PublicDescription": "TOR Inserts : DRd PTEs issued by iA Cores due to a page walk that missed the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c837fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRDPTE",
      "BriefDescription": "TOR Inserts : DRd PTEs issued by iA Cores that Hit the LLC",
      "PublicDescription": "TOR Inserts : DRd PTEs issued by iA Cores due to page walks that hit the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c837ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_DRDPTE",
      "BriefDescription": "TOR Inserts : DRd PTEs issued by iA Cores",
      "PublicDescription": "TOR Inserts : DRd PTEs issued by iA Cores due to a page walk : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8f3ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_PCIRDCUR",
      "BriefDescription": "TOR Inserts for RdCur from local IO",
      "PublicDescription": "Inserts into the TOR from local IO with the opcode RdCur",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccd7fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_LLCPREFDATA",
      "BriefDescription": "TOR Inserts; LLCPrefData hits from local IA",
      "PublicDescription": "TOR Inserts; Last level cache prefetch data read from local IA that hits in the snoop filter",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccd7ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_LLCPREFDATA",
      "BriefDescription": "TOR Inserts; LLCPrefData from local IA",
      "PublicDescription": "TOR Inserts; Last level cache prefetch data read from local IA.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccd7fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFDATA",
      "BriefDescription": "TOR Inserts; LLCPrefData misses from local IA",
      "PublicDescription": "TOR Inserts; Last level cache prefetch data read from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cd43ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR",
      "BriefDescription": "TOR Inserts for ItoMCacheNears from IO devices.",
      "PublicDescription": "Inserts into the TOR from local IO devices with the opcode ItoMCacheNears.  This event indicates a partial write request.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xe0",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.ALL_SCH0",
      "BriefDescription": "PMM Read Pending Queue occupancy",
      "PublicDescription": "Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xe0",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.ALL_SCH1",
      "BriefDescription": "PMM Read Pending Queue occupancy",
      "PublicDescription": "Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xe3",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PMM_RPQ_INSERTS",
      "BriefDescription": "PMM Read Pending Queue inserts",
      "PublicDescription": "Counts number of read requests allocated in the PMM Read Pending Queue.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xe4",
      "UMask": "0x03",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.ALL",
      "BriefDescription": "PMM Write Pending Queue Occupancy",
      "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the Write Pending Queue to the PMM DIMM.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xe7",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PMM_WPQ_INSERTS",
      "BriefDescription": "PMM Write Pending Queue inserts",
      "PublicDescription": "Counts number of  write requests allocated in the PMM Write Pending Queue.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xE4",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.ALL_SCH0",
      "BriefDescription": "PMM Write Pending Queue Occupancy",
      "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Write Pending Queue.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xE4",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.ALL_SCH1",
      "BriefDescription": "PMM Write Pending Queue Occupancy",
      "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Write Pending Queue.",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART0",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART1",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART2",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART3",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART4",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART5",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART6",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART7",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack) : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7",
      "Counter": "0,1,2,3",
      "MSRValue": "0x00",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    }
  ]
}