// --------------------------------------------------------------------
// Copyright (c) 2019 by MicroPhase Technologies Inc. 
// --------------------------------------------------------------------
//
// Permission:
//
//   MicroPhase grants permission to use and modify this code for use
//   in synthesis for all MicroPhase Development Boards.
//   Other use of this code, including the selling 
//   ,duplication, or modification of any portion is strictly prohibited.
//
// Disclaimer:
//
//   This VHDL/Verilog or C/C++ source code is intended as a design reference
//   which illustrates how these types of functions can be implemented.
//   It is the user's responsibility to verify their design for
//   consistency and functionality through the use of formal
//   verification methods.  MicroPhase provides no warranty regarding the use 
//   or functionality of this code.
//
// --------------------------------------------------------------------
//           
//                     MicroPhase Technologies Inc
//                     Shanghai, China
//
//                     web: http://www.microphase.cn/   
//                     email: support@microphase.cn
//
// --------------------------------------------------------------------
// --------------------------------------------------------------------
//
// Major Functions:	
//
// --------------------------------------------------------------------
// --------------------------------------------------------------------
//
//  Revision History:
//  Date          By            Revision    Change Description
//---------------------------------------------------------------------
//2019-12-11      Chaochen Wei  1.0          Original
//2019/                         1.1          
// --------------------------------------------------------------------
// --------------------------------------------------------------------


`timescale 1ns / 1ps
module cmos_img_capture(
    input   wire            rst                 ,//å¤ä½ä¿¡å·
    input   wire            cmos_cfg_done       ,//å¯„å­˜å™¨é…ç½®å®Œæˆä¿¡å? 
    //æ‘„åƒå¤´æ¥å? 
    input   wire            cmos_pclk           ,//cmos æ•°æ®åƒç´ æ—¶é’Ÿ
    input   wire            cmos_vsync          ,//cmos åœºåŒæ­¥ä¿¡å?
    input   wire            cmos_href           ,//cmos è¡ŒåŒæ­¥ä¿¡å?
    input   wire   [7:0]    cmos_data           ,//cmos æ•°æ®                             
    //ç”¨æˆ·æ¥å£  
    output  wire            pclk                ,//pixel out clock
    output  wire            cmos_data_vld       ,//frame is active flag
    output  wire            cmos_clk_en         ,//cmos clock enable siagnl
    output  wire   [23:0]   capture_data        ,
    output  wire            vsync                    
    );


//=============================================
//internal signals
//=============================================
reg     [11:0]  cnt_data        ;//è®¡æ•°å½“å‰å·²ç»æ¥æ”¶äº†å¤šå°‘ä»cmosä¼ æ¥çš„æ•°æ?
wire    [23:0]  din             ;//å†™å…¥bufferçš?32ä½æ•°æ®ï¼Œç”±rgb565è½¬æ¢è€Œæ¥çš„æ•°æ?
reg     [1:0]   cmos_vsync_dd   ;//cmos_vsync å»¶æ—¶ä¿¡å·
reg             ready           ;//å‡†å¤‡å¥½æ¥æ”¶æ•°æ®ï¼ˆä¸?å¸§å®Œæ•´çš„æ•°æ®ï¼?
reg     [15:0]  cmos_capture_data;//æ•æ‰åˆ°çš„æ•°æ®
reg             cmos_data_vld_r   ;//æ•æ‰åˆ°çš„æ•°æ®æœ‰æ•ˆä¿¡å·


wire    [4:0]   rgb_r           ;
wire    [5:0]   rgb_g           ;
wire    [4:0]   rgb_b           ;


assign  cmos_data_vld = cmos_href;
assign  pclk = cmos_pclk;
assign  capture_data = din ;
assign  vsync = cmos_vsync ;
assign  cmos_clk_en = cmos_data_vld_r ||(!cmos_href); 

//---------------------------------------------
//write port siganls(å†™bufferä¾§ä¿¡å?)
//---------------------------------------------


//--------------------cmos_vsync_dd--------------------
always @(posedge cmos_pclk)begin
    if(rst == 1'b1)begin
        cmos_vsync_dd <= 'd0;
    end
    else if(cmos_cfg_done==1'b0)begin
        cmos_vsync_dd <= 'd0;
    end
    else begin
        cmos_vsync_dd <= {cmos_vsync_dd[0],cmos_vsync};
    end
end

//--------------------ready--------------------
//æ¥æ”¶åˆ°äº†å¸§åŒæ­¥ä¿¡å·ï¼Œå¯ä»¥å¼?å§‹æ¥æ”¶æ•°æ?
always @(posedge cmos_pclk)begin
    if(rst == 1'b1)begin
        ready <= 'd0;
    end
    else if(cmos_cfg_done==1'b0)begin
        ready <= 'd0;
    end
    else if(cmos_vsync_dd[0]==1'b1 && cmos_vsync_dd[1]==1'b0)begin
        ready <= 1'b1;
    end
end

//--------------------cnt_data--------------------
always @(posedge cmos_pclk)begin
    if(rst == 1'b1)begin
        cnt_data <= 'd0;
    end
    else if(cmos_cfg_done==1'b0)begin
        cnt_data <= 'd0;
    end
    else if(cmos_href==1'b1 && ready==1'b1)begin
        cnt_data <= cnt_data + 1'b1;
    end
    else begin
        cnt_data <= 'd0;
    end
end

//--------------------cmos_capture_data--------------------
always @(posedge cmos_pclk)begin
    if(rst == 1'b1)begin
        cmos_capture_data <= 'd0;
    end
    else if(cmos_cfg_done==1'b0)begin
        cmos_capture_data <= 'd0;
    end
    else if(cmos_href==1'b1 && ready==1'b1)begin
        cmos_capture_data <= {cmos_capture_data[7:0],cmos_data};
    end
    else begin
        cmos_capture_data <= 'd0;
    end
end

//--------------------cmos_data_vld_r--------------------
always @(posedge cmos_pclk)begin
    if(rst == 1'b1)begin
        cmos_data_vld_r <= 1'd0;
    end
    else if(cnt_data[0]==1'b1)begin
        cmos_data_vld_r <= 1'b1;
    end
    else begin
        cmos_data_vld_r <= 1'b0;
    end
end

assign rgb_r = cmos_capture_data[15:11];
assign rgb_g = cmos_capture_data[10:5];
assign rgb_b = cmos_capture_data[4:0];

assign din = {{rgb_r,rgb_r[2:0]},{rgb_g,rgb_g[1:0]},{rgb_b,rgb_b[2:0]}};



// wire  [63:0]probe0;

// assign probe0 = {
// 	cnt_data        	,//è®¡æ•°å½“å‰å·²ç»æ¥æ”¶äº†å¤šå°‘ä»cmosä¼ æ¥çš„æ•°æ?
// 	din             	,//å†™å…¥bufferçš?32ä½æ•°æ®ï¼Œç”±rgb565è½¬æ¢è€Œæ¥çš„æ•°æ?
// 	cmos_vsync_dd   	,//cmos_vsync å»¶æ—¶ä¿¡å·
// 	ready           	,//å‡†å¤‡å¥½æ¥æ”¶æ•°æ®ï¼ˆä¸?å¸§å®Œæ•´çš„æ•°æ®ï¼?
// 	cmos_data_vld_r   	,//æ•æ‰åˆ°çš„æ•°æ®æœ‰æ•ˆä¿¡å·
// 	cmos_vsync          ,//cmos åœºåŒæ­¥ä¿¡å?
//     cmos_cfg_done       ,
// 	cmos_href           ,//cmos è¡ŒåŒæ­¥ä¿¡å?
// 	cmos_data            //cmos æ•°æ®      
// };

// ila_0 inst_ila_0 (
//   .clk(cmos_pclk), // input wire clk


//   .probe0(probe0) // input wire [63:0] probe0
// );

endmodule