#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16d2000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16a0320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16a7a90 .functor NOT 1, L_0x16fdd80, C4<0>, C4<0>, C4<0>;
L_0x16fdb60 .functor XOR 2, L_0x16fda00, L_0x16fdac0, C4<00>, C4<00>;
L_0x16fdc70 .functor XOR 2, L_0x16fdb60, L_0x16fdbd0, C4<00>, C4<00>;
v0x16fa460_0 .net *"_ivl_10", 1 0, L_0x16fdbd0;  1 drivers
v0x16fa560_0 .net *"_ivl_12", 1 0, L_0x16fdc70;  1 drivers
v0x16fa640_0 .net *"_ivl_2", 1 0, L_0x16fd940;  1 drivers
v0x16fa700_0 .net *"_ivl_4", 1 0, L_0x16fda00;  1 drivers
v0x16fa7e0_0 .net *"_ivl_6", 1 0, L_0x16fdac0;  1 drivers
v0x16fa910_0 .net *"_ivl_8", 1 0, L_0x16fdb60;  1 drivers
v0x16fa9f0_0 .net "a", 0 0, v0x16f83a0_0;  1 drivers
v0x16faa90_0 .net "b", 0 0, v0x16f8440_0;  1 drivers
v0x16fab30_0 .net "c", 0 0, v0x16f84e0_0;  1 drivers
v0x16fabd0_0 .var "clk", 0 0;
v0x16fac70_0 .net "d", 0 0, v0x16f8620_0;  1 drivers
v0x16fad10_0 .net "out_pos_dut", 0 0, L_0x16fd7b0;  1 drivers
v0x16fadb0_0 .net "out_pos_ref", 0 0, L_0x16fc3f0;  1 drivers
v0x16fae50_0 .net "out_sop_dut", 0 0, L_0x16fcc60;  1 drivers
v0x16faef0_0 .net "out_sop_ref", 0 0, L_0x16d3510;  1 drivers
v0x16faf90_0 .var/2u "stats1", 223 0;
v0x16fb030_0 .var/2u "strobe", 0 0;
v0x16fb1e0_0 .net "tb_match", 0 0, L_0x16fdd80;  1 drivers
v0x16fb2b0_0 .net "tb_mismatch", 0 0, L_0x16a7a90;  1 drivers
v0x16fb350_0 .net "wavedrom_enable", 0 0, v0x16f88f0_0;  1 drivers
v0x16fb420_0 .net "wavedrom_title", 511 0, v0x16f8990_0;  1 drivers
L_0x16fd940 .concat [ 1 1 0 0], L_0x16fc3f0, L_0x16d3510;
L_0x16fda00 .concat [ 1 1 0 0], L_0x16fc3f0, L_0x16d3510;
L_0x16fdac0 .concat [ 1 1 0 0], L_0x16fd7b0, L_0x16fcc60;
L_0x16fdbd0 .concat [ 1 1 0 0], L_0x16fc3f0, L_0x16d3510;
L_0x16fdd80 .cmp/eeq 2, L_0x16fd940, L_0x16fdc70;
S_0x16a47c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16a0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16a7e70 .functor AND 1, v0x16f84e0_0, v0x16f8620_0, C4<1>, C4<1>;
L_0x16a8250 .functor NOT 1, v0x16f83a0_0, C4<0>, C4<0>, C4<0>;
L_0x16a8630 .functor NOT 1, v0x16f8440_0, C4<0>, C4<0>, C4<0>;
L_0x16a88b0 .functor AND 1, L_0x16a8250, L_0x16a8630, C4<1>, C4<1>;
L_0x16bfaf0 .functor AND 1, L_0x16a88b0, v0x16f84e0_0, C4<1>, C4<1>;
L_0x16d3510 .functor OR 1, L_0x16a7e70, L_0x16bfaf0, C4<0>, C4<0>;
L_0x16fb870 .functor NOT 1, v0x16f8440_0, C4<0>, C4<0>, C4<0>;
L_0x16fb8e0 .functor OR 1, L_0x16fb870, v0x16f8620_0, C4<0>, C4<0>;
L_0x16fb9f0 .functor AND 1, v0x16f84e0_0, L_0x16fb8e0, C4<1>, C4<1>;
L_0x16fbab0 .functor NOT 1, v0x16f83a0_0, C4<0>, C4<0>, C4<0>;
L_0x16fbb80 .functor OR 1, L_0x16fbab0, v0x16f8440_0, C4<0>, C4<0>;
L_0x16fbbf0 .functor AND 1, L_0x16fb9f0, L_0x16fbb80, C4<1>, C4<1>;
L_0x16fbd70 .functor NOT 1, v0x16f8440_0, C4<0>, C4<0>, C4<0>;
L_0x16fbde0 .functor OR 1, L_0x16fbd70, v0x16f8620_0, C4<0>, C4<0>;
L_0x16fbd00 .functor AND 1, v0x16f84e0_0, L_0x16fbde0, C4<1>, C4<1>;
L_0x16fbf70 .functor NOT 1, v0x16f83a0_0, C4<0>, C4<0>, C4<0>;
L_0x16fc070 .functor OR 1, L_0x16fbf70, v0x16f8620_0, C4<0>, C4<0>;
L_0x16fc130 .functor AND 1, L_0x16fbd00, L_0x16fc070, C4<1>, C4<1>;
L_0x16fc2e0 .functor XNOR 1, L_0x16fbbf0, L_0x16fc130, C4<0>, C4<0>;
v0x16a73c0_0 .net *"_ivl_0", 0 0, L_0x16a7e70;  1 drivers
v0x16a77c0_0 .net *"_ivl_12", 0 0, L_0x16fb870;  1 drivers
v0x16a7ba0_0 .net *"_ivl_14", 0 0, L_0x16fb8e0;  1 drivers
v0x16a7f80_0 .net *"_ivl_16", 0 0, L_0x16fb9f0;  1 drivers
v0x16a8360_0 .net *"_ivl_18", 0 0, L_0x16fbab0;  1 drivers
v0x16a8740_0 .net *"_ivl_2", 0 0, L_0x16a8250;  1 drivers
v0x16a89c0_0 .net *"_ivl_20", 0 0, L_0x16fbb80;  1 drivers
v0x16f6910_0 .net *"_ivl_24", 0 0, L_0x16fbd70;  1 drivers
v0x16f69f0_0 .net *"_ivl_26", 0 0, L_0x16fbde0;  1 drivers
v0x16f6ad0_0 .net *"_ivl_28", 0 0, L_0x16fbd00;  1 drivers
v0x16f6bb0_0 .net *"_ivl_30", 0 0, L_0x16fbf70;  1 drivers
v0x16f6c90_0 .net *"_ivl_32", 0 0, L_0x16fc070;  1 drivers
v0x16f6d70_0 .net *"_ivl_36", 0 0, L_0x16fc2e0;  1 drivers
L_0x7f6b4ef30018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16f6e30_0 .net *"_ivl_38", 0 0, L_0x7f6b4ef30018;  1 drivers
v0x16f6f10_0 .net *"_ivl_4", 0 0, L_0x16a8630;  1 drivers
v0x16f6ff0_0 .net *"_ivl_6", 0 0, L_0x16a88b0;  1 drivers
v0x16f70d0_0 .net *"_ivl_8", 0 0, L_0x16bfaf0;  1 drivers
v0x16f71b0_0 .net "a", 0 0, v0x16f83a0_0;  alias, 1 drivers
v0x16f7270_0 .net "b", 0 0, v0x16f8440_0;  alias, 1 drivers
v0x16f7330_0 .net "c", 0 0, v0x16f84e0_0;  alias, 1 drivers
v0x16f73f0_0 .net "d", 0 0, v0x16f8620_0;  alias, 1 drivers
v0x16f74b0_0 .net "out_pos", 0 0, L_0x16fc3f0;  alias, 1 drivers
v0x16f7570_0 .net "out_sop", 0 0, L_0x16d3510;  alias, 1 drivers
v0x16f7630_0 .net "pos0", 0 0, L_0x16fbbf0;  1 drivers
v0x16f76f0_0 .net "pos1", 0 0, L_0x16fc130;  1 drivers
L_0x16fc3f0 .functor MUXZ 1, L_0x7f6b4ef30018, L_0x16fbbf0, L_0x16fc2e0, C4<>;
S_0x16f7870 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16a0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x16f83a0_0 .var "a", 0 0;
v0x16f8440_0 .var "b", 0 0;
v0x16f84e0_0 .var "c", 0 0;
v0x16f8580_0 .net "clk", 0 0, v0x16fabd0_0;  1 drivers
v0x16f8620_0 .var "d", 0 0;
v0x16f8710_0 .var/2u "fail", 0 0;
v0x16f87b0_0 .var/2u "fail1", 0 0;
v0x16f8850_0 .net "tb_match", 0 0, L_0x16fdd80;  alias, 1 drivers
v0x16f88f0_0 .var "wavedrom_enable", 0 0;
v0x16f8990_0 .var "wavedrom_title", 511 0;
E_0x16b33b0/0 .event negedge, v0x16f8580_0;
E_0x16b33b0/1 .event posedge, v0x16f8580_0;
E_0x16b33b0 .event/or E_0x16b33b0/0, E_0x16b33b0/1;
S_0x16f7ba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x16f7870;
 .timescale -12 -12;
v0x16f7de0_0 .var/2s "i", 31 0;
E_0x16b3250 .event posedge, v0x16f8580_0;
S_0x16f7ee0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x16f7870;
 .timescale -12 -12;
v0x16f80e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16f81c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x16f7870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16f8b70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16a0320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16fc5a0 .functor AND 1, v0x16f84e0_0, v0x16f8620_0, C4<1>, C4<1>;
L_0x16fc850 .functor NOT 1, v0x16f83a0_0, C4<0>, C4<0>, C4<0>;
L_0x16fc8e0 .functor NOT 1, v0x16f8440_0, C4<0>, C4<0>, C4<0>;
L_0x16fca60 .functor AND 1, L_0x16fc850, L_0x16fc8e0, C4<1>, C4<1>;
L_0x16fcba0 .functor AND 1, L_0x16fca60, v0x16f84e0_0, C4<1>, C4<1>;
L_0x16fcc60 .functor OR 1, L_0x16fc5a0, L_0x16fcba0, C4<0>, C4<0>;
L_0x16fce00 .functor NOT 1, v0x16f8440_0, C4<0>, C4<0>, C4<0>;
L_0x16fce70 .functor OR 1, L_0x16fce00, v0x16f8620_0, C4<0>, C4<0>;
L_0x16fcf80 .functor AND 1, v0x16f84e0_0, L_0x16fce70, C4<1>, C4<1>;
L_0x16fd040 .functor NOT 1, v0x16f83a0_0, C4<0>, C4<0>, C4<0>;
L_0x16fd220 .functor OR 1, L_0x16fd040, v0x16f8440_0, C4<0>, C4<0>;
L_0x16fd290 .functor AND 1, L_0x16fcf80, L_0x16fd220, C4<1>, C4<1>;
L_0x16fd410 .functor NOT 1, v0x16f83a0_0, C4<0>, C4<0>, C4<0>;
L_0x16fd480 .functor OR 1, L_0x16fd410, v0x16f8620_0, C4<0>, C4<0>;
L_0x16fd3a0 .functor AND 1, v0x16f84e0_0, L_0x16fd480, C4<1>, C4<1>;
L_0x16fd610 .functor XNOR 1, L_0x16fd290, L_0x16fd3a0, C4<0>, C4<0>;
v0x16f8d30_0 .net *"_ivl_12", 0 0, L_0x16fce00;  1 drivers
v0x16f8e10_0 .net *"_ivl_14", 0 0, L_0x16fce70;  1 drivers
v0x16f8ef0_0 .net *"_ivl_16", 0 0, L_0x16fcf80;  1 drivers
v0x16f8fe0_0 .net *"_ivl_18", 0 0, L_0x16fd040;  1 drivers
v0x16f90c0_0 .net *"_ivl_2", 0 0, L_0x16fc850;  1 drivers
v0x16f91f0_0 .net *"_ivl_20", 0 0, L_0x16fd220;  1 drivers
v0x16f92d0_0 .net *"_ivl_24", 0 0, L_0x16fd410;  1 drivers
v0x16f93b0_0 .net *"_ivl_26", 0 0, L_0x16fd480;  1 drivers
v0x16f9490_0 .net *"_ivl_30", 0 0, L_0x16fd610;  1 drivers
L_0x7f6b4ef30060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16f95e0_0 .net *"_ivl_32", 0 0, L_0x7f6b4ef30060;  1 drivers
v0x16f96c0_0 .net *"_ivl_4", 0 0, L_0x16fc8e0;  1 drivers
v0x16f97a0_0 .net *"_ivl_6", 0 0, L_0x16fca60;  1 drivers
v0x16f9880_0 .net "a", 0 0, v0x16f83a0_0;  alias, 1 drivers
v0x16f9920_0 .net "b", 0 0, v0x16f8440_0;  alias, 1 drivers
v0x16f9a10_0 .net "c", 0 0, v0x16f84e0_0;  alias, 1 drivers
v0x16f9b00_0 .net "d", 0 0, v0x16f8620_0;  alias, 1 drivers
v0x16f9bf0_0 .net "out_pos", 0 0, L_0x16fd7b0;  alias, 1 drivers
v0x16f9dc0_0 .net "out_sop", 0 0, L_0x16fcc60;  alias, 1 drivers
v0x16f9e80_0 .net "pos0", 0 0, L_0x16fd290;  1 drivers
v0x16f9f40_0 .net "pos1", 0 0, L_0x16fd3a0;  1 drivers
v0x16fa000_0 .net "sop1", 0 0, L_0x16fc5a0;  1 drivers
v0x16fa0c0_0 .net "sop2", 0 0, L_0x16fcba0;  1 drivers
L_0x16fd7b0 .functor MUXZ 1, L_0x7f6b4ef30060, L_0x16fd290, L_0x16fd610, C4<>;
S_0x16fa240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16a0320;
 .timescale -12 -12;
E_0x169c9f0 .event anyedge, v0x16fb030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16fb030_0;
    %nor/r;
    %assign/vec4 v0x16fb030_0, 0;
    %wait E_0x169c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16f7870;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f8710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f87b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16f7870;
T_4 ;
    %wait E_0x16b33b0;
    %load/vec4 v0x16f8850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16f8710_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16f7870;
T_5 ;
    %wait E_0x16b3250;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %wait E_0x16b3250;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %wait E_0x16b3250;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %wait E_0x16b3250;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %wait E_0x16b3250;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %wait E_0x16b3250;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %wait E_0x16b3250;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %wait E_0x16b3250;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %wait E_0x16b3250;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %wait E_0x16b3250;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %wait E_0x16b3250;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %wait E_0x16b3250;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %wait E_0x16b3250;
    %load/vec4 v0x16f8710_0;
    %store/vec4 v0x16f87b0_0, 0, 1;
    %fork t_1, S_0x16f7ba0;
    %jmp t_0;
    .scope S_0x16f7ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16f7de0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16f7de0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x16b3250;
    %load/vec4 v0x16f7de0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16f7de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16f7de0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x16f7870;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16b33b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16f8620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f84e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f8440_0, 0;
    %assign/vec4 v0x16f83a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x16f8710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x16f87b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16a0320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16fabd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16fb030_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16a0320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16fabd0_0;
    %inv;
    %store/vec4 v0x16fabd0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16a0320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16f8580_0, v0x16fb2b0_0, v0x16fa9f0_0, v0x16faa90_0, v0x16fab30_0, v0x16fac70_0, v0x16faef0_0, v0x16fae50_0, v0x16fadb0_0, v0x16fad10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16a0320;
T_9 ;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16a0320;
T_10 ;
    %wait E_0x16b33b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16faf90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16faf90_0, 4, 32;
    %load/vec4 v0x16fb1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16faf90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16faf90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16faf90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16faef0_0;
    %load/vec4 v0x16faef0_0;
    %load/vec4 v0x16fae50_0;
    %xor;
    %load/vec4 v0x16faef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16faf90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16faf90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16fadb0_0;
    %load/vec4 v0x16fadb0_0;
    %load/vec4 v0x16fad10_0;
    %xor;
    %load/vec4 v0x16fadb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16faf90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x16faf90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16faf90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response9/top_module.sv";
