Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jul  2 21:29:30 2021
| Host         : LAPTOP-SU622C9Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           24 |
| Yes          | No                    | No                     |              40 |           10 |
| Yes          | No                    | Yes                    |             992 |          571 |
| Yes          | Yes                   | No                     |              40 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------------------------------+---------------------------------------+------------------+----------------+
|                Clock Signal               |                     Enable Signal                    |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-------------------------------------------+------------------------------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                            |                                                      |                                       |                2 |              5 |
|  chip_inst/FSM_sequential_state_reg[3][1] |                                                      | io_manager_inst/SR[0]                 |                6 |             11 |
|  clk_IBUF_BUFG                            |                                                      | io_manager_inst/SR[0]                 |                6 |             17 |
|  clk_IBUF_BUFG                            | io_manager_inst/bd0/buffer[0]_i_1__0_n_0             |                                       |                5 |             20 |
|  clk_IBUF_BUFG                            | io_manager_inst/bdr/buffer[0]_i_1_n_0                |                                       |                5 |             20 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[13][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               20 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[11][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               18 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[12][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               19 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[14][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               20 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[15][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               21 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[16][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               17 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[17][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               20 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[18][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               18 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[23][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               18 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[22][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               19 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[8][31]_i_1_n_0  | io_manager_inst/SR[0]                 |               20 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[27][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               22 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[9][31]_i_1_n_0  | io_manager_inst/SR[0]                 |               20 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[5][31]_i_1_n_0  | io_manager_inst/SR[0]                 |               16 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[2][31]_i_1_n_0  | io_manager_inst/SR[0]                 |               15 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[31][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               19 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[28][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               21 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[20][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               16 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[26][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               21 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[29][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               19 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[3][31]_i_1_n_0  | io_manager_inst/SR[0]                 |               16 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[4][31]_i_1_n_0  | io_manager_inst/SR[0]                 |               13 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[6][31]_i_1_n_0  | io_manager_inst/SR[0]                 |               15 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[7][31]_i_1_n_0  | io_manager_inst/SR[0]                 |               16 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[30][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               19 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[21][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               17 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[24][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               18 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[25][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               19 |             32 |
|  cpu_clk                                  |                                                      | io_manager_inst/SR[0]                 |               12 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[19][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               20 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register                 | io_manager_inst/SR[0]                 |               18 |             32 |
|  cpu_clk                                  | chip_inst/cpu/datapath/regs/register[10][31]_i_1_n_0 | io_manager_inst/SR[0]                 |               21 |             32 |
|  clk_IBUF_BUFG                            | io_manager_inst/bdr/reset_cnt                        | io_manager_inst/bdr/reset_cnt_reg[39] |               10 |             40 |
+-------------------------------------------+------------------------------------------------------+---------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 11     |                     1 |
| 16+    |                    36 |
+--------+-----------------------+


