Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec  4 11:34:11 2022
| Host         : LAPTOP-6SUECPCS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Snake_part2_control_sets_placed.rpt
| Design       : Snake_part2
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   179 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             606 |          187 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+
|        Clock Signal        |           Enable Signal           |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+
|  vga_sync_int/update       |                                   |                             |                1 |              3 |         3.00 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/CEA2                 | main_snake/headx[9]_i_1_n_0 |                3 |              6 |         2.00 |
|  update_reg_reg_BUFG[2]    |                                   |                             |                4 |              7 |         1.75 |
|  update_reg_reg_BUFG[2]    | main_snake/length[4]_i_1_n_0      | main_snake/headx[9]_i_1_n_0 |                3 |              8 |         2.67 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/direction_reg[0]     | main_snake/headx[9]_i_1_n_0 |                6 |              9 |         1.50 |
|  clk_25M_gen/inst/clk_out1 | vga_sync_int/v_count0             |                             |                3 |             10 |         3.33 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/apple_eaten_reg_6    | main_snake/headx[9]_i_1_n_0 |                7 |             16 |         2.29 |
|  update_reg_reg_BUFG[2]    | main_snake/section3x[9]_i_1_n_0   | main_snake/headx[9]_i_1_n_0 |                9 |             18 |         2.00 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/headx[9]_i_4_0       | main_snake/headx[9]_i_1_n_0 |                8 |             18 |         2.25 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[3]        | main_snake/headx[9]_i_1_n_0 |                4 |             18 |         4.50 |
|  update_reg_reg_BUFG[2]    | main_snake/section29x[9]_i_1_n_0  | main_snake/headx[9]_i_1_n_0 |                8 |             19 |         2.38 |
|  update_reg_reg_BUFG[2]    | main_snake/section5x[9]_i_1_n_0   | main_snake/headx[9]_i_1_n_0 |                7 |             19 |         2.71 |
|  update_reg_reg_BUFG[2]    | main_snake/section7x[9]_i_1_n_0   | main_snake/headx[9]_i_1_n_0 |                4 |             19 |         4.75 |
|  update_reg_reg_BUFG[2]    | main_snake/section9x[9]_i_1_n_0   | main_snake/headx[9]_i_1_n_0 |                8 |             19 |         2.38 |
|  update_reg_reg_BUFG[2]    | main_snake/section11x[9]_i_1_n_0  | main_snake/headx[9]_i_1_n_0 |                7 |             19 |         2.71 |
|  update_reg_reg_BUFG[2]    | main_snake/section13x[9]_i_1_n_0  | main_snake/headx[9]_i_1_n_0 |                8 |             19 |         2.38 |
|  update_reg_reg_BUFG[2]    | main_snake/section17x[9]_i_1_n_0  | main_snake/headx[9]_i_1_n_0 |                8 |             19 |         2.38 |
|  update_reg_reg_BUFG[2]    | main_snake/section19x[9]_i_1_n_0  | main_snake/headx[9]_i_1_n_0 |                6 |             19 |         3.17 |
|  update_reg_reg_BUFG[2]    | main_snake/section21x[9]_i_1_n_0  | main_snake/headx[9]_i_1_n_0 |                7 |             19 |         2.71 |
|  update_reg_reg_BUFG[2]    | main_snake/section25x[9]_i_1_n_0  | main_snake/headx[9]_i_1_n_0 |                6 |             19 |         3.17 |
|  update_reg_reg_BUFG[2]    | main_snake/section23x[9]_i_1_n_0  | main_snake/headx[9]_i_1_n_0 |                5 |             19 |         3.80 |
|  update_reg_reg_BUFG[2]    | main_snake/section27x[9]_i_1_n_0  | main_snake/headx[9]_i_1_n_0 |                8 |             19 |         2.38 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[3]_rep_0  | main_snake/headx[9]_i_1_n_0 |                5 |             19 |         3.80 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[1]        | main_snake/headx[9]_i_1_n_0 |                6 |             19 |         3.17 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[2]_rep__0 | main_snake/headx[9]_i_1_n_0 |                4 |             19 |         4.75 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[4]_rep    | main_snake/headx[9]_i_1_n_0 |                4 |             19 |         4.75 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[4]_rep_0  | main_snake/headx[9]_i_1_n_0 |                3 |             19 |         6.33 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[3]_rep    | main_snake/headx[9]_i_1_n_0 |                5 |             19 |         3.80 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[4]_rep_1  | main_snake/headx[9]_i_1_n_0 |                5 |             19 |         3.80 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[3]_2      | main_snake/headx[9]_i_1_n_0 |                4 |             19 |         4.75 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[4]_0      | main_snake/headx[9]_i_1_n_0 |                4 |             19 |         4.75 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[4]_rep_3  | main_snake/headx[9]_i_1_n_0 |                3 |             19 |         6.33 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[4]_rep_4  | main_snake/headx[9]_i_1_n_0 |                5 |             19 |         3.80 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[4]        | main_snake/headx[9]_i_1_n_0 |                4 |             19 |         4.75 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[3]_1      | main_snake/headx[9]_i_1_n_0 |                5 |             19 |         3.80 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[4]_rep_2  | main_snake/headx[9]_i_1_n_0 |                4 |             19 |         4.75 |
|  update_reg_reg_BUFG[2]    | vga_sync_int/length_reg[4]_rep__0 | main_snake/headx[9]_i_1_n_0 |                4 |             19 |         4.75 |
|  clk_25M_gen/inst/clk_out1 |                                   |                             |               15 |             51 |         3.40 |
+----------------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+


