

================================================================
== Vitis HLS Report for 'operator_ls_assign_256u_uint_256u_void'
================================================================
* Date:           Mon Aug 23 09:43:59 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.836 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          -|          -|     4|        no|
        |- Loop 2  |        3|        3|         1|          -|          -|     4|        no|
        |- Loop 3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4132|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      120|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      245|    -|
|Register             |        -|     -|     1259|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1259|     4497|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_64_1_1_U93  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U94  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U95  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U96  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U97  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U98  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0| 120|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln254_fu_637_p2     |         +|   0|  0|    12|           5|           5|
    |add_ln29_fu_393_p2      |         +|   0|  0|     9|           2|           1|
    |add_ln48_fu_613_p2      |         +|   0|  0|     9|           2|           2|
    |add_ln50_fu_593_p2      |         +|   0|  0|    26|          19|          19|
    |add_ln885_fu_837_p2     |         +|   0|  0|    21|          14|           1|
    |i_57_fu_325_p2          |         +|   0|  0|    10|           3|           1|
    |i_59_fu_566_p2          |         +|   0|  0|    71|          64|           1|
    |sub_i_i_fu_509_p2       |         -|   0|  0|    66|           3|          59|
    |sub_ln213_fu_365_p2     |         -|   0|  0|    71|          64|          64|
    |icmp_ln211_fu_331_p2    |      icmp|   0|  0|     9|           3|           4|
    |icmp_ln252_2_fu_572_p2  |      icmp|   0|  0|    29|          64|          64|
    |icmp_ln252_fu_528_p2    |      icmp|   0|  0|    26|          58|           3|
    |icmp_ln29_fu_467_p2     |      icmp|   0|  0|     8|           2|           2|
    |icmp_ln885_fu_777_p2    |      icmp|   0|  0|     9|           5|           1|
    |k1_fu_371_p2            |      icmp|   0|  0|    29|          64|          64|
    |k2_fu_381_p2            |      icmp|   0|  0|    29|          64|          64|
    |lshr_ln254_fu_654_p2    |      lshr|   0|  0|   950|         256|         256|
    |lshr_ln255_fu_715_p2    |      lshr|   0|  0|   182|          64|          64|
    |k_14_fu_387_p2          |        or|   0|  0|     2|           1|           1|
    |or_ln254_fu_673_p2      |        or|   0|  0|    63|          63|          63|
    |shl_ln254_fu_664_p2     |       shl|   0|  0|   182|          64|          64|
    |shl_ln885_2_fu_771_p2   |       shl|   0|  0|  2132|         504|         504|
    |shl_ln885_fu_753_p2     |       shl|   0|  0|   179|          32|          63|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    |empty_155_fu_519_p2     |       xor|   0|  0|     6|           6|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0|  4132|        1427|        1374|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_phi_mux_r_word_num_bits_0_4_phi_fu_312_p6  |   9|          2|   64|        128|
    |ap_phi_mux_r_word_num_bits_1_4_phi_fu_299_p6  |   9|          2|   64|        128|
    |ap_phi_mux_r_word_num_bits_2_4_phi_fu_286_p6  |   9|          2|   64|        128|
    |ap_phi_mux_r_word_num_bits_3_4_phi_fu_273_p6  |   9|          2|   64|        128|
    |carry_reg_258                                 |   9|          2|   63|        126|
    |i_58_reg_247                                  |   9|          2|   64|        128|
    |i_reg_213                                     |   9|          2|    3|          6|
    |k_reg_224                                     |   9|          2|    1|          2|
    |phi_ln29_reg_236                              |   9|          2|    2|          4|
    |r_word_num_bits_0_2_fu_136                    |   9|          2|   64|        128|
    |r_word_num_bits_0_4_reg_308                   |  14|          3|   64|        192|
    |r_word_num_bits_1_2_fu_140                    |   9|          2|   64|        128|
    |r_word_num_bits_1_4_reg_295                   |  14|          3|   64|        192|
    |r_word_num_bits_2_2_fu_144                    |   9|          2|   64|        128|
    |r_word_num_bits_2_4_reg_282                   |  14|          3|   64|        192|
    |r_word_num_bits_3_2_fu_148                    |   9|          2|   64|        128|
    |r_word_num_bits_3_4_reg_269                   |  14|          3|   64|        192|
    |state_address0                                |  14|          3|   14|         42|
    |state_we0                                     |   9|          2|   31|         62|
    |state_we1                                     |   9|          2|   32|         64|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 245|         53|  980|       2234|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln48_reg_1026                  |   2|   0|    2|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |carry_reg_258                      |  63|   0|   63|          0|
    |i_58_reg_247                       |  64|   0|   64|          0|
    |i_reg_213                          |   3|   0|    3|          0|
    |icmp_ln252_2_reg_1012              |   1|   0|    1|          0|
    |icmp_ln252_reg_965                 |   1|   0|    1|          0|
    |k_reg_224                          |   1|   0|    1|          0|
    |phi_ln29_reg_236                   |   2|   0|    2|          0|
    |r_word_num_bits_0_0_fu_120         |  64|   0|   64|          0|
    |r_word_num_bits_0_2_fu_136         |  64|   0|   64|          0|
    |r_word_num_bits_0_2_load_reg_1030  |  64|   0|   64|          0|
    |r_word_num_bits_0_4_reg_308        |  64|   0|   64|          0|
    |r_word_num_bits_1_0_fu_124         |  64|   0|   64|          0|
    |r_word_num_bits_1_2_fu_140         |  64|   0|   64|          0|
    |r_word_num_bits_1_2_load_reg_1035  |  64|   0|   64|          0|
    |r_word_num_bits_1_4_reg_295        |  64|   0|   64|          0|
    |r_word_num_bits_2_0_fu_128         |  64|   0|   64|          0|
    |r_word_num_bits_2_2_fu_144         |  64|   0|   64|          0|
    |r_word_num_bits_2_2_load_reg_1040  |  64|   0|   64|          0|
    |r_word_num_bits_2_4_reg_282        |  64|   0|   64|          0|
    |r_word_num_bits_3_0_fu_132         |  64|   0|   64|          0|
    |r_word_num_bits_3_2_fu_148         |  64|   0|   64|          0|
    |r_word_num_bits_3_2_load_reg_1045  |  64|   0|   64|          0|
    |r_word_num_bits_3_4_reg_269        |  64|   0|   64|          0|
    |s_reg_878                          |   6|   0|    6|          0|
    |sub_i_i_cast_reg_955               |  64|   0|   64|          0|
    |trunc_ln30_reg_1002                |   2|   0|    2|          0|
    |trunc_ln50_18_reg_997              |   5|   0|    5|          0|
    |trunc_ln50_20_reg_1016             |   2|   0|    2|          0|
    |zext_ln247_reg_950                 |   6|   0|   64|         58|
    |zext_ln252_reg_960                 |   6|   0|   64|         58|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1259|   0| 1375|        116|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  operator<<=<256u, uint<256u>, void>|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  operator<<=<256u, uint<256u>, void>|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  operator<<=<256u, uint<256u>, void>|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  operator<<=<256u, uint<256u>, void>|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  operator<<=<256u, uint<256u>, void>|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  operator<<=<256u, uint<256u>, void>|  return value|
|state_address0  |  out|   14|   ap_memory|                                state|         array|
|state_ce0       |  out|    1|   ap_memory|                                state|         array|
|state_we0       |  out|   32|   ap_memory|                                state|         array|
|state_d0        |  out|  256|   ap_memory|                                state|         array|
|state_q0        |   in|  256|   ap_memory|                                state|         array|
|state_address1  |  out|   14|   ap_memory|                                state|         array|
|state_ce1       |  out|    1|   ap_memory|                                state|         array|
|state_we1       |  out|   32|   ap_memory|                                state|         array|
|state_d1        |  out|  256|   ap_memory|                                state|         array|
|x               |   in|   19|     ap_none|                                    x|        scalar|
|p_read          |   in|   64|     ap_none|                               p_read|        scalar|
|p_read1         |   in|   64|     ap_none|                              p_read1|        scalar|
|p_read2         |   in|   64|     ap_none|                              p_read2|        scalar|
|p_read3         |   in|   64|     ap_none|                              p_read3|        scalar|
+----------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 6 3 
3 --> 3 6 4 
4 --> 5 
5 --> 6 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read37 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3"   --->   Operation 7 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read26 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2"   --->   Operation 8 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read15 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1"   --->   Operation 9 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_12 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 10 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %x"   --->   Operation 11 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s = trunc i64 %p_read_12"   --->   Operation 12 'trunc' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 14 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i" [./intx/int128.hpp:211]   --->   Operation 15 'br' 'br_ln211' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i3 %i_57, void %.split2, i3 0, void %memset.loop2"   --->   Operation 16 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%k = phi i1 %k_14, void %.split2, i1 0, void %memset.loop2"   --->   Operation 17 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.71ns)   --->   "%i_57 = add i3 %i, i3 1" [./intx/int128.hpp:211]   --->   Operation 18 'add' 'i_57' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.56ns)   --->   "%icmp_ln211 = icmp_eq  i3 %i, i3 4" [./intx/int128.hpp:211]   --->   Operation 19 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %.split2, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i" [./intx/int128.hpp:211]   --->   Operation 21 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i" [./intx/intx.hpp:50]   --->   Operation 22 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.54ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_12, i64 %p_read15, i64 %p_read26, i64 %p_read37, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 23 'mux' 'tmp' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 256, i64 0, i64 0, i64 0, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 24 'mux' 'tmp_s' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%sub_ln213 = sub i64 %tmp, i64 %tmp_s" [./intx/int128.hpp:213]   --->   Operation 25 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %tmp, i64 %tmp_s" [./intx/int128.hpp:214]   --->   Operation 26 'icmp' 'k1' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %k" [./intx/int128.hpp:215]   --->   Operation 27 'zext' 'zext_ln215' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.14ns)   --->   "%k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215" [./intx/int128.hpp:215]   --->   Operation 28 'icmp' 'k2' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.14ns)   --->   "%k_14 = or i1 %k1, i1 %k2" [./intx/int128.hpp:217]   --->   Operation 29 'or' 'k_14' <Predicate = (!icmp_ln211)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.50ns)   --->   "%br_ln285 = br i1 %k, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit, void %branch0.preheader" [./intx/intx.hpp:285]   --->   Operation 31 'br' 'br_ln285' <Predicate = (icmp_ln211)> <Delay = 0.50>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_0 = alloca i32 1"   --->   Operation 32 'alloca' 'r_word_num_bits_0_0' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_0 = alloca i32 1"   --->   Operation 33 'alloca' 'r_word_num_bits_1_0' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_0 = alloca i32 1"   --->   Operation 34 'alloca' 'r_word_num_bits_2_0' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_0 = alloca i32 1"   --->   Operation 35 'alloca' 'r_word_num_bits_3_0' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.46ns)   --->   "%br_ln0 = br void %branch0"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln211 & k)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.93>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 %add_ln29, void %branch0, i2 0, void %branch0.preheader" [./intx/intx.hpp:29]   --->   Operation 37 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 38 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_0_load = load i64 %r_word_num_bits_0_0"   --->   Operation 39 'load' 'r_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_0_load = load i64 %r_word_num_bits_1_0"   --->   Operation 40 'load' 'r_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_0_load = load i64 %r_word_num_bits_2_0"   --->   Operation 41 'load' 'r_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_0_load = load i64 %r_word_num_bits_3_0"   --->   Operation 42 'load' 'r_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.54ns)   --->   "%r_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %r_word_num_bits_0_0_load, i64 %r_word_num_bits_0_0_load, i64 %r_word_num_bits_0_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 43 'mux' 'r_word_num_bits_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.54ns)   --->   "%r_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_1_0_load, i64 0, i64 %r_word_num_bits_1_0_load, i64 %r_word_num_bits_1_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 44 'mux' 'r_word_num_bits_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.54ns)   --->   "%r_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_2_0_load, i64 %r_word_num_bits_2_0_load, i64 0, i64 %r_word_num_bits_2_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 45 'mux' 'r_word_num_bits_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.54ns)   --->   "%r_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_3_0_load, i64 %r_word_num_bits_3_0_load, i64 %r_word_num_bits_3_0_load, i64 0, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 46 'mux' 'r_word_num_bits_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 47 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_154 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 48 'speclooptripcount' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_3_1, i64 %r_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 49 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_2_1, i64 %r_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 50 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_1_1, i64 %r_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 51 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_0_1, i64 %r_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 52 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i" [./intx/intx.hpp:29]   --->   Operation 53 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i6 %s" [./intx/intx.hpp:247]   --->   Operation 54 'zext' 'zext_ln247' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_read_12, i32 6, i32 63" [./intx/intx.hpp:248]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i58 %trunc_ln" [./intx/intx.hpp:248]   --->   Operation 56 'zext' 'zext_ln248' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.33ns)   --->   "%sub_i_i = sub i59 4, i59 %zext_ln248" [./intx/intx.hpp:248]   --->   Operation 57 'sub' 'sub_i_i' <Predicate = (icmp_ln29)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sub_i_i_cast = sext i59 %sub_i_i" [./intx/intx.hpp:248]   --->   Operation 58 'sext' 'sub_i_i_cast' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.14ns)   --->   "%empty_155 = xor i6 %s, i6 63"   --->   Operation 59 'xor' 'empty_155' <Predicate = (icmp_ln29)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i6 %empty_155" [./intx/intx.hpp:252]   --->   Operation 60 'zext' 'zext_ln252' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.13ns)   --->   "%icmp_ln252 = icmp_eq  i58 %trunc_ln, i58 4" [./intx/intx.hpp:252]   --->   Operation 61 'icmp' 'icmp_ln252' <Predicate = (icmp_ln29)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.50ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %.lr.ph.i.i.preheader, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit" [./intx/intx.hpp:252]   --->   Operation 62 'br' 'br_ln252' <Predicate = (icmp_ln29)> <Delay = 0.50>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_2 = alloca i32 1"   --->   Operation 63 'alloca' 'r_word_num_bits_0_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_2 = alloca i32 1"   --->   Operation 64 'alloca' 'r_word_num_bits_1_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_2 = alloca i32 1"   --->   Operation 65 'alloca' 'r_word_num_bits_2_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_2 = alloca i32 1"   --->   Operation 66 'alloca' 'r_word_num_bits_3_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln50_18 = trunc i19 %x_read" [./intx/intx.hpp:50]   --->   Operation 67 'trunc' 'trunc_ln50_18' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln30 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %p_read_12, i32 6, i32 7" [./intx/intx.hpp:254]   --->   Operation 68 'partselect' 'trunc_ln30' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_3_1, i64 %r_word_num_bits_3_2" [./intx/intx.hpp:29]   --->   Operation 69 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_3 : Operation 70 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_2_1, i64 %r_word_num_bits_2_2" [./intx/intx.hpp:29]   --->   Operation 70 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_3 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_1_1, i64 %r_word_num_bits_1_2" [./intx/intx.hpp:29]   --->   Operation 71 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_3 : Operation 72 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_0_1, i64 %r_word_num_bits_0_2" [./intx/intx.hpp:29]   --->   Operation 72 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_3 : Operation 73 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 73 'br' 'br_ln0' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 2.42>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%i_58 = phi i64 %i_59, void %.split32, i64 0, void %.lr.ph.i.i.preheader"   --->   Operation 74 'phi' 'i_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.36ns)   --->   "%i_59 = add i64 %i_58, i64 1" [./intx/intx.hpp:252]   --->   Operation 75 'add' 'i_59' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.14ns)   --->   "%icmp_ln252_2 = icmp_eq  i64 %i_58, i64 %sub_i_i_cast" [./intx/intx.hpp:252]   --->   Operation 76 'icmp' 'icmp_ln252_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252_2, void %.split, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit" [./intx/intx.hpp:252]   --->   Operation 77 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln50_19 = trunc i64 %i_58" [./intx/intx.hpp:50]   --->   Operation 78 'trunc' 'trunc_ln50_19' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %trunc_ln50_19, i3 0" [./intx/intx.hpp:50]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln50_20 = trunc i64 %i_58" [./intx/intx.hpp:50]   --->   Operation 80 'trunc' 'trunc_ln50_20' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.12ns)   --->   "%add_ln50 = add i19 %shl_ln, i19 %x_read" [./intx/intx.hpp:50]   --->   Operation 81 'add' 'add_ln50' <Predicate = (!icmp_ln252_2)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln254_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18" [./intx/intx.hpp:254]   --->   Operation 82 'partselect' 'lshr_ln254_1' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i14 %lshr_ln254_1" [./intx/intx.hpp:254]   --->   Operation 83 'zext' 'zext_ln254' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 %zext_ln254" [./intx/intx.hpp:254]   --->   Operation 84 'getelementptr' 'state_addr' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./intx/intx.hpp:254]   --->   Operation 85 'load' 'state_load' <Predicate = (!icmp_ln252_2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 86 [1/1] (0.62ns)   --->   "%add_ln48 = add i2 %trunc_ln50_20, i2 %trunc_ln30" [./intx/intx.hpp:48]   --->   Operation 86 'add' 'add_ln48' <Predicate = (!icmp_ln252_2)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.72ns)   --->   "%switch_ln254 = switch i2 %add_ln48, void %branch7, i2 0, void %.split..split32_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [./intx/intx.hpp:254]   --->   Operation 87 'switch' 'switch_ln254' <Predicate = (!icmp_ln252_2)> <Delay = 0.72>

State 5 <SV = 4> <Delay = 4.83>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%carry = phi i63 %trunc_ln31, void %.split32, i63 0, void %.lr.ph.i.i.preheader" [./intx/intx.hpp:252]   --->   Operation 88 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_2_load = load i64 %r_word_num_bits_0_2"   --->   Operation 89 'load' 'r_word_num_bits_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_2_load = load i64 %r_word_num_bits_1_2"   --->   Operation 90 'load' 'r_word_num_bits_1_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_2_load = load i64 %r_word_num_bits_2_2"   --->   Operation 91 'load' 'r_word_num_bits_2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_2_load = load i64 %r_word_num_bits_3_2"   --->   Operation 92 'load' 'r_word_num_bits_3_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln50_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln50_20, i3 0" [./intx/intx.hpp:50]   --->   Operation 94 'bitconcatenate' 'trunc_ln50_7' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_5 : Operation 95 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./intx/intx.hpp:254]   --->   Operation 95 'load' 'state_load' <Predicate = (!icmp_ln252_2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_5 : Operation 96 [1/1] (0.82ns)   --->   "%add_ln254 = add i5 %trunc_ln50_7, i5 %trunc_ln50_18" [./intx/intx.hpp:254]   --->   Operation 96 'add' 'add_ln254' <Predicate = (!icmp_ln252_2)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln254, i3 0" [./intx/intx.hpp:254]   --->   Operation 97 'bitconcatenate' 'shl_ln19' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln254_1 = zext i8 %shl_ln19" [./intx/intx.hpp:254]   --->   Operation 98 'zext' 'zext_ln254_1' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.44ns)   --->   "%lshr_ln254 = lshr i256 %state_load, i256 %zext_ln254_1" [./intx/intx.hpp:254]   --->   Operation 99 'lshr' 'lshr_ln254' <Predicate = (!icmp_ln252_2)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln254 = trunc i256 %lshr_ln254" [./intx/intx.hpp:254]   --->   Operation 100 'trunc' 'trunc_ln254' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.30ns)   --->   "%shl_ln254 = shl i64 %trunc_ln254, i64 %zext_ln247" [./intx/intx.hpp:254]   --->   Operation 101 'shl' 'shl_ln254' <Predicate = (!icmp_ln252_2)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln254_1 = trunc i64 %shl_ln254" [./intx/intx.hpp:254]   --->   Operation 102 'trunc' 'trunc_ln254_1' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.33ns)   --->   "%or_ln254 = or i63 %trunc_ln254_1, i63 %carry" [./intx/intx.hpp:254]   --->   Operation 103 'or' 'or_ln254' <Predicate = (!icmp_ln252_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln254, i32 63" [./intx/intx.hpp:254]   --->   Operation 104 'bitselect' 'tmp_27' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_27, i63 %or_ln254" [./intx/intx.hpp:254]   --->   Operation 105 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_2_2" [./intx/intx.hpp:254]   --->   Operation 106 'store' 'store_ln254' <Predicate = (!icmp_ln252_2 & add_ln48 == 2)> <Delay = 0.46>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split32" [./intx/intx.hpp:254]   --->   Operation 107 'br' 'br_ln254' <Predicate = (!icmp_ln252_2 & add_ln48 == 2)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_1_2" [./intx/intx.hpp:254]   --->   Operation 108 'store' 'store_ln254' <Predicate = (!icmp_ln252_2 & add_ln48 == 1)> <Delay = 0.46>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split32" [./intx/intx.hpp:254]   --->   Operation 109 'br' 'br_ln254' <Predicate = (!icmp_ln252_2 & add_ln48 == 1)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_0_2" [./intx/intx.hpp:254]   --->   Operation 110 'store' 'store_ln254' <Predicate = (!icmp_ln252_2 & add_ln48 == 0)> <Delay = 0.46>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split32" [./intx/intx.hpp:254]   --->   Operation 111 'br' 'br_ln254' <Predicate = (!icmp_ln252_2 & add_ln48 == 0)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_2" [./intx/intx.hpp:254]   --->   Operation 112 'store' 'store_ln254' <Predicate = (!icmp_ln252_2 & add_ln48 == 3)> <Delay = 0.46>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split32" [./intx/intx.hpp:254]   --->   Operation 113 'br' 'br_ln254' <Predicate = (!icmp_ln252_2 & add_ln48 == 3)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (1.30ns)   --->   "%lshr_ln255 = lshr i64 %trunc_ln254, i64 %zext_ln252" [./intx/intx.hpp:255]   --->   Operation 114 'lshr' 'lshr_ln255' <Predicate = (!icmp_ln252_2)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln31 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln255, i32 1, i32 63" [./intx/intx.hpp:252]   --->   Operation 115 'partselect' 'trunc_ln31' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!icmp_ln252_2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.23>
ST_6 : Operation 117 [1/1] (0.50ns)   --->   "%br_ln0 = br void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit"   --->   Operation 117 'br' 'br_ln0' <Predicate = (k & !icmp_ln252)> <Delay = 0.50>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node shl_ln885_2)   --->   "%r_word_num_bits_3_4 = phi i64 %r_word_num_bits_3_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %r_word_num_bits_3_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit" [./intx/intx.hpp:29]   --->   Operation 118 'phi' 'r_word_num_bits_3_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node shl_ln885_2)   --->   "%r_word_num_bits_2_4 = phi i64 %r_word_num_bits_2_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %r_word_num_bits_2_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit" [./intx/intx.hpp:29]   --->   Operation 119 'phi' 'r_word_num_bits_2_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node shl_ln885_2)   --->   "%r_word_num_bits_1_4 = phi i64 %r_word_num_bits_1_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %r_word_num_bits_1_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit" [./intx/intx.hpp:29]   --->   Operation 120 'phi' 'r_word_num_bits_1_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node shl_ln885_2)   --->   "%r_word_num_bits_0_4 = phi i64 %r_word_num_bits_0_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %r_word_num_bits_0_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit" [./intx/intx.hpp:29]   --->   Operation 121 'phi' 'r_word_num_bits_0_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node shl_ln885_2)   --->   "%or_ln885_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %r_word_num_bits_3_4, i64 %r_word_num_bits_2_4, i64 %r_word_num_bits_1_4, i64 %r_word_num_bits_0_4" [./intx/intx.hpp:885]   --->   Operation 122 'bitconcatenate' 'or_ln885_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node shl_ln885_2)   --->   "%zext_ln885 = zext i256 %or_ln885_2" [./intx/intx.hpp:885]   --->   Operation 123 'zext' 'zext_ln885' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln885 = trunc i19 %x_read" [./intx/intx.hpp:885]   --->   Operation 124 'trunc' 'trunc_ln885' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln885_1 = zext i5 %trunc_ln885" [./intx/intx.hpp:885]   --->   Operation 125 'zext' 'zext_ln885_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.29ns)   --->   "%shl_ln885 = shl i63 4294967295, i63 %zext_ln885_1" [./intx/intx.hpp:885]   --->   Operation 126 'shl' 'shl_ln885' <Predicate = true> <Delay = 1.29> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node shl_ln885_2)   --->   "%shl_ln885_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln885, i3 0" [./intx/intx.hpp:885]   --->   Operation 127 'bitconcatenate' 'shl_ln885_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node shl_ln885_2)   --->   "%zext_ln885_2 = zext i8 %shl_ln885_1" [./intx/intx.hpp:885]   --->   Operation 128 'zext' 'zext_ln885_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln885_2 = shl i504 %zext_ln885, i504 %zext_ln885_2" [./intx/intx.hpp:885]   --->   Operation 129 'shl' 'shl_ln885_2' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.72ns)   --->   "%icmp_ln885 = icmp_eq  i5 %trunc_ln885, i5 0" [./intx/intx.hpp:885]   --->   Operation 130 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln885_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %x_read, i32 5, i32 18" [./intx/intx.hpp:885]   --->   Operation 131 'partselect' 'trunc_ln885_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln885_3 = zext i14 %trunc_ln885_3" [./intx/intx.hpp:885]   --->   Operation 132 'zext' 'zext_ln885_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln885_1 = trunc i63 %shl_ln885" [./intx/intx.hpp:885]   --->   Operation 133 'trunc' 'trunc_ln885_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln885_2 = trunc i504 %shl_ln885_2" [./intx/intx.hpp:885]   --->   Operation 134 'trunc' 'trunc_ln885_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%state_addr_18 = getelementptr i256 %state, i64 0, i64 %zext_ln885_3" [./intx/intx.hpp:885]   --->   Operation 135 'getelementptr' 'state_addr_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.29ns)   --->   "%store_ln885 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_18, i256 %trunc_ln885_2, i32 %trunc_ln885_1" [./intx/intx.hpp:885]   --->   Operation 136 'store' 'store_ln885' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %shl_ln885, i32 32, i32 62" [./intx/intx.hpp:885]   --->   Operation 137 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln885_4 = zext i31 %tmp_21" [./intx/intx.hpp:885]   --->   Operation 138 'zext' 'zext_ln885_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i248 @_ssdm_op_PartSelect.i248.i504.i32.i32, i504 %shl_ln885_2, i32 256, i32 503" [./intx/intx.hpp:885]   --->   Operation 139 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln885_6 = zext i248 %tmp_22" [./intx/intx.hpp:885]   --->   Operation 140 'zext' 'zext_ln885_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (1.05ns)   --->   "%add_ln885 = add i14 %trunc_ln885_3, i14 1" [./intx/intx.hpp:885]   --->   Operation 141 'add' 'add_ln885' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln885_5 = zext i14 %add_ln885" [./intx/intx.hpp:885]   --->   Operation 142 'zext' 'zext_ln885_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%state_addr_19 = getelementptr i256 %state, i64 0, i64 %zext_ln885_5" [./intx/intx.hpp:885]   --->   Operation 143 'getelementptr' 'state_addr_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885, void, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit._crit_edge" [./intx/intx.hpp:885]   --->   Operation 144 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (1.29ns)   --->   "%store_ln885 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_19, i256 %zext_ln885_6, i32 %zext_ln885_4" [./intx/intx.hpp:885]   --->   Operation 145 'store' 'store_ln885' <Predicate = (!icmp_ln885)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln885 = br void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit._crit_edge" [./intx/intx.hpp:885]   --->   Operation 146 'br' 'br_ln885' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 147 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read37                   (read                  ) [ 0010000]
p_read26                   (read                  ) [ 0010000]
p_read15                   (read                  ) [ 0010000]
p_read_12                  (read                  ) [ 0011000]
x_read                     (read                  ) [ 0011111]
s                          (trunc                 ) [ 0011000]
specinterface_ln0          (specinterface         ) [ 0000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
br_ln211                   (br                    ) [ 0110000]
i                          (phi                   ) [ 0010000]
k                          (phi                   ) [ 0011111]
i_57                       (add                   ) [ 0110000]
icmp_ln211                 (icmp                  ) [ 0010000]
empty                      (speclooptripcount     ) [ 0000000]
br_ln211                   (br                    ) [ 0000000]
trunc_ln50                 (trunc                 ) [ 0000000]
tmp                        (mux                   ) [ 0000000]
tmp_s                      (mux                   ) [ 0000000]
sub_ln213                  (sub                   ) [ 0000000]
k1                         (icmp                  ) [ 0000000]
zext_ln215                 (zext                  ) [ 0000000]
k2                         (icmp                  ) [ 0000000]
k_14                       (or                    ) [ 0110000]
br_ln0                     (br                    ) [ 0110000]
br_ln285                   (br                    ) [ 0011111]
r_word_num_bits_0_0        (alloca                ) [ 0001000]
r_word_num_bits_1_0        (alloca                ) [ 0001000]
r_word_num_bits_2_0        (alloca                ) [ 0001000]
r_word_num_bits_3_0        (alloca                ) [ 0001000]
br_ln0                     (br                    ) [ 0011000]
phi_ln29                   (phi                   ) [ 0001000]
add_ln29                   (add                   ) [ 0011000]
r_word_num_bits_0_0_load   (load                  ) [ 0000000]
r_word_num_bits_1_0_load   (load                  ) [ 0000000]
r_word_num_bits_2_0_load   (load                  ) [ 0000000]
r_word_num_bits_3_0_load   (load                  ) [ 0000000]
r_word_num_bits_0_1        (mux                   ) [ 0011111]
r_word_num_bits_1_1        (mux                   ) [ 0011111]
r_word_num_bits_2_1        (mux                   ) [ 0011111]
r_word_num_bits_3_1        (mux                   ) [ 0011111]
icmp_ln29                  (icmp                  ) [ 0001110]
empty_154                  (speclooptripcount     ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
br_ln29                    (br                    ) [ 0011000]
zext_ln247                 (zext                  ) [ 0000110]
trunc_ln                   (partselect            ) [ 0000000]
zext_ln248                 (zext                  ) [ 0000000]
sub_i_i                    (sub                   ) [ 0000000]
sub_i_i_cast               (sext                  ) [ 0000110]
empty_155                  (xor                   ) [ 0000000]
zext_ln252                 (zext                  ) [ 0000110]
icmp_ln252                 (icmp                  ) [ 0001111]
br_ln252                   (br                    ) [ 0011111]
r_word_num_bits_0_2        (alloca                ) [ 0001110]
r_word_num_bits_1_2        (alloca                ) [ 0001110]
r_word_num_bits_2_2        (alloca                ) [ 0001110]
r_word_num_bits_3_2        (alloca                ) [ 0001110]
trunc_ln50_18              (trunc                 ) [ 0000110]
trunc_ln30                 (partselect            ) [ 0000110]
store_ln29                 (store                 ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
store_ln29                 (store                 ) [ 0000000]
br_ln0                     (br                    ) [ 0001110]
i_58                       (phi                   ) [ 0000100]
i_59                       (add                   ) [ 0001110]
icmp_ln252_2               (icmp                  ) [ 0000110]
br_ln252                   (br                    ) [ 0000000]
trunc_ln50_19              (trunc                 ) [ 0000000]
shl_ln                     (bitconcatenate        ) [ 0000000]
trunc_ln50_20              (trunc                 ) [ 0000110]
add_ln50                   (add                   ) [ 0000000]
lshr_ln254_1               (partselect            ) [ 0000000]
zext_ln254                 (zext                  ) [ 0000000]
state_addr                 (getelementptr         ) [ 0000110]
add_ln48                   (add                   ) [ 0000110]
switch_ln254               (switch                ) [ 0000000]
carry                      (phi                   ) [ 0000110]
r_word_num_bits_0_2_load   (load                  ) [ 0011001]
r_word_num_bits_1_2_load   (load                  ) [ 0011001]
r_word_num_bits_2_2_load   (load                  ) [ 0011001]
r_word_num_bits_3_2_load   (load                  ) [ 0011001]
specpipeline_ln0           (specpipeline          ) [ 0000000]
trunc_ln50_7               (bitconcatenate        ) [ 0000000]
state_load                 (load                  ) [ 0000000]
add_ln254                  (add                   ) [ 0000000]
shl_ln19                   (bitconcatenate        ) [ 0000000]
zext_ln254_1               (zext                  ) [ 0000000]
lshr_ln254                 (lshr                  ) [ 0000000]
trunc_ln254                (trunc                 ) [ 0000000]
shl_ln254                  (shl                   ) [ 0000000]
trunc_ln254_1              (trunc                 ) [ 0000000]
or_ln254                   (or                    ) [ 0000000]
tmp_27                     (bitselect             ) [ 0000000]
or_ln                      (bitconcatenate        ) [ 0000000]
store_ln254                (store                 ) [ 0000000]
br_ln254                   (br                    ) [ 0000000]
store_ln254                (store                 ) [ 0000000]
br_ln254                   (br                    ) [ 0000000]
store_ln254                (store                 ) [ 0000000]
br_ln254                   (br                    ) [ 0000000]
store_ln254                (store                 ) [ 0000000]
br_ln254                   (br                    ) [ 0000000]
lshr_ln255                 (lshr                  ) [ 0000000]
trunc_ln31                 (partselect            ) [ 0001110]
br_ln0                     (br                    ) [ 0001110]
br_ln0                     (br                    ) [ 0000000]
r_word_num_bits_3_4        (phi                   ) [ 0000001]
r_word_num_bits_2_4        (phi                   ) [ 0000001]
r_word_num_bits_1_4        (phi                   ) [ 0000001]
r_word_num_bits_0_4        (phi                   ) [ 0000001]
or_ln885_2                 (bitconcatenate        ) [ 0000000]
zext_ln885                 (zext                  ) [ 0000000]
trunc_ln885                (trunc                 ) [ 0000000]
zext_ln885_1               (zext                  ) [ 0000000]
shl_ln885                  (shl                   ) [ 0000000]
shl_ln885_1                (bitconcatenate        ) [ 0000000]
zext_ln885_2               (zext                  ) [ 0000000]
shl_ln885_2                (shl                   ) [ 0000000]
icmp_ln885                 (icmp                  ) [ 0000001]
trunc_ln885_3              (partselect            ) [ 0000000]
zext_ln885_3               (zext                  ) [ 0000000]
trunc_ln885_1              (trunc                 ) [ 0000000]
trunc_ln885_2              (trunc                 ) [ 0000000]
state_addr_18              (getelementptr         ) [ 0000000]
store_ln885                (store                 ) [ 0000000]
tmp_21                     (partselect            ) [ 0000000]
zext_ln885_4               (zext                  ) [ 0000000]
tmp_22                     (partselect            ) [ 0000000]
zext_ln885_6               (zext                  ) [ 0000000]
add_ln885                  (add                   ) [ 0000000]
zext_ln885_5               (zext                  ) [ 0000000]
state_addr_19              (getelementptr         ) [ 0000000]
br_ln885                   (br                    ) [ 0000000]
store_ln885                (store                 ) [ 0000000]
br_ln885                   (br                    ) [ 0000000]
ret_ln0                    (ret                   ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0L_a4i64packedL"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i248.i504.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="r_word_num_bits_0_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_0_0/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="r_word_num_bits_1_0_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_1_0/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="r_word_num_bits_2_0_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_2_0/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="r_word_num_bits_3_0_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_3_0/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="r_word_num_bits_0_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_0_2/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="r_word_num_bits_1_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_1_2/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="r_word_num_bits_2_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_2_2/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="r_word_num_bits_3_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_word_num_bits_3_2/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read37_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read37/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read26_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read26/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read15_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_read_12_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="x_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="19" slack="0"/>
<pin id="178" dir="0" index="1" bw="19" slack="0"/>
<pin id="179" dir="1" index="2" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="state_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="256" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="14" slack="0"/>
<pin id="186" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="0" index="1" bw="256" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="202" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="203" dir="0" index="5" bw="256" slack="0"/>
<pin id="204" dir="0" index="6" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="256" slack="0"/>
<pin id="205" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/4 store_ln885/6 store_ln885/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="state_addr_18_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="256" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="14" slack="0"/>
<pin id="199" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_18/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="state_addr_19_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="256" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="14" slack="0"/>
<pin id="210" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_19/6 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="k_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="k_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="phi_ln29_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="1"/>
<pin id="238" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="phi_ln29_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/3 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_58_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_58 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="i_58_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_58/4 "/>
</bind>
</comp>

<comp id="258" class="1005" name="carry_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="63" slack="2"/>
<pin id="260" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="carry_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="63" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="2"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/5 "/>
</bind>
</comp>

<comp id="269" class="1005" name="r_word_num_bits_3_4_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="4"/>
<pin id="271" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="r_word_num_bits_3_4 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="r_word_num_bits_3_4_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="3"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="4"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="4" bw="64" slack="1"/>
<pin id="279" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_word_num_bits_3_4/6 "/>
</bind>
</comp>

<comp id="282" class="1005" name="r_word_num_bits_2_4_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="4"/>
<pin id="284" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="r_word_num_bits_2_4 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="r_word_num_bits_2_4_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="3"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="4"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="4" bw="64" slack="1"/>
<pin id="292" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_word_num_bits_2_4/6 "/>
</bind>
</comp>

<comp id="295" class="1005" name="r_word_num_bits_1_4_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="4"/>
<pin id="297" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="r_word_num_bits_1_4 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="r_word_num_bits_1_4_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="3"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="4"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="4" bw="64" slack="1"/>
<pin id="305" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_word_num_bits_1_4/6 "/>
</bind>
</comp>

<comp id="308" class="1005" name="r_word_num_bits_0_4_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="4"/>
<pin id="310" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="r_word_num_bits_0_4 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="r_word_num_bits_0_4_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="3"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="4"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="4" bw="64" slack="1"/>
<pin id="318" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_word_num_bits_0_4/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_57_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_57/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln211_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln50_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="1"/>
<pin id="344" dir="0" index="2" bw="64" slack="1"/>
<pin id="345" dir="0" index="3" bw="64" slack="1"/>
<pin id="346" dir="0" index="4" bw="64" slack="1"/>
<pin id="347" dir="0" index="5" bw="2" slack="0"/>
<pin id="348" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="10" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="0" index="3" bw="1" slack="0"/>
<pin id="356" dir="0" index="4" bw="1" slack="0"/>
<pin id="357" dir="0" index="5" bw="2" slack="0"/>
<pin id="358" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sub_ln213_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="k1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln215_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="k2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="0" index="1" bw="64" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k2/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="k_14_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="k_14/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln29_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="r_word_num_bits_0_0_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_0_0_load/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="r_word_num_bits_1_0_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_1_0_load/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="r_word_num_bits_2_0_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_2_0_load/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="r_word_num_bits_3_0_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_3_0_load/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="r_word_num_bits_0_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="64" slack="0"/>
<pin id="415" dir="0" index="3" bw="64" slack="0"/>
<pin id="416" dir="0" index="4" bw="64" slack="0"/>
<pin id="417" dir="0" index="5" bw="2" slack="0"/>
<pin id="418" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_word_num_bits_0_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="r_word_num_bits_1_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="0"/>
<pin id="427" dir="0" index="1" bw="64" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="0" index="3" bw="64" slack="0"/>
<pin id="430" dir="0" index="4" bw="64" slack="0"/>
<pin id="431" dir="0" index="5" bw="2" slack="0"/>
<pin id="432" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_word_num_bits_1_1/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="r_word_num_bits_2_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="0" index="1" bw="64" slack="0"/>
<pin id="442" dir="0" index="2" bw="64" slack="0"/>
<pin id="443" dir="0" index="3" bw="1" slack="0"/>
<pin id="444" dir="0" index="4" bw="64" slack="0"/>
<pin id="445" dir="0" index="5" bw="2" slack="0"/>
<pin id="446" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_word_num_bits_2_1/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="r_word_num_bits_3_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="0" index="1" bw="64" slack="0"/>
<pin id="456" dir="0" index="2" bw="64" slack="0"/>
<pin id="457" dir="0" index="3" bw="64" slack="0"/>
<pin id="458" dir="0" index="4" bw="1" slack="0"/>
<pin id="459" dir="0" index="5" bw="2" slack="0"/>
<pin id="460" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_word_num_bits_3_1/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln29_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="0" index="1" bw="2" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln29_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="1"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln29_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="1"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln29_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="0"/>
<pin id="485" dir="0" index="1" bw="64" slack="1"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln29_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="1"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln247_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="2"/>
<pin id="495" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="58" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="2"/>
<pin id="499" dir="0" index="2" bw="4" slack="0"/>
<pin id="500" dir="0" index="3" bw="7" slack="0"/>
<pin id="501" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln248_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="58" slack="0"/>
<pin id="507" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sub_i_i_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="0" index="1" bw="58" slack="0"/>
<pin id="512" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i_i/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sub_i_i_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="59" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_i_i_cast/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="empty_155_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="2"/>
<pin id="521" dir="0" index="1" bw="6" slack="0"/>
<pin id="522" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_155/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln252_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln252_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="58" slack="0"/>
<pin id="530" dir="0" index="1" bw="58" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln50_18_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="19" slack="2"/>
<pin id="536" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_18/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln30_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="2"/>
<pin id="540" dir="0" index="2" bw="4" slack="0"/>
<pin id="541" dir="0" index="3" bw="4" slack="0"/>
<pin id="542" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln29_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln29_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="0"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln29_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="0" index="1" bw="64" slack="0"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln29_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="i_59_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_59/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln252_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="1"/>
<pin id="575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252_2/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln50_19_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="0"/>
<pin id="579" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_19/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="shl_ln_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="19" slack="0"/>
<pin id="583" dir="0" index="1" bw="16" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="trunc_ln50_20_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_20/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln50_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="19" slack="0"/>
<pin id="595" dir="0" index="1" bw="19" slack="3"/>
<pin id="596" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="lshr_ln254_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="0"/>
<pin id="600" dir="0" index="1" bw="19" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="0"/>
<pin id="602" dir="0" index="3" bw="6" slack="0"/>
<pin id="603" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln254_1/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln254_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln48_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="2" slack="0"/>
<pin id="615" dir="0" index="1" bw="2" slack="1"/>
<pin id="616" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="r_word_num_bits_0_2_load_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="2"/>
<pin id="620" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_0_2_load/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="r_word_num_bits_1_2_load_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="2"/>
<pin id="623" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_1_2_load/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="r_word_num_bits_2_2_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="2"/>
<pin id="626" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_2_2_load/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="r_word_num_bits_3_2_load_load_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="2"/>
<pin id="629" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_word_num_bits_3_2_load/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln50_7_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="0"/>
<pin id="632" dir="0" index="1" bw="2" slack="1"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln50_7/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln254_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="0"/>
<pin id="639" dir="0" index="1" bw="5" slack="2"/>
<pin id="640" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln254/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="shl_ln19_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="5" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln19/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln254_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254_1/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="lshr_ln254_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="256" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln254/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln254_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="256" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln254/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="shl_ln254_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="0"/>
<pin id="666" dir="0" index="1" bw="6" slack="2"/>
<pin id="667" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln254/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="trunc_ln254_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="0"/>
<pin id="671" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln254_1/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="or_ln254_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="63" slack="0"/>
<pin id="675" dir="0" index="1" bw="63" slack="0"/>
<pin id="676" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln254/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_27_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="64" slack="0"/>
<pin id="682" dir="0" index="2" bw="7" slack="0"/>
<pin id="683" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="or_ln_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="0" index="2" bw="63" slack="0"/>
<pin id="691" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="store_ln254_store_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="0"/>
<pin id="697" dir="0" index="1" bw="64" slack="2"/>
<pin id="698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln254/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="store_ln254_store_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="0"/>
<pin id="702" dir="0" index="1" bw="64" slack="2"/>
<pin id="703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln254/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln254_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="0"/>
<pin id="707" dir="0" index="1" bw="64" slack="2"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln254/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="store_ln254_store_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="0"/>
<pin id="712" dir="0" index="1" bw="64" slack="2"/>
<pin id="713" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln254/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="lshr_ln255_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="0"/>
<pin id="717" dir="0" index="1" bw="6" slack="2"/>
<pin id="718" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln255/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln31_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="63" slack="0"/>
<pin id="722" dir="0" index="1" bw="64" slack="0"/>
<pin id="723" dir="0" index="2" bw="1" slack="0"/>
<pin id="724" dir="0" index="3" bw="7" slack="0"/>
<pin id="725" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="or_ln885_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="256" slack="0"/>
<pin id="732" dir="0" index="1" bw="64" slack="0"/>
<pin id="733" dir="0" index="2" bw="64" slack="0"/>
<pin id="734" dir="0" index="3" bw="64" slack="0"/>
<pin id="735" dir="0" index="4" bw="64" slack="0"/>
<pin id="736" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln885_2/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln885_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="256" slack="0"/>
<pin id="744" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="trunc_ln885_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="19" slack="5"/>
<pin id="748" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln885/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln885_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="0"/>
<pin id="751" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885_1/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="shl_ln885_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="33" slack="0"/>
<pin id="755" dir="0" index="1" bw="5" slack="0"/>
<pin id="756" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln885/6 "/>
</bind>
</comp>

<comp id="759" class="1004" name="shl_ln885_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="5" slack="0"/>
<pin id="762" dir="0" index="2" bw="1" slack="0"/>
<pin id="763" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln885_1/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln885_2_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="0"/>
<pin id="769" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885_2/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="shl_ln885_2_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="256" slack="0"/>
<pin id="773" dir="0" index="1" bw="8" slack="0"/>
<pin id="774" dir="1" index="2" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln885_2/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="icmp_ln885_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="0"/>
<pin id="779" dir="0" index="1" bw="5" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln885_3_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="14" slack="0"/>
<pin id="785" dir="0" index="1" bw="19" slack="5"/>
<pin id="786" dir="0" index="2" bw="4" slack="0"/>
<pin id="787" dir="0" index="3" bw="6" slack="0"/>
<pin id="788" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln885_3/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln885_3_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="14" slack="0"/>
<pin id="794" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885_3/6 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln885_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="63" slack="0"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln885_1/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="trunc_ln885_2_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="504" slack="0"/>
<pin id="804" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln885_2/6 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_21_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="31" slack="0"/>
<pin id="809" dir="0" index="1" bw="63" slack="0"/>
<pin id="810" dir="0" index="2" bw="7" slack="0"/>
<pin id="811" dir="0" index="3" bw="7" slack="0"/>
<pin id="812" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln885_4_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="31" slack="0"/>
<pin id="819" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885_4/6 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_22_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="248" slack="0"/>
<pin id="824" dir="0" index="1" bw="504" slack="0"/>
<pin id="825" dir="0" index="2" bw="10" slack="0"/>
<pin id="826" dir="0" index="3" bw="10" slack="0"/>
<pin id="827" dir="1" index="4" bw="248" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="zext_ln885_6_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="248" slack="0"/>
<pin id="834" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885_6/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="add_ln885_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="14" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/6 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln885_5_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="14" slack="0"/>
<pin id="845" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885_5/6 "/>
</bind>
</comp>

<comp id="848" class="1005" name="p_read37_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="1"/>
<pin id="850" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read37 "/>
</bind>
</comp>

<comp id="853" class="1005" name="p_read26_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="1"/>
<pin id="855" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read26 "/>
</bind>
</comp>

<comp id="858" class="1005" name="p_read15_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="1"/>
<pin id="860" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read15 "/>
</bind>
</comp>

<comp id="863" class="1005" name="p_read_12_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="64" slack="1"/>
<pin id="865" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="870" class="1005" name="x_read_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="19" slack="2"/>
<pin id="872" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="878" class="1005" name="s_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="6" slack="2"/>
<pin id="880" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="884" class="1005" name="i_57_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="3" slack="0"/>
<pin id="886" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_57 "/>
</bind>
</comp>

<comp id="892" class="1005" name="k_14_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="k_14 "/>
</bind>
</comp>

<comp id="897" class="1005" name="r_word_num_bits_0_0_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="1"/>
<pin id="899" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_0_0 "/>
</bind>
</comp>

<comp id="903" class="1005" name="r_word_num_bits_1_0_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="64" slack="1"/>
<pin id="905" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_1_0 "/>
</bind>
</comp>

<comp id="909" class="1005" name="r_word_num_bits_2_0_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="64" slack="1"/>
<pin id="911" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_2_0 "/>
</bind>
</comp>

<comp id="915" class="1005" name="r_word_num_bits_3_0_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="64" slack="1"/>
<pin id="917" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_3_0 "/>
</bind>
</comp>

<comp id="921" class="1005" name="add_ln29_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="2" slack="0"/>
<pin id="923" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="926" class="1005" name="r_word_num_bits_0_1_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="3"/>
<pin id="928" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="r_word_num_bits_0_1 "/>
</bind>
</comp>

<comp id="931" class="1005" name="r_word_num_bits_1_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="64" slack="3"/>
<pin id="933" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="r_word_num_bits_1_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="r_word_num_bits_2_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="64" slack="3"/>
<pin id="938" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="r_word_num_bits_2_1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="r_word_num_bits_3_1_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="64" slack="3"/>
<pin id="943" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="r_word_num_bits_3_1 "/>
</bind>
</comp>

<comp id="946" class="1005" name="icmp_ln29_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="950" class="1005" name="zext_ln247_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="64" slack="2"/>
<pin id="952" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln247 "/>
</bind>
</comp>

<comp id="955" class="1005" name="sub_i_i_cast_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="1"/>
<pin id="957" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i_cast "/>
</bind>
</comp>

<comp id="960" class="1005" name="zext_ln252_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="2"/>
<pin id="962" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln252 "/>
</bind>
</comp>

<comp id="965" class="1005" name="icmp_ln252_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln252 "/>
</bind>
</comp>

<comp id="969" class="1005" name="r_word_num_bits_0_2_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="64" slack="0"/>
<pin id="971" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_word_num_bits_0_2 "/>
</bind>
</comp>

<comp id="976" class="1005" name="r_word_num_bits_1_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="64" slack="0"/>
<pin id="978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_word_num_bits_1_2 "/>
</bind>
</comp>

<comp id="983" class="1005" name="r_word_num_bits_2_2_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="0"/>
<pin id="985" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_word_num_bits_2_2 "/>
</bind>
</comp>

<comp id="990" class="1005" name="r_word_num_bits_3_2_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="64" slack="0"/>
<pin id="992" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_word_num_bits_3_2 "/>
</bind>
</comp>

<comp id="997" class="1005" name="trunc_ln50_18_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="5" slack="2"/>
<pin id="999" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln50_18 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="trunc_ln30_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="2" slack="1"/>
<pin id="1004" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="i_59_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="64" slack="0"/>
<pin id="1009" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_59 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="icmp_ln252_2_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="1"/>
<pin id="1014" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln252_2 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="trunc_ln50_20_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="2" slack="1"/>
<pin id="1018" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln50_20 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="state_addr_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="14" slack="1"/>
<pin id="1023" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="1026" class="1005" name="add_ln48_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="2" slack="1"/>
<pin id="1028" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="r_word_num_bits_0_2_load_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="64" slack="1"/>
<pin id="1032" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_0_2_load "/>
</bind>
</comp>

<comp id="1035" class="1005" name="r_word_num_bits_1_2_load_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="64" slack="1"/>
<pin id="1037" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_1_2_load "/>
</bind>
</comp>

<comp id="1040" class="1005" name="r_word_num_bits_2_2_load_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="64" slack="1"/>
<pin id="1042" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_2_2_load "/>
</bind>
</comp>

<comp id="1045" class="1005" name="r_word_num_bits_3_2_load_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="64" slack="1"/>
<pin id="1047" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_word_num_bits_3_2_load "/>
</bind>
</comp>

<comp id="1050" class="1005" name="trunc_ln31_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="63" slack="0"/>
<pin id="1052" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="82" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="294"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="307"><net_src comp="295" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="170" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="217" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="32" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="217" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="217" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="337" pin="1"/><net_sink comp="341" pin=5"/></net>

<net id="359"><net_src comp="40" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="42" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="351" pin=4"/></net>

<net id="364"><net_src comp="337" pin="1"/><net_sink comp="351" pin=5"/></net>

<net id="369"><net_src comp="341" pin="6"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="351" pin="6"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="341" pin="6"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="351" pin="6"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="228" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="365" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="371" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="240" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="44" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="399" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="399" pin="1"/><net_sink comp="411" pin=3"/></net>

<net id="423"><net_src comp="399" pin="1"/><net_sink comp="411" pin=4"/></net>

<net id="424"><net_src comp="240" pin="4"/><net_sink comp="411" pin=5"/></net>

<net id="433"><net_src comp="40" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="402" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="44" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="402" pin="1"/><net_sink comp="425" pin=3"/></net>

<net id="437"><net_src comp="402" pin="1"/><net_sink comp="425" pin=4"/></net>

<net id="438"><net_src comp="240" pin="4"/><net_sink comp="425" pin=5"/></net>

<net id="447"><net_src comp="40" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="405" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="405" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="44" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="451"><net_src comp="405" pin="1"/><net_sink comp="439" pin=4"/></net>

<net id="452"><net_src comp="240" pin="4"/><net_sink comp="439" pin=5"/></net>

<net id="461"><net_src comp="40" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="408" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="408" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="408" pin="1"/><net_sink comp="453" pin=3"/></net>

<net id="465"><net_src comp="44" pin="0"/><net_sink comp="453" pin=4"/></net>

<net id="466"><net_src comp="240" pin="4"/><net_sink comp="453" pin=5"/></net>

<net id="471"><net_src comp="240" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="52" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="453" pin="6"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="439" pin="6"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="425" pin="6"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="411" pin="6"/><net_sink comp="488" pin=0"/></net>

<net id="502"><net_src comp="54" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="56" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="58" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="508"><net_src comp="496" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="60" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="62" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="496" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="64" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="543"><net_src comp="66" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="56" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="545"><net_src comp="68" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="550"><net_src comp="453" pin="6"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="439" pin="6"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="425" pin="6"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="411" pin="6"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="251" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="70" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="251" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="251" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="72" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="577" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="28" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="251" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="581" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="604"><net_src comp="74" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="593" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="76" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="78" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="611"><net_src comp="598" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="617"><net_src comp="589" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="635"><net_src comp="88" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="28" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="630" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="647"><net_src comp="90" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="637" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="28" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="642" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="189" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="669" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="262" pin="4"/><net_sink comp="673" pin=1"/></net>

<net id="684"><net_src comp="92" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="664" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="58" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="692"><net_src comp="94" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="679" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="673" pin="2"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="687" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="687" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="687" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="687" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="660" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="726"><net_src comp="96" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="715" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="46" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="58" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="737"><net_src comp="98" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="273" pin="6"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="286" pin="6"/><net_sink comp="730" pin=2"/></net>

<net id="740"><net_src comp="299" pin="6"/><net_sink comp="730" pin=3"/></net>

<net id="741"><net_src comp="312" pin="6"/><net_sink comp="730" pin=4"/></net>

<net id="745"><net_src comp="730" pin="5"/><net_sink comp="742" pin=0"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="100" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="90" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="746" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="28" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="770"><net_src comp="759" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="742" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="767" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="746" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="102" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="789"><net_src comp="74" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="76" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="791"><net_src comp="78" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="795"><net_src comp="783" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="800"><net_src comp="753" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="189" pin=6"/></net>

<net id="805"><net_src comp="771" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="189" pin=5"/></net>

<net id="813"><net_src comp="106" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="753" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="108" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="110" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="820"><net_src comp="807" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="828"><net_src comp="112" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="771" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="830"><net_src comp="114" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="831"><net_src comp="116" pin="0"/><net_sink comp="822" pin=3"/></net>

<net id="835"><net_src comp="822" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="841"><net_src comp="783" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="118" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="837" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="851"><net_src comp="152" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="341" pin=4"/></net>

<net id="856"><net_src comp="158" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="341" pin=3"/></net>

<net id="861"><net_src comp="164" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="866"><net_src comp="170" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="873"><net_src comp="176" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="877"><net_src comp="870" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="881"><net_src comp="321" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="887"><net_src comp="325" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="895"><net_src comp="387" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="900"><net_src comp="120" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="906"><net_src comp="124" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="912"><net_src comp="128" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="918"><net_src comp="132" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="924"><net_src comp="393" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="929"><net_src comp="411" pin="6"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="934"><net_src comp="425" pin="6"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="939"><net_src comp="439" pin="6"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="944"><net_src comp="453" pin="6"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="949"><net_src comp="467" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="493" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="958"><net_src comp="515" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="963"><net_src comp="524" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="968"><net_src comp="528" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="136" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="975"><net_src comp="969" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="979"><net_src comp="140" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="982"><net_src comp="976" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="986"><net_src comp="144" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="993"><net_src comp="148" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1000"><net_src comp="534" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1005"><net_src comp="537" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1010"><net_src comp="566" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1015"><net_src comp="572" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="589" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1024"><net_src comp="182" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1029"><net_src comp="613" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="618" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="1038"><net_src comp="621" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="299" pin=4"/></net>

<net id="1043"><net_src comp="624" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="1048"><net_src comp="627" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="273" pin=4"/></net>

<net id="1053"><net_src comp="720" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {6 }
 - Input state : 
	Port: operator<<=<256u, uint<256u>, void> : state | {4 5 }
	Port: operator<<=<256u, uint<256u>, void> : x | {1 }
	Port: operator<<=<256u, uint<256u>, void> : p_read | {1 }
	Port: operator<<=<256u, uint<256u>, void> : p_read1 | {1 }
	Port: operator<<=<256u, uint<256u>, void> : p_read2 | {1 }
	Port: operator<<=<256u, uint<256u>, void> : p_read3 | {1 }
  - Chain level:
	State 1
	State 2
		i_57 : 1
		icmp_ln211 : 1
		br_ln211 : 2
		trunc_ln50 : 1
		tmp : 2
		tmp_s : 2
		sub_ln213 : 3
		k1 : 3
		zext_ln215 : 1
		k2 : 4
		k_14 : 5
		br_ln285 : 1
	State 3
		add_ln29 : 1
		r_word_num_bits_0_1 : 1
		r_word_num_bits_1_1 : 1
		r_word_num_bits_2_1 : 1
		r_word_num_bits_3_1 : 1
		icmp_ln29 : 1
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
		br_ln29 : 2
		zext_ln248 : 1
		sub_i_i : 2
		sub_i_i_cast : 3
		icmp_ln252 : 1
		br_ln252 : 2
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
	State 4
		i_59 : 1
		icmp_ln252_2 : 1
		br_ln252 : 2
		trunc_ln50_19 : 1
		shl_ln : 2
		trunc_ln50_20 : 1
		add_ln50 : 3
		lshr_ln254_1 : 4
		zext_ln254 : 5
		state_addr : 6
		state_load : 7
		add_ln48 : 2
		switch_ln254 : 3
	State 5
		add_ln254 : 1
		shl_ln19 : 2
		zext_ln254_1 : 3
		lshr_ln254 : 4
		trunc_ln254 : 5
		shl_ln254 : 6
		trunc_ln254_1 : 7
		or_ln254 : 8
		tmp_27 : 7
		or_ln : 8
		store_ln254 : 9
		store_ln254 : 9
		store_ln254 : 9
		store_ln254 : 9
		lshr_ln255 : 6
		trunc_ln31 : 7
	State 6
		r_word_num_bits_3_4 : 1
		r_word_num_bits_2_4 : 1
		r_word_num_bits_1_4 : 1
		r_word_num_bits_0_4 : 1
		or_ln885_2 : 2
		zext_ln885 : 3
		zext_ln885_1 : 1
		shl_ln885 : 2
		shl_ln885_1 : 1
		zext_ln885_2 : 2
		shl_ln885_2 : 4
		icmp_ln885 : 1
		zext_ln885_3 : 1
		trunc_ln885_1 : 3
		trunc_ln885_2 : 5
		state_addr_18 : 2
		store_ln885 : 6
		tmp_21 : 3
		zext_ln885_4 : 4
		tmp_22 : 5
		zext_ln885_6 : 6
		add_ln885 : 1
		zext_ln885_5 : 2
		state_addr_19 : 3
		br_ln885 : 2
		store_ln885 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      shl_ln254_fu_664      |    0    |   182   |
|    shl   |      shl_ln885_fu_753      |    0    |   104   |
|          |     shl_ln885_2_fu_771     |    0    |   950   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln254_fu_654     |    0    |   950   |
|          |      lshr_ln255_fu_715     |    0    |   182   |
|----------|----------------------------|---------|---------|
|          |         i_57_fu_325        |    0    |    10   |
|          |       add_ln29_fu_393      |    0    |    9    |
|          |         i_59_fu_566        |    0    |    71   |
|    add   |       add_ln50_fu_593      |    0    |    26   |
|          |       add_ln48_fu_613      |    0    |    9    |
|          |      add_ln254_fu_637      |    0    |    12   |
|          |      add_ln885_fu_837      |    0    |    21   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln211_fu_331     |    0    |    8    |
|          |          k1_fu_371         |    0    |    29   |
|          |          k2_fu_381         |    0    |    29   |
|   icmp   |      icmp_ln29_fu_467      |    0    |    8    |
|          |      icmp_ln252_fu_528     |    0    |    26   |
|          |     icmp_ln252_2_fu_572    |    0    |    29   |
|          |      icmp_ln885_fu_777     |    0    |    9    |
|----------|----------------------------|---------|---------|
|    sub   |      sub_ln213_fu_365      |    0    |    71   |
|          |       sub_i_i_fu_509       |    0    |    65   |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_341         |    0    |    20   |
|          |        tmp_s_fu_351        |    0    |    20   |
|    mux   | r_word_num_bits_0_1_fu_411 |    0    |    20   |
|          | r_word_num_bits_1_1_fu_425 |    0    |    20   |
|          | r_word_num_bits_2_1_fu_439 |    0    |    20   |
|          | r_word_num_bits_3_1_fu_453 |    0    |    20   |
|----------|----------------------------|---------|---------|
|    or    |         k_14_fu_387        |    0    |    2    |
|          |       or_ln254_fu_673      |    0    |    63   |
|----------|----------------------------|---------|---------|
|    xor   |      empty_155_fu_519      |    0    |    6    |
|----------|----------------------------|---------|---------|
|          |    p_read37_read_fu_152    |    0    |    0    |
|          |    p_read26_read_fu_158    |    0    |    0    |
|   read   |    p_read15_read_fu_164    |    0    |    0    |
|          |    p_read_12_read_fu_170   |    0    |    0    |
|          |     x_read_read_fu_176     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |          s_fu_321          |    0    |    0    |
|          |      trunc_ln50_fu_337     |    0    |    0    |
|          |    trunc_ln50_18_fu_534    |    0    |    0    |
|          |    trunc_ln50_19_fu_577    |    0    |    0    |
|   trunc  |    trunc_ln50_20_fu_589    |    0    |    0    |
|          |     trunc_ln254_fu_660     |    0    |    0    |
|          |    trunc_ln254_1_fu_669    |    0    |    0    |
|          |     trunc_ln885_fu_746     |    0    |    0    |
|          |    trunc_ln885_1_fu_797    |    0    |    0    |
|          |    trunc_ln885_2_fu_802    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln215_fu_377     |    0    |    0    |
|          |      zext_ln247_fu_493     |    0    |    0    |
|          |      zext_ln248_fu_505     |    0    |    0    |
|          |      zext_ln252_fu_524     |    0    |    0    |
|          |      zext_ln254_fu_608     |    0    |    0    |
|          |     zext_ln254_1_fu_650    |    0    |    0    |
|   zext   |      zext_ln885_fu_742     |    0    |    0    |
|          |     zext_ln885_1_fu_749    |    0    |    0    |
|          |     zext_ln885_2_fu_767    |    0    |    0    |
|          |     zext_ln885_3_fu_792    |    0    |    0    |
|          |     zext_ln885_4_fu_817    |    0    |    0    |
|          |     zext_ln885_6_fu_832    |    0    |    0    |
|          |     zext_ln885_5_fu_843    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       trunc_ln_fu_496      |    0    |    0    |
|          |      trunc_ln30_fu_537     |    0    |    0    |
|          |     lshr_ln254_1_fu_598    |    0    |    0    |
|partselect|      trunc_ln31_fu_720     |    0    |    0    |
|          |    trunc_ln885_3_fu_783    |    0    |    0    |
|          |        tmp_21_fu_807       |    0    |    0    |
|          |        tmp_22_fu_822       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |     sub_i_i_cast_fu_515    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        shl_ln_fu_581       |    0    |    0    |
|          |     trunc_ln50_7_fu_630    |    0    |    0    |
|bitconcatenate|       shl_ln19_fu_642      |    0    |    0    |
|          |        or_ln_fu_687        |    0    |    0    |
|          |      or_ln885_2_fu_730     |    0    |    0    |
|          |     shl_ln885_1_fu_759     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|        tmp_27_fu_679       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   2991  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         add_ln29_reg_921        |    2   |
|        add_ln48_reg_1026        |    2   |
|          carry_reg_258          |   63   |
|           i_57_reg_884          |    3   |
|           i_58_reg_247          |   64   |
|          i_59_reg_1007          |   64   |
|            i_reg_213            |    3   |
|      icmp_ln252_2_reg_1012      |    1   |
|        icmp_ln252_reg_965       |    1   |
|        icmp_ln29_reg_946        |    1   |
|           k_14_reg_892          |    1   |
|            k_reg_224            |    1   |
|         p_read15_reg_858        |   64   |
|         p_read26_reg_853        |   64   |
|         p_read37_reg_848        |   64   |
|        p_read_12_reg_863        |   64   |
|         phi_ln29_reg_236        |    2   |
|   r_word_num_bits_0_0_reg_897   |   64   |
|   r_word_num_bits_0_1_reg_926   |   64   |
|r_word_num_bits_0_2_load_reg_1030|   64   |
|   r_word_num_bits_0_2_reg_969   |   64   |
|   r_word_num_bits_0_4_reg_308   |   64   |
|   r_word_num_bits_1_0_reg_903   |   64   |
|   r_word_num_bits_1_1_reg_931   |   64   |
|r_word_num_bits_1_2_load_reg_1035|   64   |
|   r_word_num_bits_1_2_reg_976   |   64   |
|   r_word_num_bits_1_4_reg_295   |   64   |
|   r_word_num_bits_2_0_reg_909   |   64   |
|   r_word_num_bits_2_1_reg_936   |   64   |
|r_word_num_bits_2_2_load_reg_1040|   64   |
|   r_word_num_bits_2_2_reg_983   |   64   |
|   r_word_num_bits_2_4_reg_282   |   64   |
|   r_word_num_bits_3_0_reg_915   |   64   |
|   r_word_num_bits_3_1_reg_941   |   64   |
|r_word_num_bits_3_2_load_reg_1045|   64   |
|   r_word_num_bits_3_2_reg_990   |   64   |
|   r_word_num_bits_3_4_reg_269   |   64   |
|            s_reg_878            |    6   |
|       state_addr_reg_1021       |   14   |
|       sub_i_i_cast_reg_955      |   64   |
|       trunc_ln30_reg_1002       |    2   |
|       trunc_ln31_reg_1050       |   63   |
|      trunc_ln50_18_reg_997      |    5   |
|      trunc_ln50_20_reg_1016     |    2   |
|          x_read_reg_870         |   19   |
|        zext_ln247_reg_950       |   64   |
|        zext_ln252_reg_960       |   64   |
+---------------------------------+--------+
|              Total              |  2047  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_189 |  p0  |   2  |  14  |   28   ||    9    |
|     k_reg_224     |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||   0.92  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2991  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |  2047  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2047  |  3009  |
+-----------+--------+--------+--------+
