INFO:sim:172 - Generating IP...
Customizing IP...
Release 14.6 - Xilinx CORE Generator IP GUI Launcher P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:471 - The chosen IP does not support a VHDL behavioral model,
   generating a VHDL structural model instead.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating the VHDL wrapper.
Generating NGC file.
Generating VHDL structural model.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'cpu_divider'...
Generating metadata file...
Generating ISE project...
XCO file found: cpu_divider.xco
XMDF file found: cpu_divider_xmdf.tcl
Adding /home/main/git/FPGA/ipcore_dir/tmp/_cg/cpu_divider.asy -view all
-origin_type imported
Adding /home/main/git/FPGA/ipcore_dir/tmp/_cg/cpu_divider.ngc -view all
-origin_type created
Checking file "/home/main/git/FPGA/ipcore_dir/tmp/_cg/cpu_divider.ngc" for
project device match ...
File "/home/main/git/FPGA/ipcore_dir/tmp/_cg/cpu_divider.ngc" device information
matches project device.
Adding /home/main/git/FPGA/ipcore_dir/tmp/_cg/cpu_divider.sym -view all
-origin_type imported
Adding /home/main/git/FPGA/ipcore_dir/tmp/_cg/cpu_divider.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/main/git/FPGA/ipcore_dir/tmp/_cg/cpu_divider.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/main/git/FPGA/ipcore_dir/tmp/_cg/cpu_divider.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/cpu_divider"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'cpu_divider'.
