#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a6dff0bc70 .scope module, "alu_tb" "alu_tb" 2 4;
 .timescale -9 -12;
v000002a6dff46c30_0 .var "op_code", 4 0;
v000002a6dff5b460_0 .var "operand_a", 31 0;
v000002a6dff5b500_0 .var "operand_b", 31 0;
v000002a6dff5b5a0_0 .net "result", 31 0, v000002a6dff46b90_0;  1 drivers
S_000002a6dff46a00 .scope module, "uut" "alu" 2 11, 3 1 0, S_000002a6dff0bc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 5 "op_code";
    .port_info 3 /OUTPUT 32 "result";
P_000002a6dff5b1f0 .param/l "ADD" 1 3 13, +C4<00000000000000000000000000000100>;
P_000002a6dff5b228 .param/l "AND" 1 3 17, +C4<00000000000000000000000000001000>;
P_000002a6dff5b260 .param/l "CMP" 1 3 21, +C4<00000000000000000000000000001100>;
P_000002a6dff5b298 .param/l "DIV" 1 3 16, +C4<00000000000000000000000000000111>;
P_000002a6dff5b2d0 .param/l "MUL" 1 3 15, +C4<00000000000000000000000000000110>;
P_000002a6dff5b308 .param/l "NAND" 1 3 18, +C4<00000000000000000000000000001001>;
P_000002a6dff5b340 .param/l "NOT" 1 3 22, +C4<00000000000000000000000000001101>;
P_000002a6dff5b378 .param/l "OR" 1 3 19, +C4<00000000000000000000000000001010>;
P_000002a6dff5b3b0 .param/l "SUB" 1 3 14, +C4<00000000000000000000000000000101>;
P_000002a6dff5b3e8 .param/l "WIDTH_DATA" 0 3 2, +C4<00000000000000000000000000100000>;
P_000002a6dff5b420 .param/l "XOR" 1 3 20, +C4<00000000000000000000000000001011>;
v000002a6dff22e90_0 .net "op_code", 4 0, v000002a6dff46c30_0;  1 drivers
v000002a6dff22c70_0 .net "operand_a", 31 0, v000002a6dff5b460_0;  1 drivers
v000002a6dff0be00_0 .net "operand_b", 31 0, v000002a6dff5b500_0;  1 drivers
v000002a6dff46b90_0 .var "result", 31 0;
E_000002a6dff09af0 .event anyedge, v000002a6dff22e90_0, v000002a6dff22c70_0, v000002a6dff0be00_0;
    .scope S_000002a6dff46a00;
T_0 ;
    %wait E_000002a6dff09af0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
    %load/vec4 v000002a6dff22e90_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v000002a6dff22c70_0;
    %load/vec4 v000002a6dff0be00_0;
    %add;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v000002a6dff22c70_0;
    %load/vec4 v000002a6dff0be00_0;
    %sub;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v000002a6dff22c70_0;
    %load/vec4 v000002a6dff0be00_0;
    %mul;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v000002a6dff0be00_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v000002a6dff22c70_0;
    %load/vec4 v000002a6dff0be00_0;
    %div;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
T_0.12 ;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v000002a6dff22c70_0;
    %load/vec4 v000002a6dff0be00_0;
    %and;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v000002a6dff22c70_0;
    %load/vec4 v000002a6dff0be00_0;
    %and;
    %inv;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v000002a6dff22c70_0;
    %load/vec4 v000002a6dff0be00_0;
    %or;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v000002a6dff22c70_0;
    %inv;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v000002a6dff22c70_0;
    %load/vec4 v000002a6dff0be00_0;
    %cmp/e;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v000002a6dff0be00_0;
    %load/vec4 v000002a6dff22c70_0;
    %cmp/u;
    %jmp/0xz  T_0.15, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002a6dff46b90_0, 0, 32;
T_0.16 ;
T_0.14 ;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002a6dff0bc70;
T_1 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002a6dff5b460_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000002a6dff5b500_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002a6dff46c30_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 24 "$display", "ADD: %d + %d = %d", v000002a6dff5b460_0, v000002a6dff5b500_0, v000002a6dff5b5a0_0 {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000002a6dff5b460_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000002a6dff5b500_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002a6dff46c30_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 32 "$display", "SUB: %d - %d = %d", v000002a6dff5b460_0, v000002a6dff5b500_0, v000002a6dff5b5a0_0 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002a6dff5b460_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002a6dff5b500_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000002a6dff46c30_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 40 "$display", "MUL: %d * %d = %d", v000002a6dff5b460_0, v000002a6dff5b500_0, v000002a6dff5b5a0_0 {0 0 0};
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000002a6dff5b460_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002a6dff5b500_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000002a6dff46c30_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 48 "$display", "DIV: %d / %d = %d", v000002a6dff5b460_0, v000002a6dff5b500_0, v000002a6dff5b5a0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a6dff5b460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a6dff5b500_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002a6dff46c30_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "AND: %b & %b = %b", v000002a6dff5b460_0, v000002a6dff5b500_0, v000002a6dff5b5a0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a6dff5b460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a6dff5b500_0, 0, 32;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000002a6dff46c30_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 64 "$display", "NAND: %b ~& %b = %b", v000002a6dff5b460_0, v000002a6dff5b500_0, v000002a6dff5b5a0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a6dff5b460_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a6dff5b500_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002a6dff46c30_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 72 "$display", "OR: %b | %b = %b", v000002a6dff5b460_0, v000002a6dff5b500_0, v000002a6dff5b5a0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a6dff5b460_0, 0, 32;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000002a6dff46c30_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 79 "$display", "NOT: ~ %b = %b", v000002a6dff5b460_0, v000002a6dff5b5a0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002a6dff5b460_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002a6dff5b500_0, 0, 32;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000002a6dff46c30_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 87 "$display", "CMP result: %d ? %d = %d", v000002a6dff5b460_0, v000002a6dff5b500_0, v000002a6dff5b5a0_0 {0 0 0};
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "./alu.v";
