// Seed: 3281826456
module module_0;
  logic id_1;
  wire  id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd21,
    parameter id_1 = 32'd22
) (
    input supply1 _id_0[id_1 : id_0],
    input supply1 _id_1,
    input tri id_2
);
  logic id_4;
  module_0 modCall_1 ();
endmodule
program module_2 #(
    parameter id_16 = 32'd71
) (
    output wand id_0,
    input wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri0 id_8,
    output uwire id_9,
    input wand id_10,
    output supply0 id_11,
    output tri1 id_12
    , id_15,
    input wor id_13
);
  wire [-1 : 1] _id_16;
  wire [1 'b0 : id_16] id_17;
  module_0 modCall_1 ();
endprogram
