 1
  
摘要—本篇主題為研究以低溫微波活化鍺薄膜之磷
摻雜。相較於過去的快速升溫製程，以微波製程進行退火
可以在低溫的環境下使以離子佈植摻雜之磷得到更加良
好的雜質活化率。藉由調整微波的輸入功率及製程的時間
可以降低薄膜的片電阻值以及抑制雜質在薄膜中的擴
散。此外，於製程中在製程晶圓上下各放置一片矽晶圓，
發現可以抑制雜質的擴散並且降低表面的粗糙度。 
 
關鍵字—快速升溫退火, 微波退火, 低溫, 鍺 
I. 介紹 
  在半導體工業中，元素鍺一直被視為可替代矽成為製
作電晶體的材料。主要是因為鍺本身高於矽的電子及電洞
的遷移率。但由於元素鍺及其氧化物的不穩定性及無法在
高溫下進行製程，一直是在製作元件上的一大問題。然而
最近在元件的微縮下，高介電材料及金屬閘極的應用使得
鍺再度成為研究的重點。以原子層沉積法所沉積的高介電
係數薄膜可將製程溫度控制在170~340°C之間，如此的低
溫製程可應用在鍺電晶體的製程上[1]。 但是在活化鍺薄
膜中的雜質為另外一項製作鍺元件的挑戰[2-3]。根據 A. 
Satta et al. [4]，在攝氏五百度下進行持續一分鐘的快速升
溫退火，將會造成在鍺中摻雜的雜質嚴重的擴散。若是使
用更低的製程溫度進行快速升溫退火，將會降低雜質的活
化率導致元件中接觸電阻過高而降低元件的速度。 
在過去已有研究在低溫下進行雜質活化。根據 J. H. 
Park et. al. [5]的研究，利用金屬誘發雜質活化可在大約攝
氏 360°C 成功活化非晶鍺中的摻雜雜質。但對於 N 型摻
雜只有以鈷金屬才可以得到較理想的片電阻值。原因是其
他金屬會在薄膜中形成受體式缺陷捕捉傳導電子而導致
電阻值的上升。然而，鈷金屬在鍺薄膜中的擴散係數過低
導致必須要以更長的時間薄膜完全活化完成，製程時間過
長。而微波活化退火則是另一項可達到在低溫下活化摻雜
於矽中雜質的方法[6-7]。微波可以修補因離子佈植所造成
的缺陷並且透過固相磊晶再成長(solid phase epitaxial 
regrowth)在攝氏 550℃之下活化雜質。我們已以微波退火
對於 Si/Ge/Si 結構進行研究 [8]。 
在本研究中，將低溫微波退火的技術應用於磷摻雜之
單晶鍺及多晶鍺薄膜中的雜質活化以討論摻雜的活化機
制。主要影響微波製程的參數為輸入功率的大小、持溫時
間的長短及製程中晶圓的數量，都會影響微波製程的溫
 
 
度。我們將以控制輸入功率、晶圓數量及製程時間來討論
微波退火機制並且與傳統的快速升溫退火製程相互比較。 
II. 實驗過程 
我們利用超高真空化學氣相沉積法在六吋電阻率為
15–25 Ω-cm 的 P型矽晶圓(100)上先在攝氏550度下沉積約
10奈米厚的矽緩衝層，接著降溫至420度後再沉積約兩百
奈米厚的鍺薄膜作為實驗樣品。另外，我們將部分的矽晶
圓沉積約五百奈米厚的二氧化矽氧化層之後，再以低壓化
學氣相沉積法(low pressure chemical vapor deposition)在攝
氏四百度下沉積約五十奈米厚之多晶鍺薄膜，作為微波活
化之樣品。將沉積鍺薄膜之樣品以離子佈植的方式在常溫
下植入能量為25keV 劑量為1×1015 cm-2的P31 與BF2雜質。
同時，我們將部分沉積約五百奈米厚的二氧化矽氧化層後
之矽晶圓，分別沉積兩百奈米之鋁矽銅金屬薄膜以及鎢金
屬薄膜作為測試微波用。如果經過微波處理過後，金屬並
無發生變化且電阻值維持相同，則我們可以推論微波製程
為一種低溫製程。 
微波退火的頻率為5.8GHz，輸入功率設定在600到
1400瓦之間，製程時間為100秒到600秒之間。微波製程之
腔體大小為5.57×106 cm3。在微波製程前，先由腔體上方
通入氮氣十分鐘，使腔體內充滿氮氣，並且在微波製程中
持續通入氮氣直到製程完全結束。微波退火製程時間的定
義為從微波功率開始輸入至腔體中到微波功率關閉為
止，與快速升溫退火不同點在於並非以溫度上限作為製程
時間的標準。溫度為時間的關係如圖一所示。當額外於製
程晶圓上方與下方各增加一片矽晶圓時，最高製程溫度將
會降低並且起始升溫速率也會減緩，這是因為額外增加的
 
以低溫微波活化鍺薄膜摻雜之研究 
呂侑倫,莊尚勳,薛富國,林宏旻  
吳世全,李耀仁,吳清沂 
0 100 200 300 400 500 600
0
50
100
150
200
250
300
350
400
450
 
 
Process Time (sec)
T
em
pe
ra
tu
re
 ( 
o C
)
 100% 2S, (i)
 150% 2S, (ii) (iii)
 150% 2S, 2L, (iv)
 200% 2S, (v)
 200% No S, (vi)
圖一 不同條件溫度對製程時間的作圖，小圖中為擺放晶圓的方式 
conditions, S為首次添加的矽晶圓及 L為二次添加的矽晶圓。. 
 3
可以發現增加矽晶圓會使製程溫度的最大值下降10至20
度並且減緩起始升溫的速率。因此，根據上述的實驗，有
三種可能的機制，導致摻雜擴散：(1)輸入功率大小，(2)
維持在高溫下的持續時間，(3)製程起始時的升溫速率。 
在圖四(a)中可看出經過離子佈植後產生的非晶鍺厚
度約為60 nm。而觀察快速升溫退火的結果，溫度為550
℃下經過60秒後，表面變得非常粗糙，如圖四(b)所示。
這是因為鍺在高溫下的不穩定性導致嚴重的向外散失。所
測量的坑洞直徑約為 146nm，深度約為30nm。這將導致
元件製作上的困難。微波製程可產生固相磊晶再成長使摻
雜進入晶格中並修復了由離子佈植轟擊造成的缺陷。只有
約 2-3 nm的無定形區域對樣品(v)表面的鍺，如圖四(c)所
示。此外，無放置矽晶圓之微波製程將會在鍺表面形成大
約10nm以下的小洞，如圖四(d)所示。這可能是由於起始 
 
 
升溫速率過快而導致。額外添加的矽晶圓能吸收腔體中微
波能量而加熱。這個過程使晶圓可再整體溫度更加均勻的
情形下進行微波製程。同時，此三片晶圓分散了微波的能
量，因此使起始的升溫速率下降。 
在圖五中，以原子力顯微鏡進行薄膜表面粗糙度的
討論。由量測結果發現，在快速升溫退火後，其粗糙度相
較於未進行退火高出五倍之多，表面嚴重劣化。此一現象
對於元件製程上產生很大的影響。不平坦的表面使通道區
載子在傳輸時受到散射的機率提高，使遷移率下降。並且
在散射區易形成閘極漏電的區域。而經過微波退火製程
後，對其表面並無影響，將可以解決因為高溫製程而導致
的問題產生。最後，因鋁矽銅合金可承受之製程溫度約為
攝氏440度左右，若經由微波製程後，金屬薄膜可維持相
同的狀態，則可以推論整體的製程可控制在低溫的情形。
將鋁矽銅合金薄膜和鎢薄膜也經過微波製程後，量測其片
電阻值仍然保持相同。因此推論微波對於金屬薄膜不會造
成損傷，證明微波製程為一種低溫的製程。以上的實驗使
得微波製程在元件製造上，不僅可以修補缺陷並且活化雜
質，對於其他不需退火區域不會產生破壞，可用於多層結
構。 
IV. 結論 
  本篇研究表示，以離子佈植方式之磷摻雜純鍺單晶薄
膜可以藉由微波退火進行活化。透過穿隧式電子顯微鏡和
二次離子質譜術分析，可以發現以微波退火可以修復陰離
子佈植所造成的缺。此外，較高的輸入功率可充分提高雜
質活化率，縮短製程時間和加入矽晶圓可以同樣制止雜質
擴散。並且微波退火製程可與金屬製程相容。 
 
 
 
圖四  TEM剖面影像  (a)離子佈植後, (b)快速升溫退火550℃下經過
60秒後, (c) 樣品(v) (d)樣品(vi)。 
0 50 100 150 200
1017
1018
1019
1020
 as-implanted
 (ii) 150% 600sec (2S)
 (iii)150% 300secX2  (2S)
 (v) 200% 100sec (2S)
 (vi)  200% 100sec (No S)
 RTA 550OC
C
on
ce
nt
ra
tio
n 
(cm
-3
)
Depth (nm)
圖三 二次離子質譜術所測得知摻雜磷在不同的退火條件下擴散程
度的深度分佈。. 
 
(a)                                          (b) 
 
                   (c) 
圖五 表面粗糙度 (a) 離子佈植後， (b)快速升溫退火600℃下經過30秒
後, (c) 樣品(v)。 
   	 
                	 
                	 
                	 
              
                                   	 
	  
     	
					
                         ! " #	
					12/6 Short Course 
     12/7 TFT Technologies and Reception 
     12/8 FinFET and Nano-wire Devices, High-K and Metal Gate Technology and 
Panel Session 
     12/9 Advanced High-K Metal Gate SoC and High Performance CMOS Platforms 
and Advanced Interconnect Technologies for CMOS Applications 
$  % & 	
					 ' ( ) * + , - .  /  0 1 23 4 5 6 7  8 8 9 :  ; < =>  ? @
- . ' ( ) 23 4 , 5 6 A B  C ! #- D 2E F   G H  I J 2K L M 5 6 2
N O P Q R #	
S T U V 	
NSC 98-2221-E-492-019	
S T W X 	
	
 32         	
Y ZH [
\ W 	
] ^ _ 	
` a b c
d e X 	
f g h  i j k l m 	
  ) n 	
op q r s t	 u v
w	
op q r s t o	 v	
  C x 	
y Zz { C | 	
  W X 	
}~  	s   o	Z i j     	
}  	2009 International Electron Devices Meeting	
   
  	
}~  	   s 

 	                  
 ¡ ¢ £ 	
}  	3D 65nm CMOS with 320°C Microwave Dopant Activation
3D 65nm CMOS with 320°C Microwave Dopant Activation  
Yao-Jen Lee1, Yu-Lun Lu2, Fu-Kuo Hsueh1, Kuo-Chin Huang3, Chia-Chen Wan2, Tz-Yen Cheng2,
Ming-Hung Han4, Jeff M. Kowalski5, Jeff E. Kowalski5, Dawei Heh1, Hsi-Ta Chuang1, Yiming Li4,6,1,
Tien-Sheng Chao2, Ching-Yi Wu7, and Fu-Liang Yang1
1National Nano Device Laboratories, Hsinchu 30078, Taiwan 
2Department of Electrophysics, National Chiao Tung University, Hsinchu 30010, Taiwan 
3Department of Electronics Engineering, National Chiao Tung University, Hsinchu 30010, Taiwan 
4Institute of Communication Engineering, National Chiao Tung University Hsinchu 30010, Taiwan 
5DSG Technologies, Inc., Morgan Hill, CA 95037-7522 USA 
6Department of Electrical Engineering, National Chiao Tung University, Hsinchu 30010, Taiwan 
7Department of Electrical Engineering, Dayeh University, Changhua 51591, Taiwan. 
TEL: +886-3-5726100 ext. 7793; FAX: +886-3-5722715; Email: yjlee@ndl.org.tw
Abstract
For the first time, CMOS TFTs of 65nm channel 
length have been demonstrated by using a novel 
microwave dopant activation technique. A low temperature 
microwave anneal is demonstrated and discussed in this 
study. We have successfully activated the poly-Si gate 
electrode and source/drain junctions, BF2 for p-MOS TFTs 
and P31 for n-MOS TFTs at a low temperature of 320°C 
without diffusion. The technology is promising for high 
performance and low cost upper layer nanometer-scale 
transistors as required by low temperature 3D-ICs 
fabrication.  
1. Introduction 
The three-dimensional (3D) design in integrated 
circuits (ICs) is considered a promising solution to enhance 
the device packing density, and to reduce interconnection 
delay, power consumption, and cost (Fig. 1). However, 
dopant activation through a high thermal budget process 
may cause diffusion and redistribution of dopants in the 3D 
structure affecting the underlying interconnects and the 
device layers [1-2]. In addition, one of the main challenges 
in fabricating a nanometer-scale transistor is accurate 
control of the active doping regions. However, any high 
temperature process after implantation causes dopant 
diffusion and redistribution. High diffusion rates make a 
shallow junction depth hard to achieve. RTA has 
emissivity related pattern effect, where photon adsorption 
strongly depends on the material and temperature. 
Therefore it relies on heat transfer at the cost of undesired 
diffusion. In addition, pattern effect or shadow from upper 
stack is expected to be more significant and degrade the 
uniformity of dopant activation of devices in different 
levels of the 3D structure. 
Microwave annealing is a potential solution for 
these issues because it takes place at a low temperature that 
restrains diffusion and results in good activation. 
Microwave anneal could generate heat directly inside the 
exposed material in the form of molecular rotational or 
polarization energies and the energies are transferred 
throughout the entire material [3-4].  
Arsenic activation in a Si substrate by low 
temperature microwave anneal between the temperatures 
300~500oC has been demonstrated. The dopant diffusion is 
effectively suppressed [3]. In addition, a 3nm Ge epi-layer 
on the Si substrate was also preserved using low 
temperature microwave anneal [4]. In this work, a low 
temperature (320°C) process technique by microwave 
anneal for the application of monolithic 3D integration is 
demonstrated.  
2. Device Fabrication 
A 6” (100) bulk silicon wafer was used as the starting 
material. After a 1Pm thick silicon dioxide was thermally 
grown, a 50nm thick undoped amorphous Si film was 
deposited using low pressure chemical vapor deposition 
(LPCVD), followed by solid-phase crystallization (SPC) 
for re-crystallization. After definition of the active region 
by e-beam lithography, a gate dielectric of 45nm 
tetraethoxysilane (TEOS) oxide and a 100nm poly Si were 
deposited by LPCVD. After gate patterning, source and 
drain were implanted with BF2 (15 keV at 5×1015 cm-2) for 
p-typed metal-oxide-semiconductor thin film transistors 
(p-MOS TFTs), and with P31 (15 keV at 5×1015 cm-2) for n-
MOS TFTs respectively, followed by different dopant 
activation conditions.  
Fig. 2 compares the temperature profiles of different 
dopant activation methods. The splits of 900°C for 15 
seconds and 600°C for 12 hours annealing were used as the 
control splits. In addition, to control annealing process at 
320°C, the microwave power was turned on only for 100 
seconds, which is compared to a total of six annealing 
cycles (100×6 seconds) and a continuous 600-second 
annealing process. Fig. 3 compares the temperature 
profiles under microwave anneal measured by infrared 
detector from the backside Si wafer and the topside poly-Si 
film. The temperature profiles are almost identical as 
measured from both sides. The inset was the schematic 
diagram of the location of the infrared light during 
temperature measurement. Fig. 4 (a) depicts the process 
flow and activation split conditions for complementary 
metal oxide semiconductor (CMOS) TFTs fabricated in 
this study, which includes RTA, furnace, and varied 
microwave (MW) anneal conditions. Fig. 4 (b) shows the 
97-4244-5640-6/09/$26.00 ©2009 IEEE IEDM09-312.3.1
Width= 60 nm
100 nm
Gate oxide= 45 nm
Monolithic 3D-ICs Structure
PoPoly-Si Poly-Si 
Crystal -Si 
STI 
Crystal-Si 
600oC 12 hr.
VD = -0.55 V
Gate Voltage (V)
-14 -12 -10 -8 -6 -4 -2 0
D
ra
in
 C
ur
re
nt
 (A
)
-10-13
-10-12
-10-11
-10-10
-10-9
-10-8
-10-7
-10-6
-10-5
-10-4
W/L = 100nm / 5Pm
W/L = 100nm / 1Pm
W/L = 100nm / 0.4Pm
W/L = 100nm / 0.2Pm
Fig. 1 Schematic diagram of the 3D ICs 
structure in this study.  
Fig. 4 (a) Process flow and split conditions for CMOS TFTs fabricated in this study with various 
microwave (MW) anneal conditions. (b) SEM image of the device with a 65nm gate length with a 
60nm gate width. 
900oC 15 sec.
Gate Voltage (V)
-14 -12 -10 -8 -6 -4 -2 0
D
ra
in
 C
ur
re
nt
 (A
)
10-13
10-12
10-11
10-10
10-9
10-8
10-7
10-6
10-5
W/L = 100nm / 5Pm
W/L = 100nm / 1Pm
W/L = 100nm / 0.4Pm
W/L= 100nm / 0.2Pm
VD = -0.55 V
black: W/L = 100nm / 100nm
color: W/L = 100nm / 120nm 
Gtae Voltage (V)
-14 -12 -10 -8 -6 -4 -2 0
D
ra
in
 C
ur
re
nt
 (A
)
-10-13
-10-12
-10-11
-10-10
-10-9
-10-8
-10-7
-10-6
-10-5
MW 100 sec.
MW 100x6 sec.
MW 600 sec.
Fig. 5(b) ID-VG of p-MOS TFTs with different 
gate length (W = 100 nm) annealed at 600°C for 
12 hours. As the gate length is below 0.4 Pm, 
punch-through would dominant the electrical 
characteristics. 
Fig. 6 ID-VG of p-MOS TFTs annealed by microwave. (a) The Ion/Ioff ratios are about 108 for p-
MOS using microwave anneal for 100 seconds with W/L = 100nm / 120nm, 107 for that with W/L 
= 100nm / 100nm, and (b) 107 for that with W/L = 60nm / 100nm. The inset shows the ID-VG of p-
MOS TFTs with W/L = 60nm / 65nm 
Gate 
Drain
Source 
Gate Length=65nm
Gate oxide
Gate Voltage (V)
-14 -12 -10 -8 -6 -4 -2 0
D
ra
in
 C
ur
re
nt
 (A
)
-10-13
-10-12
-10-11
-10-10
-10-9
-10-8
-10-7
-10-6
-10-5
MW 100 sec.
W/L = 60nm / 100nm
MW 100x6 sec.
W/L = 60nm / 100nm
MW 600 sec.
W/L = 60nm / 100nm
VD = -0.55 V
-14 -12 -10 -8 -6 -4 -2 0
-10-12
-10-11
-10-10
-10-9
-10-8
-10-7
-10-6
-10-5
MW 100 sec.
W/L = 60nm / 65nm
solid: VD = -0.05 V
open: VD = -0.55 V 
Fig. 5(a) ID-VG of p-MOS TFTs with different gate 
length (W = 100 nm) annealed by 900°C for 15 
seconds. As the gate length is below 0.4 Pm, punch-
through dominants the electrical characteristics. 
(a) (b) 
(b) 
(a) 
Gate Voltage (V)
-14 -12 -10 -8 -6 -4 -2 0
D
ra
in
 C
ur
re
nt
 (A
)
10-13
10-12
10-11
10-10
10-9
10-8
10-7
10-6
10-5
10-4
VD = -0.55 V (Simulation at best case)
VD = -0.05 V (Simulation at best case)
VD = -0.55 V (measurement)
VD = -0.05 V (measurement)
Fig. 7 Three-dimensional device simulation and 
experimental comparison for the fabricated 65nm p-
MOS TFTs. 
Fig. 8 TEM cross section image of p-MOS TFTs gate structure with (a) a 65nm gate 
length and (b) a 60nm gate width, where the gate oxide thickness is 45 nm and the 
channel thickness is 45 nm.
Fig. 3 Comparison of the temperature profiles 
measured by infrared detector from the topside and 
backside of the Si wafer during microwave anneal. 
Fig. 2 Comparison of temperature profiles of 
different dopant activation methods. The 
microwave (MW) anneal time is defined as the 
period when the microwave power is turned on.  
(a)
RTA 900  15к  sec
MW 100*6 sec.  
MW 100 sec.  
600  1к 2 hours.  
MW 600 sec.  
Process Flow 
Dopant activation 
Gate patterning defined 
Active area patterning 
100nm poly-Si deposition  
50nm undoped Į-Si 
deposition by LPCVD 
50nm TEOS gate oxide deposition  
Solid Phase Crystallization (SPC) 
S/D implantation 
PMOS: BF2, 15 keV, 5u1015 cm-2
NMOS: P, 15 keV, 5u1015 cm-2
Red: Microwave Power-On
Black: Microwave Power-Off
Blue: RTA (900oC 15 sec.) 
Gray: Furance (600oC 12 hr.)
Anneal time (sec.)
0 500 1000 1500 2000 45000
T
em
pe
ra
tu
re
 (o
C
)
0
200
400
600
800
1000
100x6 sec. 
600 sec.  
RTA (900oC 15 sec.)
Furance (600oC 12 hr.)100  sec. 
Anneal Time (sec.)
0 200 400 600 800 1000
Te
m
pe
ra
tu
re
 (C
o )
0
100
200
300
400
500
600
Backside
Topside
Poly-Si 45 nm
Bulk Si
Wet Oxide 1000 nm
I.R
Topside
I.R
Backside
Poly-Si 45 nm
Bulk Si
Wet Oxide 1000 nm
IEDM09-332.3.3
	
			
		 	   	 	
   
  	 	    
	
	
 	  	   
  	      

	 
   	        
      	
	
 !   " #            $    %
    #           $   
          #   #    # # 
 $  ! !  "  #            $ 
   %    # #         
               # $    
                  	
        	 
       
       
  !   " # $  %  &

 
    '    
   !  ( )  (  *  !
 !    # +  %      % &  (  !   " 
+ %   ! ,   (  
   -  %  * #  .   * 
  &
 . /

   	 	
0     1 $  2 3   )  / %/ -  4 5     
    "
 5 / %     $ !     #     6    4
7%     $ !     #         4
8   9    $ 6    :      - 1     %  #   
%      !   "          ; ; 3     4 #
 ! !  "          3 ! !     4 #


無研發成果推廣資料 
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
與筑波 AIST 遠藤和彥博士與東北大學寒川教授進行雙邊合作與研究。 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
