
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis

# Written on Fri May 26 10:41:07 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\designer\BaseDesign\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                   Requested     Requested     Clock        Clock                     Clock
Level     Clock                                   Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       SYS_CLK                                 50.0 MHz      20.000        declared     async1_1                  6225 
                                                                                                                          
0 -       System                                  100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                          
0 -       TCK                                     6.0 MHz       166.670       declared     async1_2                  0    
                                                                                                                          
0 -       COREJTAGDEBUG_Z9|N_2_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     360  
==========================================================================================================================


Clock Load Summary
******************

                                        Clock     Source                                                                                                 Clock Pin                                                                                                                                                                                                       Non-clock Pin     Non-clock Pin                                                                                                                                                           
Clock                                   Load      Pin                                                                                                    Seq Example                                                                                                                                                                                                     Seq Example       Comb Example                                                                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SYS_CLK                                 6225      SYS_CLK(port)                                                                                          PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.B_CLK                                                                                                                   -                 I_1.A(CLKINT)                                                                                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
System                                  0         -                                                                                                      -                                                                                                                                                                                                               -                 -                                                                                                                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
TCK                                     0         TCK(port)                                                                                              -                                                                                                                                                                                                               -                 -                                                                                                                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
COREJTAGDEBUG_Z9|N_2_inferred_clock     360       CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q.C     -                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_JTAG_TAP_CONTROLLER._T_22.I[0](inv)
===================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================
