OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net1083 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 847160 847160 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     26431
Number of terminals:      771
Number of snets:          2
Number of nets:           17778

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 339.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 730814.
[INFO DRT-0033] mcon shape region query size = 478750.
[INFO DRT-0033] met1 shape region query size = 158860.
[INFO DRT-0033] via shape region query size = 48205.
[INFO DRT-0033] met2 shape region query size = 29366.
[INFO DRT-0033] via2 shape region query size = 38564.
[INFO DRT-0033] met3 shape region query size = 29251.
[INFO DRT-0033] via3 shape region query size = 38564.
[INFO DRT-0033] met4 shape region query size = 11625.
[INFO DRT-0033] via4 shape region query size = 1922.
[INFO DRT-0033] met5 shape region query size = 1984.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2737 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 339 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11314 groups.
#scanned instances     = 26431
#unique  instances     = 339
#stdCellGenAp          = 12038
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8040
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 67480
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:18, elapsed time = 00:02:01, memory = 458.01 (MB), peak = 472.93 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     183118

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53185.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51665.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32862.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8491.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2039.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 190.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 520.95 (MB), peak = 520.95 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88086 vertical wires in 3 frboxes and 60346 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14382 vertical wires in 3 frboxes and 17255 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 986.50 (MB), peak = 986.50 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 986.50 (MB), peak = 986.50 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:17, memory = 1208.69 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:36, memory = 1545.39 (MB).
    Completing 30% with 3192 violations.
    elapsed time = 00:00:44, memory = 1641.98 (MB).
    Completing 40% with 3192 violations.
    elapsed time = 00:01:08, memory = 1752.19 (MB).
    Completing 50% with 3192 violations.
    elapsed time = 00:01:25, memory = 1631.10 (MB).
    Completing 60% with 5934 violations.
    elapsed time = 00:01:47, memory = 1723.42 (MB).
    Completing 70% with 5934 violations.
    elapsed time = 00:02:05, memory = 1766.00 (MB).
    Completing 80% with 8930 violations.
    elapsed time = 00:02:20, memory = 1775.51 (MB).
    Completing 90% with 8930 violations.
    elapsed time = 00:02:45, memory = 1857.41 (MB).
    Completing 100% with 11861 violations.
    elapsed time = 00:02:58, memory = 1829.14 (MB).
[INFO DRT-0199]   Number of violations = 13890.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   met4   met5
Cut Spacing          0     38      0      0      0      1      0      0      0
Metal Spacing        3      0   2325      0    843      0    124     37     16
Min Hole             0      0     14      0      0      0      0      0      0
Recheck             29      0   1145      0    626      0    137     71     21
Short                2      2   6215     10   1999      0    203     12     17
[INFO DRT-0267] cpu time = 00:22:10, elapsed time = 00:02:59, memory = 1941.07 (MB), peak = 1941.07 (MB)
Total wire length = 1028436 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 286700 um.
Total wire length on LAYER met2 = 445899 um.
Total wire length on LAYER met3 = 191329 um.
Total wire length on LAYER met4 = 94902 um.
Total wire length on LAYER met5 = 9604 um.
Total number of vias = 163670.
Up-via summary (total 163670):

-------------------------
 FR_MASTERSLICE         0
            li1     64388
           met1     81065
           met2     14362
           met3      3555
           met4       300
-------------------------
               163670


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13890 violations.
    elapsed time = 00:00:14, memory = 1981.64 (MB).
    Completing 20% with 13890 violations.
    elapsed time = 00:00:33, memory = 2029.36 (MB).
    Completing 30% with 12144 violations.
    elapsed time = 00:00:45, memory = 2026.04 (MB).
    Completing 40% with 12144 violations.
    elapsed time = 00:01:11, memory = 2059.02 (MB).
    Completing 50% with 12144 violations.
    elapsed time = 00:01:26, memory = 2059.16 (MB).
    Completing 60% with 10321 violations.
    elapsed time = 00:01:43, memory = 2059.16 (MB).
    Completing 70% with 10321 violations.
    elapsed time = 00:02:00, memory = 2113.02 (MB).
    Completing 80% with 8298 violations.
    elapsed time = 00:02:19, memory = 2073.93 (MB).
    Completing 90% with 8298 violations.
    elapsed time = 00:02:42, memory = 2075.17 (MB).
    Completing 100% with 6262 violations.
    elapsed time = 00:02:54, memory = 2047.84 (MB).
[INFO DRT-0199]   Number of violations = 6262.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing         10      0      0      0      0      0
Metal Spacing        0   1116    432     51      8      1
Short                0   3888    717     36      3      0
[INFO DRT-0267] cpu time = 00:20:13, elapsed time = 00:02:55, memory = 2016.36 (MB), peak = 2115.02 (MB)
Total wire length = 1020866 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 284647 um.
Total wire length on LAYER met2 = 442106 um.
Total wire length on LAYER met3 = 190392 um.
Total wire length on LAYER met4 = 94430 um.
Total wire length on LAYER met5 = 9290 um.
Total number of vias = 162159.
Up-via summary (total 162159):

-------------------------
 FR_MASTERSLICE         0
            li1     64368
           met1     79908
           met2     14149
           met3      3472
           met4       262
-------------------------
               162159


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6262 violations.
    elapsed time = 00:00:13, memory = 2016.36 (MB).
    Completing 20% with 6262 violations.
    elapsed time = 00:00:29, memory = 2056.35 (MB).
    Completing 30% with 5892 violations.
    elapsed time = 00:00:42, memory = 2016.36 (MB).
    Completing 40% with 5892 violations.
    elapsed time = 00:01:09, memory = 2016.36 (MB).
    Completing 50% with 5892 violations.
    elapsed time = 00:01:17, memory = 2016.36 (MB).
    Completing 60% with 5803 violations.
    elapsed time = 00:01:32, memory = 2016.36 (MB).
    Completing 70% with 5803 violations.
    elapsed time = 00:01:51, memory = 2090.90 (MB).
    Completing 80% with 6027 violations.
    elapsed time = 00:02:06, memory = 2055.55 (MB).
    Completing 90% with 6027 violations.
    elapsed time = 00:02:32, memory = 2139.59 (MB).
    Completing 100% with 5884 violations.
    elapsed time = 00:02:48, memory = 2078.44 (MB).
[INFO DRT-0199]   Number of violations = 5884.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         15      0      0      0      0
Metal Spacing        0   1114    417     55      4
Short                0   3601    654     17      7
[INFO DRT-0267] cpu time = 00:20:04, elapsed time = 00:02:49, memory = 2083.27 (MB), peak = 2176.58 (MB)
Total wire length = 1019035 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 284478 um.
Total wire length on LAYER met2 = 441106 um.
Total wire length on LAYER met3 = 189880 um.
Total wire length on LAYER met4 = 94647 um.
Total wire length on LAYER met5 = 8922 um.
Total number of vias = 161694.
Up-via summary (total 161694):

-------------------------
 FR_MASTERSLICE         0
            li1     64362
           met1     79664
           met2     13991
           met3      3430
           met4       247
-------------------------
               161694


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5884 violations.
    elapsed time = 00:00:12, memory = 2097.84 (MB).
    Completing 20% with 5884 violations.
    elapsed time = 00:00:23, memory = 2122.12 (MB).
    Completing 30% with 4496 violations.
    elapsed time = 00:00:30, memory = 2113.56 (MB).
    Completing 40% with 4496 violations.
    elapsed time = 00:00:45, memory = 2179.19 (MB).
    Completing 50% with 4496 violations.
    elapsed time = 00:01:02, memory = 2146.74 (MB).
    Completing 60% with 3011 violations.
    elapsed time = 00:01:13, memory = 2151.31 (MB).
    Completing 70% with 3011 violations.
    elapsed time = 00:01:26, memory = 2153.31 (MB).
    Completing 80% with 1804 violations.
    elapsed time = 00:01:35, memory = 2153.31 (MB).
    Completing 90% with 1804 violations.
    elapsed time = 00:01:50, memory = 2185.52 (MB).
    Completing 100% with 541 violations.
    elapsed time = 00:02:02, memory = 2195.54 (MB).
[INFO DRT-0199]   Number of violations = 544.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          3      0      0      0
Metal Spacing        0    136     29      4
Recheck              0      0      3      0
Short                0    323     33     13
[INFO DRT-0267] cpu time = 00:14:17, elapsed time = 00:02:02, memory = 2105.25 (MB), peak = 2227.75 (MB)
Total wire length = 1018874 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 277055 um.
Total wire length on LAYER met2 = 438238 um.
Total wire length on LAYER met3 = 196524 um.
Total wire length on LAYER met4 = 98230 um.
Total wire length on LAYER met5 = 8825 um.
Total number of vias = 164640.
Up-via summary (total 164640):

-------------------------
 FR_MASTERSLICE         0
            li1     64368
           met1     80457
           met2     15750
           met3      3824
           met4       241
-------------------------
               164640


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 544 violations.
    elapsed time = 00:00:00, memory = 2105.25 (MB).
    Completing 20% with 544 violations.
    elapsed time = 00:00:02, memory = 2126.05 (MB).
    Completing 30% with 360 violations.
    elapsed time = 00:00:04, memory = 2126.05 (MB).
    Completing 40% with 360 violations.
    elapsed time = 00:00:06, memory = 2126.15 (MB).
    Completing 50% with 360 violations.
    elapsed time = 00:00:07, memory = 2126.15 (MB).
    Completing 60% with 273 violations.
    elapsed time = 00:00:09, memory = 2126.15 (MB).
    Completing 70% with 273 violations.
    elapsed time = 00:00:11, memory = 2126.15 (MB).
    Completing 80% with 111 violations.
    elapsed time = 00:00:13, memory = 2126.15 (MB).
    Completing 90% with 111 violations.
    elapsed time = 00:00:14, memory = 2126.15 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:19, memory = 2126.26 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1   met2
Metal Spacing       16      2
[INFO DRT-0267] cpu time = 00:01:50, elapsed time = 00:00:20, memory = 2126.26 (MB), peak = 2227.75 (MB)
Total wire length = 1018770 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276579 um.
Total wire length on LAYER met2 = 438270 um.
Total wire length on LAYER met3 = 196870 um.
Total wire length on LAYER met4 = 98225 um.
Total wire length on LAYER met5 = 8825 um.
Total number of vias = 164727.
Up-via summary (total 164727):

-------------------------
 FR_MASTERSLICE         0
            li1     64367
           met1     80470
           met2     15824
           met3      3825
           met4       241
-------------------------
               164727


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 2126.26 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 2126.26 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 2126.26 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 2126.26 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:03, memory = 2126.26 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:03, memory = 2126.26 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:03, memory = 2126.26 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:04, memory = 2126.26 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:04, memory = 2126.26 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:07, memory = 2126.26 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        6
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:08, memory = 2126.26 (MB), peak = 2227.75 (MB)
Total wire length = 1018773 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276583 um.
Total wire length on LAYER met2 = 438271 um.
Total wire length on LAYER met3 = 196866 um.
Total wire length on LAYER met4 = 98225 um.
Total wire length on LAYER met5 = 8825 um.
Total number of vias = 164723.
Up-via summary (total 164723):

-------------------------
 FR_MASTERSLICE         0
            li1     64367
           met1     80468
           met2     15822
           met3      3825
           met4       241
-------------------------
               164723


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:10, memory = 2154.54 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:19, memory = 2282.80 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:40, memory = 2261.73 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:01:01, memory = 2359.92 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:01:14, memory = 2281.54 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:01:17, memory = 2333.63 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:01:20, memory = 2425.23 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:01:22, memory = 2514.25 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:01:25, memory = 2616.89 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:01:33, memory = 2682.60 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:11:44, elapsed time = 00:01:33, memory = 2682.60 (MB), peak = 2700.57 (MB)
Total wire length = 1018774 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276540 um.
Total wire length on LAYER met2 = 438222 um.
Total wire length on LAYER met3 = 196920 um.
Total wire length on LAYER met4 = 98265 um.
Total wire length on LAYER met5 = 8825 um.
Total number of vias = 164748.
Up-via summary (total 164748):

-------------------------
 FR_MASTERSLICE         0
            li1     64367
           met1     80472
           met2     15835
           met3      3833
           met4       241
-------------------------
               164748


[INFO DRT-0198] Complete detail routing.
Total wire length = 1018774 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276540 um.
Total wire length on LAYER met2 = 438222 um.
Total wire length on LAYER met3 = 196920 um.
Total wire length on LAYER met4 = 98265 um.
Total wire length on LAYER met5 = 8825 um.
Total number of vias = 164748.
Up-via summary (total 164748):

-------------------------
 FR_MASTERSLICE         0
            li1     64367
           met1     80472
           met2     15835
           met3      3833
           met4       241
-------------------------
               164748


[INFO DRT-0267] cpu time = 01:30:30, elapsed time = 00:12:48, memory = 2682.60 (MB), peak = 2700.57 (MB)

[INFO DRT-0180] Post processing.
Took 897 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 19 antenna violations.
[INFO GRT-0015] Inserted 21 diodes.
[WARNING DRT-0120] Large net net1083 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2737 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 339 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11318 groups.
#scanned instances     = 26452
#unique  instances     = 339
#stdCellGenAp          = 12038
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8040
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 67480
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:20:23, elapsed time = 00:02:40, memory = 2575.41 (MB), peak = 2700.57 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     192292

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53194.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51670.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32861.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8464.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2005.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 178.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2575.41 (MB), peak = 2700.57 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88060 vertical wires in 3 frboxes and 60312 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14368 vertical wires in 3 frboxes and 17147 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 2559.41 (MB), peak = 2700.57 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2559.41 (MB), peak = 2700.57 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2572.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2551.30 (MB).
    Completing 30% with 82 violations.
    elapsed time = 00:00:07, memory = 2626.37 (MB).
    Completing 40% with 82 violations.
    elapsed time = 00:00:12, memory = 2685.91 (MB).
    Completing 50% with 82 violations.
    elapsed time = 00:00:15, memory = 2578.45 (MB).
    Completing 60% with 172 violations.
    elapsed time = 00:00:19, memory = 2551.19 (MB).
    Completing 70% with 172 violations.
    elapsed time = 00:00:22, memory = 2577.45 (MB).
    Completing 80% with 222 violations.
    elapsed time = 00:00:25, memory = 2577.45 (MB).
    Completing 90% with 222 violations.
    elapsed time = 00:00:29, memory = 2611.25 (MB).
    Completing 100% with 292 violations.
    elapsed time = 00:00:31, memory = 2579.06 (MB).
[INFO DRT-0199]   Number of violations = 344.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        8     13     21      4
Recheck              6     18     26      2
Short               56    110     74      6
[INFO DRT-0267] cpu time = 00:03:55, elapsed time = 00:00:31, memory = 2667.61 (MB), peak = 2700.57 (MB)
Total wire length = 1019034 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276524 um.
Total wire length on LAYER met2 = 438437 um.
Total wire length on LAYER met3 = 196776 um.
Total wire length on LAYER met4 = 98144 um.
Total wire length on LAYER met5 = 9150 um.
Total number of vias = 164770.
Up-via summary (total 164770):

-------------------------
 FR_MASTERSLICE         0
            li1     64398
           met1     80481
           met2     15834
           met3      3816
           met4       241
-------------------------
               164770


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 344 violations.
    elapsed time = 00:00:03, memory = 2667.61 (MB).
    Completing 20% with 344 violations.
    elapsed time = 00:00:06, memory = 2667.61 (MB).
    Completing 30% with 288 violations.
    elapsed time = 00:00:07, memory = 2651.72 (MB).
    Completing 40% with 288 violations.
    elapsed time = 00:00:12, memory = 2651.72 (MB).
    Completing 50% with 288 violations.
    elapsed time = 00:00:15, memory = 2651.79 (MB).
    Completing 60% with 232 violations.
    elapsed time = 00:00:18, memory = 2651.80 (MB).
    Completing 70% with 232 violations.
    elapsed time = 00:00:21, memory = 2651.88 (MB).
    Completing 80% with 196 violations.
    elapsed time = 00:00:23, memory = 2651.88 (MB).
    Completing 90% with 196 violations.
    elapsed time = 00:00:28, memory = 2651.88 (MB).
    Completing 100% with 121 violations.
    elapsed time = 00:00:30, memory = 2651.88 (MB).
[INFO DRT-0199]   Number of violations = 121.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       15      1      6      4
Short               37     31     24      3
[INFO DRT-0267] cpu time = 00:03:47, elapsed time = 00:00:30, memory = 2654.71 (MB), peak = 2700.57 (MB)
Total wire length = 1018963 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276542 um.
Total wire length on LAYER met2 = 438423 um.
Total wire length on LAYER met3 = 196711 um.
Total wire length on LAYER met4 = 98137 um.
Total wire length on LAYER met5 = 9147 um.
Total number of vias = 164764.
Up-via summary (total 164764):

-------------------------
 FR_MASTERSLICE         0
            li1     64396
           met1     80472
           met2     15842
           met3      3813
           met4       241
-------------------------
               164764


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 121 violations.
    elapsed time = 00:00:00, memory = 2654.71 (MB).
    Completing 20% with 121 violations.
    elapsed time = 00:00:01, memory = 2654.71 (MB).
    Completing 30% with 104 violations.
    elapsed time = 00:00:01, memory = 2654.72 (MB).
    Completing 40% with 104 violations.
    elapsed time = 00:00:01, memory = 2654.72 (MB).
    Completing 50% with 104 violations.
    elapsed time = 00:00:01, memory = 2654.72 (MB).
    Completing 60% with 104 violations.
    elapsed time = 00:00:03, memory = 2654.72 (MB).
    Completing 70% with 104 violations.
    elapsed time = 00:00:03, memory = 2654.72 (MB).
    Completing 80% with 83 violations.
    elapsed time = 00:00:04, memory = 2654.72 (MB).
    Completing 90% with 83 violations.
    elapsed time = 00:00:04, memory = 2654.72 (MB).
    Completing 100% with 85 violations.
    elapsed time = 00:00:06, memory = 2654.72 (MB).
[INFO DRT-0199]   Number of violations = 85.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        3      0      4      3
Short               28     27     19      1
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:06, memory = 2654.72 (MB), peak = 2700.57 (MB)
Total wire length = 1018972 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276544 um.
Total wire length on LAYER met2 = 438439 um.
Total wire length on LAYER met3 = 196709 um.
Total wire length on LAYER met4 = 98130 um.
Total wire length on LAYER met5 = 9148 um.
Total number of vias = 164770.
Up-via summary (total 164770):

-------------------------
 FR_MASTERSLICE         0
            li1     64396
           met1     80481
           met2     15839
           met3      3813
           met4       241
-------------------------
               164770


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 85 violations.
    elapsed time = 00:00:00, memory = 2654.72 (MB).
    Completing 20% with 85 violations.
    elapsed time = 00:00:00, memory = 2654.72 (MB).
    Completing 30% with 75 violations.
    elapsed time = 00:00:00, memory = 2654.72 (MB).
    Completing 40% with 75 violations.
    elapsed time = 00:00:01, memory = 2654.72 (MB).
    Completing 50% with 75 violations.
    elapsed time = 00:00:03, memory = 2654.72 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:03, memory = 2654.72 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:03, memory = 2654.72 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:04, memory = 2654.72 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:05, memory = 2654.72 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 2654.72 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:06, memory = 2654.72 (MB), peak = 2700.57 (MB)
Total wire length = 1018976 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276576 um.
Total wire length on LAYER met2 = 438424 um.
Total wire length on LAYER met3 = 196669 um.
Total wire length on LAYER met4 = 98170 um.
Total wire length on LAYER met5 = 9135 um.
Total number of vias = 164855.
Up-via summary (total 164855):

-------------------------
 FR_MASTERSLICE         0
            li1     64398
           met1     80521
           met2     15878
           met3      3819
           met4       239
-------------------------
               164855


[INFO DRT-0198] Complete detail routing.
Total wire length = 1018976 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276576 um.
Total wire length on LAYER met2 = 438424 um.
Total wire length on LAYER met3 = 196669 um.
Total wire length on LAYER met4 = 98170 um.
Total wire length on LAYER met5 = 9135 um.
Total number of vias = 164855.
Up-via summary (total 164855):

-------------------------
 FR_MASTERSLICE         0
            li1     64398
           met1     80521
           met2     15878
           met3      3819
           met4       239
-------------------------
               164855


[INFO DRT-0267] cpu time = 00:08:52, elapsed time = 00:01:15, memory = 2654.72 (MB), peak = 2700.57 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 5 net violations.
[INFO ANT-0001] Found 5 pin violations.
[INFO GRT-0012] Found 5 antenna violations.
[INFO GRT-0015] Inserted 5 diodes.
[WARNING DRT-0120] Large net net1083 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2737 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 339 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11317 groups.
#scanned instances     = 26457
#unique  instances     = 339
#stdCellGenAp          = 12038
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8040
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 67480
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:48, elapsed time = 00:02:04, memory = 2654.89 (MB), peak = 2700.57 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     192279

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53196.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51671.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32859.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8459.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2002.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 178.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2654.89 (MB), peak = 2700.57 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88057 vertical wires in 3 frboxes and 60308 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14365 vertical wires in 3 frboxes and 17251 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 2654.89 (MB), peak = 2700.57 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2654.89 (MB), peak = 2700.57 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2654.89 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2654.89 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:07, memory = 2654.89 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:11, memory = 2654.89 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:14, memory = 2654.89 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:18, memory = 2654.89 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:21, memory = 2654.89 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:23, memory = 2654.89 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:27, memory = 2654.89 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:29, memory = 2654.89 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        4      1      2      1      0
Recheck              2      0      1      0      0
Short               25      7      2      2      2
[INFO DRT-0267] cpu time = 00:03:41, elapsed time = 00:00:29, memory = 2684.52 (MB), peak = 2700.57 (MB)
Total wire length = 1019015 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276475 um.
Total wire length on LAYER met2 = 438432 um.
Total wire length on LAYER met3 = 196656 um.
Total wire length on LAYER met4 = 98177 um.
Total wire length on LAYER met5 = 9272 um.
Total number of vias = 164846.
Up-via summary (total 164846):

-------------------------
 FR_MASTERSLICE         0
            li1     64404
           met1     80511
           met2     15875
           met3      3815
           met4       241
-------------------------
               164846


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:02, memory = 2684.52 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:05, memory = 2684.52 (MB).
    Completing 30% with 52 violations.
    elapsed time = 00:00:07, memory = 2684.52 (MB).
    Completing 40% with 52 violations.
    elapsed time = 00:00:12, memory = 2684.53 (MB).
    Completing 50% with 52 violations.
    elapsed time = 00:00:14, memory = 2684.53 (MB).
    Completing 60% with 41 violations.
    elapsed time = 00:00:18, memory = 2684.53 (MB).
    Completing 70% with 41 violations.
    elapsed time = 00:00:21, memory = 2684.53 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:23, memory = 2684.53 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:27, memory = 2684.53 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:00:29, memory = 2684.53 (MB).
[INFO DRT-0199]   Number of violations = 36.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        4      4      1      0     11
Short                2      1      3      2      8
[INFO DRT-0267] cpu time = 00:03:41, elapsed time = 00:00:30, memory = 2684.77 (MB), peak = 2700.57 (MB)
Total wire length = 1019025 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276467 um.
Total wire length on LAYER met2 = 438423 um.
Total wire length on LAYER met3 = 196657 um.
Total wire length on LAYER met4 = 98179 um.
Total wire length on LAYER met5 = 9296 um.
Total number of vias = 164848.
Up-via summary (total 164848):

-------------------------
 FR_MASTERSLICE         0
            li1     64405
           met1     80512
           met2     15875
           met3      3815
           met4       241
-------------------------
               164848


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 2684.77 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:00, memory = 2684.77 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:01, memory = 2684.77 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:01, memory = 2684.77 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:01, memory = 2684.77 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:01, memory = 2684.77 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:01, memory = 2684.77 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 2684.77 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 2684.77 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 2684.77 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        1      0      1      0
Short                5      3      2      2
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2684.77 (MB), peak = 2700.57 (MB)
Total wire length = 1018999 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276467 um.
Total wire length on LAYER met2 = 438420 um.
Total wire length on LAYER met3 = 196655 um.
Total wire length on LAYER met4 = 98179 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164848.
Up-via summary (total 164848):

-------------------------
 FR_MASTERSLICE         0
            li1     64405
           met1     80512
           met2     15875
           met3      3815
           met4       241
-------------------------
               164848


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 2684.77 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 2684.77 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 2684.77 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 2684.77 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 2684.77 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2684.77 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2684.77 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 2684.77 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 2684.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2684.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2684.77 (MB), peak = 2700.57 (MB)
Total wire length = 1019016 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276485 um.
Total wire length on LAYER met2 = 438433 um.
Total wire length on LAYER met3 = 196646 um.
Total wire length on LAYER met4 = 98175 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164883.
Up-via summary (total 164883):

-------------------------
 FR_MASTERSLICE         0
            li1     64406
           met1     80530
           met2     15885
           met3      3821
           met4       241
-------------------------
               164883


[INFO DRT-0198] Complete detail routing.
Total wire length = 1019016 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276485 um.
Total wire length on LAYER met2 = 438433 um.
Total wire length on LAYER met3 = 196646 um.
Total wire length on LAYER met4 = 98175 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164883.
Up-via summary (total 164883):

-------------------------
 FR_MASTERSLICE         0
            li1     64406
           met1     80530
           met2     15885
           met3      3821
           met4       241
-------------------------
               164883


[INFO DRT-0267] cpu time = 00:07:29, elapsed time = 00:01:03, memory = 2684.77 (MB), peak = 2700.57 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 3 net violations.
[INFO ANT-0001] Found 3 pin violations.
[INFO GRT-0012] Found 3 antenna violations.
[INFO GRT-0015] Inserted 3 diodes.
[WARNING DRT-0120] Large net net1083 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2737 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 339 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11317 groups.
#scanned instances     = 26460
#unique  instances     = 339
#stdCellGenAp          = 12038
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8040
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 67480
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:39, elapsed time = 00:02:03, memory = 2684.77 (MB), peak = 2700.57 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     192281

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53197.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51672.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32859.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8459.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2002.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 178.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2684.77 (MB), peak = 2700.57 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88058 vertical wires in 3 frboxes and 60309 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14317 vertical wires in 3 frboxes and 17199 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 2684.77 (MB), peak = 2700.57 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2684.77 (MB), peak = 2700.57 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2684.77 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2684.77 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:07, memory = 2684.77 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:11, memory = 2684.77 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:14, memory = 2684.77 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:18, memory = 2684.77 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:20, memory = 2684.77 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:23, memory = 2684.77 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:27, memory = 2716.77 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:29, memory = 2684.77 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        1      0      1      0
Recheck              1      2      1      0
Short               13      4      5      2
[INFO DRT-0267] cpu time = 00:03:39, elapsed time = 00:00:29, memory = 2707.37 (MB), peak = 2718.86 (MB)
Total wire length = 1019020 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276475 um.
Total wire length on LAYER met2 = 438396 um.
Total wire length on LAYER met3 = 196661 um.
Total wire length on LAYER met4 = 98210 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164867.
Up-via summary (total 164867):

-------------------------
 FR_MASTERSLICE         0
            li1     64409
           met1     80519
           met2     15879
           met3      3819
           met4       241
-------------------------
               164867


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:02, memory = 2707.37 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:05, memory = 2738.98 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:07, memory = 2707.37 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:12, memory = 2707.37 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:14, memory = 2707.37 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:17, memory = 2707.37 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:20, memory = 2707.37 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:23, memory = 2707.37 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:27, memory = 2707.37 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:29, memory = 2707.37 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met3
Metal Spacing        2      0
Short                1      3
[INFO DRT-0267] cpu time = 00:03:39, elapsed time = 00:00:29, memory = 2707.37 (MB), peak = 2738.98 (MB)
Total wire length = 1019013 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276469 um.
Total wire length on LAYER met2 = 438400 um.
Total wire length on LAYER met3 = 196661 um.
Total wire length on LAYER met4 = 98206 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164869.
Up-via summary (total 164869):

-------------------------
 FR_MASTERSLICE         0
            li1     64410
           met1     80520
           met2     15879
           met3      3819
           met4       241
-------------------------
               164869


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met3
Short                3      3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2707.37 (MB), peak = 2738.98 (MB)
Total wire length = 1019013 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276469 um.
Total wire length on LAYER met2 = 438400 um.
Total wire length on LAYER met3 = 196661 um.
Total wire length on LAYER met4 = 98206 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164869.
Up-via summary (total 164869):

-------------------------
 FR_MASTERSLICE         0
            li1     64410
           met1     80520
           met2     15879
           met3      3819
           met4       241
-------------------------
               164869


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 2707.37 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:01, memory = 2707.37 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:02, memory = 2707.37 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:03, memory = 2707.37 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:04, memory = 2707.37 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:05, memory = 2707.37 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:05, memory = 2707.37 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 2707.37 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:47, elapsed time = 00:00:06, memory = 2707.37 (MB), peak = 2738.98 (MB)
Total wire length = 1019015 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276491 um.
Total wire length on LAYER met2 = 438407 um.
Total wire length on LAYER met3 = 196634 um.
Total wire length on LAYER met4 = 98206 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164877.
Up-via summary (total 164877):

-------------------------
 FR_MASTERSLICE         0
            li1     64410
           met1     80524
           met2     15883
           met3      3819
           met4       241
-------------------------
               164877


[INFO DRT-0198] Complete detail routing.
Total wire length = 1019015 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276491 um.
Total wire length on LAYER met2 = 438407 um.
Total wire length on LAYER met3 = 196634 um.
Total wire length on LAYER met4 = 98206 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164877.
Up-via summary (total 164877):

-------------------------
 FR_MASTERSLICE         0
            li1     64410
           met1     80524
           met2     15883
           met3      3819
           met4       241
-------------------------
               164877


[INFO DRT-0267] cpu time = 00:08:07, elapsed time = 00:01:06, memory = 2707.37 (MB), peak = 2738.98 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 2 diodes.
[WARNING DRT-0120] Large net net1083 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2737 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 339 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11317 groups.
#scanned instances     = 26462
#unique  instances     = 339
#stdCellGenAp          = 12038
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8040
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 67480
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:46, elapsed time = 00:02:04, memory = 2707.38 (MB), peak = 2738.98 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     192279

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53197.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51671.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32859.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8459.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2002.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 178.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2707.38 (MB), peak = 2738.98 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88058 vertical wires in 3 frboxes and 60308 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14328 vertical wires in 3 frboxes and 17194 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 2707.38 (MB), peak = 2738.98 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2707.38 (MB), peak = 2738.98 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2707.38 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2707.38 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:07, memory = 2707.38 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:11, memory = 2707.38 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:14, memory = 2707.38 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:18, memory = 2707.38 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:21, memory = 2707.38 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:23, memory = 2707.38 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:27, memory = 2707.38 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:29, memory = 2707.38 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1   met3   met4
Metal Spacing        1      2      0
Recheck              0      1      1
Short                0      6      2
[INFO DRT-0267] cpu time = 00:03:39, elapsed time = 00:00:29, memory = 2730.98 (MB), peak = 2743.55 (MB)
Total wire length = 1019024 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276455 um.
Total wire length on LAYER met2 = 438284 um.
Total wire length on LAYER met3 = 196683 um.
Total wire length on LAYER met4 = 98324 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164877.
Up-via summary (total 164877):

-------------------------
 FR_MASTERSLICE         0
            li1     64412
           met1     80524
           met2     15881
           met3      3819
           met4       241
-------------------------
               164877


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:02, memory = 2730.98 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:05, memory = 2730.98 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:07, memory = 2730.98 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:12, memory = 2730.98 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:14, memory = 2730.98 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:17, memory = 2730.98 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:20, memory = 2730.98 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:22, memory = 2730.98 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:27, memory = 2730.98 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:29, memory = 2730.98 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met3   met4
Metal Spacing        1      0
Short                4      1
[INFO DRT-0267] cpu time = 00:03:38, elapsed time = 00:00:29, memory = 2730.98 (MB), peak = 2763.98 (MB)
Total wire length = 1019022 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276455 um.
Total wire length on LAYER met2 = 438286 um.
Total wire length on LAYER met3 = 196680 um.
Total wire length on LAYER met4 = 98323 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164873.
Up-via summary (total 164873):

-------------------------
 FR_MASTERSLICE         0
            li1     64412
           met1     80520
           met2     15881
           met3      3819
           met4       241
-------------------------
               164873


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 2730.98 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 2730.98 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 2730.98 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 2730.98 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 2730.98 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 2730.98 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 2730.98 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 2730.98 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:00, memory = 2730.98 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:01, memory = 2730.98 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met3
Metal Spacing        4
Short                2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2730.98 (MB), peak = 2763.98 (MB)
Total wire length = 1019022 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276455 um.
Total wire length on LAYER met2 = 438286 um.
Total wire length on LAYER met3 = 196678 um.
Total wire length on LAYER met4 = 98325 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164873.
Up-via summary (total 164873):

-------------------------
 FR_MASTERSLICE         0
            li1     64412
           met1     80520
           met2     15881
           met3      3819
           met4       241
-------------------------
               164873


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:03, memory = 2730.98 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:06, memory = 2730.98 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:08, memory = 2730.98 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:08, memory = 2730.98 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:10, memory = 2732.90 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:11, memory = 2742.43 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:14, memory = 2758.58 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:14, memory = 2758.58 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:17, memory = 2758.58 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:25, memory = 2743.34 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:02:34, elapsed time = 00:00:25, memory = 2744.89 (MB), peak = 2763.98 (MB)
Total wire length = 1019031 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276492 um.
Total wire length on LAYER met2 = 438301 um.
Total wire length on LAYER met3 = 196641 um.
Total wire length on LAYER met4 = 98320 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164881.
Up-via summary (total 164881):

-------------------------
 FR_MASTERSLICE         0
            li1     64412
           met1     80524
           met2     15885
           met3      3819
           met4       241
-------------------------
               164881


[INFO DRT-0198] Complete detail routing.
Total wire length = 1019031 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276492 um.
Total wire length on LAYER met2 = 438301 um.
Total wire length on LAYER met3 = 196641 um.
Total wire length on LAYER met4 = 98320 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164881.
Up-via summary (total 164881):

-------------------------
 FR_MASTERSLICE         0
            li1     64412
           met1     80524
           met2     15885
           met3      3819
           met4       241
-------------------------
               164881


[INFO DRT-0267] cpu time = 00:09:55, elapsed time = 00:01:26, memory = 2744.89 (MB), peak = 2763.98 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net net1083 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2737 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 339 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11317 groups.
#scanned instances     = 26463
#unique  instances     = 339
#stdCellGenAp          = 12038
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8040
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 67480
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:43, elapsed time = 00:02:04, memory = 2744.89 (MB), peak = 2763.98 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     192280

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 122 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53198.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51672.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32859.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8459.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2002.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 178.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2744.89 (MB), peak = 2763.98 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88059 vertical wires in 3 frboxes and 60309 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14381 vertical wires in 3 frboxes and 17227 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 2744.89 (MB), peak = 2763.98 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2744.89 (MB), peak = 2763.98 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2790.31 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2814.82 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:07, memory = 2736.66 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:11, memory = 2790.44 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:14, memory = 2793.02 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:18, memory = 2793.04 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:21, memory = 2826.29 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:23, memory = 2807.21 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:27, memory = 2807.31 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:29, memory = 2736.66 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met3   met4
Recheck              1      0
Short                1      1
[INFO DRT-0267] cpu time = 00:03:41, elapsed time = 00:00:29, memory = 2763.59 (MB), peak = 2826.29 (MB)
Total wire length = 1019038 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276493 um.
Total wire length on LAYER met2 = 438289 um.
Total wire length on LAYER met3 = 196650 um.
Total wire length on LAYER met4 = 98329 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164880.
Up-via summary (total 164880):

-------------------------
 FR_MASTERSLICE         0
            li1     64413
           met1     80524
           met2     15883
           met3      3819
           met4       241
-------------------------
               164880


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:02, memory = 2788.75 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:05, memory = 2823.95 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:07, memory = 2788.68 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:12, memory = 2788.92 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:14, memory = 2789.14 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:18, memory = 2789.14 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:21, memory = 2789.15 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:23, memory = 2789.15 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:27, memory = 2789.15 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:30, memory = 2789.15 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met4
Short                1
[INFO DRT-0267] cpu time = 00:03:41, elapsed time = 00:00:30, memory = 2789.15 (MB), peak = 2829.00 (MB)
Total wire length = 1019036 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276493 um.
Total wire length on LAYER met2 = 438289 um.
Total wire length on LAYER met3 = 196647 um.
Total wire length on LAYER met4 = 98329 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164880.
Up-via summary (total 164880):

-------------------------
 FR_MASTERSLICE         0
            li1     64413
           met1     80524
           met2     15883
           met3      3819
           met4       241
-------------------------
               164880


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2789.15 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 2789.15 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 2789.15 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 2789.15 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 2789.15 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 2789.15 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 2789.15 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 2789.15 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 2789.15 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 2789.15 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met4
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2789.15 (MB), peak = 2829.00 (MB)
Total wire length = 1019036 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276493 um.
Total wire length on LAYER met2 = 438289 um.
Total wire length on LAYER met3 = 196647 um.
Total wire length on LAYER met4 = 98329 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164880.
Up-via summary (total 164880):

-------------------------
 FR_MASTERSLICE         0
            li1     64413
           met1     80524
           met2     15883
           met3      3819
           met4       241
-------------------------
               164880


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2789.15 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 2789.15 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 2789.15 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 2789.15 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 2789.15 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 2789.15 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 2789.15 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 2789.15 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 2789.15 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 2789.15 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:02, memory = 2789.15 (MB), peak = 2829.00 (MB)
Total wire length = 1019037 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276493 um.
Total wire length on LAYER met2 = 438289 um.
Total wire length on LAYER met3 = 196649 um.
Total wire length on LAYER met4 = 98329 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164882.
Up-via summary (total 164882):

-------------------------
 FR_MASTERSLICE         0
            li1     64413
           met1     80524
           met2     15883
           met3      3821
           met4       241
-------------------------
               164882


[INFO DRT-0198] Complete detail routing.
Total wire length = 1019037 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276493 um.
Total wire length on LAYER met2 = 438289 um.
Total wire length on LAYER met3 = 196649 um.
Total wire length on LAYER met4 = 98329 um.
Total wire length on LAYER met5 = 9275 um.
Total number of vias = 164882.
Up-via summary (total 164882):

-------------------------
 FR_MASTERSLICE         0
            li1     64413
           met1     80524
           met2     15883
           met3      3821
           met4       241
-------------------------
               164882


[INFO DRT-0267] cpu time = 00:07:43, elapsed time = 00:01:03, memory = 2789.15 (MB), peak = 2829.00 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
Elapsed time: 34:23.35[h:]min:sec. CPU time: user 14831.45 sys 10.91 (719%). Peak memory: 2896892KB.
