<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p62" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_62{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_62{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_62{left:152px;bottom:1065px;letter-spacing:0.08px;word-spacing:1.58px;}
#t4_62{left:152px;bottom:1046px;letter-spacing:0.07px;word-spacing:2.05px;}
#t5_62{left:152px;bottom:1028px;letter-spacing:0.07px;word-spacing:1.68px;}
#t6_62{left:110px;bottom:992px;letter-spacing:-0.15px;word-spacing:2.58px;}
#t7_62{left:660px;bottom:992px;letter-spacing:-0.13px;word-spacing:2.51px;}
#t8_62{left:110px;bottom:971px;letter-spacing:-0.18px;word-spacing:3.41px;}
#t9_62{left:496px;bottom:971px;letter-spacing:-0.18px;}
#ta_62{left:564px;bottom:971px;letter-spacing:-0.16px;word-spacing:3.35px;}
#tb_62{left:110px;bottom:950px;letter-spacing:-0.13px;}
#tc_62{left:169px;bottom:950px;letter-spacing:-0.17px;}
#td_62{left:235px;bottom:950px;letter-spacing:-0.14px;word-spacing:0.86px;}
#te_62{left:110px;bottom:929px;letter-spacing:-0.14px;word-spacing:1.11px;}
#tf_62{left:110px;bottom:909px;letter-spacing:-0.17px;word-spacing:1.75px;}
#tg_62{left:110px;bottom:888px;letter-spacing:-0.15px;word-spacing:1.66px;}
#th_62{left:110px;bottom:867px;letter-spacing:-0.17px;word-spacing:1.44px;}
#ti_62{left:110px;bottom:831px;letter-spacing:-0.17px;word-spacing:3.11px;}
#tj_62{left:110px;bottom:811px;letter-spacing:-0.15px;word-spacing:3.68px;}
#tk_62{left:302px;bottom:811px;letter-spacing:-0.17px;}
#tl_62{left:328px;bottom:811px;letter-spacing:-0.2px;word-spacing:3.88px;}
#tm_62{left:110px;bottom:790px;letter-spacing:-0.17px;word-spacing:1.43px;}
#tn_62{left:152px;bottom:745px;letter-spacing:0.08px;word-spacing:0.17px;}
#to_62{left:152px;bottom:727px;letter-spacing:-0.08px;word-spacing:1.26px;}
#tp_62{left:152px;bottom:709px;letter-spacing:-0.11px;word-spacing:2.04px;}
#tq_62{left:177px;bottom:691px;letter-spacing:0.03px;word-spacing:0.99px;}
#tr_62{left:152px;bottom:672px;letter-spacing:0.02px;word-spacing:1.42px;}
#ts_62{left:152px;bottom:654px;letter-spacing:0.05px;word-spacing:2.42px;}
#tt_62{left:518px;bottom:654px;letter-spacing:0.12px;}
#tu_62{left:547px;bottom:654px;letter-spacing:0.1px;}
#tv_62{left:567px;bottom:654px;letter-spacing:0.12px;}
#tw_62{left:597px;bottom:654px;letter-spacing:-0.15px;word-spacing:2.56px;}
#tx_62{left:152px;bottom:636px;letter-spacing:0.01px;word-spacing:1.82px;}
#ty_62{left:177px;bottom:618px;letter-spacing:-0.02px;word-spacing:1.87px;}
#tz_62{left:177px;bottom:599px;letter-spacing:0.03px;word-spacing:1.85px;}
#t10_62{left:152px;bottom:581px;letter-spacing:0.05px;word-spacing:1.01px;}
#t11_62{left:152px;bottom:563px;letter-spacing:0.06px;word-spacing:1.71px;}
#t12_62{left:152px;bottom:517px;letter-spacing:0.05px;word-spacing:2.85px;}
#t13_62{left:152px;bottom:499px;letter-spacing:0.06px;word-spacing:1.73px;}
#t14_62{left:110px;bottom:439px;letter-spacing:0.12px;}
#t15_62{left:173px;bottom:439px;letter-spacing:0.15px;word-spacing:2.28px;}
#t16_62{left:110px;bottom:393px;letter-spacing:-0.12px;word-spacing:1px;}
#t17_62{left:561px;bottom:393px;letter-spacing:-0.15px;}
#t18_62{left:596px;bottom:393px;letter-spacing:-0.14px;word-spacing:1.49px;}
#t19_62{left:110px;bottom:373px;letter-spacing:-0.15px;word-spacing:0.96px;}
#t1a_62{left:110px;bottom:352px;letter-spacing:-0.14px;word-spacing:1.36px;}
#t1b_62{left:110px;bottom:283px;letter-spacing:-0.04px;}
#t1c_62{left:166px;bottom:283px;letter-spacing:-0.05px;}
#t1d_62{left:110px;bottom:233px;letter-spacing:-0.11px;word-spacing:0.94px;}
#t1e_62{left:492px;bottom:233px;letter-spacing:-0.18px;}
#t1f_62{left:558px;bottom:233px;letter-spacing:-0.26px;word-spacing:1.19px;}
#t1g_62{left:110px;bottom:212px;letter-spacing:-0.13px;word-spacing:0.35px;}
#t1h_62{left:480px;bottom:212px;letter-spacing:-0.18px;}
#t1i_62{left:541px;bottom:212px;}
#t1j_62{left:550px;bottom:212px;letter-spacing:-0.18px;}
#t1k_62{left:624px;bottom:212px;letter-spacing:-0.15px;word-spacing:0.76px;}
#t1l_62{left:110px;bottom:192px;letter-spacing:-0.17px;}
#t1m_62{left:151px;bottom:192px;letter-spacing:-0.15px;word-spacing:2.32px;}
#t1n_62{left:110px;bottom:171px;letter-spacing:-0.11px;word-spacing:0.95px;}
#t1o_62{left:260px;bottom:171px;letter-spacing:-0.14px;}
#t1p_62{left:295px;bottom:171px;letter-spacing:-0.2px;word-spacing:1.33px;}
#t1q_62{left:110px;bottom:150px;letter-spacing:-0.21px;word-spacing:3.32px;}
#t1r_62{left:274px;bottom:150px;letter-spacing:-0.17px;}
#t1s_62{left:297px;bottom:150px;letter-spacing:-0.18px;word-spacing:2.28px;}
#t1t_62{left:695px;bottom:150px;letter-spacing:-0.18px;}
#t1u_62{left:754px;bottom:150px;letter-spacing:-0.13px;word-spacing:1.83px;}
#t1v_62{left:110px;bottom:130px;letter-spacing:-0.19px;word-spacing:1.88px;}
#t1w_62{left:110px;bottom:109px;letter-spacing:-0.17px;word-spacing:1.81px;}

.s1_62{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_62{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_62{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s4_62{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s5_62{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s6_62{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s7_62{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s8_62{font-size:22px;font-family:CMBX12_1fi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts62" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg62Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg62" style="-webkit-user-select: none;"><object width="935" height="1210" data="62/62.svg" type="image/svg+xml" id="pdf62" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_62" class="t s1_62">48 </span><span id="t2_62" class="t s2_62">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_62" class="t s3_62">If the implementation does not stall the hart on execution of the instruction, then the interrupt </span>
<span id="t4_62" class="t s3_62">will be taken on some instruction in the idle loop containing the WFI, and on a simple return </span>
<span id="t5_62" class="t s3_62">from the handler, the idle loop will resume execution. </span>
<span id="t6_62" class="t s1_62">The WFI instruction can also be executed when interrupts are disabled. </span><span id="t7_62" class="t s1_62">The operation of WFI </span>
<span id="t8_62" class="t s1_62" data-mappings='[[11,"ff"]]'>must be unaﬀected by the global interrupt bits in </span><span id="t9_62" class="t s4_62">mstatus </span><span id="ta_62" class="t s1_62">(MIE and SIE) and the delegation </span>
<span id="tb_62" class="t s1_62">register </span><span id="tc_62" class="t s4_62">mideleg </span><span id="td_62" class="t s1_62">(i.e., the hart must resume if a locally enabled interrupt becomes pending, even if </span>
<span id="te_62" class="t s1_62">it has been delegated to a less-privileged mode), but should honor the individual interrupt enables </span>
<span id="tf_62" class="t s1_62">(e.g, MTIE) (i.e., implementations should avoid resuming the hart if the interrupt is pending but </span>
<span id="tg_62" class="t s1_62">not individually enabled). WFI is also required to resume execution for locally enabled interrupts </span>
<span id="th_62" class="t s1_62">pending at any privilege level, regardless of the global interrupt enable at each privilege level. </span>
<span id="ti_62" class="t s1_62">If the event that causes the hart to resume execution does not cause an interrupt to be taken, </span>
<span id="tj_62" class="t s1_62">execution will resume at </span><span id="tk_62" class="t s4_62">pc </span><span id="tl_62" class="t s1_62">+ 4, and software must determine what action to take, including </span>
<span id="tm_62" class="t s1_62">looping back to repeat the WFI if there was no actionable event. </span>
<span id="tn_62" class="t s3_62">By allowing wakeup when interrupts are disabled, an alternate entry point to an interrupt handler </span>
<span id="to_62" class="t s3_62">can be called that does not require saving the current context, as the current context can be saved </span>
<span id="tp_62" class="t s3_62">or discarded before the WFI is executed. </span>
<span id="tq_62" class="t s3_62">As implementations are free to implement WFI as a NOP, software must explicitly check for </span>
<span id="tr_62" class="t s3_62">any relevant pending but disabled interrupts in the code following an WFI, and should loop back </span>
<span id="ts_62" class="t s3_62">to the WFI if no suitable interrupt was detected. The </span><span id="tt_62" class="t s5_62">mip </span><span id="tu_62" class="t s3_62">or </span><span id="tv_62" class="t s5_62">sip </span><span id="tw_62" class="t s3_62">registers can be interrogated </span>
<span id="tx_62" class="t s3_62">to determine the presence of any interrupt in machine or supervisor mode respectively. </span>
<span id="ty_62" class="t s3_62" data-mappings='[[27,"ff"]]'>The operation of WFI is unaﬀected by the delegation register settings. </span>
<span id="tz_62" class="t s3_62" data-mappings='[[9,"fi"]]'>WFI is deﬁned so that an implementation can trap into a higher privilege mode, either im- </span>
<span id="t10_62" class="t s3_62">mediately on encountering the WFI or after some interval to initiate a machine-mode transition </span>
<span id="t11_62" class="t s3_62">to a lower power state, for example. </span>
<span id="t12_62" class="t s3_62">The same “wait-for-event” template might be used for possible future extensions that wait on </span>
<span id="t13_62" class="t s3_62">memory locations changing, or message arrival. </span>
<span id="t14_62" class="t s6_62">3.3.4 </span><span id="t15_62" class="t s6_62">Custom SYSTEM Instructions </span>
<span id="t16_62" class="t s1_62">The subspace of the SYSTEM major opcode shown in Figure </span><span id="t17_62" class="t s7_62">3.30 </span><span id="t18_62" class="t s1_62">is designated for custom use. It </span>
<span id="t19_62" class="t s1_62">is recommended that these instructions use bits 29:28 to designate the minimum required privilege </span>
<span id="t1a_62" class="t s1_62">mode, as do other SYSTEM instructions. </span>
<span id="t1b_62" class="t s8_62">3.4 </span><span id="t1c_62" class="t s8_62">Reset </span>
<span id="t1d_62" class="t s1_62">Upon reset, a hart’s privilege mode is set to M. The </span><span id="t1e_62" class="t s4_62">mstatus </span><span id="t1f_62" class="t s1_62" data-mappings='[[0,"fi"]]'>ﬁelds MIE and MPRV are reset to 0. </span>
<span id="t1g_62" class="t s1_62">If little-endian memory accesses are supported, the </span><span id="t1h_62" class="t s4_62">mstatus</span><span id="t1i_62" class="t s1_62">/</span><span id="t1j_62" class="t s4_62">mstatush </span><span id="t1k_62" class="t s1_62" data-mappings='[[0,"fi"]]'>ﬁeld MBE is reset to 0. The </span>
<span id="t1l_62" class="t s4_62">misa </span><span id="t1m_62" class="t s1_62">register is reset to enable the maximal set of supported extensions and widest MXLEN, as </span>
<span id="t1n_62" class="t s1_62">described in Section </span><span id="t1o_62" class="t s7_62">3.1.1</span><span id="t1p_62" class="t s1_62">. For implementations with the “A” standard extension, there is no valid </span>
<span id="t1q_62" class="t s1_62">load reservation. The </span><span id="t1r_62" class="t s4_62">pc </span><span id="t1s_62" class="t s1_62" data-mappings='[[30,"fi"]]'>is set to an implementation-deﬁned reset vector. The </span><span id="t1t_62" class="t s4_62">mcause </span><span id="t1u_62" class="t s1_62">register is </span>
<span id="t1v_62" class="t s1_62" data-mappings='[[82,"fi"]]'>set to a value indicating the cause of the reset. Writable PMP registers’ A and L ﬁelds are set to </span>
<span id="t1w_62" class="t s1_62" data-mappings='[[36,"ff"],[87,"fi"]]'>0, unless the platform mandates a diﬀerent reset value for some PMP registers’ A and L ﬁelds. If </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
