# EX-7-DE-Implementation-of-JK-flipflop-using-verilog