module test2(clk,a,b,c,d,e,f,g,swc,swr,ds);
input clk;
input [3:0]swc;
output a,b,c,d,e,f,g;
output [3:0] swr;
output ds;
wire clk_1khz;
wire [3:0]key;
FPQ(clk,clk_1khz);
JP4_4(swc,swr,clk_1khz,key);
QDSMG(key,a,b,c,d,e,f,g);
assign ds=0;
endmodule