Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 06:14:00 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_87_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 ModCount641_instance/count_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No11_instance/Y_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.403ns (11.725%)  route 3.034ns (88.275%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 6.837 - 4.000 ) 
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.576ns, distribution 0.943ns)
  Clock Net Delay (Destination): 2.177ns (routing 1.429ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=12706, routed)       2.519     3.470    ModCount641_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X134Y182       FDCE                                         r  ModCount641_instance/count_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y182       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.549 r  ModCount641_instance/count_reg[4]_rep__0/Q
                         net (fo=138, routed)         0.892     4.441    ModCount641_instance/count_reg[5]_4
    SLICE_X119Y212       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     4.540 r  ModCount641_instance/g0_b3__1/O
                         net (fo=137, routed)         1.029     5.569    MUX_Sum1_2_impl_1_instance/out[3]
    SLICE_X144Y232       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     5.668 r  MUX_Sum1_2_impl_1_instance/Y[33]_i_7/O
                         net (fo=34, routed)          0.788     6.456    MUX_Sum1_2_impl_1_instance/Y[33]_i_7_n_0
    SLICE_X119Y218       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     6.546 r  MUX_Sum1_2_impl_1_instance/Y[21]_i_2/O
                         net (fo=1, routed)           0.276     6.822    MUX_Sum1_2_impl_1_instance/Y[21]_i_2_n_0
    SLICE_X123Y217       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     6.858 r  MUX_Sum1_2_impl_1_instance/Y[21]_i_1/O
                         net (fo=1, routed)           0.049     6.907    Delay1No11_instance/Y_reg[33]_1[21]
    SLICE_X123Y217       FDCE                                         r  Delay1No11_instance/Y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=12706, routed)       2.177     6.837    Delay1No11_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y217       FDCE                                         r  Delay1No11_instance/Y_reg[21]/C
                         clock pessimism              0.478     7.315    
                         clock uncertainty           -0.035     7.279    
    SLICE_X123Y217       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.304    Delay1No11_instance/Y_reg[21]
  -------------------------------------------------------------------
                         required time                          7.304    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  0.398    




