vendor_name = ModelSim
source_file = 1, C:/Users/Aluno/Downloads/TP/Structural/Components/ALU/tb_ALU.vhd
source_file = 1, C:/Users/Aluno/Downloads/TP/Structural/Components/ALU/ALU.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Aluno/Downloads/TP/Structural/Components/ALU/db/ALU.cbx.xml
design_name = ALU
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ALU, 1
instance = comp, \Y[0]~output , Y[0]~output, ALU, 1
instance = comp, \Y[1]~output , Y[1]~output, ALU, 1
instance = comp, \Y[2]~output , Y[2]~output, ALU, 1
instance = comp, \Y[3]~output , Y[3]~output, ALU, 1
instance = comp, \Y[4]~output , Y[4]~output, ALU, 1
instance = comp, \Y[5]~output , Y[5]~output, ALU, 1
instance = comp, \Y[6]~output , Y[6]~output, ALU, 1
instance = comp, \Y[7]~output , Y[7]~output, ALU, 1
instance = comp, \opcode[0]~input , opcode[0]~input, ALU, 1
instance = comp, \B[0]~input , B[0]~input, ALU, 1
instance = comp, \Add0~1 , Add0~1, ALU, 1
instance = comp, \A[0]~input , A[0]~input, ALU, 1
instance = comp, \Add0~3 , Add0~3, ALU, 1
instance = comp, \Add0~4 , Add0~4, ALU, 1
instance = comp, \opcode[2]~input , opcode[2]~input, ALU, 1
instance = comp, \A[1]~input , A[1]~input, ALU, 1
instance = comp, \Add0~0 , Add0~0, ALU, 1
instance = comp, \opcode[1]~input , opcode[1]~input, ALU, 1
instance = comp, \Add0~6 , Add0~6, ALU, 1
instance = comp, \Add0~7 , Add0~7, ALU, 1
instance = comp, \Add0~8 , Add0~8, ALU, 1
instance = comp, \A[2]~input , A[2]~input, ALU, 1
instance = comp, \Add0~12 , Add0~12, ALU, 1
instance = comp, \Add0~13 , Add0~13, ALU, 1
instance = comp, \Add0~14 , Add0~14, ALU, 1
instance = comp, \B[1]~input , B[1]~input, ALU, 1
instance = comp, \Add0~9 , Add0~9, ALU, 1
instance = comp, \Add0~10 , Add0~10, ALU, 1
instance = comp, \Add0~15 , Add0~15, ALU, 1
instance = comp, \B[2]~input , B[2]~input, ALU, 1
instance = comp, \Add0~16 , Add0~16, ALU, 1
instance = comp, \Add0~17 , Add0~17, ALU, 1
instance = comp, \Add0~19 , Add0~19, ALU, 1
instance = comp, \A[3]~input , A[3]~input, ALU, 1
instance = comp, \Mux5~0 , Mux5~0, ALU, 1
instance = comp, \Mux5~1 , Mux5~1, ALU, 1
instance = comp, \Add0~20 , Add0~20, ALU, 1
instance = comp, \B[3]~input , B[3]~input, ALU, 1
instance = comp, \Add0~21 , Add0~21, ALU, 1
instance = comp, \Add0~22 , Add0~22, ALU, 1
instance = comp, \A[4]~input , A[4]~input, ALU, 1
instance = comp, \Add0~24 , Add0~24, ALU, 1
instance = comp, \Add0~26 , Add0~26, ALU, 1
instance = comp, \Add0~25 , Add0~25, ALU, 1
instance = comp, \Add0~27 , Add0~27, ALU, 1
instance = comp, \A[5]~input , A[5]~input, ALU, 1
instance = comp, \B[4]~input , B[4]~input, ALU, 1
instance = comp, \Mux3~0 , Mux3~0, ALU, 1
instance = comp, \Mux3~1 , Mux3~1, ALU, 1
instance = comp, \Add0~28 , Add0~28, ALU, 1
instance = comp, \Add0~29 , Add0~29, ALU, 1
instance = comp, \Add0~31 , Add0~31, ALU, 1
instance = comp, \Add0~32 , Add0~32, ALU, 1
instance = comp, \A[6]~input , A[6]~input, ALU, 1
instance = comp, \Add0~36 , Add0~36, ALU, 1
instance = comp, \Add0~37 , Add0~37, ALU, 1
instance = comp, \B[5]~input , B[5]~input, ALU, 1
instance = comp, \Add0~33 , Add0~33, ALU, 1
instance = comp, \Add0~34 , Add0~34, ALU, 1
instance = comp, \Add0~38 , Add0~38, ALU, 1
instance = comp, \Add0~39 , Add0~39, ALU, 1
instance = comp, \B[6]~input , B[6]~input, ALU, 1
instance = comp, \Add0~40 , Add0~40, ALU, 1
instance = comp, \Add0~41 , Add0~41, ALU, 1
instance = comp, \Add0~43 , Add0~43, ALU, 1
instance = comp, \Mux1~0 , Mux1~0, ALU, 1
instance = comp, \A[7]~input , A[7]~input, ALU, 1
instance = comp, \Mux1~1 , Mux1~1, ALU, 1
instance = comp, \Add0~44 , Add0~44, ALU, 1
instance = comp, \B[7]~input , B[7]~input, ALU, 1
instance = comp, \Add0~50 , Add0~50, ALU, 1
instance = comp, \Add0~49 , Add0~49, ALU, 1
instance = comp, \Add0~45 , Add0~45, ALU, 1
instance = comp, \Add0~46 , Add0~46, ALU, 1
instance = comp, \Add0~48 , Add0~48, ALU, 1
instance = comp, \Add0~51 , Add0~51, ALU, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, ALU, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, ALU, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, ALU, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
