git clone --depth 1 --no-tags https://github.com/GentlemanAMS/SHA256-Accelerator-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676542902
git clone --depth 1 --no-tags https://github.com/Naresh1682/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672608426
git clone --depth 1 --no-tags https://github.com/h-kaushik/scalable-cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676193510
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-26.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676149469
git clone --depth 1 --no-tags https://github.com/siddhant23tomar/Dual-Clock-Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675785804
git clone --depth 1 --no-tags https://github.com/Juansuarezc/Basys3-Keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672773917
git clone --depth 1 --no-tags https://github.com/AfifehGhaemnia/DMuX_VSDVersion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672355529
git clone --depth 1 --no-tags https://github.com/RonKrakovsky/FIR_Filter_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671451428
git clone --depth 1 --no-tags https://github.com/failaip12/digsys-Projekat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671616517
git clone --depth 1 --no-tags https://github.com/Rishabhjain33/UART-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672021103
git clone --depth 1 --no-tags https://github.com/HarineeRathod/Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672498968
git clone --depth 1 --no-tags https://github.com/00853029/IC_Contest_91.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672186925
git clone --depth 1 --no-tags https://github.com/Subham8166/VLSI_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672344261
git clone --depth 1 --no-tags https://github.com/Revati29/4-bit-Binary-Calculator-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672216219
git clone --depth 1 --no-tags https://github.com/Waynelwb/single_cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672471744
git clone --depth 1 --no-tags https://github.com/ccapen/Verilog-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672659964
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673484463
git clone --depth 1 --no-tags https://github.com/msaideroglu/caravel_efpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673555229
git clone --depth 1 --no-tags https://github.com/gunavant-s/D_Flip_Flop_-Day-009.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671736871
git clone --depth 1 --no-tags https://github.com/Eduard0Castro/Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671733383
git clone --depth 1 --no-tags https://github.com/guiinow/processador-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671714744
git clone --depth 1 --no-tags https://github.com/kaustubhdex/soda_dispenser_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673870276
git clone --depth 1 --no-tags https://github.com/BHa2R00/pdm_modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677301481
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer-08.03-2DEND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674052975
git clone --depth 1 --no-tags https://github.com/morenes/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675110732
git clone --depth 1 --no-tags https://github.com/grachale/microarchitecture_RISC-V_ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675372632
git clone --depth 1 --no-tags https://github.com/Akshor/mwscas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675377401
git clone --depth 1 --no-tags https://github.com/amoee-5272/Image_Processing_Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675667237
git clone --depth 1 --no-tags https://github.com/cebherrera/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676223753
git clone --depth 1 --no-tags https://github.com/CroosJJSE/basic-switch-and-Led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676010167
git clone --depth 1 --no-tags https://github.com/CroosJJSE/basic-blinking-LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676011349
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-08-04-end.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674499975
git clone --depth 1 --no-tags https://github.com/ram2k1/8BIT-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674913873
git clone --depth 1 --no-tags https://github.com/kaze-mio/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675302736
git clone --depth 1 --no-tags https://github.com/ibrahim0moakkit/pair_detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675125797
git clone --depth 1 --no-tags https://github.com/dsheffie/des_cracker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676145393
git clone --depth 1 --no-tags https://github.com/kaustubhdex/laser_based_distance_measure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675745790
git clone --depth 1 --no-tags https://github.com/JavidChaji/FUM-Computer-Architecture-Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674562457
git clone --depth 1 --no-tags https://github.com/yiocean/NYCU-2023-Spring_Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676146617
git clone --depth 1 --no-tags https://github.com/andyhandsome666/EECS101001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675472051
git clone --depth 1 --no-tags https://github.com/djkabutar/cl2verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675239324
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/diffrent_type_of_shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675953463
git clone --depth 1 --no-tags https://github.com/ivbakula/simple-cpu-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672067392
git clone --depth 1 --no-tags https://github.com/deilt/code_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676858034
git clone --depth 1 --no-tags https://github.com/MuhammadWamiq003/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675623731
git clone --depth 1 --no-tags https://github.com/qyw-clara/ECE243_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673579835
git clone --depth 1 --no-tags https://github.com/yqin7/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673586193
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/Implementation_of_256_bit_AES_Encryption_and_Decryption_Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673329388
git clone --depth 1 --no-tags https://github.com/atharvshimpi/Multicycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671847799
git clone --depth 1 --no-tags https://github.com/Deviloper007/CLA_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671877867
git clone --depth 1 --no-tags https://github.com/XorTrue/LoongArch_32limited_CPU_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674194559
git clone --depth 1 --no-tags https://github.com/HarshitMongre/25daysVLSIchallange.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673229719
git clone --depth 1 --no-tags https://github.com/chhsiao121/A-16-bit-RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673243087
git clone --depth 1 --no-tags https://github.com/Aryanarc232/Image-Processing-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674339623
git clone --depth 1 --no-tags https://github.com/notlongbottom/Digital_Dice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674316430
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-MPtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674596158
git clone --depth 1 --no-tags https://github.com/ctbram/sseg_display_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675127799
git clone --depth 1 --no-tags https://github.com/roman-butsenko/Blinking-LED-on-basys-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675018250
git clone --depth 1 --no-tags https://github.com/xpww/Eyeriss.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675647322
git clone --depth 1 --no-tags https://github.com/amirtha-2002/HDLBits_Problem_set_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675520214
git clone --depth 1 --no-tags https://github.com/mhamdy2712/Pattern_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672418514
git clone --depth 1 --no-tags https://github.com/aadeesh06/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676212436
git clone --depth 1 --no-tags https://github.com/kaustubhdex/serial_fir_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671594146
git clone --depth 1 --no-tags https://github.com/00853029/IC_Contest_103.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672192226
git clone --depth 1 --no-tags https://github.com/pmendozap/testingcaravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674753121
git clone --depth 1 --no-tags https://github.com/snehith-namgiri/RTL-to-GDS-flow-of-16-bit-Parity-generator-and-checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674897814
git clone --depth 1 --no-tags https://github.com/ravivarmagsi/googleshuttle_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676069515
git clone --depth 1 --no-tags https://github.com/isomoye/reram_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675446993
git clone --depth 1 --no-tags https://github.com/sharma-archit/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673531091
git clone --depth 1 --no-tags https://github.com/gareththomasnz/RISCV_Single_Cycle_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675834641
git clone --depth 1 --no-tags https://github.com/bhendi-boi/ECG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674027734
git clone --depth 1 --no-tags https://github.com/EsraaHemdan24/RSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677247365
git clone --depth 1 --no-tags https://github.com/mingzheli012/FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674744586
git clone --depth 1 --no-tags https://github.com/Stelios1908/VLSI_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674225264
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Block-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671314409
git clone --depth 1 --no-tags https://github.com/kaustubhdex/parellel_fir_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671965552
git clone --depth 1 --no-tags https://github.com/Deviloper007/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671877725
git clone --depth 1 --no-tags https://github.com/androny1012/MCDF_Design_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675629421
git clone --depth 1 --no-tags https://github.com/haraqu/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675641176
git clone --depth 1 --no-tags https://github.com/bushzhong/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675265360
git clone --depth 1 --no-tags https://github.com/yogeshk0126/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674966425
git clone --depth 1 --no-tags https://github.com/amaani90/COLOURED-BALL-SEQUENCE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675668476
git clone --depth 1 --no-tags https://github.com/PratMaha/CompArchBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676238650
git clone --depth 1 --no-tags https://github.com/bhim4078652/Cryptographic-Processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676983263
git clone --depth 1 --no-tags https://github.com/gunavant-s/Single_Port_RAM-Day023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677202432
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/single-port-ram-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676658775
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10-07.28.final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671864335
git clone --depth 1 --no-tags https://github.com/Manikgar/Alarm_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672164546
git clone --depth 1 --no-tags https://github.com/Deap-pandit/verilog_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673866466
git clone --depth 1 --no-tags https://github.com/adharsh10/Hardware_accelerator_colour_space_conversion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673886328
git clone --depth 1 --no-tags https://github.com/vishnu-05-03/Guessing-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673928313
git clone --depth 1 --no-tags https://github.com/gunavant-s/PIPO_using_D_FF_Day-015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673594175
git clone --depth 1 --no-tags https://github.com/ErenYagar/CLA4_clk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677326699
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/fourbit_full_add.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677353761
git clone --depth 1 --no-tags https://github.com/ttang007/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677785616
git clone --depth 1 --no-tags https://github.com/PaulaPistrila/Booth-Radix-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677741038
git clone --depth 1 --no-tags https://github.com/gautamdeo0/LD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673304351
git clone --depth 1 --no-tags https://github.com/gagana-05/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673643618
git clone --depth 1 --no-tags https://github.com/nouramr-ic-d/ALU-32bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674742534
