#pragma pack(1)

// AI registers (AID regs are 16-bit, AIS regs are 32-bit)
#define DSP_OUTMBOXH        0x0C005000      // CPU->DSP mailbox
#define DSP_OUTMBOXL        0x0C005002
#define DSP_INMBOXH         0x0C005004      // DSP->CPU mailbox
#define DSP_INMBOXL         0x0C005006
#define AI_DCR              0x0C00500A      // AI/DSP control register
#define AID_MADRH           0x0C005030      // DMA start address (High)
#define AID_MADRL           0x0C005032      // DMA start address (Low)
#define AID_LEN             0x0C005036      // DMA control/DMA length (length of audio data) (% 32)
#define AID_CNT             0x0C00503A      // counts down to zero showing how many bytes are left (% 32)
#define AIS_CR              0x0C006C00      // AIS control register 
#define AIS_VR              0x0C006C04      // AIS volume register
#define AIS_SCNT            0x0C006C08      // AIS sample counter
#define AIS_IT              0x0C006C0C      // AIS interrupt timing

// AI/DSP Control Register mask (bits 10 and 11 are unknown)
#define AIDCR_ARDMA         (1 << 9)        // ARAM dma in progress
#define AIDCR_DSPINTMSK     (1 << 8)        // DSP interrupt mask (ReadWrite)
#define AIDCR_DSPINT        (1 << 7)        // DSP interrupt status (ReadWrite-Clear)
#define AIDCR_ARINTMSK      (1 << 6)        // ARAM DMA interrupt mask (RW)
#define AIDCR_ARINT         (1 << 5)        // ARAM DMA interrupt status (RWC)
#define AIDCR_AIINTMSK      (1 << 4)        // AI DMA interrupt mask (RW)
#define AIDCR_AIINT         (1 << 3)        // AI DMA interrupt status (RWC)
#define AIDCR_HALT          (1 << 2)        // halt DSP (stop ucoding)
#define AIDCR_DINT          (1 << 1)        // assert *DSP* interrupt
#define AIDCR_RES           (1 << 0)        // reset DSP (waits for 0)

// enable bit in AIDLEN register
#define AID_EN              (1 << 15)

// Audio Interface Control Register mask
#define AICR_DFR            (1 << 6)        // AID sample rate (HW2 only)
#define AICR_SCRESET        (1 << 5)        // reset sample counter
#define AICR_AIINTVLD       (1 << 4)        // allowing to set AIINT
#define AICR_AIINT          (1 << 3)        // interrupt status
#define AICR_AIINTMSK       (1 << 2)        // interrupt mask
#define AICR_AFR            (1 << 1)        // AIS sample rate
#define AICR_PSTAT          (1 << 0)        // turn on/off streaming clock

// sample rate (DFR and AFR bits)
#define AI_32000            0
#define AI_48000            1

#define AIDCR               ai.dcr

// double-buffered register, to make safe 16-bit regs access
// register assumed to be correct, only when both shadows are valid
typedef struct AIREG
{
    BOOL    valid[2];               // shadow valid state
    struct  { u16 hi, lo; } shadow; // register data
} AIREG;

// ---------------------------------------------------------------------------
// hardware API

// AI state (registers and other data)
typedef struct AIControl
{
    // AID
    u16         dcr;            // AI/DSP control register
    AIREG       madr;           // DMA address
    u16         len;            // DMA control/DMA length (length of audio data)
    u16         dcnt;           // DMA count-down

    // AIS
    u32         cr;             // AIS control reg
    u32         vr;             // AIS volume
    u32         scnt;           // sample counter
    u32         it;             // sample counter trigger

    // helpers
    u32         lastDma;        // last valid DMA address
    s32         dmaRate;        // copy of DFR value (32000/48000)
    s64         dmaTime;        // audio DMA update time 
} AIControl;

extern  AIControl ai;

void    AIDINT();
void    AISINT();

void    AIUpdate();
void    AIOpen();

#pragma pack()
