// Seed: 4092422634
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3
);
  always @(posedge id_1 - id_3 or posedge "") begin
    id_4 <= id_2;
  end
endmodule
