#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec  3 14:18:55 2021
# Process ID: 8236
# Current directory: F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3448 F:\2_FPGA_Projects\2_Advanced_Projects\1_2FSK_UART\FSK_Modulation_Project\FSK_Modulation_Project.xpr
# Log file: F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/vivado.log
# Journal file: F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1096.598 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: fsk_top
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.289 ; gain = 241.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fsk_top' [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/1_sources/fsk_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/.Xil/Vivado-8236-DESKTOP-HEGMK6F/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/.Xil/Vivado-8236-DESKTOP-HEGMK6F/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fsk_mod' [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/1_sources/fsk_mod.v:5]
	Parameter phase_incre1 bound to: 16'b0100100000000000 
	Parameter phase_incre2 bound to: 16'b0101100000000000 
INFO: [Synth 8-6157] synthesizing module 'dds_compiler_0' [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/.Xil/Vivado-8236-DESKTOP-HEGMK6F/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_compiler_0' (2#1) [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/.Xil/Vivado-8236-DESKTOP-HEGMK6F/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fsk_mod' (3#1) [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/1_sources/fsk_mod.v:5]
INFO: [Synth 8-6157] synthesizing module 'ad9767_output' [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/1_sources/ad9767_output.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ad9767_output' (4#1) [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/1_sources/ad9767_output.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fsk_top' (5#1) [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/1_sources/fsk_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1694.809 ; gain = 289.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1694.809 ; gain = 289.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1694.809 ; gain = 289.207
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_gen_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.dcp' for cell 'fsk_mod_inst/dds_compiler_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1694.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/inst'
Parsing XDC File [f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fsk_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fsk_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/2_constraints/da_ad9767_cons.xdc]
Finished Parsing XDC File [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/2_constraints/da_ad9767_cons.xdc]
Parsing XDC File [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/2_constraints/uart_cons.xdc]
Finished Parsing XDC File [F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/1_Verilog_Code/2_constraints/uart_cons.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1839.227 ; gain = 433.625
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1839.227 ; gain = 664.488
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec  3 14:23:55 2021] Launched synth_1...
Run output will be captured here: F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.runs/synth_1/runme.log
[Fri Dec  3 14:23:55 2021] Launched impl_1...
Run output will be captured here: F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1862.172 ; gain = 15.520
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw_manager
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1863.062 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1863.062 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.runs/impl_1/fsk_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "F:/2_FPGA_Projects/2_Advanced_Projects/1_2FSK_UART/FSK_Modulation_Project/FSK_Modulation_Project.runs/impl_1/fsk_top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 3060.008 ; gain = 2.195
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  3 14:34:19 2021...
