Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Tue Nov 20 19:12:19 2018
| Host         : a14p3 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_methodology -file Basys3V6_methodology_drc_routed.rpt -pb Basys3V6_methodology_drc_routed.pb -rpx Basys3V6_methodology_drc_routed.rpx
| Design       : Basys3V6
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 37
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 8          |
| TIMING-17 | Warning  | Non-clocked sequential cell                    | 13         |
| TIMING-18 | Warning  | Missing input or output delay                  | 16         |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_timer and clk_out1_timer_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_timer] -to [get_clocks clk_out1_timer_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_timer and clk_out2_timer_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_timer] -to [get_clocks clk_out2_timer_1]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_out1_timer_1 and clk_out1_timer are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_timer_1] -to [get_clocks clk_out1_timer]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_out1_timer_1 and clk_out2_timer are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_timer_1] -to [get_clocks clk_out2_timer]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clk_out2_timer and clk_out1_timer_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_timer] -to [get_clocks clk_out1_timer_1]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks clk_out2_timer and clk_out2_timer_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_timer] -to [get_clocks clk_out2_timer_1]
Related violations: <none>

TIMING-6#7 Warning
No common primary clock between related clocks  
The clocks clk_out2_timer_1 and clk_out1_timer are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_timer_1] -to [get_clocks clk_out1_timer]
Related violations: <none>

TIMING-6#8 Warning
No common primary clock between related clocks  
The clocks clk_out2_timer_1 and clk_out2_timer are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_timer_1] -to [get_clocks clk_out2_timer]
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/rx_busy_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/rx_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/rx_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/rx_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/rx_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/rx_d1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/rx_d2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/rx_ok_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/rx_sample_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/rx_sample_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/rx_sample_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/rx_sample_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin UART_Wrapper/Inst_uart_rx/shiftE_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[2] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn[3] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btn[4] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on a_to_g[0] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on a_to_g[1] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on a_to_g[2] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on a_to_g[3] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on a_to_g[4] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on a_to_g[5] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on a_to_g[6] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) mclk, sys_clk_pin
Related violations: <none>


