# compile vhdl design source files
vhdl xil_defaultlib  "../../../../FPGA Project pipeline.srcs/sources_1/new/WriteToFile.vhd"
vhdl xil_defaultlib  "../../../../FPGA Project pipeline.srcs/sim_1/new/Chip_TB.vhd"

# Do not sort compile order
nosort
