0.6
2019.2
Nov  6 2019
21:57:16
D:/Codes/Verilog/lab2_RegisterFile/lab2_RegisterFile.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Codes/Verilog/lab2_RegisterFile/lab2_RegisterFile.srcs/sim_1/new/Counter_tb.v,1711893055,verilog,,,,RegFile_tb,,,,,,,,
D:/Codes/Verilog/lab2_RegisterFile/lab2_RegisterFile.srcs/sources_1/new/Counter.v,1712404399,verilog,,D:/Codes/Verilog/lab2_RegisterFile/lab2_RegisterFile.srcs/sim_1/new/Counter_tb.v,,REG_FILE,,,,,,,,
