

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 13:31:05 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |                     Modules                    | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |                     & Loops                    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ atax                                          |     -|  0.00|     4992|  2.496e+04|         -|     4993|     -|        no|     -|  42 (~0%)|  19860 (~0%)|  23616 (1%)|    -|
    | + atax_Pipeline_1                              |     -|  2.33|       34|    170.000|         -|       34|     -|        no|     -|         -|      8 (~0%)|    50 (~0%)|    -|
    |  o Loop 1                                      |     -|  3.65|       32|    160.000|         1|        1|    32|       yes|     -|         -|            -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_83_1                |     -|  0.00|       40|    200.000|         -|       40|     -|        no|     -|         -|    600 (~0%)|   887 (~0%)|    -|
    |  o VITIS_LOOP_83_1                             |     -|  3.65|       38|    190.000|         8|        1|    32|       yes|     -|         -|            -|           -|    -|
    | + compute_Ax_tiled                             |     -|  0.00|     2548|  1.274e+04|         -|     2548|     -|        no|     -|         -|   2466 (~0%)|  2600 (~0%)|    -|
    |  + compute_Ax_tiled_Pipeline_VITIS_LOOP_9_1    |     -|  2.33|       34|    170.000|         -|       34|     -|        no|     -|         -|      8 (~0%)|    50 (~0%)|    -|
    |   o VITIS_LOOP_9_1                             |     -|  3.65|       32|    160.000|         1|        1|    32|       yes|     -|         -|            -|           -|    -|
    |  o VITIS_LOOP_13_2_VITIS_LOOP_14_3             |     -|  3.65|     2512|  1.256e+04|       157|        -|    16|        no|     -|         -|            -|           -|    -|
    |   + compute_Ax_tiled_Pipeline_VITIS_LOOP_16_4  |     -|  0.00|       74|    370.000|         -|       74|     -|        no|     -|         -|    126 (~0%)|   287 (~0%)|    -|
    |    o VITIS_LOOP_16_4                           |    II|  3.65|       72|    360.000|        17|        8|     8|       yes|     -|         -|            -|           -|    -|
    |   + compute_Ax_tiled_Pipeline_VITIS_LOOP_21_6  |     -|  0.00|       11|     55.000|         -|       11|     -|        no|     -|         -|    304 (~0%)|   144 (~0%)|    -|
    |    o VITIS_LOOP_21_6                           |     -|  3.65|        9|     45.000|         3|        1|     8|       yes|     -|         -|            -|           -|    -|
    |   + compute_Ax_tiled_Pipeline_VITIS_LOOP_26_7  |     -|  0.63|       59|    295.000|         -|       59|     -|        no|     -|         -|   1411 (~0%)|   454 (~0%)|    -|
    |    o VITIS_LOOP_26_7                           |     -|  3.65|       57|    285.000|        51|        1|     8|       yes|     -|         -|            -|           -|    -|
    | o VITIS_LOOP_44_1_VITIS_LOOP_45_2              |     -|  3.65|     2400|  1.200e+04|       150|        -|    16|        no|     -|         -|            -|           -|    -|
    |  + atax_Pipeline_VITIS_LOOP_47_3               |     -|  0.00|       81|    405.000|         -|       81|     -|        no|     -|         -|    157 (~0%)|  1059 (~0%)|    -|
    |   o VITIS_LOOP_47_3                            |    II|  3.65|       79|    395.000|        17|        8|     8|       yes|     -|         -|            -|           -|    -|
    |  + atax_Pipeline_VITIS_LOOP_52_5               |     -|  2.56|       10|     50.000|         -|       10|     -|        no|     -|         -|    262 (~0%)|   163 (~0%)|    -|
    |   o VITIS_LOOP_52_5                            |     -|  3.65|        8|     40.000|         1|        1|     8|       yes|     -|         -|            -|           -|    -|
    |  + atax_Pipeline_VITIS_LOOP_57_6               |     -|  0.00|       64|    320.000|         -|       64|     -|        no|     -|         -|   3063 (~0%)|  1020 (~0%)|    -|
    |   o VITIS_LOOP_57_6                            |     -|  3.65|       62|    310.000|        56|        1|     8|       yes|     -|         -|            -|           -|    -|
    +------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem   | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_5 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_6 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_7 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_1       | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2       | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | x_1       | 0x1c   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control | x_2       | 0x20   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control | y_out_0_1 | 0x28   | 32    | W      | Data signal of y_out_0           |                                                                      |
| s_axi_control | y_out_0_2 | 0x2c   | 32    | W      | Data signal of y_out_0           |                                                                      |
| s_axi_control | y_out_1_1 | 0x34   | 32    | W      | Data signal of y_out_1           |                                                                      |
| s_axi_control | y_out_1_2 | 0x38   | 32    | W      | Data signal of y_out_1           |                                                                      |
| s_axi_control | y_out_2_1 | 0x40   | 32    | W      | Data signal of y_out_2           |                                                                      |
| s_axi_control | y_out_2_2 | 0x44   | 32    | W      | Data signal of y_out_2           |                                                                      |
| s_axi_control | y_out_3_1 | 0x4c   | 32    | W      | Data signal of y_out_3           |                                                                      |
| s_axi_control | y_out_3_2 | 0x50   | 32    | W      | Data signal of y_out_3           |                                                                      |
| s_axi_control | y_out_4_1 | 0x58   | 32    | W      | Data signal of y_out_4           |                                                                      |
| s_axi_control | y_out_4_2 | 0x5c   | 32    | W      | Data signal of y_out_4           |                                                                      |
| s_axi_control | y_out_5_1 | 0x64   | 32    | W      | Data signal of y_out_5           |                                                                      |
| s_axi_control | y_out_5_2 | 0x68   | 32    | W      | Data signal of y_out_5           |                                                                      |
| s_axi_control | y_out_6_1 | 0x70   | 32    | W      | Data signal of y_out_6           |                                                                      |
| s_axi_control | y_out_6_2 | 0x74   | 32    | W      | Data signal of y_out_6           |                                                                      |
| s_axi_control | y_out_7_1 | 0x7c   | 32    | W      | Data signal of y_out_7           |                                                                      |
| s_axi_control | y_out_7_2 | 0x80   | 32    | W      | Data signal of y_out_7           |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| x        | in        | float*   |
| y_out    | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_gmem    | interface |          |                               |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| x        | m_axi_gmem    | interface |          |                               |
| x        | s_axi_control | register  | offset   | name=x_1 offset=0x1c range=32 |
| x        | s_axi_control | register  | offset   | name=x_2 offset=0x20 range=32 |
| y_out    | m_axi_gmem_0  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_1  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_2  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_3  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_4  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_5  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_6  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
| y_out    | m_axi_gmem_7  | interface |          |                               |
| y_out    | s_axi_control | interface | offset   |                               |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+
| HW Interface | Loop            | Direction | Length | Width | Location                                                                           |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+
| m_axi_gmem   | VITIS_LOOP_17_5 | read      | 8      | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:17:34 |
| m_axi_gmem   | VITIS_LOOP_21_6 | read      | 8      | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:21:30 |
| m_axi_gmem   | VITIS_LOOP_48_4 | read      | 8      | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:48:34 |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                                 | Resolution | Location                                                                           |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
| m_axi_gmem   | A        | VITIS_LOOP_16_4 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:30 |
| m_axi_gmem   | x        |                 | Access is clobbered by load                                                                             | 214-231    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:21:30 |
| m_axi_gmem_6 | y_out_6  | VITIS_LOOP_83_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:83:19 |
| m_axi_gmem_5 | y_out_5  | VITIS_LOOP_83_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:83:19 |
| m_axi_gmem_4 | y_out_4  | VITIS_LOOP_83_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:83:19 |
| m_axi_gmem_3 | y_out_3  | VITIS_LOOP_83_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:83:19 |
| m_axi_gmem_2 | y_out_2  | VITIS_LOOP_83_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:83:19 |
| m_axi_gmem_1 | y_out_1  | VITIS_LOOP_83_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:83:19 |
| m_axi_gmem_0 | y_out_0  | VITIS_LOOP_83_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:83:19 |
| m_axi_gmem_7 | y_out_7  | VITIS_LOOP_83_1 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:83:19 |
| m_axi_gmem   | A        | VITIS_LOOP_47_3 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:47:30 |
| m_axi_gmem_0 | y_out_0  | VITIS_LOOP_57_6 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_1 | y_out_1  | VITIS_LOOP_57_6 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_2 | y_out_2  | VITIS_LOOP_57_6 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_3 | y_out_3  | VITIS_LOOP_57_6 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_4 | y_out_4  | VITIS_LOOP_57_6 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_5 | y_out_5  | VITIS_LOOP_57_6 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_6 | y_out_6  | VITIS_LOOP_57_6 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_7 | y_out_7  | VITIS_LOOP_57_6 | Stride is incompatible                                                                                  | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_6 | y_out_6  | VITIS_LOOP_57_6 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_5 | y_out_5  | VITIS_LOOP_57_6 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_4 | y_out_4  | VITIS_LOOP_57_6 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_3 | y_out_3  | VITIS_LOOP_57_6 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_2 | y_out_2  | VITIS_LOOP_57_6 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_1 | y_out_1  | VITIS_LOOP_57_6 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_0 | y_out_0  | VITIS_LOOP_57_6 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem_7 | y_out_7  | VITIS_LOOP_57_6 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:57:30 |
| m_axi_gmem   | x        | VITIS_LOOP_21_6 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:21:30 |
| m_axi_gmem   | A        | VITIS_LOOP_17_5 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:17:34 |
| m_axi_gmem   | A        | VITIS_LOOP_48_4 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:48:34 |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                          | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------------------------------+-----+--------+------------+-----+--------+---------+
| + atax                                        | 42  |        |            |     |        |         |
|   add_ln44_fu_743_p2                          | -   |        | add_ln44   | add | fabric | 0       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U238         | -   |        | add_ln44_9 | add | fabric | 0       |
|   add_ln44_1_fu_807_p2                        | -   |        | add_ln44_1 | add | fabric | 0       |
|   add_ln44_2_fu_822_p2                        | -   |        | add_ln44_2 | add | fabric | 0       |
|   add_ln44_3_fu_837_p2                        | -   |        | add_ln44_3 | add | fabric | 0       |
|   add_ln44_4_fu_852_p2                        | -   |        | add_ln44_4 | add | fabric | 0       |
|   add_ln44_5_fu_867_p2                        | -   |        | add_ln44_5 | add | fabric | 0       |
|   add_ln44_6_fu_882_p2                        | -   |        | add_ln44_6 | add | fabric | 0       |
|   add_ln44_7_fu_897_p2                        | -   |        | add_ln44_7 | add | fabric | 0       |
|   add_ln44_8_fu_912_p2                        | -   |        | add_ln44_8 | add | fabric | 0       |
|   add_ln45_fu_949_p2                          | -   |        | add_ln45   | add | fabric | 0       |
|  + atax_Pipeline_1                            | 0   |        |            |     |        |         |
|    empty_54_fu_190_p2                         | -   |        | empty_54   | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_83_1              | 0   |        |            |     |        |         |
|    add_ln83_fu_326_p2                         | -   |        | add_ln83   | add | fabric | 0       |
|    add_ln84_fu_354_p2                         | -   |        | add_ln84   | add | fabric | 0       |
|    add_ln84_1_fu_360_p2                       | -   |        | add_ln84_1 | add | fabric | 0       |
|    add_ln84_2_fu_366_p2                       | -   |        | add_ln84_2 | add | fabric | 0       |
|    add_ln84_3_fu_372_p2                       | -   |        | add_ln84_3 | add | fabric | 0       |
|    add_ln84_4_fu_378_p2                       | -   |        | add_ln84_4 | add | fabric | 0       |
|    add_ln84_5_fu_384_p2                       | -   |        | add_ln84_5 | add | fabric | 0       |
|    add_ln84_6_fu_390_p2                       | -   |        | add_ln84_6 | add | fabric | 0       |
|    add_ln84_7_fu_396_p2                       | -   |        | add_ln84_7 | add | fabric | 0       |
|  + compute_Ax_tiled                           | 0   |        |            |     |        |         |
|    add_ln13_fu_344_p2                         | -   |        | add_ln13   | add | fabric | 0       |
|    add_ln13_1_fu_372_p2                       | -   |        | add_ln13_1 | add | fabric | 0       |
|    add_ln16_fu_414_p2                         | -   |        | add_ln16   | add | fabric | 0       |
|    add_ln14_fu_429_p2                         | -   |        | add_ln14   | add | fabric | 0       |
|   + compute_Ax_tiled_Pipeline_VITIS_LOOP_9_1  | 0   |        |            |     |        |         |
|     add_ln9_fu_194_p2                         | -   |        | add_ln9    | add | fabric | 0       |
|   + compute_Ax_tiled_Pipeline_VITIS_LOOP_16_4 | 0   |        |            |     |        |         |
|     add_ln16_fu_244_p2                        | -   |        | add_ln16   | add | fabric | 0       |
|   + compute_Ax_tiled_Pipeline_VITIS_LOOP_21_6 | 0   |        |            |     |        |         |
|     add_ln21_fu_303_p2                        | -   |        | add_ln21   | add | fabric | 0       |
|   + compute_Ax_tiled_Pipeline_VITIS_LOOP_26_7 | 0   |        |            |     |        |         |
|     add_ln26_fu_489_p2                        | -   |        | add_ln26   | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_47_3              | 0   |        |            |     |        |         |
|    add_ln47_fu_844_p2                         | -   |        | add_ln47   | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_52_5              | 0   |        |            |     |        |         |
|    add_ln52_fu_334_p2                         | -   |        | add_ln52   | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_57_6              | 0   |        |            |     |        |         |
|    add_ln57_fu_717_p2                         | -   |        | add_ln57   | add | fabric | 0       |
+-----------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------+------+------+--------+-----------+---------+------+---------+
| Name                                  | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------------------------------+------+------+--------+-----------+---------+------+---------+
| + atax                                | 0    | 0    |        |           |         |      |         |
|   localAT_U                           | -    | -    |        | localAT   | ram_1p  | auto | 1       |
|   localAT_1_U                         | -    | -    |        | localAT_1 | ram_1p  | auto | 1       |
|   localAT_2_U                         | -    | -    |        | localAT_2 | ram_1p  | auto | 1       |
|   localAT_3_U                         | -    | -    |        | localAT_3 | ram_1p  | auto | 1       |
|   localAT_4_U                         | -    | -    |        | localAT_4 | ram_1p  | auto | 1       |
|   localAT_5_U                         | -    | -    |        | localAT_5 | ram_1p  | auto | 1       |
|   localAT_6_U                         | -    | -    |        | localAT_6 | ram_1p  | auto | 1       |
|   localAT_7_U                         | -    | -    |        | localAT_7 | ram_1p  | auto | 1       |
|   temp_U                              | -    | -    |        | temp      | ram_s2p | auto | 1       |
|   temp_1_U                            | -    | -    |        | temp_1    | ram_s2p | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U239 | -    | -    |        | temp_2    | ram_s2p | auto | 1       |
|   temp_3_U                            | -    | -    |        | temp_3    | ram_s2p | auto | 1       |
|   temp_4_U                            | -    | -    |        | temp_4    | ram_s2p | auto | 1       |
|   temp_5_U                            | -    | -    |        | temp_5    | ram_s2p | auto | 1       |
|   temp_6_U                            | -    | -    |        | temp_6    | ram_s2p | auto | 1       |
|   temp_7_U                            | -    | -    |        | temp_7    | ram_s2p | auto | 1       |
|  + compute_Ax_tiled                   | 0    | 0    |        |           |         |      |         |
|    localA_U                           | -    | -    |        | localA    | ram_1p  | auto | 1       |
|    localA_1_U                         | -    | -    |        | localA_1  | ram_1p  | auto | 1       |
|    localA_2_U                         | -    | -    |        | localA_2  | ram_1p  | auto | 1       |
|    localA_3_U                         | -    | -    |        | localA_3  | ram_1p  | auto | 1       |
|    localA_4_U                         | -    | -    |        | localA_4  | ram_1p  | auto | 1       |
|    localA_5_U                         | -    | -    |        | localA_5  | ram_1p  | auto | 1       |
|    localA_6_U                         | -    | -    |        | localA_6  | ram_1p  | auto | 1       |
|    localA_7_U                         | -    | -    |        | localA_7  | ram_1p  | auto | 1       |
+---------------------------------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+------------------------------------------------------------------+
| Type            | Options                                   | Location                                                         |
+-----------------+-------------------------------------------+------------------------------------------------------------------+
| array_partition | variable=localA complete dim=2            | ../atax/generate/atax.cpp:6 in compute_ax_tiled, localA          |
| array_partition | variable=localX complete dim=1            | ../atax/generate/atax.cpp:7 in compute_ax_tiled, localX          |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:28 in compute_ax_tiled                 |
| array_partition | variable=localAT complete dim=1           | ../atax/generate/atax.cpp:41 in compute_at_temp_tiled, localAT   |
| array_partition | variable=localTemp complete dim=1         | ../atax/generate/atax.cpp:42 in compute_at_temp_tiled, localTemp |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:59 in compute_at_temp_tiled            |
| interface       | m_axi port=A offset=slave bundle=gmem     | ../atax/generate/atax.cpp:70 in atax, A                          |
| interface       | m_axi port=x offset=slave bundle=gmem     | ../atax/generate/atax.cpp:71 in atax, x                          |
| interface       | m_axi port=y_out offset=slave bundle=gmem | ../atax/generate/atax.cpp:72 in atax, y_out                      |
| interface       | s_axilite port=A bundle=control           | ../atax/generate/atax.cpp:73 in atax, A                          |
| interface       | s_axilite port=x bundle=control           | ../atax/generate/atax.cpp:74 in atax, x                          |
| interface       | s_axilite port=y_out bundle=control       | ../atax/generate/atax.cpp:75 in atax, y_out                      |
| interface       | s_axilite port=return bundle=control      | ../atax/generate/atax.cpp:76 in atax, return                     |
| array_partition | variable=temp cyclic factor=8 dim=1       | ../atax/generate/atax.cpp:79 in atax, temp                       |
| array_partition | variable=y_out cyclic factor=8 dim=1      | ../atax/generate/atax.cpp:80 in atax, y_out                      |
+-----------------+-------------------------------------------+------------------------------------------------------------------+


