$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 - clk $end
  $var wire 1 . rst_n $end
  $var wire 1 / wr_en $end
  $var wire 16 0 din [15:0] $end
  $var wire 1 1 full $end
  $var wire 1 2 rd_en $end
  $var wire 16 3 dout [15:0] $end
  $var wire 1 4 empty $end
  $scope module sync_fifo $end
   $var wire 32 5 WIDTH [31:0] $end
   $var wire 32 6 DEPTH [31:0] $end
   $var wire 32 7 ADDR_W [31:0] $end
   $var wire 1 - clk $end
   $var wire 1 . rst_n $end
   $var wire 1 / wr_en $end
   $var wire 16 0 din [15:0] $end
   $var wire 1 1 full $end
   $var wire 1 2 rd_en $end
   $var wire 16 3 dout [15:0] $end
   $var wire 1 4 empty $end
   $var wire 16 # mem[0] [15:0] $end
   $var wire 16 $ mem[1] [15:0] $end
   $var wire 16 % mem[2] [15:0] $end
   $var wire 16 & mem[3] [15:0] $end
   $var wire 16 ' mem[4] [15:0] $end
   $var wire 16 ( mem[5] [15:0] $end
   $var wire 16 ) mem[6] [15:0] $end
   $var wire 16 * mem[7] [15:0] $end
   $var wire 4 + wr_ptr [3:0] $end
   $var wire 4 , rd_ptr [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
b0000000000000000 $
b0000000000000000 %
b0000000000000000 &
b0000000000000000 '
b0000000000000000 (
b0000000000000000 )
b0000000000000000 *
b0000 +
b0000 ,
0-
0.
0/
b0000000000000000 0
01
02
b0000000000000000 3
14
b00000000000000000000000000010000 5
b00000000000000000000000000001000 6
b00000000000000000000000000000011 7
#1
1-
#2
0-
1.
#3
1-
#4
0-
1/
b0000000001100100 0
#5
b0000000001100100 #
b0001 +
1-
04
#6
0-
b0000000001100101 0
#7
b0000000001100101 $
b0010 +
1-
#8
0-
b0000000001100110 0
#9
b0000000001100110 %
b0011 +
1-
#10
0-
b0000000001100111 0
#11
b0000000001100111 &
b0100 +
1-
#12
0-
b0000000001101000 0
#13
b0000000001101000 '
b0101 +
1-
#14
0-
b0000000001101001 0
#15
b0000000001101001 (
b0110 +
1-
#16
0-
b0000000001101010 0
#17
b0000000001101010 )
b0111 +
1-
#18
0-
b0000000001101011 0
#19
b0000000001101011 *
b1000 +
1-
11
#20
0-
0/
#21
1-
#22
0-
12
#23
b0001 ,
1-
01
b0000000001100100 3
#24
0-
#25
b0010 ,
1-
b0000000001100101 3
#26
0-
#27
b0011 ,
1-
b0000000001100110 3
#28
0-
#29
b0100 ,
1-
b0000000001100111 3
#30
0-
#31
b0101 ,
1-
b0000000001101000 3
#32
0-
#33
b0110 ,
1-
b0000000001101001 3
#34
0-
#35
b0111 ,
1-
b0000000001101010 3
#36
0-
#37
b1000 ,
1-
b0000000001101011 3
14
#38
0-
02
#39
1-
