Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Patrick Lloyd\Desktop\VidorFPGA\projects\MKRVIDOR4000_template\IntOsc8Mhz.qsys" --block-symbol-file --output-directory="C:\Users\Patrick Lloyd\Desktop\VidorFPGA\projects\MKRVIDOR4000_template\IntOsc8Mhz" --family="Cyclone 10 LP" --part=10CL016YU256C8G
Progress: Loading MKRVIDOR4000_template/IntOsc8Mhz.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 18.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Patrick Lloyd\Desktop\VidorFPGA\projects\MKRVIDOR4000_template\IntOsc8Mhz.qsys" --synthesis=VERILOG --output-directory="C:\Users\Patrick Lloyd\Desktop\VidorFPGA\projects\MKRVIDOR4000_template\IntOsc8Mhz\synthesis" --family="Cyclone 10 LP" --part=10CL016YU256C8G
Progress: Loading MKRVIDOR4000_template/IntOsc8Mhz.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 18.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: IntOsc8Mhz: Generating IntOsc8Mhz "IntOsc8Mhz" for QUARTUS_SYNTH
Info: int_osc_0: Generating top-level entity altera_int_osc.
Info: int_osc_0: "IntOsc8Mhz" instantiated altera_int_osc "int_osc_0"
Info: IntOsc8Mhz: Done "IntOsc8Mhz" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
