{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "aff__U110":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "add_all__U116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U112.in0","_U111.out"],
          ["self.d.0","_U112.in1"],
          ["add_all__U116.in0","_U112.out"],
          ["_U114.in0","_U113.out"],
          ["self.d.1","_U114.in1"],
          ["add_all__U116.in1","_U114.out"],
          ["add_all__U117.in1","_U115.out"],
          ["add_all__U117.in0","add_all__U116.out"],
          ["self.out","add_all__U117.out"]
        ]
      },
      "aff__U125":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U129":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U127.in0","_U126.out"],
          ["self.d.0","_U127.in1"],
          ["add_all__U131.in0","_U127.out"],
          ["_U129.in0","_U128.out"],
          ["self.d.1","_U129.in1"],
          ["add_all__U131.in1","_U129.out"],
          ["add_all__U132.in1","_U130.out"],
          ["add_all__U132.in0","add_all__U131.out"],
          ["self.out","add_all__U132.out"]
        ]
      },
      "aff__U133":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U134":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U135":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U135.in0","_U134.out"],
          ["self.d.0","_U135.in1"],
          ["add_all__U139.in0","_U135.out"],
          ["_U137.in0","_U136.out"],
          ["self.d.1","_U137.in1"],
          ["add_all__U139.in1","_U137.out"],
          ["add_all__U140.in1","_U138.out"],
          ["add_all__U140.in0","add_all__U139.out"],
          ["self.out","add_all__U140.out"]
        ]
      },
      "aff__U142":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U144.in0","_U143.out"],
          ["self.d.0","_U144.in1"],
          ["add_all__U148.in0","_U144.out"],
          ["_U146.in0","_U145.out"],
          ["self.d.1","_U146.in1"],
          ["add_all__U148.in1","_U146.out"],
          ["add_all__U149.in1","_U147.out"],
          ["add_all__U149.in0","add_all__U148.out"],
          ["self.out","add_all__U149.out"]
        ]
      },
      "aff__U156":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U157":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U160":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "add_all__U162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U158.in0","_U157.out"],
          ["self.d.0","_U158.in1"],
          ["add_all__U162.in0","_U158.out"],
          ["_U160.in0","_U159.out"],
          ["self.d.1","_U160.in1"],
          ["add_all__U162.in1","_U160.out"],
          ["add_all__U163.in1","_U161.out"],
          ["add_all__U163.in0","add_all__U162.out"],
          ["self.out","add_all__U163.out"]
        ]
      },
      "aff__U171":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U177":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U173.in0","_U172.out"],
          ["self.d.0","_U173.in1"],
          ["add_all__U177.in0","_U173.out"],
          ["_U175.in0","_U174.out"],
          ["self.d.1","_U175.in1"],
          ["add_all__U177.in1","_U175.out"],
          ["add_all__U178.in1","_U176.out"],
          ["add_all__U178.in0","add_all__U177.out"],
          ["self.out","add_all__U178.out"]
        ]
      },
      "aff__U179":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U180":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U182":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U181.in0","_U180.out"],
          ["self.d.0","_U181.in1"],
          ["add_all__U185.in0","_U181.out"],
          ["_U183.in0","_U182.out"],
          ["self.d.1","_U183.in1"],
          ["add_all__U185.in1","_U183.out"],
          ["add_all__U186.in1","_U184.out"],
          ["add_all__U186.in0","add_all__U185.out"],
          ["self.out","add_all__U186.out"]
        ]
      },
      "aff__U18":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U22":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U25":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U20.in0","_U19.out"],
          ["self.d.0","_U20.in1"],
          ["add_all__U24.in0","_U20.out"],
          ["_U22.in0","_U21.out"],
          ["self.d.1","_U22.in1"],
          ["add_all__U24.in1","_U22.out"],
          ["add_all__U25.in1","_U23.out"],
          ["add_all__U25.in0","add_all__U24.out"],
          ["self.out","add_all__U25.out"]
        ]
      },
      "aff__U32":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U34":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U35":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U36":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "add_all__U38":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U39":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U34.in0","_U33.out"],
          ["self.d.0","_U34.in1"],
          ["add_all__U38.in0","_U34.out"],
          ["_U36.in0","_U35.out"],
          ["self.d.1","_U36.in1"],
          ["add_all__U38.in1","_U36.out"],
          ["add_all__U39.in1","_U37.out"],
          ["add_all__U39.in0","add_all__U38.out"],
          ["self.out","add_all__U39.out"]
        ]
      },
      "aff__U4":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U6":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U8":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "add_all__U10":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U6.in0","_U5.out"],
          ["self.d.0","_U6.in1"],
          ["add_all__U10.in0","_U6.out"],
          ["_U8.in0","_U7.out"],
          ["self.d.1","_U8.in1"],
          ["add_all__U10.in1","_U8.out"],
          ["add_all__U11.in1","_U9.out"],
          ["add_all__U11.in0","add_all__U10.out"],
          ["self.out","add_all__U11.out"]
        ]
      },
      "aff__U46":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U47":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U50":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0028"]}
          },
          "add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U48.in0","_U47.out"],
          ["self.d.0","_U48.in1"],
          ["add_all__U52.in0","_U48.out"],
          ["_U50.in0","_U49.out"],
          ["self.d.1","_U50.in1"],
          ["add_all__U52.in1","_U50.out"],
          ["add_all__U53.in1","_U51.out"],
          ["add_all__U53.in0","add_all__U52.out"],
          ["self.out","add_all__U53.out"]
        ]
      },
      "aff__U61":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U64":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U65":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U66":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U67":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U68":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U63.in0","_U62.out"],
          ["self.d.0","_U63.in1"],
          ["add_all__U67.in0","_U63.out"],
          ["_U65.in0","_U64.out"],
          ["self.d.1","_U65.in1"],
          ["add_all__U67.in1","_U65.out"],
          ["add_all__U68.in1","_U66.out"],
          ["add_all__U68.in0","add_all__U67.out"],
          ["self.out","add_all__U68.out"]
        ]
      },
      "aff__U69":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U71":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U73":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U75":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U76":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U71.in0","_U70.out"],
          ["self.d.0","_U71.in1"],
          ["add_all__U75.in0","_U71.out"],
          ["_U73.in0","_U72.out"],
          ["self.d.1","_U73.in1"],
          ["add_all__U75.in1","_U73.out"],
          ["add_all__U76.in1","_U74.out"],
          ["add_all__U76.in0","add_all__U75.out"],
          ["self.out","add_all__U76.out"]
        ]
      },
      "aff__U79":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U80":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U81":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U83":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U84":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U81.in0","_U80.out"],
          ["self.d.0","_U81.in1"],
          ["add_all__U85.in0","_U81.out"],
          ["_U83.in0","_U82.out"],
          ["self.d.1","_U83.in1"],
          ["add_all__U85.in1","_U83.out"],
          ["add_all__U86.in1","_U84.out"],
          ["add_all__U86.in0","add_all__U85.out"],
          ["self.out","add_all__U86.out"]
        ]
      },
      "aff__U87":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U89":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U90":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U91":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U92":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U93":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U94":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U89.in0","_U88.out"],
          ["self.d.0","_U89.in1"],
          ["add_all__U93.in0","_U89.out"],
          ["_U91.in0","_U90.out"],
          ["self.d.1","_U91.in1"],
          ["add_all__U93.in1","_U91.out"],
          ["add_all__U94.in1","_U92.out"],
          ["add_all__U94.in0","add_all__U93.out"],
          ["self.out","add_all__U94.out"]
        ]
      },
      "aff__U96":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U100":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U97":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U99":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U102":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U103":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U99.out","_U100.in0"],
          ["self.d.1","_U100.in1"],
          ["add_all__U102.in1","_U100.out"],
          ["add_all__U103.in1","_U101.out"],
          ["_U98.in0","_U97.out"],
          ["self.d.0","_U98.in1"],
          ["add_all__U102.in0","_U98.out"],
          ["add_all__U103.in0","add_all__U102.out"],
          ["self.out","add_all__U103.out"]
        ]
      },
      "affine_controller__U109":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U110"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U120":{
            "modref":"corebit.and"
          },
          "d_0_am__U121":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U122":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U118.out"],
          ["d_1_inc.in1","_U118.out"],
          ["inc_time.in1","_U118.out"],
          ["cmp_time.in1","_U119.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U120.in0"],
          ["d_0_at_max.out","d_0_am__U120.in1"],
          ["d_0_am__U121.in0","d_0_am__U120.out"],
          ["d_1_at_max.out","d_0_am__U121.in1"],
          ["d_0_next_value.sel","d_0_am__U121.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U122.in0"],
          ["d_1_at_max.out","d_1_am__U122.in1"],
          ["d_1_next_value.sel","d_1_am__U122.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U141":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U142"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U152":{
            "modref":"corebit.and"
          },
          "d_0_am__U153":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U154":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U150.out"],
          ["d_1_inc.in1","_U150.out"],
          ["inc_time.in1","_U150.out"],
          ["cmp_time.in1","_U151.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U152.in0"],
          ["d_0_at_max.out","d_0_am__U152.in1"],
          ["d_0_am__U153.in0","d_0_am__U152.out"],
          ["d_1_at_max.out","d_0_am__U153.in1"],
          ["d_0_next_value.sel","d_0_am__U153.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U154.in0"],
          ["d_1_at_max.out","d_1_am__U154.in1"],
          ["d_1_next_value.sel","d_1_am__U154.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U155":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U156"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U166":{
            "modref":"corebit.and"
          },
          "d_0_am__U167":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U168":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U164.out"],
          ["d_1_inc.in1","_U164.out"],
          ["inc_time.in1","_U164.out"],
          ["cmp_time.in1","_U165.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U166.in0"],
          ["d_0_at_max.out","d_0_am__U166.in1"],
          ["d_0_am__U167.in0","d_0_am__U166.out"],
          ["d_1_at_max.out","d_0_am__U167.in1"],
          ["d_0_next_value.sel","d_0_am__U167.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U168.in0"],
          ["d_1_at_max.out","d_1_am__U168.in1"],
          ["d_1_next_value.sel","d_1_am__U168.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U18"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U28":{
            "modref":"corebit.and"
          },
          "d_0_am__U29":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U30":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U26.out"],
          ["d_1_inc.in1","_U26.out"],
          ["inc_time.in1","_U26.out"],
          ["cmp_time.in1","_U27.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U28.in0"],
          ["d_0_at_max.out","d_0_am__U28.in1"],
          ["d_0_am__U29.in0","d_0_am__U28.out"],
          ["d_1_at_max.out","d_0_am__U29.in1"],
          ["d_0_next_value.sel","d_0_am__U29.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U30.in0"],
          ["d_1_at_max.out","d_1_am__U30.in1"],
          ["d_1_next_value.sel","d_1_am__U30.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U4"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U14":{
            "modref":"corebit.and"
          },
          "d_0_am__U15":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U16":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U12.out"],
          ["d_1_inc.in1","_U12.out"],
          ["inc_time.in1","_U12.out"],
          ["cmp_time.in1","_U13.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U14.in0"],
          ["d_0_at_max.out","d_0_am__U14.in1"],
          ["d_0_am__U15.in0","d_0_am__U14.out"],
          ["d_1_at_max.out","d_0_am__U15.in1"],
          ["d_0_next_value.sel","d_0_am__U15.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U16.in0"],
          ["d_1_at_max.out","d_1_am__U16.in1"],
          ["d_1_next_value.sel","d_1_am__U16.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U31":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U40":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U41":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U32"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U42":{
            "modref":"corebit.and"
          },
          "d_0_am__U43":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U44":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U40.out"],
          ["d_1_inc.in1","_U40.out"],
          ["inc_time.in1","_U40.out"],
          ["cmp_time.in1","_U41.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U42.in0"],
          ["d_0_at_max.out","d_0_am__U42.in1"],
          ["d_0_am__U43.in0","d_0_am__U42.out"],
          ["d_1_at_max.out","d_0_am__U43.in1"],
          ["d_0_next_value.sel","d_0_am__U43.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U44.in0"],
          ["d_1_at_max.out","d_1_am__U44.in1"],
          ["d_1_next_value.sel","d_1_am__U44.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U45":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U54":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U46"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U56":{
            "modref":"corebit.and"
          },
          "d_0_am__U57":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U58":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U54.out"],
          ["d_1_inc.in1","_U54.out"],
          ["inc_time.in1","_U54.out"],
          ["cmp_time.in1","_U55.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U56.in0"],
          ["d_0_at_max.out","d_0_am__U56.in1"],
          ["d_0_am__U57.in0","d_0_am__U56.out"],
          ["d_1_at_max.out","d_0_am__U57.in1"],
          ["d_0_next_value.sel","d_0_am__U57.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U58.in0"],
          ["d_1_at_max.out","d_1_am__U58.in1"],
          ["d_1_next_value.sel","d_1_am__U58.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U95":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U96"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U106":{
            "modref":"corebit.and"
          },
          "d_0_am__U107":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U108":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U104.out"],
          ["d_1_inc.in1","_U104.out"],
          ["inc_time.in1","_U104.out"],
          ["cmp_time.in1","_U105.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U106.in0"],
          ["d_0_at_max.out","d_0_am__U106.in1"],
          ["d_0_am__U107.in0","d_0_am__U106.out"],
          ["d_1_at_max.out","d_0_am__U107.in1"],
          ["d_0_next_value.sel","d_0_am__U107.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U108.in0"],
          ["d_1_at_max.out","d_1_am__U108.in1"],
          ["d_1_next_value.sel","d_1_am__U108.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "DesignTop":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_output_stencil_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_copy_stencil_hcompute_hw_input_stencil_read_valid","BitIn"],
          ["input_copy_stencil_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["weight_copy_stencil_hcompute_hw_weight_stencil_read_valid","BitIn"],
          ["weight_copy_stencil_hcompute_hw_weight_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",1]},
            "modargs":{"init":[["BitVector",1],"1'h0"]}
          },
          "hcompute_conv_stencil":{
            "modref":"global.cu_hcompute_conv_stencil"
          },
          "hcompute_conv_stencil_1":{
            "modref":"global.cu_hcompute_conv_stencil_1"
          },
          "hcompute_hw_input_stencil":{
            "modref":"global.cu_hcompute_hw_input_stencil"
          },
          "hcompute_hw_output_stencil":{
            "modref":"global.cu_hcompute_hw_output_stencil"
          },
          "hcompute_hw_weight_stencil":{
            "modref":"global.cu_hcompute_hw_weight_stencil"
          },
          "hw_input_stencil":{
            "modref":"global.hw_input_stencil_ub"
          },
          "hw_weight_stencil":{
            "modref":"global.hw_weight_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","conv_stencil.clk"],
          ["hcompute_conv_stencil_1.conv_stencil_hcompute_conv_stencil_1_read","conv_stencil.hcompute_conv_stencil_1_read"],
          ["hcompute_conv_stencil_1.conv_stencil_hcompute_conv_stencil_1_read_en","conv_stencil.hcompute_conv_stencil_1_read_valid"],
          ["hcompute_conv_stencil_1.conv_stencil_hcompute_conv_stencil_1_write","conv_stencil.hcompute_conv_stencil_1_write"],
          ["hcompute_conv_stencil_1.conv_stencil_hcompute_conv_stencil_1_write_valid","conv_stencil.hcompute_conv_stencil_1_write_en"],
          ["hcompute_conv_stencil.conv_stencil_hcompute_conv_stencil_write","conv_stencil.hcompute_conv_stencil_write"],
          ["hcompute_conv_stencil.conv_stencil_hcompute_conv_stencil_write_valid","conv_stencil.hcompute_conv_stencil_write_en"],
          ["hcompute_hw_output_stencil.conv_stencil_hcompute_hw_output_stencil_read","conv_stencil.hcompute_hw_output_stencil_read"],
          ["hcompute_hw_output_stencil.conv_stencil_hcompute_hw_output_stencil_read_en","conv_stencil.hcompute_hw_output_stencil_read_valid"],
          ["self.clk","cycle_time.clk"],
          ["hcompute_hw_output_stencil.hw_output_stencil_hcompute_hw_output_stencil_write_valid","cycle_time.in.0"],
          ["self.hw_output_stencil_hcompute_hw_output_stencil_write_en","cycle_time.out.0"],
          ["self.clk","hcompute_conv_stencil.clk"],
          ["self.clk","hcompute_conv_stencil_1.clk"],
          ["hw_input_stencil.hcompute_conv_stencil_1_read","hcompute_conv_stencil_1.hw_input_stencil_hcompute_conv_stencil_1_read"],
          ["hw_input_stencil.hcompute_conv_stencil_1_read_valid","hcompute_conv_stencil_1.hw_input_stencil_hcompute_conv_stencil_1_read_en"],
          ["hw_weight_stencil.hcompute_conv_stencil_1_read","hcompute_conv_stencil_1.hw_weight_stencil_hcompute_conv_stencil_1_read"],
          ["hw_weight_stencil.hcompute_conv_stencil_1_read_valid","hcompute_conv_stencil_1.hw_weight_stencil_hcompute_conv_stencil_1_read_en"],
          ["self.clk","hcompute_hw_input_stencil.clk"],
          ["hw_input_stencil.hcompute_hw_input_stencil_write","hcompute_hw_input_stencil.hw_input_stencil_hcompute_hw_input_stencil_write"],
          ["hw_input_stencil.hcompute_hw_input_stencil_write_en","hcompute_hw_input_stencil.hw_input_stencil_hcompute_hw_input_stencil_write_valid"],
          ["self.input_copy_stencil_hcompute_hw_input_stencil_read","hcompute_hw_input_stencil.input_copy_stencil_hcompute_hw_input_stencil_read"],
          ["self.input_copy_stencil_hcompute_hw_input_stencil_read_valid","hcompute_hw_input_stencil.input_copy_stencil_hcompute_hw_input_stencil_read_en"],
          ["self.clk","hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_hcompute_hw_output_stencil_write","hcompute_hw_output_stencil.hw_output_stencil_hcompute_hw_output_stencil_write"],
          ["self.clk","hcompute_hw_weight_stencil.clk"],
          ["hw_weight_stencil.hcompute_hw_weight_stencil_write","hcompute_hw_weight_stencil.hw_weight_stencil_hcompute_hw_weight_stencil_write"],
          ["hw_weight_stencil.hcompute_hw_weight_stencil_write_en","hcompute_hw_weight_stencil.hw_weight_stencil_hcompute_hw_weight_stencil_write_valid"],
          ["self.weight_copy_stencil_hcompute_hw_weight_stencil_read","hcompute_hw_weight_stencil.weight_copy_stencil_hcompute_hw_weight_stencil_read"],
          ["self.weight_copy_stencil_hcompute_hw_weight_stencil_read_valid","hcompute_hw_weight_stencil.weight_copy_stencil_hcompute_hw_weight_stencil_read_en"],
          ["self.clk","hw_input_stencil.clk"],
          ["self.clk","hw_weight_stencil.clk"]
        ]
      },
      "conv_stencil_hcompute_conv_stencil_1_5_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10"],
          ["self.valid","self.en"]
        ]
      },
      "conv_stencil_hcompute_conv_stencil_1_6_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6",["Array",16,"BitIn"]]
        ]],
        "connections":[
          ["self.out","self.conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6"]
        ]
      },
      "conv_stencil_hcompute_conv_stencil_4_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6"],
          ["self.valid","self.en"]
        ]
      },
      "conv_stencil_hcompute_hw_output_stencil_10_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10",["Array",16,"BitIn"]]
        ]],
        "connections":[
          ["self.out","self.conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hcompute_conv_stencil_1_read_valid","Bit"],
          ["hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["hcompute_conv_stencil_1_write_en","BitIn"],
          ["hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["hcompute_conv_stencil_write_en","BitIn"],
          ["hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["hcompute_hw_output_stencil_read_valid","Bit"],
          ["hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "conv_stencil_hcompute_conv_stencil_1_5_broadcast":{
            "modref":"global.conv_stencil_hcompute_conv_stencil_1_5_broadcast"
          },
          "conv_stencil_hcompute_conv_stencil_1_5_port_controller":{
            "modref":"global.affine_controller__U3"
          },
          "conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10":{
            "modref":"global.ram__U77"
          },
          "conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10_read_addrgen":{
            "modref":"global.aff__U79"
          },
          "conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10_write_addrgen":{
            "modref":"global.aff__U87"
          },
          "conv_stencil_hcompute_conv_stencil_1_6_port_controller":{
            "modref":"global.affine_controller__U31"
          },
          "conv_stencil_hcompute_conv_stencil_1_6_select":{
            "modref":"global.conv_stencil_hcompute_conv_stencil_1_6_select"
          },
          "conv_stencil_hcompute_conv_stencil_4_broadcast":{
            "modref":"global.conv_stencil_hcompute_conv_stencil_4_broadcast"
          },
          "conv_stencil_hcompute_conv_stencil_4_port_controller":{
            "modref":"global.affine_controller__U17"
          },
          "conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6":{
            "modref":"global.ram__U59"
          },
          "conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6_read_addrgen":{
            "modref":"global.aff__U61"
          },
          "conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6_write_addrgen":{
            "modref":"global.aff__U69"
          },
          "conv_stencil_hcompute_hw_output_stencil_10_port_controller":{
            "modref":"global.affine_controller__U45"
          },
          "conv_stencil_hcompute_hw_output_stencil_10_select":{
            "modref":"global.conv_stencil_hcompute_hw_output_stencil_10_select"
          }
        },
        "connections":[
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.wdata","conv_stencil_hcompute_conv_stencil_1_5_broadcast.conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10"],
          ["conv_stencil_hcompute_conv_stencil_1_5_port_controller.valid","conv_stencil_hcompute_conv_stencil_1_5_broadcast.en"],
          ["self.hcompute_conv_stencil_1_write.0","conv_stencil_hcompute_conv_stencil_1_5_broadcast.in"],
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.wen","conv_stencil_hcompute_conv_stencil_1_5_broadcast.valid"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_1_5_port_controller.clk"],
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10_write_addrgen.d","conv_stencil_hcompute_conv_stencil_1_5_port_controller.d"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.clk"],
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10_read_addrgen.out","conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.raddr"],
          ["conv_stencil_hcompute_hw_output_stencil_10_select.conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10","conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.rdata"],
          ["conv_stencil_hcompute_hw_output_stencil_10_port_controller.valid","conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.ren"],
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10_write_addrgen.out","conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.waddr"],
          ["conv_stencil_hcompute_hw_output_stencil_10_port_controller.d","conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10_read_addrgen.d"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_1_6_port_controller.clk"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6_read_addrgen.d","conv_stencil_hcompute_conv_stencil_1_6_port_controller.d"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.ren","conv_stencil_hcompute_conv_stencil_1_6_port_controller.valid"],
          ["self.hcompute_conv_stencil_1_read_valid","conv_stencil_hcompute_conv_stencil_1_6_port_controller.valid"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_1_6_select.clk"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.rdata","conv_stencil_hcompute_conv_stencil_1_6_select.conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6"],
          ["self.hcompute_conv_stencil_1_read.0","conv_stencil_hcompute_conv_stencil_1_6_select.out"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.wdata","conv_stencil_hcompute_conv_stencil_4_broadcast.conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6"],
          ["conv_stencil_hcompute_conv_stencil_4_port_controller.valid","conv_stencil_hcompute_conv_stencil_4_broadcast.en"],
          ["self.hcompute_conv_stencil_write.0","conv_stencil_hcompute_conv_stencil_4_broadcast.in"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.wen","conv_stencil_hcompute_conv_stencil_4_broadcast.valid"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_4_port_controller.clk"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6_write_addrgen.d","conv_stencil_hcompute_conv_stencil_4_port_controller.d"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.clk"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6_read_addrgen.out","conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.raddr"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6_write_addrgen.out","conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.waddr"],
          ["self.clk","conv_stencil_hcompute_hw_output_stencil_10_port_controller.clk"],
          ["self.hcompute_hw_output_stencil_read_valid","conv_stencil_hcompute_hw_output_stencil_10_port_controller.valid"],
          ["self.clk","conv_stencil_hcompute_hw_output_stencil_10_select.clk"],
          ["self.hcompute_hw_output_stencil_read.0","conv_stencil_hcompute_hw_output_stencil_10_select.out"]
        ]
      },
      "cu_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_hcompute_conv_stencil_write_valid","Bit"],
          ["conv_stencil_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "and_all__U0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_hcompute_conv_stencil_write_valid","and_all__U0.out"],
          ["self.conv_stencil_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_hcompute_conv_stencil_1_read_en","BitIn"],
          ["conv_stencil_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_hcompute_conv_stencil_1_read_en","BitIn"],
          ["hw_input_stencil_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_weight_stencil_hcompute_conv_stencil_1_read_en","BitIn"],
          ["hw_weight_stencil_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_hcompute_conv_stencil_1_write_valid","Bit"],
          ["conv_stencil_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "and_all__U1":{
            "modref":"corebit.and"
          },
          "and_all__U2":{
            "modref":"corebit.and"
          },
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          }
        },
        "connections":[
          ["self.conv_stencil_hcompute_conv_stencil_1_read_en","and_all__U1.in0"],
          ["self.hw_input_stencil_hcompute_conv_stencil_1_read_en","and_all__U1.in1"],
          ["and_all__U2.in0","and_all__U1.out"],
          ["self.hw_weight_stencil_hcompute_conv_stencil_1_read_en","and_all__U2.in1"],
          ["self.conv_stencil_hcompute_conv_stencil_1_write_valid","and_all__U2.out"],
          ["self.conv_stencil_hcompute_conv_stencil_1_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_stencil_hcompute_conv_stencil_1_read.0","inner_compute.in1_hw_input_stencil.0"],
          ["self.hw_weight_stencil_hcompute_conv_stencil_1_read.0","inner_compute.in2_hw_weight_stencil.0"],
          ["self.conv_stencil_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_hcompute_hw_input_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["input_copy_stencil_hcompute_hw_input_stencil_read_en","BitIn"],
          ["input_copy_stencil_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_hcompute_hw_input_stencil_write_valid","Bit"],
          ["hw_input_stencil_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_stencil"
          }
        },
        "connections":[
          ["self.input_copy_stencil_hcompute_hw_input_stencil_read.0","inner_compute.in0_input_copy_stencil.0"],
          ["self.hw_input_stencil_hcompute_hw_input_stencil_write.0","inner_compute.out_hw_input_stencil"],
          ["self.input_copy_stencil_hcompute_hw_input_stencil_read_en","self.hw_input_stencil_hcompute_hw_input_stencil_write_valid"]
        ]
      },
      "cu_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_hcompute_hw_output_stencil_read_en","BitIn"],
          ["conv_stencil_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.hw_output_stencil_hcompute_hw_output_stencil_write_valid","self.conv_stencil_hcompute_hw_output_stencil_read_en"]
        ]
      },
      "cu_hcompute_hw_weight_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["weight_copy_stencil_hcompute_hw_weight_stencil_read_en","BitIn"],
          ["weight_copy_stencil_hcompute_hw_weight_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_write_valid","Bit"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_weight_stencil"
          }
        },
        "connections":[
          ["self.weight_copy_stencil_hcompute_hw_weight_stencil_read.0","inner_compute.in0_weight_copy_stencil.0"],
          ["self.hw_weight_stencil_hcompute_hw_weight_stencil_write.0","inner_compute.out_hw_weight_stencil"],
          ["self.weight_copy_stencil_hcompute_hw_weight_stencil_read_en","self.hw_weight_stencil_hcompute_hw_weight_stencil_write_valid"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const0_0.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_weight_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_1_697_698":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_weight_stencil_1_hw_input_stencil_1_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_1_697_698.in0"],
          ["mul_hw_weight_stencil_1_hw_input_stencil_1_696.out","add_conv_stencil_1_697_698.in1"],
          ["self.out_conv_stencil","add_conv_stencil_1_697_698.out"],
          ["self.in2_hw_weight_stencil.0","mul_hw_weight_stencil_1_hw_input_stencil_1_696.in0"],
          ["self.in1_hw_input_stencil.0","mul_hw_weight_stencil_1_hw_input_stencil_1_696.in1"]
        ]
      },
      "hcompute_hw_input_stencil":{
        "type":["Record",[
          ["out_hw_input_stencil",["Array",16,"Bit"]],
          ["in0_input_copy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_stencil","self.in0_input_copy_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_weight_stencil":{
        "type":["Record",[
          ["out_hw_weight_stencil",["Array",16,"Bit"]],
          ["in0_weight_copy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_weight_stencil","self.in0_weight_copy_stencil.0"]
        ]
      },
      "hw_input_stencil_hcompute_conv_stencil_1_7_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7",["Array",16,"BitIn"]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7"]
        ]
      },
      "hw_input_stencil_hcompute_hw_input_stencil_0_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7"]
        ]
      },
      "hw_input_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hcompute_conv_stencil_1_read_valid","Bit"],
          ["hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["hcompute_hw_input_stencil_write_en","BitIn"],
          ["hcompute_hw_input_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "hw_input_stencil_hcompute_conv_stencil_1_7_port_controller":{
            "modref":"global.affine_controller__U109"
          },
          "hw_input_stencil_hcompute_conv_stencil_1_7_select":{
            "modref":"global.hw_input_stencil_hcompute_conv_stencil_1_7_select"
          },
          "hw_input_stencil_hcompute_hw_input_stencil_0_broadcast":{
            "modref":"global.hw_input_stencil_hcompute_hw_input_stencil_0_broadcast"
          },
          "hw_input_stencil_hcompute_hw_input_stencil_0_port_controller":{
            "modref":"global.affine_controller__U95"
          },
          "hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7":{
            "modref":"global.ram__U123"
          },
          "hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7_read_addrgen":{
            "modref":"global.aff__U125"
          },
          "hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7_write_addrgen":{
            "modref":"global.aff__U133"
          }
        },
        "connections":[
          ["self.clk","hw_input_stencil_hcompute_conv_stencil_1_7_port_controller.clk"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7_read_addrgen.d","hw_input_stencil_hcompute_conv_stencil_1_7_port_controller.d"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.ren","hw_input_stencil_hcompute_conv_stencil_1_7_port_controller.valid"],
          ["self.hcompute_conv_stencil_1_read_valid","hw_input_stencil_hcompute_conv_stencil_1_7_port_controller.valid"],
          ["self.clk","hw_input_stencil_hcompute_conv_stencil_1_7_select.clk"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.rdata","hw_input_stencil_hcompute_conv_stencil_1_7_select.hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7"],
          ["self.hcompute_conv_stencil_1_read.0","hw_input_stencil_hcompute_conv_stencil_1_7_select.out"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_port_controller.valid","hw_input_stencil_hcompute_hw_input_stencil_0_broadcast.en"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.wdata","hw_input_stencil_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7"],
          ["self.hcompute_hw_input_stencil_write.0","hw_input_stencil_hcompute_hw_input_stencil_0_broadcast.in"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.wen","hw_input_stencil_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["self.clk","hw_input_stencil_hcompute_hw_input_stencil_0_port_controller.clk"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7_write_addrgen.d","hw_input_stencil_hcompute_hw_input_stencil_0_port_controller.d"],
          ["self.clk","hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.clk"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7_read_addrgen.out","hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.raddr"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7_write_addrgen.out","hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.waddr"]
        ]
      },
      "hw_weight_stencil_hcompute_conv_stencil_1_8_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8",["Array",16,"BitIn"]]
        ]],
        "connections":[
          ["self.out","self.hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8"]
        ]
      },
      "hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8"]
        ]
      },
      "hw_weight_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hcompute_conv_stencil_1_read_valid","Bit"],
          ["hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["hcompute_hw_weight_stencil_write_en","BitIn"],
          ["hcompute_hw_weight_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "hw_weight_stencil_hcompute_conv_stencil_1_8_port_controller":{
            "modref":"global.affine_controller__U155"
          },
          "hw_weight_stencil_hcompute_conv_stencil_1_8_select":{
            "modref":"global.hw_weight_stencil_hcompute_conv_stencil_1_8_select"
          },
          "hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast":{
            "modref":"global.hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast"
          },
          "hw_weight_stencil_hcompute_hw_weight_stencil_2_port_controller":{
            "modref":"global.affine_controller__U141"
          },
          "hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8":{
            "modref":"global.ram__U169"
          },
          "hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8_read_addrgen":{
            "modref":"global.aff__U171"
          },
          "hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8_write_addrgen":{
            "modref":"global.aff__U179"
          }
        },
        "connections":[
          ["self.clk","hw_weight_stencil_hcompute_conv_stencil_1_8_port_controller.clk"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8_read_addrgen.d","hw_weight_stencil_hcompute_conv_stencil_1_8_port_controller.d"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.ren","hw_weight_stencil_hcompute_conv_stencil_1_8_port_controller.valid"],
          ["self.hcompute_conv_stencil_1_read_valid","hw_weight_stencil_hcompute_conv_stencil_1_8_port_controller.valid"],
          ["self.clk","hw_weight_stencil_hcompute_conv_stencil_1_8_select.clk"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.rdata","hw_weight_stencil_hcompute_conv_stencil_1_8_select.hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8"],
          ["self.hcompute_conv_stencil_1_read.0","hw_weight_stencil_hcompute_conv_stencil_1_8_select.out"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_port_controller.valid","hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast.en"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.wdata","hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast.hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8"],
          ["self.hcompute_hw_weight_stencil_write.0","hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast.in"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.wen","hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast.valid"],
          ["self.clk","hw_weight_stencil_hcompute_hw_weight_stencil_2_port_controller.clk"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8_write_addrgen.d","hw_weight_stencil_hcompute_hw_weight_stencil_2_port_controller.d"],
          ["self.clk","hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.clk"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8_read_addrgen.out","hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.raddr"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8_write_addrgen.out","hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.waddr"]
        ]
      },
      "ram__U123":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "_U124":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "addr_select":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "bank":{
            "genref":"cgralib.Mem",
            "genargs":{"total_depth":["Int",20], "width":["Int",16]},
            "modargs":{"almost_count":["Int",0], "chain_en":["Bool",false], "chain_enable":["Bool",false], "chain_idx":["Int",0], "depth":["Int",1024], "dimensionality":["Int",0], "init":["Json",{"init":[0]}], "iter_cnt":["Int",0], "mode":["String","SRAM"], "range_0":["Int",0], "range_1":["Int",0], "range_2":["Int",0], "range_3":["Int",0], "range_4":["Int",0], "range_5":["Int",0], "rate_matched":["Bool",false], "starting_addr":["Int",0], "stencil_width":["Int",0], "stride_0":["Int",0], "stride_1":["Int",0], "stride_2":["Int",0], "stride_3":["Int",0], "stride_4":["Int",0], "stride_5":["Int",0], "tile_en":["Bool",true]}
          }
        },
        "connections":[
          ["bank.cg_en","_U124.out"],
          ["self.waddr","addr_select.in0"],
          ["self.raddr","addr_select.in1"],
          ["bank.addr","addr_select.out"],
          ["self.wen","addr_select.sel"],
          ["self.rdata","bank.rdata"],
          ["self.ren","bank.ren"],
          ["self.wdata","bank.wdata"],
          ["self.wen","bank.wen"]
        ]
      },
      "ram__U169":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "_U170":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "addr_select":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "bank":{
            "genref":"cgralib.Mem",
            "genargs":{"total_depth":["Int",20], "width":["Int",16]},
            "modargs":{"almost_count":["Int",0], "chain_en":["Bool",false], "chain_enable":["Bool",false], "chain_idx":["Int",0], "depth":["Int",1024], "dimensionality":["Int",0], "init":["Json",{"init":[0]}], "iter_cnt":["Int",0], "mode":["String","SRAM"], "range_0":["Int",0], "range_1":["Int",0], "range_2":["Int",0], "range_3":["Int",0], "range_4":["Int",0], "range_5":["Int",0], "rate_matched":["Bool",false], "starting_addr":["Int",0], "stencil_width":["Int",0], "stride_0":["Int",0], "stride_1":["Int",0], "stride_2":["Int",0], "stride_3":["Int",0], "stride_4":["Int",0], "stride_5":["Int",0], "tile_en":["Bool",true]}
          }
        },
        "connections":[
          ["bank.cg_en","_U170.out"],
          ["self.waddr","addr_select.in0"],
          ["self.raddr","addr_select.in1"],
          ["bank.addr","addr_select.out"],
          ["self.wen","addr_select.sel"],
          ["self.rdata","bank.rdata"],
          ["self.ren","bank.ren"],
          ["self.wdata","bank.wdata"],
          ["self.wen","bank.wen"]
        ]
      },
      "ram__U59":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "_U60":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "addr_select":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "bank":{
            "genref":"cgralib.Mem",
            "genargs":{"total_depth":["Int",20], "width":["Int",16]},
            "modargs":{"almost_count":["Int",0], "chain_en":["Bool",false], "chain_enable":["Bool",false], "chain_idx":["Int",0], "depth":["Int",1024], "dimensionality":["Int",0], "init":["Json",{"init":[0]}], "iter_cnt":["Int",0], "mode":["String","SRAM"], "range_0":["Int",0], "range_1":["Int",0], "range_2":["Int",0], "range_3":["Int",0], "range_4":["Int",0], "range_5":["Int",0], "rate_matched":["Bool",false], "starting_addr":["Int",0], "stencil_width":["Int",0], "stride_0":["Int",0], "stride_1":["Int",0], "stride_2":["Int",0], "stride_3":["Int",0], "stride_4":["Int",0], "stride_5":["Int",0], "tile_en":["Bool",true]}
          }
        },
        "connections":[
          ["bank.cg_en","_U60.out"],
          ["self.waddr","addr_select.in0"],
          ["self.raddr","addr_select.in1"],
          ["bank.addr","addr_select.out"],
          ["self.wen","addr_select.sel"],
          ["self.rdata","bank.rdata"],
          ["self.ren","bank.ren"],
          ["self.wdata","bank.wdata"],
          ["self.wen","bank.wen"]
        ]
      },
      "ram__U77":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "_U78":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "addr_select":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "bank":{
            "genref":"cgralib.Mem",
            "genargs":{"total_depth":["Int",20], "width":["Int",16]},
            "modargs":{"almost_count":["Int",0], "chain_en":["Bool",false], "chain_enable":["Bool",false], "chain_idx":["Int",0], "depth":["Int",1024], "dimensionality":["Int",0], "init":["Json",{"init":[0]}], "iter_cnt":["Int",0], "mode":["String","SRAM"], "range_0":["Int",0], "range_1":["Int",0], "range_2":["Int",0], "range_3":["Int",0], "range_4":["Int",0], "range_5":["Int",0], "rate_matched":["Bool",false], "starting_addr":["Int",0], "stencil_width":["Int",0], "stride_0":["Int",0], "stride_1":["Int",0], "stride_2":["Int",0], "stride_3":["Int",0], "stride_4":["Int",0], "stride_5":["Int",0], "tile_en":["Bool",true]}
          }
        },
        "connections":[
          ["bank.cg_en","_U78.out"],
          ["self.waddr","addr_select.in0"],
          ["self.raddr","addr_select.in1"],
          ["bank.addr","addr_select.out"],
          ["self.wen","addr_select.sel"],
          ["self.rdata","bank.rdata"],
          ["self.ren","bank.ren"],
          ["self.wdata","bank.wdata"],
          ["self.wen","bank.wen"]
        ]
      }
    }
  }
}
}
