

================================================================
== Vitis HLS Report for 'mars_kernel_0_1_node_2_stage_2_33_1'
================================================================
* Date:           Mon Apr 22 04:55:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |        1|     3212|  4.000 ns|  12.848 us|    1|  3212|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mars_kernel_0_1_node_2_stage_2_33_1_Pipeline_L3_fu_108  |mars_kernel_0_1_node_2_stage_2_33_1_Pipeline_L3  |     3140|     3140|  12.560 us|  12.560 us|  3140|  3140|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       73|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|      672|      488|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      502|    -|
|Register             |        -|     -|      160|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      832|     1063|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_mars_kernel_0_1_node_2_stage_2_33_1_Pipeline_L3_fu_108  |mars_kernel_0_1_node_2_stage_2_33_1_Pipeline_L3  |        0|   0|  672|  482|    0|
    |mul_9s_19ns_28_1_1_U896                                     |mul_9s_19ns_28_1_1                               |        0|   1|    0|    6|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                       |                                                 |        0|   1|  672|  488|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1845_fu_160_p2  |         +|   0|  0|  71|          64|          64|
    |ap_block_state73      |       and|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  73|          65|          65|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                       | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  338|         74|    1|         74|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWADDR    |   14|          3|   64|        192|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWBURST   |    9|          2|    2|          4|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWCACHE   |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWID      |    9|          2|    1|          2|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWLEN     |   14|          3|   32|         96|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWLOCK    |    9|          2|    2|          4|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWPROT    |    9|          2|    3|          6|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWQOS     |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWREGION  |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWSIZE    |    9|          2|    3|          6|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWUSER    |    9|          2|    1|          2|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_AWVALID   |   14|          3|    1|          3|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_BREADY    |   14|          3|    1|          3|
    |m_axi_merlin_gmem_Cnn_512_merlin_output_WVALID    |    9|          2|    1|          2|
    |merlin_gmem_Cnn_512_merlin_output_blk_n_AW        |    9|          2|    1|          2|
    |merlin_gmem_Cnn_512_merlin_output_blk_n_B         |    9|          2|    1|          2|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                             |  502|        110|  126|        422|
    +--------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  73|   0|   73|          0|
    |grp_mars_kernel_0_1_node_2_stage_2_33_1_Pipeline_L3_fu_108_ap_start_reg  |   1|   0|    1|          0|
    |start_reg_194                                                            |  28|   0|   28|          0|
    |trunc_ln_reg_199                                                         |  58|   0|   58|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 160|   0|  160|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_2.33.1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_2.33.1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_2.33.1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_2.33.1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_2.33.1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_2.33.1|  return value|
|i                                                 |   in|    9|     ap_none|                                    i|        scalar|
|exec                                              |   in|    1|     ap_none|                                 exec|        scalar|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWVALID   |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWREADY   |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWADDR    |  out|   64|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWID      |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWLEN     |  out|   32|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWSIZE    |  out|    3|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWBURST   |  out|    2|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWLOCK    |  out|    2|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWCACHE   |  out|    4|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWPROT    |  out|    3|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWQOS     |  out|    4|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWREGION  |  out|    4|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWUSER    |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WVALID    |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WREADY    |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WDATA     |  out|  512|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WSTRB     |  out|   64|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WLAST     |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WID       |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WUSER     |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARVALID   |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARREADY   |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARADDR    |  out|   64|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARID      |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARLEN     |  out|   32|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARSIZE    |  out|    3|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARBURST   |  out|    2|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARLOCK    |  out|    2|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARCACHE   |  out|    4|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARPROT    |  out|    3|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARQOS     |  out|    4|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARREGION  |  out|    4|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARUSER    |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RVALID    |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RREADY    |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RDATA     |   in|  512|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RLAST     |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RID       |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RFIFONUM  |   in|    9|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RUSER     |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RRESP     |   in|    2|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BVALID    |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BREADY    |  out|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BRESP     |   in|    2|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BID       |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BUSER     |   in|    1|       m_axi|    merlin_gmem_Cnn_512_merlin_output|       pointer|
|merlin_output                                     |   in|   64|     ap_none|                        merlin_output|        scalar|
|merlin_output_buf_0_0_0_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_0_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_0_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_1_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_1_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_1_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_2_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_2_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_2_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_3_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_3_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_3_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_4_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_4_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_4_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_5_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_5_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_5_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_6_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_6_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_6_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_7_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_0_7_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_0_7_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_1_0_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_0_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_0_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_1_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_1_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_1_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_2_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_2_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_2_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_3_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_3_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_3_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_4_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_4_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_4_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_5_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_5_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_5_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_6_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_6_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_6_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_7_address0                  |  out|   12|   ap_memory|              merlin_output_buf_0_1_7|         array|
|merlin_output_buf_0_1_7_ce0                       |  out|    1|   ap_memory|              merlin_output_buf_0_1_7|         array|
|merlin_output_buf_0_1_7_q0                        |   in|   32|   ap_memory|              merlin_output_buf_0_1_7|         array|
+--------------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

