{
    "CompileProcesses": [
        "cgproc.14828.json"
    ],
    "MlibObjs": {},
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "bytes": 41999,
                "out": "reYIK_d.o",
                "mode": 4,
                "mod": "std",
                "archive": "archive.39/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7742,
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "mod": "...MASTER...",
                "checksum": 0
            }
        },
        "up_counter_test": {
            "aeb8y_d": {
                "bytes": 15040,
                "mode": 4,
                "out": "aeb8y_d.o",
                "mod": "up_counter_test",
                "archive": "archive.39/_14828_archive_1.a",
                "checksum": 0
            }
        }
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module",
            3
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            2
        ],
        "up_counter_test": [
            "up_counter_test",
            "aeb8y",
            "module",
            1
        ]
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 100360,
        "archive": "archive.39/_14828_archive_1.a"
    },
    "PEModules": [],
    "CompileStrategy": "fullobj",
    "CompileStatus": "Successful",
    "LVLData": [
        "SIM"
    ],
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.106672,
            "ru_nivcsw": 31,
            "ru_stime_sec": 0.078978000000000007,
            "ru_majflt": 0,
            "ru_maxrss_kb": 66820,
            "ru_minflt": 22299,
            "ru_nvcsw": 380
        },
        "ru_self_end": {
            "ru_utime_sec": 0.13872599999999999,
            "ru_nivcsw": 35,
            "ru_stime_sec": 0.095457,
            "ru_majflt": 0,
            "ru_maxrss_kb": 74588,
            "ru_minflt": 25160,
            "ru_nvcsw": 515
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0080809999999999996,
            "ru_nivcsw": 16,
            "ru_stime_sec": 0.024434999999999998,
            "ru_majflt": 0,
            "ru_maxrss_kb": 19960,
            "ru_minflt": 4345,
            "ru_nvcsw": 31
        },
        "mopSpeed": 36906.470331315919,
        "quadSpeed": 17408.123791102524,
        "totalObjSize": 115400,
        "ru_childs_end": {
            "ru_utime_sec": 0.0091819999999999992,
            "ru_nivcsw": 18,
            "ru_stime_sec": 0.029936999999999998,
            "ru_majflt": 0,
            "ru_maxrss_kb": 21532,
            "ru_minflt": 4945,
            "ru_nvcsw": 40
        },
        "peak_mem_kb": 278492,
        "nMops": 1183,
        "nQuads": 558,
        "outputSizePerQuad": 206.8100358422939,
        "mop/quad": 2.1200716845878138,
        "CodeGen(%)": 23.105978691809746,
        "Frontend(%)": 76.894021308190261
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "up_counter_test",
        "up_counter_test"
    ],
    "Misc": {
        "daidir_abs": "/DCNFS/users/student/jtrinh/senior_design_puf/simv.daidir",
        "cwd": "/DCNFS/users/student/jtrinh/senior_design_puf",
        "csrc": "csrc",
        "default_output_dir": "csrc",
        "csrc_abs": "/DCNFS/users/student/jtrinh/senior_design_puf/csrc",
        "daidir": "simv.daidir",
        "archive_dir": "archive.39"
    }
}