# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/imports/lab09_skel" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/alu.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/bus_interface_unit.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/control_unit.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/cpu.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/decode_unit.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/gpio.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/gpio_unit.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/interrupt_controller.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/reg_file_interface_unit.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/register_file.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/rom.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/signal_generation_unit.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/sram.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/state_machine.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/timer_unit.v" \
"../../../../project_1.srcs/sources_1/imports/lab09_skel/cpu_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
