VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml sd.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/srikala/qorc-sdk/fpga-examples/sd/build/sd_dummy.sdc --route

Using up to 1 parallel worker(s)

Architecture file: /home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: sd

# Loading Architecture Description
# Loading Architecture Description took 0.33 seconds (max_rss 31.1 MiB, delta_rss +24.8 MiB)
# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 39.8 MiB, delta_rss +8.7 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 41.4 MiB, delta_rss +1.6 MiB)
# Clean circuit
Absorbed 999 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   38 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 144
# Clean circuit took 0.01 seconds (max_rss 43.1 MiB, delta_rss +1.7 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 43.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 43.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 152
    .input    :       1
    .output   :       9
    ASSP      :       1
    BIDIR_CELL:      10
    C_FRAG    :      13
    F_FRAG    :       1
    GND       :       1
    Q_FRAG    :      36
    T_FRAG    :      79
    VCC       :       1
  Nets  : 143
    Avg Fanout:     8.2
    Max Fanout:   526.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source clock_dffe_Q.QZ[0] for netlist clock $auto$clkbufmap.cc:247:execute$3008 (possibly data used as clock)
  Timing Graph Nodes: 1320
  Timing Graph Edges: 2101
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 43.1 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock '$auto$clkbufmap.cc:247:execute$3008' Fanout: 10 pins (0.8%), 10 blocks (6.6%)
  Netlist Clock 'clk' Fanout: 28 pins (2.1%), 28 blocks (18.4%)
# Load Timing Constraints

SDC file '/home/srikala/qorc-sdk/fpga-examples/sd/build/sd_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock '$auto$clkbufmap.cc:247:execute$3008' Source: 'clock_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 43.1 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: sd.net
Circuit placement file: sd.place
Circuit routing file: sd.route
Circuit SDC file: /home/srikala/qorc-sdk/fpga-examples/sd/build/sd_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sd.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.025542 seconds).
# Load Packing took 0.03 seconds (max_rss 44.5 MiB, delta_rss +1.4 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #64 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #65 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 101
Netlist num_blocks: 66
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 10.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 53.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 29


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 10
   BIDIR            : 10
    INPUT           : 1
     bidir          : 1
     inpad          : 1
    OUTPUT          : 9
     bidir          : 9
     outpad         : 9
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 53
   LOGIC            : 53
    FRAGS           : 53
     c_frag_modes   : 53
      SINGLE        : 13
       c_frag       : 13
      SPLIT         : 40
       b_frag       : 40
       t_frag       : 39
     f_frag         : 1
     q_frag_modes   : 36
      INT           : 32
       q_frag       : 32
      EXT           : 4
       q_frag       : 4
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		10	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		53	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.05 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.06 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.31 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 44.7 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.46 seconds (max_rss 352.3 MiB, delta_rss +307.6 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 0.93 seconds (max_rss 356.9 MiB, delta_rss +312.2 MiB)

# Load Placement
Reading sd.place.

Successfully read sd.place.

# Load Placement took 0.00 seconds (max_rss 356.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 15.61 seconds (max_rss 356.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 356.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 15.61 seconds (max_rss 356.9 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 733 ( 66.9%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   1 (  0.1%) |
[      0.3:      0.4)  62 (  5.7%) |****
[      0.4:      0.5)  20 (  1.8%) |*
[      0.5:      0.6)  18 (  1.6%) |*
[      0.6:      0.7)  42 (  3.8%) |***
[      0.7:      0.8)  57 (  5.2%) |****
[      0.8:      0.9)  58 (  5.3%) |****
[      0.9:        1) 105 (  9.6%) |*******
## Initializing router criticalities took 0.00 seconds (max_rss 405.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    5.7     0.0    0 3.0e+07     101    1096    1438 ( 0.103%)   25827 ( 1.8%)   58.471     -1966.    -58.471      0.000      0.000      N/A
   2    4.3     4.0    0 2.0e+07      81     680     788 ( 0.056%)   26609 ( 1.9%)   58.513     -1969.    -58.513      0.000      0.000      N/A
   3    3.5     5.2    0 1.6e+07      61     455     513 ( 0.037%)   26439 ( 1.9%)   58.522     -1971.    -58.522      0.000      0.000      N/A
   4    3.2     6.8    0 1.4e+07      59     413     311 ( 0.022%)   26749 ( 1.9%)   58.482     -1976.    -58.482      0.000      0.000      N/A
   5    2.3     8.8    0 9941929      46     291     226 ( 0.016%)   26879 ( 1.9%)   58.522     -1973.    -58.522      0.000      0.000      N/A
   6    2.4    11.4    0 1.0e+07      33     203     148 ( 0.011%)   27078 ( 1.9%)   58.522     -1987.    -58.522      0.000      0.000      N/A
   7    1.6    14.9    0 7575505      28     180     138 ( 0.010%)   27141 ( 1.9%)   58.522     -1977.    -58.522      0.000      0.000      N/A
   8    1.6    19.3    0 7575371      19     126      46 ( 0.003%)   27342 ( 1.9%)   58.522     -1986.    -58.522      0.000      0.000      N/A
   9    1.0    25.1    0 4609842      13      71      41 ( 0.003%)   27400 ( 1.9%)   58.522     -1986.    -58.522      0.000      0.000      N/A
  10    0.8    32.6    0 3499385       9      39      28 ( 0.002%)   27391 ( 1.9%)   58.522     -1987.    -58.522      0.000      0.000       17
  11    0.4    42.4    0 2116199       9      33      21 ( 0.002%)   27434 ( 1.9%)   58.575     -1986.    -58.575      0.000      0.000       17
  12    0.5    55.1    0 2198090       7      22       6 ( 0.000%)   27431 ( 1.9%)   58.575     -1989.    -58.575      0.000      0.000       18
  13    0.3    71.7    0 1409066       3      12       9 ( 0.001%)   27447 ( 1.9%)   58.575     -1989.    -58.575      0.000      0.000       16
  14    0.3    93.2    0 1314131       4      20       6 ( 0.000%)   27446 ( 1.9%)   58.575     -1989.    -58.575      0.000      0.000       17
  15    0.2   121.1    0  900940       4      17       3 ( 0.000%)   27472 ( 1.9%)   58.575     -1990.    -58.575      0.000      0.000       18
  16    0.1   157.5    0  490179       2       5       0 ( 0.000%)   27486 ( 1.9%)   58.575     -1990.    -58.575      0.000      0.000       18
Restoring best routing
Critical path: 58.5754 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 733 ( 66.9%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   1 (  0.1%) |
[      0.3:      0.4)  56 (  5.1%) |****
[      0.4:      0.5)  30 (  2.7%) |**
[      0.5:      0.6)  12 (  1.1%) |*
[      0.6:      0.7)  44 (  4.0%) |***
[      0.7:      0.8)  49 (  4.5%) |***
[      0.8:      0.9)  33 (  3.0%) |**
[      0.9:        1) 138 ( 12.6%) |*********
Router Stats: total_nets_routed: 479 total_connections_routed: 3663 total_heap_pushes: 131918188 total_heap_pops: 114109758
# Routing took 28.73 seconds (max_rss 405.4 MiB, delta_rss +48.5 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -49411186
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 17 in 0.000320168 sec
Full Max Req/Worst Slack updates 3 in 2.2168e-05 sec
Incr Max Req/Worst Slack updates 14 in 0.000130721 sec
Incr Criticality updates 8 in 0.000229106 sec
Full Criticality updates 9 in 0.000340011 sec

Average number of bends per net: 230.822  Maximum # of bends: 6257

Number of global nets: 0
Number of routed nets (nonglobal): 101
Wire length results (in units of 1 clb segments)...
	Total wirelength: 26609, average net length: 263.455
	Maximum net length: 8245

Wire length results in terms of physical segments...
	Total wiring segments used: 23936, average wire segments per net: 236.990
	Maximum segments used by a net: 6528
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   58 (  2.2%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.2%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    4 (  0.2%) |
[      0.2:      0.3)   80 (  3.1%) |**
[      0.1:      0.2)   50 (  1.9%) |*
[        0:      0.1) 2386 ( 92.3%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.333        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3      83  22.513      635
                         4      68   2.154      623
                         5      70   2.436      658
                         6      78   2.564      623
                         7      77   3.000      623
                         8      28   1.333      623
                         9      13   1.205      623
                        10      20   3.462      665
                        11     191  29.538      623
                        12     220  46.513      647
                        13     224  50.590      623
                        14     235  54.000      623
                        15     217  41.462      623
                        16     198  38.256      623
                        17     175  19.077      623
                        18       8   0.641      725
                        19       0   0.000      623
                        20      11   0.538      623
                        21       0   0.000      623
                        22       8   0.462      623
                        23       0   0.000      623
                        24      11   0.462      623
                        25       0   0.000      657
                        26      10   0.436      634
                        27       0   0.000      623
                        28      11   0.282      623
                        29       0   0.000      624
                        30       7   0.359      625
                        31       0   0.000      626
                        32      30   2.795      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     177  53.914      848
                         4      36   2.543      874
                         5      46   2.143      819
                         6      23   4.886      760
                         7      46   3.771      761
                         8       6   1.314      761
                         9      46   4.057      761
                        10      16   2.229      757
                        11       6   1.200      775
                        12      54   4.914      757
                        13     183  21.771      761
                        14     212  35.657      761
                        15     211  38.486      761
                        16     208  37.200      761
                        17     187  27.257      761
                        18     169  21.314      761
                        19     193  24.857      816
                        20     199  22.086      761
                        21     216  27.343      883
                        22     221  22.829      761
                        23     188  17.171      761
                        24      30   2.143      761
                        25      11   0.314      761
                        26      41   2.057      757
                        27       0   0.000      775
                        28      29   0.943      757
                        29       0   0.000      761
                        30       0   0.000      761
                        31       0   0.000      761
                        32       0   0.000      761
                        33       0   0.000      763
                        34       0   0.000      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 840000

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0154
                                   vcc    3       0.108
                                   gnd    4       0.117
                                  hop1    5      0.0192
                                  hop2    6      0.0269
                                  hop3    7      0.0256
                                  hop4    8      0.0144
                                 clock    9           0
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0161
                              2      0.0269
                              3      0.0256
                              4      0.0144


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.2e-09:  6.6e-09)  2 (  4.1%) |****
[  6.6e-09:  9.1e-09) 24 ( 49.0%) |************************************************
[  9.1e-09:  1.1e-08)  5 ( 10.2%) |**********
[  1.1e-08:  1.4e-08)  1 (  2.0%) |**
[  1.4e-08:  1.6e-08)  3 (  6.1%) |******
[  1.6e-08:  1.9e-08)  0 (  0.0%) |
[  1.9e-08:  2.1e-08)  6 ( 12.2%) |************
[  2.1e-08:  2.4e-08)  6 ( 12.2%) |************
[  2.4e-08:  2.6e-08)  1 (  2.0%) |**
[  2.6e-08:  2.9e-08)  1 (  2.0%) |**

Final intra-domain worst hold slacks per constraint:
  $auto$clkbufmap.cc:247:execute$3008 to $auto$clkbufmap.cc:247:execute$3008 worst hold slack: 4.1612 ns
  clk to clk worst hold slack: 4.50261 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$3008 worst hold slack: 15.3889 ns
  $auto$clkbufmap.cc:247:execute$3008 to virtual_io_clock worst hold slack: 20.349 ns

Final critical path delay (least slack): 58.4207 ns
Final setup Worst Negative Slack (sWNS): -58.4207 ns
Final setup Total Negative Slack (sTNS): -1988.83 ns

Final setup slack histogram:
[ -5.8e-08: -5.4e-08) 23 ( 46.9%) |************************************************
[ -5.4e-08:   -5e-08)  3 (  6.1%) |******
[   -5e-08: -4.6e-08)  0 (  0.0%) |
[ -4.6e-08: -4.2e-08)  0 (  0.0%) |
[ -4.2e-08: -3.8e-08)  0 (  0.0%) |
[ -3.8e-08: -3.4e-08)  0 (  0.0%) |
[ -3.4e-08: -2.9e-08)  5 ( 10.2%) |**********
[ -2.9e-08: -2.5e-08)  2 (  4.1%) |****
[ -2.5e-08: -2.1e-08)  6 ( 12.2%) |*************
[ -2.1e-08: -1.7e-08) 10 ( 20.4%) |*********************

Final intra-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$3008 to $auto$clkbufmap.cc:247:execute$3008 CPD: 19.6947 ns (50.775 MHz)
  clk to clk CPD: 58.4207 ns (17.1172 MHz)

Final inter-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:247:execute$3008 to virtual_io_clock CPD: 30.0902 ns (33.2334 MHz)
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$3008 CPD: 31.2747 ns (31.9747 MHz)

Final intra-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$3008 to $auto$clkbufmap.cc:247:execute$3008 worst setup slack: -19.6947 ns
  clk to clk worst setup slack: -58.4207 ns

Final inter-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:247:execute$3008 to virtual_io_clock worst setup slack: -30.0902 ns
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$3008 worst setup slack: -31.2747 ns

Final geomean non-virtual intra-domain period: 33.9202 ns (29.481 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 15.1539 ns (65.9896 MHz)

Incr Slack updates 1 in 2.6874e-05 sec
Full Max Req/Worst Slack updates 1 in 8.236e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.5774e-05 sec
Flow timing analysis took 0.0124422 seconds (0.0106699 STA, 0.00177232 slack) (18 full updates: 0 setup, 0 hold, 18 combined).
VPR succeeded
The entire flow of VPR took 45.81 seconds (max_rss 405.4 MiB)
