Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 01:00:54 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.181        0.000                      0                 1044        0.122        0.000                      0                 1044        3.000        0.000                       0                   428  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.181        0.000                      0                  108        0.261        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10              80.024        0.000                      0                  936        0.122        0.000                      0                  936       49.500        0.000                       0                   369  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.704ns (21.122%)  route 2.629ns (78.878%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.843     6.435    timerseg_driver/ctr/S[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.559 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.112     7.671    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.674     8.469    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y62         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.843    timerseg_driver/ctr/clk
    SLICE_X57Y62         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    14.650    timerseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.704ns (21.122%)  route 2.629ns (78.878%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.843     6.435    timerseg_driver/ctr/S[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.559 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.112     7.671    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.674     8.469    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y62         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.843    timerseg_driver/ctr/clk
    SLICE_X57Y62         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    14.650    timerseg_driver/ctr/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.704ns (21.122%)  route 2.629ns (78.878%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.843     6.435    timerseg_driver/ctr/S[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.559 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.112     7.671    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.674     8.469    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y62         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.843    timerseg_driver/ctr/clk
    SLICE_X57Y62         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    14.650    timerseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.704ns (21.122%)  route 2.629ns (78.878%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.843     6.435    timerseg_driver/ctr/S[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.559 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.112     7.671    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.674     8.469    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y62         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.843    timerseg_driver/ctr/clk
    SLICE_X57Y62         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    14.650    timerseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.704ns (21.310%)  route 2.600ns (78.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.843     6.435    timerseg_driver/ctr/S[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.559 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.112     7.671    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.645     8.440    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.842    timerseg_driver/ctr/clk
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X57Y64         FDRE (Setup_fdre_C_R)       -0.429    14.649    timerseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.704ns (21.310%)  route 2.600ns (78.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.843     6.435    timerseg_driver/ctr/S[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.559 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.112     7.671    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.645     8.440    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.842    timerseg_driver/ctr/clk
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X57Y64         FDRE (Setup_fdre_C_R)       -0.429    14.649    timerseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.704ns (21.310%)  route 2.600ns (78.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.843     6.435    timerseg_driver/ctr/S[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.559 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.112     7.671    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.645     8.440    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.842    timerseg_driver/ctr/clk
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X57Y64         FDRE (Setup_fdre_C_R)       -0.429    14.649    timerseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.704ns (21.310%)  route 2.600ns (78.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.843     6.435    timerseg_driver/ctr/S[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.559 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.112     7.671    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.645     8.440    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.842    timerseg_driver/ctr/clk
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X57Y64         FDRE (Setup_fdre_C_R)       -0.429    14.649    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.704ns (21.163%)  route 2.623ns (78.837%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.843     6.435    timerseg_driver/ctr/S[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.559 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.112     7.671    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.668     8.463    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437    14.841    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.295    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429    14.672    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.704ns (21.163%)  route 2.623ns (78.837%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.843     6.435    timerseg_driver/ctr/S[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.559 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           1.112     7.671    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.795 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.668     8.463    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437    14.841    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.295    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429    14.672    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  6.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.507    timerseg_driver/ctr/clk
    SLICE_X57Y62         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  timerseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    timerseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X57Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.873    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X57Y62         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    timerseg_driver/ctr/clk
    SLICE_X57Y62         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.105     1.612    timerseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.764    timerseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.872    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X57Y64         FDRE (Hold_fdre_C_D)         0.105     1.611    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.551     1.495    aseg_driver/ctr/clk
    SLICE_X43Y71         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.754    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X43Y71         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.819     2.008    aseg_driver/ctr/clk
    SLICE_X43Y71         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     1.600    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.552     1.496    aseg_driver/ctr/clk
    SLICE_X43Y70         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.756    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X43Y70         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.820     2.009    aseg_driver/ctr/clk
    SLICE_X43Y70         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.105     1.601    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.498    aseg_driver/ctr/clk
    SLICE_X43Y68         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.759    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.867    aseg_driver/ctr/D_ctr_q_reg[0]_i_2_n_4
    SLICE_X43Y68         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     2.011    aseg_driver/ctr/clk
    SLICE_X43Y68         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.105     1.603    aseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X57Y63         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.767    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.875    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X57Y63         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y63         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.105     1.611    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    timerseg_driver/ctr/clk
    SLICE_X57Y61         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  timerseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    timerseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.877    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_4
    SLICE_X57Y61         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    timerseg_driver/ctr/clk
    SLICE_X57Y61         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X57Y61         FDRE (Hold_fdre_C_D)         0.105     1.613    timerseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.553     1.497    aseg_driver/ctr/clk
    SLICE_X43Y69         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.758    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    aseg_driver/ctr/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X43Y69         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     2.010    aseg_driver/ctr/clk
    SLICE_X43Y69         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.105     1.602    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.553     1.497    aseg_driver/ctr/clk
    SLICE_X43Y69         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  aseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.752    aseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    aseg_driver/ctr/D_ctr_q_reg[4]_i_1_n_7
    SLICE_X43Y69         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     2.010    aseg_driver/ctr/clk
    SLICE_X43Y69         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.105     1.602    aseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.501    bseg_driver/ctr/clk
    SLICE_X42Y65         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.790    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.900    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X42Y65         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.014    bseg_driver/ctr/clk
    SLICE_X42Y65         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.134     1.635    bseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y68   aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y70   aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y70   aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y71   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y71   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y71   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y71   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y72   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y72   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y68   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y68   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y71   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y71   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y71   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y71   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y68   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y68   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y71   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y71   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y71   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y71   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       80.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.024ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.817ns  (logic 3.281ns (16.556%)  route 16.536ns (83.444%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.548     1.548    sm/clk_out1
    SLICE_X54Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDSE (Prop_fdse_C_Q)         0.518     2.066 f  sm/D_states_q_reg[1]/Q
                         net (fo=174, routed)         3.491     5.557    sm/D_states_q[1]
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.152     5.709 r  sm/ram_reg_i_113/O
                         net (fo=9, routed)           1.539     7.248    sm/ram_reg_i_113_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.574 r  sm/ram_reg_i_129/O
                         net (fo=3, routed)           0.683     8.257    sm/ram_reg_i_129_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.381 r  sm/ram_reg_i_72/O
                         net (fo=1, routed)           1.019     9.400    sm/ram_reg_i_72_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.524 r  sm/ram_reg_i_19/O
                         net (fo=78, routed)          3.389    12.913    sm/M_sm_ra1[2]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124    13.037 r  sm/ram_reg_i_53/O
                         net (fo=21, routed)          1.381    14.418    sm/D_registers_q_reg[7][12][1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I1_O)        0.124    14.542 r  sm/ram_reg_i_203/O
                         net (fo=1, routed)           0.000    14.542    sm/ram_reg_i_203_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.092 r  sm/ram_reg_i_160/CO[3]
                         net (fo=1, routed)           0.009    15.101    sm/ram_reg_i_160_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.414 f  sm/D_registers_q_reg[7][7]_i_11/O[3]
                         net (fo=1, routed)           0.846    16.260    sm/alum/data1[7]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.306    16.566 f  sm/D_registers_q[7][7]_i_5/O
                         net (fo=1, routed)           0.468    17.034    sm/D_registers_q[7][7]_i_5_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.158 f  sm/D_registers_q[7][7]_i_2/O
                         net (fo=3, routed)           1.159    18.317    sm/ram_reg_i_85_0[5]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    18.441 r  sm/D_states_q[3]_i_30/O
                         net (fo=1, routed)           0.402    18.844    sm/D_states_q[3]_i_30_n_0
    SLICE_X53Y76         LUT2 (Prop_lut2_I1_O)        0.124    18.968 r  sm/D_states_q[3]_i_10/O
                         net (fo=2, routed)           1.331    20.298    sm/D_states_q[3]_i_10_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    20.422 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.819    21.241    sm/D_states_q[3]_i_2_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.124    21.365 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000    21.365    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X53Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.432   101.432    sm/clk_out1
    SLICE_X53Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.078   101.510    
                         clock uncertainty           -0.149   101.361    
    SLICE_X53Y81         FDRE (Setup_fdre_C_D)        0.029   101.390    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        101.390    
                         arrival time                         -21.365    
  -------------------------------------------------------------------
                         slack                                 80.024    

Slack (MET) :             80.171ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.599ns  (logic 3.281ns (16.740%)  route 16.318ns (83.260%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.548     1.548    sm/clk_out1
    SLICE_X54Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDSE (Prop_fdse_C_Q)         0.518     2.066 f  sm/D_states_q_reg[1]/Q
                         net (fo=174, routed)         3.491     5.557    sm/D_states_q[1]
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.152     5.709 r  sm/ram_reg_i_113/O
                         net (fo=9, routed)           1.539     7.248    sm/ram_reg_i_113_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.574 r  sm/ram_reg_i_129/O
                         net (fo=3, routed)           0.683     8.257    sm/ram_reg_i_129_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.381 r  sm/ram_reg_i_72/O
                         net (fo=1, routed)           1.019     9.400    sm/ram_reg_i_72_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.524 r  sm/ram_reg_i_19/O
                         net (fo=78, routed)          3.389    12.913    sm/M_sm_ra1[2]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124    13.037 r  sm/ram_reg_i_53/O
                         net (fo=21, routed)          1.381    14.418    sm/D_registers_q_reg[7][12][1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I1_O)        0.124    14.542 r  sm/ram_reg_i_203/O
                         net (fo=1, routed)           0.000    14.542    sm/ram_reg_i_203_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.092 r  sm/ram_reg_i_160/CO[3]
                         net (fo=1, routed)           0.009    15.101    sm/ram_reg_i_160_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.414 f  sm/D_registers_q_reg[7][7]_i_11/O[3]
                         net (fo=1, routed)           0.846    16.260    sm/alum/data1[7]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.306    16.566 f  sm/D_registers_q[7][7]_i_5/O
                         net (fo=1, routed)           0.468    17.034    sm/D_registers_q[7][7]_i_5_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.158 f  sm/D_registers_q[7][7]_i_2/O
                         net (fo=3, routed)           1.159    18.317    sm/ram_reg_i_85_0[5]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    18.441 r  sm/D_states_q[3]_i_30/O
                         net (fo=1, routed)           0.402    18.844    sm/D_states_q[3]_i_30_n_0
    SLICE_X53Y76         LUT2 (Prop_lut2_I1_O)        0.124    18.968 r  sm/D_states_q[3]_i_10/O
                         net (fo=2, routed)           0.669    19.637    sm/D_states_q[3]_i_10_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.761 r  sm/D_states_q[2]_i_5/O
                         net (fo=3, routed)           0.884    20.644    sm/D_states_q[2]_i_5_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I3_O)        0.124    20.768 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.379    21.147    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X53Y85         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.437   101.437    sm/clk_out1
    SLICE_X53Y85         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.078   101.515    
                         clock uncertainty           -0.149   101.366    
    SLICE_X53Y85         FDSE (Setup_fdse_C_D)       -0.047   101.319    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        101.319    
                         arrival time                         -21.147    
  -------------------------------------------------------------------
                         slack                                 80.171    

Slack (MET) :             80.251ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.592ns  (logic 3.281ns (16.747%)  route 16.311ns (83.253%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.548     1.548    sm/clk_out1
    SLICE_X54Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDSE (Prop_fdse_C_Q)         0.518     2.066 f  sm/D_states_q_reg[1]/Q
                         net (fo=174, routed)         3.491     5.557    sm/D_states_q[1]
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.152     5.709 r  sm/ram_reg_i_113/O
                         net (fo=9, routed)           1.539     7.248    sm/ram_reg_i_113_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.574 r  sm/ram_reg_i_129/O
                         net (fo=3, routed)           0.683     8.257    sm/ram_reg_i_129_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.381 r  sm/ram_reg_i_72/O
                         net (fo=1, routed)           1.019     9.400    sm/ram_reg_i_72_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.524 r  sm/ram_reg_i_19/O
                         net (fo=78, routed)          3.389    12.913    sm/M_sm_ra1[2]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124    13.037 r  sm/ram_reg_i_53/O
                         net (fo=21, routed)          1.381    14.418    sm/D_registers_q_reg[7][12][1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I1_O)        0.124    14.542 r  sm/ram_reg_i_203/O
                         net (fo=1, routed)           0.000    14.542    sm/ram_reg_i_203_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.092 r  sm/ram_reg_i_160/CO[3]
                         net (fo=1, routed)           0.009    15.101    sm/ram_reg_i_160_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.414 f  sm/D_registers_q_reg[7][7]_i_11/O[3]
                         net (fo=1, routed)           0.846    16.260    sm/alum/data1[7]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.306    16.566 f  sm/D_registers_q[7][7]_i_5/O
                         net (fo=1, routed)           0.468    17.034    sm/D_registers_q[7][7]_i_5_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.158 f  sm/D_registers_q[7][7]_i_2/O
                         net (fo=3, routed)           1.159    18.317    sm/ram_reg_i_85_0[5]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    18.441 r  sm/D_states_q[3]_i_30/O
                         net (fo=1, routed)           0.402    18.844    sm/D_states_q[3]_i_30_n_0
    SLICE_X53Y76         LUT2 (Prop_lut2_I1_O)        0.124    18.968 r  sm/D_states_q[3]_i_10/O
                         net (fo=2, routed)           1.331    20.298    sm/D_states_q[3]_i_10_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    20.422 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.594    21.016    sm/D_states_q[3]_i_2_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.124    21.140 r  sm/D_states_q[3]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    21.140    sm/D_states_q[3]_rep_i_1__0_n_0
    SLICE_X53Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.432   101.432    sm/clk_out1
    SLICE_X53Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.078   101.510    
                         clock uncertainty           -0.149   101.361    
    SLICE_X53Y81         FDRE (Setup_fdre_C_D)        0.031   101.392    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        101.392    
                         arrival time                         -21.140    
  -------------------------------------------------------------------
                         slack                                 80.251    

Slack (MET) :             80.307ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.777ns  (logic 3.298ns (17.564%)  route 15.479ns (82.436%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 101.471 - 100.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.548     1.548    sm/clk_out1
    SLICE_X54Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDSE (Prop_fdse_C_Q)         0.518     2.066 f  sm/D_states_q_reg[1]/Q
                         net (fo=174, routed)         3.491     5.557    sm/D_states_q[1]
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.152     5.709 r  sm/ram_reg_i_113/O
                         net (fo=9, routed)           1.539     7.248    sm/ram_reg_i_113_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.574 r  sm/ram_reg_i_129/O
                         net (fo=3, routed)           0.683     8.257    sm/ram_reg_i_129_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.381 r  sm/ram_reg_i_72/O
                         net (fo=1, routed)           1.019     9.400    sm/ram_reg_i_72_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.524 r  sm/ram_reg_i_19/O
                         net (fo=78, routed)          2.712    12.236    sm/M_sm_ra1[2]
    SLICE_X57Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.360 r  sm/ram_reg_i_55/O
                         net (fo=18, routed)          2.224    14.585    sm/D_registers_q_reg[7][12][0]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.709 r  sm/ram_reg_i_208/O
                         net (fo=1, routed)           0.000    14.709    sm/ram_reg_i_208_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.222 r  sm/ram_reg_i_164/CO[3]
                         net (fo=1, routed)           0.009    15.231    sm/ram_reg_i_164_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.348 r  sm/D_registers_q_reg[7][7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.348    sm/D_registers_q_reg[7][7]_i_12_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.587 r  sm/D_registers_q_reg[7][11]_i_12/O[2]
                         net (fo=1, routed)           0.969    16.555    sm/alum/data0[10]
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.301    16.856 r  sm/D_registers_q[7][10]_i_5/O
                         net (fo=1, routed)           0.304    17.160    sm/D_registers_q[7][10]_i_5_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I4_O)        0.124    17.284 r  sm/D_registers_q[7][10]_i_2/O
                         net (fo=3, routed)           1.141    18.425    display/M_alum_out[8]
    SLICE_X49Y76         LUT3 (Prop_lut3_I1_O)        0.152    18.577 r  display/ram_reg_i_25/O
                         net (fo=2, routed)           0.810    19.387    L_reg/override_address[8]
    SLICE_X49Y77         LUT5 (Prop_lut5_I3_O)        0.360    19.747 r  L_reg/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.578    20.325    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.471   101.471    brams/bram2/clk_out1
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.549    
                         clock uncertainty           -0.149   101.400    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768   100.632    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.632    
                         arrival time                         -20.325    
  -------------------------------------------------------------------
                         slack                                 80.307    

Slack (MET) :             80.401ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.445ns  (logic 3.281ns (16.873%)  route 16.164ns (83.127%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.548     1.548    sm/clk_out1
    SLICE_X54Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDSE (Prop_fdse_C_Q)         0.518     2.066 f  sm/D_states_q_reg[1]/Q
                         net (fo=174, routed)         3.491     5.557    sm/D_states_q[1]
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.152     5.709 r  sm/ram_reg_i_113/O
                         net (fo=9, routed)           1.539     7.248    sm/ram_reg_i_113_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.574 r  sm/ram_reg_i_129/O
                         net (fo=3, routed)           0.683     8.257    sm/ram_reg_i_129_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.381 r  sm/ram_reg_i_72/O
                         net (fo=1, routed)           1.019     9.400    sm/ram_reg_i_72_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.524 r  sm/ram_reg_i_19/O
                         net (fo=78, routed)          3.389    12.913    sm/M_sm_ra1[2]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124    13.037 r  sm/ram_reg_i_53/O
                         net (fo=21, routed)          1.381    14.418    sm/D_registers_q_reg[7][12][1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I1_O)        0.124    14.542 r  sm/ram_reg_i_203/O
                         net (fo=1, routed)           0.000    14.542    sm/ram_reg_i_203_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.092 r  sm/ram_reg_i_160/CO[3]
                         net (fo=1, routed)           0.009    15.101    sm/ram_reg_i_160_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.414 f  sm/D_registers_q_reg[7][7]_i_11/O[3]
                         net (fo=1, routed)           0.846    16.260    sm/alum/data1[7]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.306    16.566 f  sm/D_registers_q[7][7]_i_5/O
                         net (fo=1, routed)           0.468    17.034    sm/D_registers_q[7][7]_i_5_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.158 f  sm/D_registers_q[7][7]_i_2/O
                         net (fo=3, routed)           1.159    18.317    sm/ram_reg_i_85_0[5]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    18.441 r  sm/D_states_q[3]_i_30/O
                         net (fo=1, routed)           0.402    18.844    sm/D_states_q[3]_i_30_n_0
    SLICE_X53Y76         LUT2 (Prop_lut2_I1_O)        0.124    18.968 r  sm/D_states_q[3]_i_10/O
                         net (fo=2, routed)           0.669    19.637    sm/D_states_q[3]_i_10_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.761 r  sm/D_states_q[2]_i_5/O
                         net (fo=3, routed)           1.109    20.869    sm/D_states_q[2]_i_5_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I3_O)        0.124    20.993 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    20.993    sm/D_states_d__0[2]
    SLICE_X53Y85         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.437   101.437    sm/clk_out1
    SLICE_X53Y85         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.078   101.515    
                         clock uncertainty           -0.149   101.366    
    SLICE_X53Y85         FDSE (Setup_fdse_C_D)        0.029   101.395    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.395    
                         arrival time                         -20.993    
  -------------------------------------------------------------------
                         slack                                 80.401    

Slack (MET) :             80.419ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.318ns  (logic 3.281ns (16.984%)  route 16.037ns (83.015%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.548     1.548    sm/clk_out1
    SLICE_X54Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDSE (Prop_fdse_C_Q)         0.518     2.066 f  sm/D_states_q_reg[1]/Q
                         net (fo=174, routed)         3.491     5.557    sm/D_states_q[1]
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.152     5.709 r  sm/ram_reg_i_113/O
                         net (fo=9, routed)           1.539     7.248    sm/ram_reg_i_113_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.574 r  sm/ram_reg_i_129/O
                         net (fo=3, routed)           0.683     8.257    sm/ram_reg_i_129_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.381 r  sm/ram_reg_i_72/O
                         net (fo=1, routed)           1.019     9.400    sm/ram_reg_i_72_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.524 r  sm/ram_reg_i_19/O
                         net (fo=78, routed)          3.389    12.913    sm/M_sm_ra1[2]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124    13.037 r  sm/ram_reg_i_53/O
                         net (fo=21, routed)          1.381    14.418    sm/D_registers_q_reg[7][12][1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I1_O)        0.124    14.542 r  sm/ram_reg_i_203/O
                         net (fo=1, routed)           0.000    14.542    sm/ram_reg_i_203_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.092 r  sm/ram_reg_i_160/CO[3]
                         net (fo=1, routed)           0.009    15.101    sm/ram_reg_i_160_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.414 f  sm/D_registers_q_reg[7][7]_i_11/O[3]
                         net (fo=1, routed)           0.846    16.260    sm/alum/data1[7]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.306    16.566 f  sm/D_registers_q[7][7]_i_5/O
                         net (fo=1, routed)           0.468    17.034    sm/D_registers_q[7][7]_i_5_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.158 f  sm/D_registers_q[7][7]_i_2/O
                         net (fo=3, routed)           1.159    18.317    sm/ram_reg_i_85_0[5]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    18.441 r  sm/D_states_q[3]_i_30/O
                         net (fo=1, routed)           0.402    18.844    sm/D_states_q[3]_i_30_n_0
    SLICE_X53Y76         LUT2 (Prop_lut2_I1_O)        0.124    18.968 r  sm/D_states_q[3]_i_10/O
                         net (fo=2, routed)           0.669    19.637    sm/D_states_q[3]_i_10_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.761 r  sm/D_states_q[2]_i_5/O
                         net (fo=3, routed)           0.602    20.362    sm/D_states_q[2]_i_5_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I3_O)        0.124    20.486 r  sm/D_states_q[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.379    20.866    sm/D_states_q[2]_rep_i_1__0_n_0
    SLICE_X53Y85         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.437   101.437    sm/clk_out1
    SLICE_X53Y85         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.078   101.515    
                         clock uncertainty           -0.149   101.366    
    SLICE_X53Y85         FDSE (Setup_fdse_C_D)       -0.081   101.285    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        101.285    
                         arrival time                         -20.866    
  -------------------------------------------------------------------
                         slack                                 80.419    

Slack (MET) :             80.526ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 3.270ns (17.431%)  route 15.490ns (82.569%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 101.471 - 100.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.548     1.548    sm/clk_out1
    SLICE_X54Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDSE (Prop_fdse_C_Q)         0.518     2.066 f  sm/D_states_q_reg[1]/Q
                         net (fo=174, routed)         3.491     5.557    sm/D_states_q[1]
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.152     5.709 r  sm/ram_reg_i_113/O
                         net (fo=9, routed)           1.539     7.248    sm/ram_reg_i_113_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.574 r  sm/ram_reg_i_129/O
                         net (fo=3, routed)           0.683     8.257    sm/ram_reg_i_129_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.381 r  sm/ram_reg_i_72/O
                         net (fo=1, routed)           1.019     9.400    sm/ram_reg_i_72_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.524 r  sm/ram_reg_i_19/O
                         net (fo=78, routed)          2.712    12.236    sm/M_sm_ra1[2]
    SLICE_X57Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.360 r  sm/ram_reg_i_55/O
                         net (fo=18, routed)          2.224    14.585    sm/D_registers_q_reg[7][12][0]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.709 r  sm/ram_reg_i_208/O
                         net (fo=1, routed)           0.000    14.709    sm/ram_reg_i_208_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.222 r  sm/ram_reg_i_164/CO[3]
                         net (fo=1, routed)           0.009    15.231    sm/ram_reg_i_164_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.348 r  sm/D_registers_q_reg[7][7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.348    sm/D_registers_q_reg[7][7]_i_12_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.587 r  sm/D_registers_q_reg[7][11]_i_12/O[2]
                         net (fo=1, routed)           0.969    16.555    sm/alum/data0[10]
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.301    16.856 r  sm/D_registers_q[7][10]_i_5/O
                         net (fo=1, routed)           0.304    17.160    sm/D_registers_q[7][10]_i_5_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I4_O)        0.124    17.284 r  sm/D_registers_q[7][10]_i_2/O
                         net (fo=3, routed)           1.141    18.425    display/M_alum_out[8]
    SLICE_X49Y76         LUT3 (Prop_lut3_I1_O)        0.152    18.577 r  display/ram_reg_i_25/O
                         net (fo=2, routed)           0.810    19.387    L_reg/override_address[8]
    SLICE_X49Y77         LUT5 (Prop_lut5_I0_O)        0.332    19.719 r  L_reg/ram_reg_i_3/O
                         net (fo=1, routed)           0.589    20.308    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.471   101.471    brams/bram1/clk_out1
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.549    
                         clock uncertainty           -0.149   101.400    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   100.834    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.834    
                         arrival time                         -20.308    
  -------------------------------------------------------------------
                         slack                                 80.526    

Slack (MET) :             80.533ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.310ns  (logic 3.281ns (16.991%)  route 16.029ns (83.009%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.548     1.548    sm/clk_out1
    SLICE_X54Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDSE (Prop_fdse_C_Q)         0.518     2.066 f  sm/D_states_q_reg[1]/Q
                         net (fo=174, routed)         3.491     5.557    sm/D_states_q[1]
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.152     5.709 r  sm/ram_reg_i_113/O
                         net (fo=9, routed)           1.539     7.248    sm/ram_reg_i_113_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.574 r  sm/ram_reg_i_129/O
                         net (fo=3, routed)           0.683     8.257    sm/ram_reg_i_129_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.381 r  sm/ram_reg_i_72/O
                         net (fo=1, routed)           1.019     9.400    sm/ram_reg_i_72_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.524 r  sm/ram_reg_i_19/O
                         net (fo=78, routed)          3.389    12.913    sm/M_sm_ra1[2]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124    13.037 r  sm/ram_reg_i_53/O
                         net (fo=21, routed)          1.381    14.418    sm/D_registers_q_reg[7][12][1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I1_O)        0.124    14.542 r  sm/ram_reg_i_203/O
                         net (fo=1, routed)           0.000    14.542    sm/ram_reg_i_203_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.092 r  sm/ram_reg_i_160/CO[3]
                         net (fo=1, routed)           0.009    15.101    sm/ram_reg_i_160_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.414 f  sm/D_registers_q_reg[7][7]_i_11/O[3]
                         net (fo=1, routed)           0.846    16.260    sm/alum/data1[7]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.306    16.566 f  sm/D_registers_q[7][7]_i_5/O
                         net (fo=1, routed)           0.468    17.034    sm/D_registers_q[7][7]_i_5_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    17.158 f  sm/D_registers_q[7][7]_i_2/O
                         net (fo=3, routed)           1.159    18.317    sm/ram_reg_i_85_0[5]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    18.441 r  sm/D_states_q[3]_i_30/O
                         net (fo=1, routed)           0.402    18.844    sm/D_states_q[3]_i_30_n_0
    SLICE_X53Y76         LUT2 (Prop_lut2_I1_O)        0.124    18.968 r  sm/D_states_q[3]_i_10/O
                         net (fo=2, routed)           1.331    20.298    sm/D_states_q[3]_i_10_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    20.422 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.312    20.734    sm/D_states_q[3]_i_2_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.124    20.858 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.858    sm/D_states_d__0[3]
    SLICE_X53Y81         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.432   101.432    sm/clk_out1
    SLICE_X53Y81         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.078   101.510    
                         clock uncertainty           -0.149   101.361    
    SLICE_X53Y81         FDRE (Setup_fdre_C_D)        0.031   101.392    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.392    
                         arrival time                         -20.858    
  -------------------------------------------------------------------
                         slack                                 80.533    

Slack (MET) :             80.568ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.511ns  (logic 2.920ns (15.775%)  route 15.591ns (84.225%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 101.471 - 100.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.548     1.548    sm/clk_out1
    SLICE_X54Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDSE (Prop_fdse_C_Q)         0.518     2.066 f  sm/D_states_q_reg[1]/Q
                         net (fo=174, routed)         3.491     5.557    sm/D_states_q[1]
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.152     5.709 r  sm/ram_reg_i_113/O
                         net (fo=9, routed)           1.539     7.248    sm/ram_reg_i_113_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.574 r  sm/ram_reg_i_129/O
                         net (fo=3, routed)           0.683     8.257    sm/ram_reg_i_129_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.381 r  sm/ram_reg_i_72/O
                         net (fo=1, routed)           1.019     9.400    sm/ram_reg_i_72_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.524 r  sm/ram_reg_i_19/O
                         net (fo=78, routed)          2.712    12.236    sm/M_sm_ra1[2]
    SLICE_X57Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.360 r  sm/ram_reg_i_55/O
                         net (fo=18, routed)          2.224    14.585    sm/D_registers_q_reg[7][12][0]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.124    14.709 r  sm/ram_reg_i_208/O
                         net (fo=1, routed)           0.000    14.709    sm/ram_reg_i_208_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.222 r  sm/ram_reg_i_164/CO[3]
                         net (fo=1, routed)           0.009    15.231    sm/ram_reg_i_164_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.450 r  sm/D_registers_q_reg[7][7]_i_12/O[0]
                         net (fo=1, routed)           0.847    16.297    sm/alum/data0[4]
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.295    16.592 r  sm/D_registers_q[7][4]_i_5/O
                         net (fo=1, routed)           0.433    17.025    sm/D_registers_q[7][4]_i_5_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I4_O)        0.124    17.149 r  sm/D_registers_q[7][4]_i_2/O
                         net (fo=3, routed)           1.221    18.370    display/M_alum_out[2]
    SLICE_X50Y75         LUT3 (Prop_lut3_I1_O)        0.124    18.494 r  display/ram_reg_i_43/O
                         net (fo=2, routed)           0.670    19.164    L_reg/override_address[2]
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.153    19.317 r  L_reg/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.742    20.059    brams/bram2/ram_reg_0[4]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.471   101.471    brams/bram2/clk_out1
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.549    
                         clock uncertainty           -0.149   101.400    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.773   100.627    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.627    
                         arrival time                         -20.059    
  -------------------------------------------------------------------
                         slack                                 80.568    

Slack (MET) :             80.630ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.154ns  (logic 2.448ns (12.780%)  route 16.706ns (87.220%))
  Logic Levels:           10  (LUT5=3 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 101.435 - 100.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.548     1.548    sm/clk_out1
    SLICE_X54Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDSE (Prop_fdse_C_Q)         0.518     2.066 f  sm/D_states_q_reg[1]/Q
                         net (fo=174, routed)         3.491     5.557    sm/D_states_q[1]
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.152     5.709 r  sm/ram_reg_i_113/O
                         net (fo=9, routed)           1.539     7.248    sm/ram_reg_i_113_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.574 r  sm/ram_reg_i_129/O
                         net (fo=3, routed)           0.683     8.257    sm/ram_reg_i_129_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     8.381 r  sm/ram_reg_i_72/O
                         net (fo=1, routed)           1.019     9.400    sm/ram_reg_i_72_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.124     9.524 r  sm/ram_reg_i_19/O
                         net (fo=78, routed)          3.389    12.913    sm/M_sm_ra1[2]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124    13.037 f  sm/ram_reg_i_53/O
                         net (fo=21, routed)          1.810    14.846    sm/D_registers_q_reg[7][12][1]
    SLICE_X54Y73         LUT6 (Prop_lut6_I2_O)        0.124    14.970 r  sm/ram_reg_i_167/O
                         net (fo=2, routed)           1.072    16.042    sm/ram_reg_i_167_n_0
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.150    16.192 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.191    17.383    sm/alum/data5
    SLICE_X56Y78         LUT5 (Prop_lut5_I2_O)        0.354    17.737 r  sm/ram_reg_i_54/O
                         net (fo=8, routed)           1.493    19.230    sm/M_alum_out[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I3_O)        0.328    19.558 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.642    20.199    sm/D_states_q[0]_i_2_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.124    20.323 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.379    20.702    sm/D_states_d__0[0]
    SLICE_X50Y83         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.435   101.435    sm/clk_out1
    SLICE_X50Y83         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.078   101.513    
                         clock uncertainty           -0.149   101.364    
    SLICE_X50Y83         FDSE (Setup_fdse_C_D)       -0.031   101.333    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.333    
                         arrival time                         -20.702    
  -------------------------------------------------------------------
                         slack                                 80.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.588     0.588    forLoop_idx_0_134731251[2].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y83         FDRE                                         r  forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.785    forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y83         FDRE                                         r  forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.856     0.856    forLoop_idx_0_134731251[2].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y83         FDRE                                         r  forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.075     0.663    forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.591     0.591    forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.797    forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.861     0.861    forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.075     0.666    forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/D_mem_q_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.554     0.554    sr1/clk_out1
    SLICE_X43Y81         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.088     0.783    sr1/D_waddr_q[1]
    SLICE_X42Y81         LUT5 (Prop_lut5_I2_O)        0.045     0.828 r  sr1/D_mem_q[3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.828    sr1/D_mem_q[3][1]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  sr1/D_mem_q_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.822     0.822    sr1/clk_out1
    SLICE_X42Y81         FDRE                                         r  sr1/D_mem_q_reg[3][1]/C
                         clock pessimism             -0.255     0.567    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.121     0.688    sr1/D_mem_q_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/D_mem_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.554     0.554    sr1/clk_out1
    SLICE_X43Y81         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.090     0.785    sr1/D_waddr_q[1]
    SLICE_X42Y81         LUT5 (Prop_lut5_I2_O)        0.045     0.830 r  sr1/D_mem_q[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.830    sr1/D_mem_q[3][0]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  sr1/D_mem_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.822     0.822    sr1/clk_out1
    SLICE_X42Y81         FDRE                                         r  sr1/D_mem_q_reg[3][0]/C
                         clock pessimism             -0.255     0.567    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.120     0.687    sr1/D_mem_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.590     0.590    forLoop_idx_0_134731251[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y87         FDRE                                         r  forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.810    forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y87         FDRE                                         r  forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.859     0.859    forLoop_idx_0_134731251[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y87         FDRE                                         r  forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.060     0.650    forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.580     0.580    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y75         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.800    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y75         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.847     0.847    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y75         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.060     0.640    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.592     0.592    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.812    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.862     0.862    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.060     0.652    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_134731251[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_134731251[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.590     0.590    forLoop_idx_0_134731251[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y87         FDRE                                         r  forLoop_idx_0_134731251[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  forLoop_idx_0_134731251[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.810    forLoop_idx_0_134731251[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y87         FDRE                                         r  forLoop_idx_0_134731251[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.859     0.859    forLoop_idx_0_134731251[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y87         FDRE                                         r  forLoop_idx_0_134731251[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.053     0.643    forLoop_idx_0_134731251[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sm/D_accel_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.588     0.588    sm/clk_out1
    SLICE_X58Y85         FDRE                                         r  sm/D_accel_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  sm/D_accel_q_reg[0]/Q
                         net (fo=6, routed)           0.120     0.849    sm/D_accel_q[0]
    SLICE_X59Y85         LUT4 (Prop_lut4_I1_O)        0.048     0.897 r  sm/D_accel_q[3]_i_3/O
                         net (fo=1, routed)           0.000     0.897    sm/D_accel_q[3]_i_3_n_0
    SLICE_X59Y85         FDRE                                         r  sm/D_accel_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.856     0.856    sm/clk_out1
    SLICE_X59Y85         FDRE                                         r  sm/D_accel_q_reg[3]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.107     0.708    sm/D_accel_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sm/D_accel_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.588     0.588    sm/clk_out1
    SLICE_X58Y85         FDRE                                         r  sm/D_accel_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  sm/D_accel_q_reg[0]/Q
                         net (fo=6, routed)           0.120     0.849    sm/D_accel_q[0]
    SLICE_X59Y85         LUT3 (Prop_lut3_I1_O)        0.045     0.894 r  sm/D_accel_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.894    sm/D_accel_q[2]_i_1_n_0
    SLICE_X59Y85         FDRE                                         r  sm/D_accel_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.856     0.856    sm/clk_out1
    SLICE_X59Y85         FDRE                                         r  sm/D_accel_q_reg[2]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.091     0.692    sm/D_accel_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y30     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y31     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y76     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y77     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y76     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y76     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y65     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y76     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y76     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.118ns  (logic 0.642ns (15.589%)  route 3.476ns (84.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.621     1.621    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.518     2.139 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         2.794     4.933    bseg_driver/ctr/Q[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.057 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.682     5.739    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X42Y68         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.427     4.831    bseg_driver/ctr/clk
    SLICE_X42Y68         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.118ns  (logic 0.642ns (15.589%)  route 3.476ns (84.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.621     1.621    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.518     2.139 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         2.794     4.933    bseg_driver/ctr/Q[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.057 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.682     5.739    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X42Y68         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.427     4.831    bseg_driver/ctr/clk
    SLICE_X42Y68         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.118ns  (logic 0.642ns (15.590%)  route 3.476ns (84.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.621     1.621    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.518     2.139 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         2.794     4.933    bseg_driver/ctr/Q[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.057 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.682     5.739    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X42Y67         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.429     4.833    bseg_driver/ctr/clk
    SLICE_X42Y67         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.118ns  (logic 0.642ns (15.590%)  route 3.476ns (84.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.621     1.621    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.518     2.139 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         2.794     4.933    bseg_driver/ctr/Q[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.057 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.682     5.739    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X42Y67         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.429     4.833    bseg_driver/ctr/clk
    SLICE_X42Y67         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.118ns  (logic 0.642ns (15.590%)  route 3.476ns (84.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.621     1.621    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.518     2.139 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         2.794     4.933    bseg_driver/ctr/Q[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.057 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.682     5.739    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X42Y67         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.429     4.833    bseg_driver/ctr/clk
    SLICE_X42Y67         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.118ns  (logic 0.642ns (15.590%)  route 3.476ns (84.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.621     1.621    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.518     2.139 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         2.794     4.933    bseg_driver/ctr/Q[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.057 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.682     5.739    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X42Y67         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.429     4.833    bseg_driver/ctr/clk
    SLICE_X42Y67         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 0.642ns (15.779%)  route 3.427ns (84.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.621     1.621    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.518     2.139 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         2.794     4.933    bseg_driver/ctr/Q[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.057 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.633     5.690    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X42Y65         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.431     4.835    bseg_driver/ctr/clk
    SLICE_X42Y65         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 0.642ns (15.779%)  route 3.427ns (84.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.621     1.621    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.518     2.139 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         2.794     4.933    bseg_driver/ctr/Q[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.057 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.633     5.690    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X42Y65         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.431     4.835    bseg_driver/ctr/clk
    SLICE_X42Y65         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 0.642ns (15.779%)  route 3.427ns (84.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.621     1.621    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.518     2.139 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         2.794     4.933    bseg_driver/ctr/Q[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.057 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.633     5.690    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X42Y65         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.431     4.835    bseg_driver/ctr/clk
    SLICE_X42Y65         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 0.642ns (15.779%)  route 3.427ns (84.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.621     1.621    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.518     2.139 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         2.794     4.933    bseg_driver/ctr/Q[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.057 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.633     5.690    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X42Y65         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.431     4.835    bseg_driver/ctr/clk
    SLICE_X42Y65         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.209ns (26.876%)  route 0.569ns (73.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         0.359     1.111    timerseg_driver/ctr/Q[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.156 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.210     1.366    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y61         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    timerseg_driver/ctr/clk
    SLICE_X57Y61         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.209ns (26.876%)  route 0.569ns (73.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         0.359     1.111    timerseg_driver/ctr/Q[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.156 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.210     1.366    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y61         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    timerseg_driver/ctr/clk
    SLICE_X57Y61         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.209ns (26.876%)  route 0.569ns (73.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         0.359     1.111    timerseg_driver/ctr/Q[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.156 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.210     1.366    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y61         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    timerseg_driver/ctr/clk
    SLICE_X57Y61         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.209ns (26.876%)  route 0.569ns (73.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         0.359     1.111    timerseg_driver/ctr/Q[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.156 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.210     1.366    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y61         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.022    timerseg_driver/ctr/clk
    SLICE_X57Y61         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.506%)  route 0.580ns (73.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         0.359     1.111    timerseg_driver/ctr/Q[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.156 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.221     1.377    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y63         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y63         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.506%)  route 0.580ns (73.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         0.359     1.111    timerseg_driver/ctr/Q[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.156 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.221     1.377    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y63         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y63         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.506%)  route 0.580ns (73.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         0.359     1.111    timerseg_driver/ctr/Q[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.156 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.221     1.377    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y63         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y63         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.506%)  route 0.580ns (73.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         0.359     1.111    timerseg_driver/ctr/Q[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.156 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.221     1.377    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y63         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y63         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.754%)  route 0.603ns (74.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         0.359     1.111    timerseg_driver/ctr/Q[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.156 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.244     1.400    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.754%)  route 0.603ns (74.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=156, routed)         0.359     1.111    timerseg_driver/ctr/Q[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.156 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.244     1.400    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X57Y64         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.631ns  (logic 4.823ns (38.182%)  route 7.808ns (61.818%))
  Logic Levels:           6  (LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.537     5.121    aseg_driver/ctr/clk
    SLICE_X43Y72         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.992     6.569    aseg_driver/ctr/S[1]
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.150     6.719 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.819     7.538    L_reg/aseg_OBUF[10]_inst_i_21_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.328     7.866 f  L_reg/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.939     8.805    L_reg/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.929 f  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.808     9.737    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.861 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.866    10.727    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.124    10.851 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.385    14.235    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    17.752 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.752    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.601ns  (logic 5.071ns (40.242%)  route 7.530ns (59.758%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.537     5.121    aseg_driver/ctr/clk
    SLICE_X43Y72         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.992     6.569    aseg_driver/ctr/S[1]
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.150     6.719 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.819     7.538    L_reg/aseg_OBUF[10]_inst_i_21_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.328     7.866 r  L_reg/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.939     8.805    L_reg/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.929 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.808     9.737    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.847    10.708    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.153    10.861 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.125    13.986    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    17.722 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.722    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.297ns  (logic 5.078ns (41.293%)  route 7.219ns (58.707%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.537     5.121    aseg_driver/ctr/clk
    SLICE_X43Y72         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.992     6.569    aseg_driver/ctr/S[1]
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.150     6.719 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.819     7.538    L_reg/aseg_OBUF[10]_inst_i_21_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.328     7.866 r  L_reg/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.939     8.805    L_reg/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.929 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.808     9.737    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.696    10.557    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I3_O)        0.150    10.707 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.966    13.672    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.746    17.418 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.418    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.271ns  (logic 5.058ns (41.221%)  route 7.213ns (58.779%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.537     5.121    aseg_driver/ctr/clk
    SLICE_X43Y72         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.992     6.569    aseg_driver/ctr/S[1]
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.150     6.719 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.819     7.538    L_reg/aseg_OBUF[10]_inst_i_21_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.328     7.866 r  L_reg/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.939     8.805    L_reg/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.929 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.808     9.737    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.698    10.559    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.148    10.707 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.957    13.664    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    17.392 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.392    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.230ns  (logic 4.794ns (39.196%)  route 7.436ns (60.804%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.543     5.127    bseg_driver/ctr/clk
    SLICE_X42Y68         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.292     6.937    bseg_driver/ctr/S[0]
    SLICE_X36Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.089 f  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.943     8.032    bseg_driver/decimal_renderer/bseg_OBUF[0]
    SLICE_X34Y67         LUT6 (Prop_lut6_I2_O)        0.332     8.364 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.670     9.034    L_reg/bseg_OBUF[1]_inst_i_1_4
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.158 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.932    10.090    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124    10.214 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.600    13.813    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    17.357 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.357    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.110ns  (logic 4.794ns (39.587%)  route 7.316ns (60.413%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.543     5.127    bseg_driver/ctr/clk
    SLICE_X42Y68         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     5.645 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.292     6.937    bseg_driver/ctr/S[0]
    SLICE_X36Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.089 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.943     8.032    bseg_driver/decimal_renderer/bseg_OBUF[0]
    SLICE_X34Y67         LUT6 (Prop_lut6_I2_O)        0.332     8.364 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.670     9.034    L_reg/bseg_OBUF[1]_inst_i_1_4
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.158 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.936    10.094    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.124    10.218 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.475    13.693    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    17.237 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.237    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.091ns  (logic 5.020ns (41.521%)  route 7.071ns (58.479%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.543     5.127    bseg_driver/ctr/clk
    SLICE_X42Y68         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     5.645 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.292     6.937    bseg_driver/ctr/S[0]
    SLICE_X36Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.089 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.943     8.032    bseg_driver/decimal_renderer/bseg_OBUF[0]
    SLICE_X34Y67         LUT6 (Prop_lut6_I2_O)        0.332     8.364 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.670     9.034    L_reg/bseg_OBUF[1]_inst_i_1_4
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.158 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.889    10.047    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I2_O)        0.150    10.197 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.277    13.474    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    17.218 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.218    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.072ns  (logic 4.813ns (39.867%)  route 7.259ns (60.133%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.537     5.121    aseg_driver/ctr/clk
    SLICE_X43Y72         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.992     6.569    aseg_driver/ctr/S[1]
    SLICE_X46Y71         LUT3 (Prop_lut3_I1_O)        0.150     6.719 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.819     7.538    L_reg/aseg_OBUF[10]_inst_i_21_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.328     7.866 r  L_reg/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.939     8.805    L_reg/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.929 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.808     9.737    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.124     9.861 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.698    10.559    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.124    10.683 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.003    13.686    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    17.193 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.193    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.035ns  (logic 4.983ns (41.402%)  route 7.052ns (58.598%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.543     5.127    bseg_driver/ctr/clk
    SLICE_X42Y68         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     5.645 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.292     6.937    bseg_driver/ctr/S[0]
    SLICE_X36Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.089 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.943     8.032    bseg_driver/decimal_renderer/bseg_OBUF[0]
    SLICE_X34Y67         LUT6 (Prop_lut6_I2_O)        0.332     8.364 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.670     9.034    L_reg/bseg_OBUF[1]_inst_i_1_4
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.158 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.936    10.094    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I2_O)        0.120    10.214 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.211    13.425    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    17.162 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.162    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.992ns  (logic 5.016ns (41.830%)  route 6.976ns (58.170%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.543     5.127    bseg_driver/ctr/clk
    SLICE_X42Y68         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     5.645 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.292     6.937    bseg_driver/ctr/S[0]
    SLICE_X36Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.089 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.943     8.032    bseg_driver/decimal_renderer/bseg_OBUF[0]
    SLICE_X34Y67         LUT6 (Prop_lut6_I2_O)        0.332     8.364 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.670     9.034    L_reg/bseg_OBUF[1]_inst_i_1_4
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.158 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.900    10.058    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I2_O)        0.150    10.208 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.171    13.379    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.740    17.119 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.119    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.427ns (59.767%)  route 0.961ns (40.233%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.549     2.195    timerseg_driver/ctr/S[1]
    SLICE_X59Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.240 r  timerseg_driver/ctr/timerseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.652    timerseg_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.241     3.894 r  timerseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.894    timerseg[8]
    F5                                                                r  timerseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.437ns (57.498%)  route 1.062ns (42.502%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.508     2.155    timerseg_driver/ctr/S[0]
    SLICE_X61Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.200 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.554     2.754    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.251     4.006 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.006    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.519ns (59.362%)  route 1.040ns (40.638%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.426     2.072    L_reg/M_ctr_value_2[1]
    SLICE_X58Y67         LUT6 (Prop_lut6_I3_O)        0.045     2.117 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.286     2.404    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y67         LUT4 (Prop_lut4_I2_O)        0.043     2.447 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.774    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         1.290     4.064 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.064    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.520ns (59.325%)  route 1.042ns (40.675%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.426     2.072    L_reg/M_ctr_value_2[1]
    SLICE_X58Y67         LUT6 (Prop_lut6_I3_O)        0.045     2.117 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.286     2.404    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y67         LUT4 (Prop_lut4_I1_O)        0.043     2.447 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.777    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         1.291     4.067 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.067    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.499ns (57.996%)  route 1.085ns (42.004%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.509     2.155    timerseg_driver/ctr/S[1]
    SLICE_X59Y68         LUT2 (Prop_lut2_I1_O)        0.043     2.198 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.577     2.775    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.315     4.090 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.090    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.480ns (56.190%)  route 1.154ns (43.810%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.508     2.155    timerseg_driver/ctr/S[0]
    SLICE_X61Y68         LUT2 (Prop_lut2_I0_O)        0.048     2.203 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.646     2.849    timerseg_OBUF[7]
    D6                   OBUF (Prop_obuf_I_O)         1.291     4.141 r  timerseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.141    timerseg[7]
    D6                                                                r  timerseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.505ns (54.850%)  route 1.239ns (45.150%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.426     2.072    L_reg/M_ctr_value_2[1]
    SLICE_X58Y67         LUT6 (Prop_lut6_I3_O)        0.045     2.117 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.286     2.404    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y67         LUT4 (Prop_lut4_I1_O)        0.045     2.449 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.527     2.976    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         1.274     4.250 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.250    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.458ns (52.361%)  route 1.326ns (47.639%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.421     2.068    L_reg/M_ctr_value_2[1]
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.045     2.113 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.287     2.400    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y67         LUT4 (Prop_lut4_I1_O)        0.045     2.445 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.618     3.063    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         1.227     4.290 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.290    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.807ns  (logic 1.511ns (53.816%)  route 1.297ns (46.184%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X57Y65         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.426     2.072    L_reg/M_ctr_value_2[1]
    SLICE_X58Y67         LUT6 (Prop_lut6_I3_O)        0.045     2.117 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.405     2.522    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y67         LUT4 (Prop_lut4_I3_O)        0.045     2.567 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.466     3.033    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         1.280     4.313 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.313    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.401ns (49.537%)  route 1.427ns (50.463%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.551     1.495    aseg_driver/ctr/clk
    SLICE_X43Y72         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.594     2.230    aseg_driver/ctr/S[0]
    SLICE_X48Y64         LUT2 (Prop_lut2_I1_O)        0.045     2.275 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.833     3.108    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.215     4.323 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.323    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.944ns  (logic 11.347ns (31.567%)  route 24.598ns (68.433%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=2 LUT4=8 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.605     1.605    L_reg/clk_out1
    SLICE_X60Y74         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=11, routed)          1.999     4.082    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.295     4.377 f  L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.657     5.034    L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.150     5.184 f  L_reg/L_50cbad8b_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.808     5.992    L_reg/L_50cbad8b_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.354     6.346 f  L_reg/L_50cbad8b_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.070     7.417    L_reg/L_50cbad8b_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y71         LUT2 (Prop_lut2_I0_O)        0.326     7.743 f  L_reg/L_50cbad8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.444     8.186    L_reg/L_50cbad8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X41Y71         LUT4 (Prop_lut4_I3_O)        0.150     8.336 r  L_reg/L_50cbad8b_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.681     9.018    L_reg/L_50cbad8b_remainder0__0_carry_i_8__0_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I2_O)        0.326     9.344 r  L_reg/L_50cbad8b_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.344    bseg_driver/decimal_renderer/i__carry_i_28__2_0[2]
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.742 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.742    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.470    11.547    L_reg/L_50cbad8b_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.299    11.846 r  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           0.775    12.621    L_reg/i__carry_i_20__2_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.150    12.771 f  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.875    13.646    L_reg/i__carry_i_23__2_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.326    13.972 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.131    15.103    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.124    15.227 r  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.679    15.906    L_reg/i__carry_i_10__3_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    16.058 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           1.001    17.059    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    17.391 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    17.391    bseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.771 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.771    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.888 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.888    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.203 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.991    19.193    L_reg/L_50cbad8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X34Y69         LUT5 (Prop_lut5_I0_O)        0.307    19.500 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.182    20.683    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.152    20.835 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.674    21.509    L_reg/i__carry_i_12__1_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.326    21.835 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.657    22.491    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.124    22.615 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.815    23.430    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    23.554 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    24.123    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.630 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.630    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.744 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.744    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.966 f  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.826    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.299    26.125 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    26.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I4_O)        0.124    26.682 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.158    27.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.124    27.963 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.548    28.512    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I1_O)        0.124    28.636 f  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.591    29.227    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.351 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.932    30.282    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124    30.406 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.600    34.006    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    37.549 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.549    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.825ns  (logic 11.347ns (31.674%)  route 24.478ns (68.326%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=1 LUT4=9 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.605     1.605    L_reg/clk_out1
    SLICE_X60Y74         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=11, routed)          1.999     4.082    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.295     4.377 f  L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.657     5.034    L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.150     5.184 f  L_reg/L_50cbad8b_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.808     5.992    L_reg/L_50cbad8b_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.354     6.346 f  L_reg/L_50cbad8b_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.070     7.417    L_reg/L_50cbad8b_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y71         LUT2 (Prop_lut2_I0_O)        0.326     7.743 f  L_reg/L_50cbad8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.444     8.186    L_reg/L_50cbad8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X41Y71         LUT4 (Prop_lut4_I3_O)        0.150     8.336 r  L_reg/L_50cbad8b_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.681     9.018    L_reg/L_50cbad8b_remainder0__0_carry_i_8__0_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I2_O)        0.326     9.344 r  L_reg/L_50cbad8b_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.344    bseg_driver/decimal_renderer/i__carry_i_28__2_0[2]
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.742 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.742    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.470    11.547    L_reg/L_50cbad8b_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.299    11.846 r  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           0.775    12.621    L_reg/i__carry_i_20__2_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.150    12.771 f  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.875    13.646    L_reg/i__carry_i_23__2_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.326    13.972 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.131    15.103    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.124    15.227 r  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.679    15.906    L_reg/i__carry_i_10__3_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    16.058 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           1.001    17.059    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    17.391 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    17.391    bseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.771 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.771    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.888 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.888    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.203 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.991    19.193    L_reg/L_50cbad8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X34Y69         LUT5 (Prop_lut5_I0_O)        0.307    19.500 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.182    20.683    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.152    20.835 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.674    21.509    L_reg/i__carry_i_12__1_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.326    21.835 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.657    22.491    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.124    22.615 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.815    23.430    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    23.554 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    24.123    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.630 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.630    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.744 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.744    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.966 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.826    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.299    26.125 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    26.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I4_O)        0.124    26.682 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.158    27.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.124    27.963 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.548    28.512    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I1_O)        0.124    28.636 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.591    29.227    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.351 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.936    30.287    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.124    30.411 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.475    33.886    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    37.430 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.430    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.806ns  (logic 11.573ns (32.323%)  route 24.232ns (67.677%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=1 LUT4=9 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.605     1.605    L_reg/clk_out1
    SLICE_X60Y74         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=11, routed)          1.999     4.082    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.295     4.377 f  L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.657     5.034    L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.150     5.184 f  L_reg/L_50cbad8b_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.808     5.992    L_reg/L_50cbad8b_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.354     6.346 f  L_reg/L_50cbad8b_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.070     7.417    L_reg/L_50cbad8b_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y71         LUT2 (Prop_lut2_I0_O)        0.326     7.743 f  L_reg/L_50cbad8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.444     8.186    L_reg/L_50cbad8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X41Y71         LUT4 (Prop_lut4_I3_O)        0.150     8.336 r  L_reg/L_50cbad8b_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.681     9.018    L_reg/L_50cbad8b_remainder0__0_carry_i_8__0_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I2_O)        0.326     9.344 r  L_reg/L_50cbad8b_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.344    bseg_driver/decimal_renderer/i__carry_i_28__2_0[2]
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.742 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.742    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.470    11.547    L_reg/L_50cbad8b_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.299    11.846 r  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           0.775    12.621    L_reg/i__carry_i_20__2_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.150    12.771 f  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.875    13.646    L_reg/i__carry_i_23__2_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.326    13.972 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.131    15.103    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.124    15.227 r  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.679    15.906    L_reg/i__carry_i_10__3_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    16.058 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           1.001    17.059    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    17.391 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    17.391    bseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.771 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.771    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.888 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.888    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.203 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.991    19.193    L_reg/L_50cbad8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X34Y69         LUT5 (Prop_lut5_I0_O)        0.307    19.500 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.182    20.683    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.152    20.835 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.674    21.509    L_reg/i__carry_i_12__1_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.326    21.835 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.657    22.491    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.124    22.615 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.815    23.430    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    23.554 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    24.123    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.630 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.630    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.744 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.744    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.966 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.826    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.299    26.125 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    26.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I4_O)        0.124    26.682 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.158    27.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.124    27.963 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.548    28.512    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I1_O)        0.124    28.636 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.591    29.227    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.351 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.889    30.239    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I2_O)        0.150    30.389 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.277    33.666    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    37.411 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.411    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.750ns  (logic 11.536ns (32.268%)  route 24.214ns (67.732%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=1 LUT4=9 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.605     1.605    L_reg/clk_out1
    SLICE_X60Y74         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=11, routed)          1.999     4.082    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.295     4.377 f  L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.657     5.034    L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.150     5.184 f  L_reg/L_50cbad8b_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.808     5.992    L_reg/L_50cbad8b_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.354     6.346 f  L_reg/L_50cbad8b_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.070     7.417    L_reg/L_50cbad8b_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y71         LUT2 (Prop_lut2_I0_O)        0.326     7.743 f  L_reg/L_50cbad8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.444     8.186    L_reg/L_50cbad8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X41Y71         LUT4 (Prop_lut4_I3_O)        0.150     8.336 r  L_reg/L_50cbad8b_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.681     9.018    L_reg/L_50cbad8b_remainder0__0_carry_i_8__0_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I2_O)        0.326     9.344 r  L_reg/L_50cbad8b_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.344    bseg_driver/decimal_renderer/i__carry_i_28__2_0[2]
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.742 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.742    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.470    11.547    L_reg/L_50cbad8b_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.299    11.846 r  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           0.775    12.621    L_reg/i__carry_i_20__2_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.150    12.771 f  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.875    13.646    L_reg/i__carry_i_23__2_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.326    13.972 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.131    15.103    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.124    15.227 r  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.679    15.906    L_reg/i__carry_i_10__3_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    16.058 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           1.001    17.059    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    17.391 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    17.391    bseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.771 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.771    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.888 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.888    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.203 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.991    19.193    L_reg/L_50cbad8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X34Y69         LUT5 (Prop_lut5_I0_O)        0.307    19.500 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.182    20.683    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.152    20.835 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.674    21.509    L_reg/i__carry_i_12__1_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.326    21.835 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.657    22.491    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.124    22.615 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.815    23.430    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    23.554 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    24.123    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.630 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.630    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.744 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.744    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.966 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.826    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.299    26.125 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    26.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I4_O)        0.124    26.682 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.158    27.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.124    27.963 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.548    28.512    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I1_O)        0.124    28.636 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.591    29.227    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.351 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.936    30.287    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I2_O)        0.120    30.407 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.211    33.618    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    37.355 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.355    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.707ns  (logic 11.569ns (32.401%)  route 24.138ns (67.599%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=1 LUT4=9 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.605     1.605    L_reg/clk_out1
    SLICE_X60Y74         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=11, routed)          1.999     4.082    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.295     4.377 f  L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.657     5.034    L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.150     5.184 f  L_reg/L_50cbad8b_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.808     5.992    L_reg/L_50cbad8b_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.354     6.346 f  L_reg/L_50cbad8b_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.070     7.417    L_reg/L_50cbad8b_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y71         LUT2 (Prop_lut2_I0_O)        0.326     7.743 f  L_reg/L_50cbad8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.444     8.186    L_reg/L_50cbad8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X41Y71         LUT4 (Prop_lut4_I3_O)        0.150     8.336 r  L_reg/L_50cbad8b_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.681     9.018    L_reg/L_50cbad8b_remainder0__0_carry_i_8__0_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I2_O)        0.326     9.344 r  L_reg/L_50cbad8b_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.344    bseg_driver/decimal_renderer/i__carry_i_28__2_0[2]
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.742 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.742    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.470    11.547    L_reg/L_50cbad8b_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.299    11.846 r  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           0.775    12.621    L_reg/i__carry_i_20__2_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.150    12.771 f  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.875    13.646    L_reg/i__carry_i_23__2_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.326    13.972 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.131    15.103    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.124    15.227 r  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.679    15.906    L_reg/i__carry_i_10__3_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    16.058 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           1.001    17.059    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    17.391 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    17.391    bseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.771 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.771    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.888 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.888    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.203 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.991    19.193    L_reg/L_50cbad8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X34Y69         LUT5 (Prop_lut5_I0_O)        0.307    19.500 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.182    20.683    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.152    20.835 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.674    21.509    L_reg/i__carry_i_12__1_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.326    21.835 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.657    22.491    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.124    22.615 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.815    23.430    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    23.554 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    24.123    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.630 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.630    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.744 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.744    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.966 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.826    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.299    26.125 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    26.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I4_O)        0.124    26.682 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.158    27.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.124    27.963 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.548    28.512    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I1_O)        0.124    28.636 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.591    29.227    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.351 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.900    30.250    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I2_O)        0.150    30.400 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.171    33.572    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.740    37.312 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.312    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.597ns  (logic 11.348ns (31.879%)  route 24.249ns (68.121%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=1 LUT4=9 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.605     1.605    L_reg/clk_out1
    SLICE_X60Y74         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=11, routed)          1.999     4.082    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.295     4.377 f  L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.657     5.034    L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.150     5.184 f  L_reg/L_50cbad8b_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.808     5.992    L_reg/L_50cbad8b_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.354     6.346 f  L_reg/L_50cbad8b_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.070     7.417    L_reg/L_50cbad8b_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y71         LUT2 (Prop_lut2_I0_O)        0.326     7.743 f  L_reg/L_50cbad8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.444     8.186    L_reg/L_50cbad8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X41Y71         LUT4 (Prop_lut4_I3_O)        0.150     8.336 r  L_reg/L_50cbad8b_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.681     9.018    L_reg/L_50cbad8b_remainder0__0_carry_i_8__0_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I2_O)        0.326     9.344 r  L_reg/L_50cbad8b_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.344    bseg_driver/decimal_renderer/i__carry_i_28__2_0[2]
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.742 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.742    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.470    11.547    L_reg/L_50cbad8b_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.299    11.846 r  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           0.775    12.621    L_reg/i__carry_i_20__2_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.150    12.771 f  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.875    13.646    L_reg/i__carry_i_23__2_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.326    13.972 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.131    15.103    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.124    15.227 r  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.679    15.906    L_reg/i__carry_i_10__3_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    16.058 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           1.001    17.059    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    17.391 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    17.391    bseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.771 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.771    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.888 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.888    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.203 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.991    19.193    L_reg/L_50cbad8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X34Y69         LUT5 (Prop_lut5_I0_O)        0.307    19.500 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.182    20.683    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.152    20.835 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.674    21.509    L_reg/i__carry_i_12__1_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.326    21.835 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.657    22.491    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.124    22.615 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.815    23.430    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    23.554 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    24.123    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.630 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.630    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.744 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.744    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.966 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.826    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.299    26.125 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    26.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I4_O)        0.124    26.682 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.158    27.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.124    27.963 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.548    28.512    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I1_O)        0.124    28.636 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.591    29.227    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.351 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.889    30.239    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I2_O)        0.124    30.363 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.294    33.657    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    37.202 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.202    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.342ns  (logic 11.335ns (32.073%)  route 24.007ns (67.927%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=1 LUT4=9 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.605     1.605    L_reg/clk_out1
    SLICE_X60Y74         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=11, routed)          1.999     4.082    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.295     4.377 f  L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.657     5.034    L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.150     5.184 f  L_reg/L_50cbad8b_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.808     5.992    L_reg/L_50cbad8b_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I3_O)        0.354     6.346 f  L_reg/L_50cbad8b_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.070     7.417    L_reg/L_50cbad8b_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y71         LUT2 (Prop_lut2_I0_O)        0.326     7.743 f  L_reg/L_50cbad8b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.444     8.186    L_reg/L_50cbad8b_remainder0__0_carry_i_14__0_n_0
    SLICE_X41Y71         LUT4 (Prop_lut4_I3_O)        0.150     8.336 r  L_reg/L_50cbad8b_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.681     9.018    L_reg/L_50cbad8b_remainder0__0_carry_i_8__0_n_0
    SLICE_X40Y71         LUT4 (Prop_lut4_I2_O)        0.326     9.344 r  L_reg/L_50cbad8b_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     9.344    bseg_driver/decimal_renderer/i__carry_i_28__2_0[2]
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.742 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.742    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.856    bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.470    11.547    L_reg/L_50cbad8b_remainder0_1[8]
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.299    11.846 r  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           0.775    12.621    L_reg/i__carry_i_20__2_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.150    12.771 f  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.875    13.646    L_reg/i__carry_i_23__2_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I0_O)        0.326    13.972 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.131    15.103    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.124    15.227 r  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.679    15.906    L_reg/i__carry_i_10__3_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    16.058 r  L_reg/i__carry_i_2__4/O
                         net (fo=2, routed)           1.001    17.059    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.332    17.391 r  L_reg/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    17.391    bseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.771 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.771    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.888 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.888    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.203 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.991    19.193    L_reg/L_50cbad8b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X34Y69         LUT5 (Prop_lut5_I0_O)        0.307    19.500 r  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          1.182    20.683    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.152    20.835 f  bseg_driver/decimal_renderer/i__carry_i_31__1/O
                         net (fo=4, routed)           0.674    21.509    L_reg/i__carry_i_12__1_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.326    21.835 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.657    22.491    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.124    22.615 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.815    23.430    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    23.554 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.569    24.123    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X32Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.630 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.630    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.744 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.744    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.966 r  bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    25.826    bseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.299    26.125 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    26.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X33Y70         LUT5 (Prop_lut5_I4_O)        0.124    26.682 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.158    27.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.124    27.963 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.548    28.512    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I1_O)        0.124    28.636 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.591    29.227    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.351 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.900    30.250    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124    30.374 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.041    33.415    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    36.947 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.947    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.724ns  (logic 11.295ns (32.527%)  route 23.430ns (67.473%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=2 LUT4=5 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.539     1.539    L_reg/clk_out1
    SLICE_X54Y75         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     2.057 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.487     3.544    L_reg/Q[9]
    SLICE_X47Y73         LUT3 (Prop_lut3_I1_O)        0.124     3.668 f  L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.920     4.588    L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I1_O)        0.150     4.738 f  L_reg/L_50cbad8b_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.441     5.179    L_reg/L_50cbad8b_remainder0__0_carry_i_18_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.355     5.534 f  L_reg/L_50cbad8b_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.920     6.454    L_reg/L_50cbad8b_remainder0__0_carry_i_12_n_0
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.327     6.781 f  L_reg/L_50cbad8b_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.595     7.375    L_reg/L_50cbad8b_remainder0__0_carry_i_14_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.118     7.493 r  L_reg/L_50cbad8b_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823     8.316    L_reg/L_50cbad8b_remainder0__0_carry_i_8_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I1_O)        0.326     8.642 r  L_reg/L_50cbad8b_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.642    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.018 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.018    aseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.333 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.836    10.170    L_reg/L_50cbad8b_remainder0[7]
    SLICE_X45Y74         LUT5 (Prop_lut5_I2_O)        0.307    10.477 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.852    11.329    L_reg/i__carry_i_20__0_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I0_O)        0.150    11.479 f  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.826    12.306    L_reg/i__carry_i_23__0_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.326    12.632 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           1.053    13.684    L_reg/i__carry_i_14__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.808 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           1.021    14.829    L_reg/i__carry_i_33_n_0
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.150    14.979 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.804    15.784    L_reg/i__carry_i_16_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.332    16.116 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.882    16.998    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X44Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.122 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.122    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.654    aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.988 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.059    19.047    L_reg/L_50cbad8b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.303    19.350 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          0.859    20.209    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X49Y71         LUT5 (Prop_lut5_I4_O)        0.152    20.361 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.725    21.085    L_reg/i__carry_i_12_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I5_O)        0.332    21.417 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.830    22.248    L_reg/i__carry__0_i_10_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I2_O)        0.124    22.372 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.823    23.195    L_reg/i__carry_i_9_n_0
    SLICE_X53Y69         LUT2 (Prop_lut2_I1_O)        0.124    23.319 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.323    23.642    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[2]
    SLICE_X50Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.038 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.038    aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.155 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.155    aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.470 f  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    25.095    aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y71         LUT4 (Prop_lut4_I0_O)        0.307    25.402 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    25.665    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    25.789 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.833    26.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124    26.746 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.570    27.316    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.124    27.440 f  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.808    28.248    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.124    28.372 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.866    29.238    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.124    29.362 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.385    32.747    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    36.263 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.263    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.694ns  (logic 11.543ns (33.271%)  route 23.151ns (66.729%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=1 LUT4=6 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.539     1.539    L_reg/clk_out1
    SLICE_X54Y75         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     2.057 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.487     3.544    L_reg/Q[9]
    SLICE_X47Y73         LUT3 (Prop_lut3_I1_O)        0.124     3.668 f  L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.920     4.588    L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I1_O)        0.150     4.738 f  L_reg/L_50cbad8b_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.441     5.179    L_reg/L_50cbad8b_remainder0__0_carry_i_18_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.355     5.534 f  L_reg/L_50cbad8b_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.920     6.454    L_reg/L_50cbad8b_remainder0__0_carry_i_12_n_0
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.327     6.781 f  L_reg/L_50cbad8b_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.595     7.375    L_reg/L_50cbad8b_remainder0__0_carry_i_14_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.118     7.493 r  L_reg/L_50cbad8b_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823     8.316    L_reg/L_50cbad8b_remainder0__0_carry_i_8_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I1_O)        0.326     8.642 r  L_reg/L_50cbad8b_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.642    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.018 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.018    aseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.333 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.836    10.170    L_reg/L_50cbad8b_remainder0[7]
    SLICE_X45Y74         LUT5 (Prop_lut5_I2_O)        0.307    10.477 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.852    11.329    L_reg/i__carry_i_20__0_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I0_O)        0.150    11.479 f  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.826    12.306    L_reg/i__carry_i_23__0_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.326    12.632 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           1.053    13.684    L_reg/i__carry_i_14__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.808 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           1.021    14.829    L_reg/i__carry_i_33_n_0
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.150    14.979 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.804    15.784    L_reg/i__carry_i_16_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.332    16.116 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.882    16.998    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X44Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.122 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.122    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.654    aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.988 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.059    19.047    L_reg/L_50cbad8b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.303    19.350 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          0.859    20.209    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X49Y71         LUT5 (Prop_lut5_I4_O)        0.152    20.361 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.725    21.085    L_reg/i__carry_i_12_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I5_O)        0.332    21.417 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.830    22.248    L_reg/i__carry__0_i_10_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I2_O)        0.124    22.372 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.823    23.195    L_reg/i__carry_i_9_n_0
    SLICE_X53Y69         LUT2 (Prop_lut2_I1_O)        0.124    23.319 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.323    23.642    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[2]
    SLICE_X50Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.038 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.038    aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.155 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.155    aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.470 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    25.095    aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y71         LUT4 (Prop_lut4_I0_O)        0.307    25.402 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    25.665    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    25.789 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.833    26.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124    26.746 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.570    27.316    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.124    27.440 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.808    28.248    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.124    28.372 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.847    29.219    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.153    29.372 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.125    32.497    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    36.233 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.233    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.391ns  (logic 11.550ns (33.585%)  route 22.841ns (66.415%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=1 LUT4=6 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.539     1.539    L_reg/clk_out1
    SLICE_X54Y75         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     2.057 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.487     3.544    L_reg/Q[9]
    SLICE_X47Y73         LUT3 (Prop_lut3_I1_O)        0.124     3.668 f  L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.920     4.588    L_reg/L_50cbad8b_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I1_O)        0.150     4.738 f  L_reg/L_50cbad8b_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.441     5.179    L_reg/L_50cbad8b_remainder0__0_carry_i_18_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.355     5.534 f  L_reg/L_50cbad8b_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.920     6.454    L_reg/L_50cbad8b_remainder0__0_carry_i_12_n_0
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.327     6.781 f  L_reg/L_50cbad8b_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.595     7.375    L_reg/L_50cbad8b_remainder0__0_carry_i_14_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.118     7.493 r  L_reg/L_50cbad8b_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823     8.316    L_reg/L_50cbad8b_remainder0__0_carry_i_8_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I1_O)        0.326     8.642 r  L_reg/L_50cbad8b_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.642    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.018 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.018    aseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.333 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.836    10.170    L_reg/L_50cbad8b_remainder0[7]
    SLICE_X45Y74         LUT5 (Prop_lut5_I2_O)        0.307    10.477 r  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.852    11.329    L_reg/i__carry_i_20__0_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I0_O)        0.150    11.479 f  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.826    12.306    L_reg/i__carry_i_23__0_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.326    12.632 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           1.053    13.684    L_reg/i__carry_i_14__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.808 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           1.021    14.829    L_reg/i__carry_i_33_n_0
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.150    14.979 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.804    15.784    L_reg/i__carry_i_16_n_0
    SLICE_X45Y72         LUT4 (Prop_lut4_I3_O)        0.332    16.116 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.882    16.998    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X44Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.122 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.122    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.654    aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.988 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.059    19.047    L_reg/L_50cbad8b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.303    19.350 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          0.859    20.209    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X49Y71         LUT5 (Prop_lut5_I4_O)        0.152    20.361 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.725    21.085    L_reg/i__carry_i_12_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I5_O)        0.332    21.417 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.830    22.248    L_reg/i__carry__0_i_10_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I2_O)        0.124    22.372 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.823    23.195    L_reg/i__carry_i_9_n_0
    SLICE_X53Y69         LUT2 (Prop_lut2_I1_O)        0.124    23.319 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.323    23.642    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[2]
    SLICE_X50Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.038 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.038    aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.155 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.155    aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.470 r  aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    25.095    aseg_driver/decimal_renderer/L_50cbad8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y71         LUT4 (Prop_lut4_I0_O)        0.307    25.402 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    25.665    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    25.789 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.833    26.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124    26.746 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.570    27.316    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.124    27.440 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.808    28.248    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.124    28.372 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.696    29.068    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I3_O)        0.150    29.218 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.966    32.184    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.746    35.930 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    35.930    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    slowclk
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     1.068    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.293 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.293    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    slowclk
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     1.097    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.320 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.320    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    slowclk
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     1.066    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.346 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.346    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    slowclk
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     1.154    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.431 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.431    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.396ns (73.587%)  route 0.501ns (26.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.589     0.589    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.753 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.501     1.254    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.486 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.486    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2139155215[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.466ns (73.784%)  route 0.521ns (26.216%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.592     0.592    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/clk_out1
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     0.812    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.857 r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.059     0.916    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y57         LUT4 (Prop_lut4_I3_O)        0.045     0.961 r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.382     1.343    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.578 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.578    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2139155215[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.483ns (73.728%)  route 0.529ns (26.272%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.592     0.592    forLoop_idx_0_2139155215[1].cond_butt_sel_desel/clk_out1
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_2139155215[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  forLoop_idx_0_2139155215[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.073     0.829    forLoop_idx_0_2139155215[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X61Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.874 r  forLoop_idx_0_2139155215[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     0.926    forLoop_idx_0_2139155215[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.971 r  forLoop_idx_0_2139155215[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.403     1.374    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.604 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.604    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.373ns (61.677%)  route 0.853ns (38.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.552     0.552    display/clk_out1
    SLICE_X45Y72         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.853     1.546    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     2.778 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.778    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.392ns (59.610%)  route 0.943ns (40.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.549     0.549    display/clk_out1
    SLICE_X46Y75         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     0.713 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.943     1.656    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     2.883 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.883    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.406ns (59.670%)  route 0.950ns (40.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.549     0.549    display/clk_out1
    SLICE_X46Y75         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     0.713 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.950     1.663    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     2.905 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.905    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 1.628ns (40.302%)  route 2.411ns (59.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.039    reset_cond/M_reset_cond_in
    SLICE_X65Y64         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.504     1.504    reset_cond/clk_out1
    SLICE_X65Y64         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 1.628ns (40.302%)  route 2.411ns (59.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.039    reset_cond/M_reset_cond_in
    SLICE_X64Y64         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.504     1.504    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 1.628ns (40.302%)  route 2.411ns (59.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.039    reset_cond/M_reset_cond_in
    SLICE_X64Y64         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.504     1.504    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 1.628ns (40.302%)  route 2.411ns (59.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.039    reset_cond/M_reset_cond_in
    SLICE_X64Y64         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.504     1.504    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 1.628ns (40.302%)  route 2.411ns (59.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.377    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.501 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.039    reset_cond/M_reset_cond_in
    SLICE_X64Y64         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.504     1.504    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_134731251[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 1.625ns (46.936%)  route 1.837ns (53.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.837     3.338    forLoop_idx_0_134731251[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.462 r  forLoop_idx_0_134731251[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.462    forLoop_idx_0_134731251[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_134731251[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.498     1.498    forLoop_idx_0_134731251[0].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_134731251[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.251ns  (logic 1.611ns (49.550%)  route 1.640ns (50.450%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.640     3.127    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.251 r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.251    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.508     1.508    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.083ns  (logic 1.619ns (52.497%)  route 1.465ns (47.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.465     2.959    forLoop_idx_0_134731251[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.083 r  forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.083    forLoop_idx_0_134731251[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X65Y83         FDRE                                         r  forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.502     1.502    forLoop_idx_0_134731251[2].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y83         FDRE                                         r  forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.053ns  (logic 1.622ns (53.137%)  route 1.431ns (46.863%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.431     2.929    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.053 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.053    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y75         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.492     1.492    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y75         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.052ns  (logic 1.615ns (52.908%)  route 1.437ns (47.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.437     2.928    forLoop_idx_0_134731251[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124     3.052 r  forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.052    forLoop_idx_0_134731251[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y87         FDRE                                         r  forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         1.505     1.505    forLoop_idx_0_134731251[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y87         FDRE                                         r  forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_134731251[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.306ns (36.222%)  route 0.539ns (63.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.539     0.800    forLoop_idx_0_134731251[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.845 r  forLoop_idx_0_134731251[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.845    forLoop_idx_0_134731251[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y87         FDRE                                         r  forLoop_idx_0_134731251[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.859     0.859    forLoop_idx_0_134731251[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y87         FDRE                                         r  forLoop_idx_0_134731251[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.304ns (35.640%)  route 0.548ns (64.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.548     0.807    forLoop_idx_0_134731251[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.852 r  forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.852    forLoop_idx_0_134731251[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y87         FDRE                                         r  forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.859     0.859    forLoop_idx_0_134731251[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y87         FDRE                                         r  forLoop_idx_0_134731251[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.311ns (36.388%)  route 0.544ns (63.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.544     0.810    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y75         LUT1 (Prop_lut1_I0_O)        0.045     0.855 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.855    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y75         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.847     0.847    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y75         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.307ns (35.892%)  route 0.548ns (64.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.548     0.810    forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.855 r  forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.855    forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.861     0.861    forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_2139155215[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.307ns (35.125%)  route 0.568ns (64.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.568     0.830    forLoop_idx_0_134731251[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.875    forLoop_idx_0_134731251[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X65Y83         FDRE                                         r  forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.856     0.856    forLoop_idx_0_134731251[2].cond_butt_dirs/sync/clk_out1
    SLICE_X65Y83         FDRE                                         r  forLoop_idx_0_134731251[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.300ns (32.261%)  route 0.629ns (67.739%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.629     0.884    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.929 r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.929    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.862     0.862    forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_2139155215[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_134731251[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.313ns (30.125%)  route 0.727ns (69.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.727     0.995    forLoop_idx_0_134731251[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.040 r  forLoop_idx_0_134731251[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.040    forLoop_idx_0_134731251[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_134731251[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.852     0.852    forLoop_idx_0_134731251[0].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_134731251[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.316ns (25.463%)  route 0.926ns (74.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.243    reset_cond/M_reset_cond_in
    SLICE_X65Y64         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.858     0.858    reset_cond/clk_out1
    SLICE_X65Y64         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.316ns (25.463%)  route 0.926ns (74.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.243    reset_cond/M_reset_cond_in
    SLICE_X64Y64         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.858     0.858    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.316ns (25.463%)  route 0.926ns (74.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.243    reset_cond/M_reset_cond_in
    SLICE_X64Y64         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=367, routed)         0.858     0.858    reset_cond/clk_out1
    SLICE_X64Y64         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





