// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _copy_beta_fmem2buffe_HH_
#define _copy_beta_fmem2buffe_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct copy_beta_fmem2buffe : public sc_module {
    // Port declarations 59
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_betas_AWVALID;
    sc_in< sc_logic > m_axi_betas_AWREADY;
    sc_out< sc_lv<32> > m_axi_betas_AWADDR;
    sc_out< sc_lv<1> > m_axi_betas_AWID;
    sc_out< sc_lv<32> > m_axi_betas_AWLEN;
    sc_out< sc_lv<3> > m_axi_betas_AWSIZE;
    sc_out< sc_lv<2> > m_axi_betas_AWBURST;
    sc_out< sc_lv<2> > m_axi_betas_AWLOCK;
    sc_out< sc_lv<4> > m_axi_betas_AWCACHE;
    sc_out< sc_lv<3> > m_axi_betas_AWPROT;
    sc_out< sc_lv<4> > m_axi_betas_AWQOS;
    sc_out< sc_lv<4> > m_axi_betas_AWREGION;
    sc_out< sc_lv<1> > m_axi_betas_AWUSER;
    sc_out< sc_logic > m_axi_betas_WVALID;
    sc_in< sc_logic > m_axi_betas_WREADY;
    sc_out< sc_lv<16> > m_axi_betas_WDATA;
    sc_out< sc_lv<2> > m_axi_betas_WSTRB;
    sc_out< sc_logic > m_axi_betas_WLAST;
    sc_out< sc_lv<1> > m_axi_betas_WID;
    sc_out< sc_lv<1> > m_axi_betas_WUSER;
    sc_out< sc_logic > m_axi_betas_ARVALID;
    sc_in< sc_logic > m_axi_betas_ARREADY;
    sc_out< sc_lv<32> > m_axi_betas_ARADDR;
    sc_out< sc_lv<1> > m_axi_betas_ARID;
    sc_out< sc_lv<32> > m_axi_betas_ARLEN;
    sc_out< sc_lv<3> > m_axi_betas_ARSIZE;
    sc_out< sc_lv<2> > m_axi_betas_ARBURST;
    sc_out< sc_lv<2> > m_axi_betas_ARLOCK;
    sc_out< sc_lv<4> > m_axi_betas_ARCACHE;
    sc_out< sc_lv<3> > m_axi_betas_ARPROT;
    sc_out< sc_lv<4> > m_axi_betas_ARQOS;
    sc_out< sc_lv<4> > m_axi_betas_ARREGION;
    sc_out< sc_lv<1> > m_axi_betas_ARUSER;
    sc_in< sc_logic > m_axi_betas_RVALID;
    sc_out< sc_logic > m_axi_betas_RREADY;
    sc_in< sc_lv<16> > m_axi_betas_RDATA;
    sc_in< sc_logic > m_axi_betas_RLAST;
    sc_in< sc_lv<1> > m_axi_betas_RID;
    sc_in< sc_lv<1> > m_axi_betas_RUSER;
    sc_in< sc_lv<2> > m_axi_betas_RRESP;
    sc_in< sc_logic > m_axi_betas_BVALID;
    sc_out< sc_logic > m_axi_betas_BREADY;
    sc_in< sc_lv<2> > m_axi_betas_BRESP;
    sc_in< sc_lv<1> > m_axi_betas_BID;
    sc_in< sc_lv<1> > m_axi_betas_BUSER;
    sc_in< sc_lv<31> > betas_offset;
    sc_out< sc_lv<16> > beta_buffer_V_din;
    sc_in< sc_logic > beta_buffer_V_full_n;
    sc_out< sc_logic > beta_buffer_V_write;
    sc_in< sc_lv<10> > n;
    sc_out< sc_logic > beta_cntl_V_din;
    sc_in< sc_logic > beta_cntl_V_full_n;
    sc_out< sc_logic > beta_cntl_V_write;


    // Module declarations
    copy_beta_fmem2buffe(sc_module_name name);
    SC_HAS_PROCESS(copy_beta_fmem2buffe);

    ~copy_beta_fmem2buffe();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > betas_blk_n_AR;
    sc_signal< sc_lv<1> > tmp_fu_133_p2;
    sc_signal< sc_logic > betas_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_reg_161;
    sc_signal< sc_lv<3> > i_reg_111;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_betas_ARREADY;
    sc_signal< bool > ap_block_state1_io;
    sc_signal< sc_lv<1> > exitcond_fu_139_p2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_reg_161_pp0_iter1_reg;
    sc_signal< sc_lv<3> > i_3_fu_145_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<16> > tmp_639_reg_170;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<64> > tmp_178_fu_122_p1;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_betas_ARREADY;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_state6;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state11;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state1_io();
    void thread_ap_block_state8_pp0_stage0_iter0();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_m_axi_betas_ARREADY();
    void thread_beta_buffer_V_din();
    void thread_beta_buffer_V_write();
    void thread_beta_cntl_V_din();
    void thread_beta_cntl_V_write();
    void thread_betas_blk_n_AR();
    void thread_betas_blk_n_R();
    void thread_exitcond_fu_139_p2();
    void thread_i_3_fu_145_p2();
    void thread_m_axi_betas_ARADDR();
    void thread_m_axi_betas_ARBURST();
    void thread_m_axi_betas_ARCACHE();
    void thread_m_axi_betas_ARID();
    void thread_m_axi_betas_ARLEN();
    void thread_m_axi_betas_ARLOCK();
    void thread_m_axi_betas_ARPROT();
    void thread_m_axi_betas_ARQOS();
    void thread_m_axi_betas_ARREGION();
    void thread_m_axi_betas_ARSIZE();
    void thread_m_axi_betas_ARUSER();
    void thread_m_axi_betas_ARVALID();
    void thread_m_axi_betas_AWADDR();
    void thread_m_axi_betas_AWBURST();
    void thread_m_axi_betas_AWCACHE();
    void thread_m_axi_betas_AWID();
    void thread_m_axi_betas_AWLEN();
    void thread_m_axi_betas_AWLOCK();
    void thread_m_axi_betas_AWPROT();
    void thread_m_axi_betas_AWQOS();
    void thread_m_axi_betas_AWREGION();
    void thread_m_axi_betas_AWSIZE();
    void thread_m_axi_betas_AWUSER();
    void thread_m_axi_betas_AWVALID();
    void thread_m_axi_betas_BREADY();
    void thread_m_axi_betas_RREADY();
    void thread_m_axi_betas_WDATA();
    void thread_m_axi_betas_WID();
    void thread_m_axi_betas_WLAST();
    void thread_m_axi_betas_WSTRB();
    void thread_m_axi_betas_WUSER();
    void thread_m_axi_betas_WVALID();
    void thread_tmp_178_fu_122_p1();
    void thread_tmp_fu_133_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
