{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 20:25:07 2024 " "Info: Processing started: Wed Mar 27 20:25:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05_bonus -c lab05_bonus " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab05_bonus -c lab05_bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lab05_bonus.vhd 4 2 " "Warning: Using design file lab05_bonus.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myJKFF-arch " "Info: Found design unit 1: myJKFF-arch" {  } { { "lab05_bonus.vhd" "" { Text "C:/Users/Administrator/Downloads/lab05_bonus/lab05_bonus.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lab05_bonus-arch " "Info: Found design unit 2: lab05_bonus-arch" {  } { { "lab05_bonus.vhd" "" { Text "C:/Users/Administrator/Downloads/lab05_bonus/lab05_bonus.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 myJKFF " "Info: Found entity 1: myJKFF" {  } { { "lab05_bonus.vhd" "" { Text "C:/Users/Administrator/Downloads/lab05_bonus/lab05_bonus.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 lab05_bonus " "Info: Found entity 2: lab05_bonus" {  } { { "lab05_bonus.vhd" "" { Text "C:/Users/Administrator/Downloads/lab05_bonus/lab05_bonus.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab05_bonus " "Info: Elaborating entity \"lab05_bonus\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myJKFF myJKFF:FF0 " "Info: Elaborating entity \"myJKFF\" for hierarchy \"myJKFF:FF0\"" {  } { { "lab05_bonus.vhd" "FF0" { Text "C:/Users/Administrator/Downloads/lab05_bonus/lab05_bonus.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "myJKFF:FF0\|Q_internal myJKFF:FF0\|Q_internal~_emulated myJKFF:FF0\|Q_internal~latch " "Warning (13310): Register \"myJKFF:FF0\|Q_internal\" is converted into an equivalent circuit using register \"myJKFF:FF0\|Q_internal~_emulated\" and latch \"myJKFF:FF0\|Q_internal~latch\"" {  } { { "lab05_bonus.vhd" "" { Text "C:/Users/Administrator/Downloads/lab05_bonus/lab05_bonus.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "myJKFF:FF1\|Q_internal myJKFF:FF1\|Q_internal~_emulated myJKFF:FF0\|Q_internal~latch " "Warning (13310): Register \"myJKFF:FF1\|Q_internal\" is converted into an equivalent circuit using register \"myJKFF:FF1\|Q_internal~_emulated\" and latch \"myJKFF:FF0\|Q_internal~latch\"" {  } { { "lab05_bonus.vhd" "" { Text "C:/Users/Administrator/Downloads/lab05_bonus/lab05_bonus.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "myJKFF:FF2\|Q_internal myJKFF:FF2\|Q_internal~_emulated myJKFF:FF0\|Q_internal~latch " "Warning (13310): Register \"myJKFF:FF2\|Q_internal\" is converted into an equivalent circuit using register \"myJKFF:FF2\|Q_internal~_emulated\" and latch \"myJKFF:FF0\|Q_internal~latch\"" {  } { { "lab05_bonus.vhd" "" { Text "C:/Users/Administrator/Downloads/lab05_bonus/lab05_bonus.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "myJKFF:FF3\|Q_internal myJKFF:FF3\|Q_internal~_emulated myJKFF:FF0\|Q_internal~latch " "Warning (13310): Register \"myJKFF:FF3\|Q_internal\" is converted into an equivalent circuit using register \"myJKFF:FF3\|Q_internal~_emulated\" and latch \"myJKFF:FF0\|Q_internal~latch\"" {  } { { "lab05_bonus.vhd" "" { Text "C:/Users/Administrator/Downloads/lab05_bonus/lab05_bonus.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Info: Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Info: Implemented 13 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 20:25:08 2024 " "Info: Processing ended: Wed Mar 27 20:25:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
