{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637637652448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637637652464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 21:20:52 2021 " "Processing started: Mon Nov 22 21:20:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637637652464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637652464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637652464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637637653917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637637653917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.bdf" "" { Schematic "C:/Users/rocco/Documents/FinalBueno/Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637679354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637679354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_funcional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_funcional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_funcional-bdf_type " "Found design unit 1: unidad_funcional-bdf_type" {  } { { "unidad_funcional.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/unidad_funcional.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688416 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_funcional " "Found entity 1: unidad_funcional" {  } { { "unidad_funcional.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/unidad_funcional.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637688416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tutorial_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tutorial_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tutorial_altera-bdf_type " "Found design unit 1: tutorial_altera-bdf_type" {  } { { "tutorial_altera.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/tutorial_altera.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688479 ""} { "Info" "ISGN_ENTITY_NAME" "1 tutorial_altera " "Found entity 1: tutorial_altera" {  } { { "tutorial_altera.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/tutorial_altera.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637688479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_7SEG-hex_7seg " "Found design unit 1: HEX_7SEG-hex_7seg" {  } { { "hex_7seg.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/hex_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688604 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_7SEG " "Found entity 1: HEX_7SEG" {  } { { "hex_7seg.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/hex_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637688604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd_digit-logic " "Found design unit 1: binary_to_bcd_digit-logic" {  } { { "binary_to_bcd_digit.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/binary_to_bcd_digit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688682 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_digit " "Found entity 1: binary_to_bcd_digit" {  } { { "binary_to_bcd_digit.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/binary_to_bcd_digit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637688682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftercircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftercircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_circuit-function_table " "Found design unit 1: shifter_circuit-function_table" {  } { { "ShifterCircuit.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/ShifterCircuit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688744 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_circuit " "Found entity 1: shifter_circuit" {  } { { "ShifterCircuit.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/ShifterCircuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637688744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-bdf_type " "Found design unit 1: Practica2-bdf_type" {  } { { "Practica2.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/Practica2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688791 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Practica2.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/Practica2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637688791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4_to_1-function_table " "Found design unit 1: multiplexer_4_to_1-function_table" {  } { { "mux_4_1.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/mux_4_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688807 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4_to_1 " "Found entity 1: multiplexer_4_to_1" {  } { { "mux_4_1.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/mux_4_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637688807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logiccircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicCircuit-function_table " "Found design unit 1: LogicCircuit-function_table" {  } { { "LogicCircuit.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/LogicCircuit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688869 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicCircuit " "Found entity 1: LogicCircuit" {  } { { "LogicCircuit.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/LogicCircuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637688869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "div_freq.vhdl" "" { Text "C:/Users/rocco/Documents/FinalBueno/div_freq.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688901 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.vhdl" "" { Text "C:/Users/rocco/Documents/FinalBueno/div_freq.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637688901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_to_4-function_table " "Found design unit 1: decoder_2_to_4-function_table" {  } { { "decoder_2_4.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/decoder_2_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688963 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "decoder_2_4.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/decoder_2_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637688963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "cont2.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688994 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "cont2.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637688994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637688994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/binary_to_bcd.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689026 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/binary_to_bcd.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aritmeticcircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aritmeticcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_circuit-function_table " "Found design unit 1: arithmetic_circuit-function_table" {  } { { "AritmeticCircuit.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/AritmeticCircuit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689073 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_circuit " "Found entity 1: arithmetic_circuit" {  } { { "AritmeticCircuit.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/AritmeticCircuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-flujo1 " "Found design unit 1: instruction_memory-flujo1" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/instruction_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689119 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_fill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_fill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_fill-function_table " "Found design unit 1: zero_fill-function_table" {  } { { "zero_fill.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/zero_fill.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689119 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_fill " "Found entity 1: zero_fill" {  } { { "zero_fill.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/zero_fill.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-register_file " "Found design unit 1: register_file-register_file" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/RegisterFile.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689182 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/RegisterFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-bdf_type " "Found design unit 1: program_counter-bdf_type" {  } { { "program_counter.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/program_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689229 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/program_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica4-bdf_type " "Found design unit 1: Practica4-bdf_type" {  } { { "Practica4.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/Practica4.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689276 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica4 " "Found entity 1: Practica4" {  } { { "Practica4.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/Practica4.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_2_to_1-function_table " "Found design unit 1: multiplexer_2_to_1-function_table" {  } { { "mux_2_1.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689354 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_2_to_1 " "Found entity 1: multiplexer_2_to_1" {  } { { "mux_2_1.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/mux_2_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexadisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexaDisplay-bdf_type " "Found design unit 1: HexaDisplay-bdf_type" {  } { { "HexaDisplay.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/HexaDisplay.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689401 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexaDisplay " "Found entity 1: HexaDisplay" {  } { { "HexaDisplay.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/HexaDisplay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-extend " "Found design unit 1: extend-extend" {  } { { "extend.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/extend.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689432 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-ram_arc " "Found design unit 1: data_memory-ram_arc" {  } { { "data_memory.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/data_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689479 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_control-bdf_type " "Found design unit 1: branch_control-bdf_type" {  } { { "branch_control.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/branch_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689541 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "branch_control.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/branch_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decoder-instruction_decoder " "Found design unit 1: instruction_decoder-instruction_decoder" {  } { { "instruction_decoder.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/instruction_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689588 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/instruction_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicacion-flujo1 " "Found design unit 1: multiplicacion-flujo1" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689604 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion " "Found entity 1: multiplicacion" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637637689604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637689604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637637689901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexaDisplay HexaDisplay:inst18 " "Elaborating entity \"HexaDisplay\" for hierarchy \"HexaDisplay:inst18\"" {  } { { "Final.bdf" "inst18" { Schematic "C:/Users/rocco/Documents/FinalBueno/Final.bdf" { { -24 1176 1352 120 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637690182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_4_to_1 HexaDisplay:inst18\|multiplexer_4_to_1:b2v_inst " "Elaborating entity \"multiplexer_4_to_1\" for hierarchy \"HexaDisplay:inst18\|multiplexer_4_to_1:b2v_inst\"" {  } { { "HexaDisplay.vhd" "b2v_inst" { Text "C:/Users/rocco/Documents/FinalBueno/HexaDisplay.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637690572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_7SEG HexaDisplay:inst18\|HEX_7SEG:b2v_inst1 " "Elaborating entity \"HEX_7SEG\" for hierarchy \"HexaDisplay:inst18\|HEX_7SEG:b2v_inst1\"" {  } { { "HexaDisplay.vhd" "b2v_inst1" { Text "C:/Users/rocco/Documents/FinalBueno/HexaDisplay.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637690666 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] hex_7seg.vhd(14) " "Inferred latch for \"output\[0\]\" at hex_7seg.vhd(14)" {  } { { "hex_7seg.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/hex_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637690682 "|Final|HexaDisplay:inst18|HEX_7SEG:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] hex_7seg.vhd(14) " "Inferred latch for \"output\[1\]\" at hex_7seg.vhd(14)" {  } { { "hex_7seg.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/hex_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637690682 "|Final|HexaDisplay:inst18|HEX_7SEG:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] hex_7seg.vhd(14) " "Inferred latch for \"output\[2\]\" at hex_7seg.vhd(14)" {  } { { "hex_7seg.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/hex_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637690682 "|Final|HexaDisplay:inst18|HEX_7SEG:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] hex_7seg.vhd(14) " "Inferred latch for \"output\[3\]\" at hex_7seg.vhd(14)" {  } { { "hex_7seg.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/hex_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637690682 "|Final|HexaDisplay:inst18|HEX_7SEG:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] hex_7seg.vhd(14) " "Inferred latch for \"output\[4\]\" at hex_7seg.vhd(14)" {  } { { "hex_7seg.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/hex_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637690697 "|Final|HexaDisplay:inst18|HEX_7SEG:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] hex_7seg.vhd(14) " "Inferred latch for \"output\[5\]\" at hex_7seg.vhd(14)" {  } { { "hex_7seg.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/hex_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637690697 "|Final|HexaDisplay:inst18|HEX_7SEG:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] hex_7seg.vhd(14) " "Inferred latch for \"output\[6\]\" at hex_7seg.vhd(14)" {  } { { "hex_7seg.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/hex_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637690697 "|Final|HexaDisplay:inst18|HEX_7SEG:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 HexaDisplay:inst18\|cont2:b2v_inst2 " "Elaborating entity \"cont2\" for hierarchy \"HexaDisplay:inst18\|cont2:b2v_inst2\"" {  } { { "HexaDisplay.vhd" "b2v_inst2" { Text "C:/Users/rocco/Documents/FinalBueno/HexaDisplay.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637690760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 HexaDisplay:inst18\|decoder_2_to_4:b2v_inst4 " "Elaborating entity \"decoder_2_to_4\" for hierarchy \"HexaDisplay:inst18\|decoder_2_to_4:b2v_inst4\"" {  } { { "HexaDisplay.vhd" "b2v_inst4" { Text "C:/Users/rocco/Documents/FinalBueno/HexaDisplay.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637690822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq HexaDisplay:inst18\|div_freq:b2v_inst6 " "Elaborating entity \"div_freq\" for hierarchy \"HexaDisplay:inst18\|div_freq:b2v_inst6\"" {  } { { "HexaDisplay.vhd" "b2v_inst6" { Text "C:/Users/rocco/Documents/FinalBueno/HexaDisplay.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637690838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:inst19 " "Elaborating entity \"register_file\" for hierarchy \"register_file:inst19\"" {  } { { "Final.bdf" "inst19" { Schematic "C:/Users/rocco/Documents/FinalBueno/Final.bdf" { { -72 608 848 104 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637690885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:inst12 " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:inst12\"" {  } { { "Final.bdf" "inst12" { Schematic "C:/Users/rocco/Documents/FinalBueno/Final.bdf" { { 440 -64 176 520 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637690963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacion multiplicacion:inst3 " "Elaborating entity \"multiplicacion\" for hierarchy \"multiplicacion:inst3\"" {  } { { "Final.bdf" "inst3" { Schematic "C:/Users/rocco/Documents/FinalBueno/Final.bdf" { { 232 -48 112 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637690963 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 multiplicacion.vhd(16) " "Verilog HDL or VHDL warning at multiplicacion.vhd(16): object \"R0\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 multiplicacion.vhd(17) " "Verilog HDL or VHDL warning at multiplicacion.vhd(17): object \"R1\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 multiplicacion.vhd(18) " "Verilog HDL or VHDL warning at multiplicacion.vhd(18): object \"R2\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3 multiplicacion.vhd(19) " "Verilog HDL or VHDL warning at multiplicacion.vhd(19): object \"R3\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 multiplicacion.vhd(20) " "Verilog HDL or VHDL warning at multiplicacion.vhd(20): object \"R4\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 multiplicacion.vhd(21) " "Verilog HDL or VHDL warning at multiplicacion.vhd(21): object \"R5\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 multiplicacion.vhd(22) " "Verilog HDL or VHDL warning at multiplicacion.vhd(22): object \"R6\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 multiplicacion.vhd(23) " "Verilog HDL or VHDL warning at multiplicacion.vhd(23): object \"R7\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVA multiplicacion.vhd(24) " "Verilog HDL or VHDL warning at multiplicacion.vhd(24): object \"MOVA\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INC multiplicacion.vhd(25) " "Verilog HDL or VHDL warning at multiplicacion.vhd(25): object \"INC\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEC multiplicacion.vhd(28) " "Verilog HDL or VHDL warning at multiplicacion.vhd(28): object \"DEC\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OOR multiplicacion.vhd(30) " "Verilog HDL or VHDL warning at multiplicacion.vhd(30): object \"OOR\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ORX multiplicacion.vhd(31) " "Verilog HDL or VHDL warning at multiplicacion.vhd(31): object \"ORX\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NNO multiplicacion.vhd(32) " "Verilog HDL or VHDL warning at multiplicacion.vhd(32): object \"NNO\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVB multiplicacion.vhd(33) " "Verilog HDL or VHDL warning at multiplicacion.vhd(33): object \"MOVB\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADI multiplicacion.vhd(37) " "Verilog HDL or VHDL warning at multiplicacion.vhd(37): object \"ADI\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ST multiplicacion.vhd(39) " "Verilog HDL or VHDL warning at multiplicacion.vhd(39): object \"ST\" assigned a value but never read" {  } { { "multiplicacion.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/multiplicacion.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637637691010 "|Final|multiplicacion:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst\"" {  } { { "Final.bdf" "inst" { Schematic "C:/Users/rocco/Documents/FinalBueno/Final.bdf" { { 56 -72 160 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637691026 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC program_counter.vhd(37) " "VHDL Process Statement warning at program_counter.vhd(37): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "C:/Users/rocco/Documents/FinalBueno/program_counter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637637691026 "|Final|program_counter:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:inst1 " "Elaborating entity \"extend\" for hierarchy \"extend:inst1\"" {  } { { "Final.bdf" "inst1" { Schematic "C:/Users/rocco/Documents/FinalBueno/Final.bdf" { { -104 -56 128 -24 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637691057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control branch_control:inst8 " "Elaborating entity \"branch_control\" for hierarchy \"branch_control:inst8\"" {  } { { "Final.bdf" "inst8" { Schematic "C:/Users/rocco/Documents/FinalBueno/Final.bdf" { { 72 -304 -152 216 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637691088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_funcional unidad_funcional:inst14 " "Elaborating entity \"unidad_funcional\" for hierarchy \"unidad_funcional:inst14\"" {  } { { "Final.bdf" "inst14" { Schematic "C:/Users/rocco/Documents/FinalBueno/Final.bdf" { { 376 720 880 488 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637691104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicCircuit unidad_funcional:inst14\|LogicCircuit:b2v_logic " "Elaborating entity \"LogicCircuit\" for hierarchy \"unidad_funcional:inst14\|LogicCircuit:b2v_logic\"" {  } { { "unidad_funcional.vhd" "b2v_logic" { Text "C:/Users/rocco/Documents/FinalBueno/unidad_funcional.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637691119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_circuit unidad_funcional:inst14\|shifter_circuit:b2v_shifter_circuit " "Elaborating entity \"shifter_circuit\" for hierarchy \"unidad_funcional:inst14\|shifter_circuit:b2v_shifter_circuit\"" {  } { { "unidad_funcional.vhd" "b2v_shifter_circuit" { Text "C:/Users/rocco/Documents/FinalBueno/unidad_funcional.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637691135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_circuit unidad_funcional:inst14\|arithmetic_circuit:b2v_arithmetic " "Elaborating entity \"arithmetic_circuit\" for hierarchy \"unidad_funcional:inst14\|arithmetic_circuit:b2v_arithmetic\"" {  } { { "unidad_funcional.vhd" "b2v_arithmetic" { Text "C:/Users/rocco/Documents/FinalBueno/unidad_funcional.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637691151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_2_to_1 unidad_funcional:inst14\|multiplexer_2_to_1:b2v_multiplexer_2_to_1 " "Elaborating entity \"multiplexer_2_to_1\" for hierarchy \"unidad_funcional:inst14\|multiplexer_2_to_1:b2v_multiplexer_2_to_1\"" {  } { { "unidad_funcional.vhd" "b2v_multiplexer_2_to_1" { Text "C:/Users/rocco/Documents/FinalBueno/unidad_funcional.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637691182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_2_to_1 multiplexer_2_to_1:inst16 " "Elaborating entity \"multiplexer_2_to_1\" for hierarchy \"multiplexer_2_to_1:inst16\"" {  } { { "Final.bdf" "inst16" { Schematic "C:/Users/rocco/Documents/FinalBueno/Final.bdf" { { 184 704 864 296 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637691197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_fill zero_fill:inst20 " "Elaborating entity \"zero_fill\" for hierarchy \"zero_fill:inst20\"" {  } { { "Final.bdf" "inst20" { Schematic "C:/Users/rocco/Documents/FinalBueno/Final.bdf" { { 280 232 416 360 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637691213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:inst15 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:inst15\"" {  } { { "Final.bdf" "inst15" { Schematic "C:/Users/rocco/Documents/FinalBueno/Final.bdf" { { 272 1000 1224 416 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637691213 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637637719970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637637729507 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637637729507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7923 " "Implemented 7923 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637637731936 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637637731936 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7906 " "Implemented 7906 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637637731936 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637637731936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637637732077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 21:22:12 2021 " "Processing ended: Mon Nov 22 21:22:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637637732077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637637732077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637637732077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637637732077 ""}
