$date
	Thu Feb 01 15:20:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! O $end
$var reg 4 " I [3:0] $end
$scope module U1 $end
$var wire 4 # IN [3:0] $end
$var wire 1 ! OUT $end
$var wire 1 $ a0 $end
$var wire 1 % a1 $end
$var wire 1 & a2 $end
$var wire 1 ' a3 $end
$var wire 1 ( a4 $end
$var wire 4 ) _IN [3:0] $end
$upscope $end
$scope begin GTKWAVE $end
$upscope $end
$scope begin stimmychecks $end
$var reg 5 * stimmyVect [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
bx )
x(
x'
x&
x%
x$
bx #
bx "
x!
$end
#10
1!
1$
b1111 )
0%
0&
0'
0(
b1 *
b0 "
b0 #
#20
0$
b1110 )
1(
b10 *
b1 "
b1 #
#30
1'
1!
b1101 )
0(
b11 *
b10 "
b10 #
#40
0!
0'
b1100 )
b100 *
b11 "
b11 #
#50
1!
1&
b1011 )
b101 *
b100 "
b100 #
#60
0!
0&
b1010 )
b110 *
b101 "
b101 #
#70
b1001 )
b111 *
b110 "
b110 #
#80
b1000 )
b1000 *
b111 "
b111 #
#90
1!
1%
b111 )
b1001 *
b1000 "
b1000 #
#100
0!
0%
b110 )
b1010 *
b1001 "
b1001 #
#110
b101 )
b1011 *
b1010 "
b1010 #
#120
b100 )
b1100 *
b1011 "
b1011 #
#130
b11 )
b1101 *
b1100 "
b1100 #
#140
b10 )
b1110 *
b1101 "
b1101 #
#150
b1 )
b1111 *
b1110 "
b1110 #
#160
b0 )
b10000 *
b1111 "
b1111 #
