Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Sep 17 13:43:35 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BF_Test2_wrapper_timing_summary_routed.rpt -pb BF_Test2_wrapper_timing_summary_routed.pb -rpx BF_Test2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BF_Test2_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.993        0.000                      0                 3813        0.117        0.000                      0                 3813       41.160        0.000                       0                  1373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        73.993        0.000                      0                 3352        0.117        0.000                      0                 3352       41.160        0.000                       0                  1373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             77.220        0.000                      0                  461        0.853        0.000                      0                  461  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       73.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.993ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 2.713ns (29.202%)  route 6.578ns (70.798%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.624     5.168    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.584     6.171    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.983 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.983    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.306 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=72, routed)          1.901     9.206    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X15Y29         LUT5 (Prop_lut5_I2_O)        0.306     9.512 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_132/O
                         net (fo=2, routed)           0.916    10.429    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_132_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_25/O
                         net (fo=2, routed)           0.580    11.133    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_25_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.257 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_12/O
                         net (fo=4, routed)           1.342    12.599    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_12_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.124    12.723 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_5/O
                         net (fo=1, routed)           0.986    13.709    Func_test1_i/TM_packet_sender_0/U0/in18[5]
    SLICE_X3Y24          LUT3 (Prop_lut3_I2_O)        0.154    13.863 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_2/O
                         net (fo=1, routed)           0.268    14.132    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_2_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.327    14.459 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    14.459    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.502    88.197    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/C
                         clock pessimism              0.259    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.031    88.452    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         88.452    
                         arrival time                         -14.459    
  -------------------------------------------------------------------
                         slack                                 73.993    

Slack (MET) :             74.337ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 2.853ns (31.902%)  route 6.090ns (68.098%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.624     5.168    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.584     6.171    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.983 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.983    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.306 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=72, routed)          1.935     9.241    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X10Y32         LUT5 (Prop_lut5_I1_O)        0.306     9.547 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_341/O
                         net (fo=1, routed)           0.000     9.547    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_341_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     9.761 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_140/O
                         net (fo=1, routed)           0.000     9.761    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_140_n_0
    SLICE_X10Y32         MUXF8 (Prop_muxf8_I1_O)      0.088     9.849 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_58/O
                         net (fo=3, routed)           1.135    10.983    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_58_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I3_O)        0.319    11.302 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_12/O
                         net (fo=2, routed)           1.192    12.494    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_12_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124    12.618 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_5/O
                         net (fo=1, routed)           0.819    13.437    Func_test1_i/TM_packet_sender_0/U0/in18[1]
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.124    13.561 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_2/O
                         net (fo=1, routed)           0.426    13.987    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_2_n_0
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    14.111 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    14.111    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.500    88.195    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X4Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/C
                         clock pessimism              0.259    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X4Y24          FDRE (Setup_fdre_C_D)        0.029    88.448    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         88.448    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                 74.337    

Slack (MET) :             74.449ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 2.713ns (30.717%)  route 6.119ns (69.283%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.624     5.168    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.584     6.171    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.983 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.983    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.306 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=72, routed)          1.901     9.206    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X15Y29         LUT5 (Prop_lut5_I2_O)        0.306     9.512 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_132/O
                         net (fo=2, routed)           0.916    10.429    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_132_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_25/O
                         net (fo=2, routed)           0.580    11.133    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_25_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.257 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_12/O
                         net (fo=4, routed)           1.098    12.355    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_12_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.124    12.479 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_5/O
                         net (fo=1, routed)           0.602    13.081    Func_test1_i/TM_packet_sender_0/U0/in18[3]
    SLICE_X4Y24          LUT3 (Prop_lut3_I2_O)        0.149    13.230 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_2/O
                         net (fo=1, routed)           0.439    13.668    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_2_n_0
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.332    14.000 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    14.000    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.500    88.195    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X4Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/C
                         clock pessimism              0.259    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X4Y24          FDRE (Setup_fdre_C_D)        0.031    88.450    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.450    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                 74.449    

Slack (MET) :             74.481ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 2.713ns (30.826%)  route 6.088ns (69.174%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.624     5.168    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.584     6.171    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.983 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.983    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.306 f  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=72, routed)          1.739     9.044    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.306     9.350 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152/O
                         net (fo=2, routed)           1.103    10.454    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.578 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           0.676    11.254    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124    11.378 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12/O
                         net (fo=4, routed)           0.950    12.328    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_12_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.124    12.452 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_5/O
                         net (fo=1, routed)           0.602    13.054    Func_test1_i/TM_packet_sender_0/U0/in18[6]
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.149    13.203 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2/O
                         net (fo=1, routed)           0.434    13.637    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2_n_0
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.332    13.969 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    13.969    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.500    88.195    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X5Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/C
                         clock pessimism              0.259    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.031    88.450    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         88.450    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                 74.481    

Slack (MET) :             74.506ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.824ns (32.004%)  route 6.000ns (67.996%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.624     5.168    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.584     6.171    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.983 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.983    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.222 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[2]
                         net (fo=72, routed)          2.084     9.306    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_5
    SLICE_X13Y32         LUT5 (Prop_lut5_I3_O)        0.327     9.633 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_151/O
                         net (fo=1, routed)           0.829    10.462    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_151_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.332    10.794 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_63/O
                         net (fo=1, routed)           0.495    11.289    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_63_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.413 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_22/O
                         net (fo=1, routed)           1.005    12.418    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_22_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I3_O)        0.124    12.542 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_10/O
                         net (fo=1, routed)           0.575    13.117    Func_test1_i/TM_packet_sender_0/U0/in18[7]
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.120    13.237 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_5/O
                         net (fo=1, routed)           0.428    13.665    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_5_n_0
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.327    13.992 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3/O
                         net (fo=1, routed)           0.000    13.992    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3_n_0
    SLICE_X2Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.502    88.197    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X2Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/C
                         clock pessimism              0.259    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X2Y24          FDRE (Setup_fdre_C_D)        0.077    88.498    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         88.498    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                 74.506    

Slack (MET) :             74.540ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 2.480ns (28.369%)  route 6.262ns (71.631%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.624     5.168    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.584     6.171    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.983 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.983    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.306 f  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=72, routed)          1.739     9.044    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.306     9.350 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152/O
                         net (fo=2, routed)           1.103    10.454    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.578 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           0.666    11.244    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124    11.368 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12/O
                         net (fo=3, routed)           1.252    12.620    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.744 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_5/O
                         net (fo=1, routed)           0.638    13.382    Func_test1_i/TM_packet_sender_0/U0/in18[0]
    SLICE_X4Y24          LUT3 (Prop_lut3_I2_O)        0.124    13.506 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2/O
                         net (fo=1, routed)           0.280    13.786    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2_n_0
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.910 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    13.910    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.500    88.195    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X4Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/C
                         clock pessimism              0.259    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X4Y24          FDRE (Setup_fdre_C_D)        0.031    88.450    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         88.450    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                 74.540    

Slack (MET) :             74.880ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 2.480ns (29.526%)  route 5.919ns (70.474%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.624     5.168    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.584     6.171    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.983 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.983    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.306 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=72, routed)          1.901     9.206    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X15Y29         LUT5 (Prop_lut5_I2_O)        0.306     9.512 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_132/O
                         net (fo=2, routed)           0.916    10.429    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_132_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_25/O
                         net (fo=2, routed)           0.580    11.133    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_25_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.257 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_12/O
                         net (fo=4, routed)           1.096    12.353    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_12_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.124    12.477 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_5/O
                         net (fo=1, routed)           0.439    12.916    Func_test1_i/TM_packet_sender_0/U0/in18[4]
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.124    13.040 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_2/O
                         net (fo=1, routed)           0.403    13.443    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_2_n_0
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.567 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    13.567    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1_n_0
    SLICE_X5Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.500    88.195    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X5Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/C
                         clock pessimism              0.259    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.029    88.448    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         88.448    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                 74.880    

Slack (MET) :             75.073ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 2.480ns (30.213%)  route 5.728ns (69.787%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.624     5.168    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.584     6.171    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.983 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.983    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_23_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.306 f  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/O[1]
                         net (fo=72, routed)          1.739     9.044    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_6
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.306     9.350 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152/O
                         net (fo=2, routed)           1.103    10.454    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_152_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.578 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25/O
                         net (fo=2, routed)           0.666    11.244    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_25_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124    11.368 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12/O
                         net (fo=3, routed)           0.888    12.255    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_12_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124    12.379 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_5/O
                         net (fo=1, routed)           0.594    12.974    Func_test1_i/TM_packet_sender_0/U0/in18[2]
    SLICE_X3Y24          LUT3 (Prop_lut3_I2_O)        0.124    13.098 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2/O
                         net (fo=1, routed)           0.154    13.252    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.124    13.376 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1/O
                         net (fo=1, routed)           0.000    13.376    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.502    88.197    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y24          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/C
                         clock pessimism              0.259    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.029    88.450    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         88.450    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                 75.073    

Slack (MET) :             76.118ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 3.387ns (48.709%)  route 3.567ns (51.291%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.624     5.168    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X1Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419     5.587 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[6]/Q
                         net (fo=4, routed)           0.694     6.281    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[6]
    SLICE_X2Y28          LUT1 (Prop_lut1_I0_O)        0.299     6.580 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_27/O
                         net (fo=1, routed)           0.000     6.580    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_27_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.113 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.113    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.436 f  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_18/O[1]
                         net (fo=1, routed)           0.951     8.387    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_18_n_6
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.306     8.693 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_23/O
                         net (fo=1, routed)           0.000     8.693    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_23_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.225 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.225    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.339    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.567 f  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_4/CO[2]
                         net (fo=2, routed)           0.614    10.181    Func_test1_i/TM_packet_sender_0/U0/bit_cnt1
    SLICE_X1Y25          LUT3 (Prop_lut3_I2_O)        0.307    10.488 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_3/O
                         net (fo=1, routed)           0.436    10.924    Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_3_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I2_O)        0.326    11.250 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_1/O
                         net (fo=33, routed)          0.871    12.121    Func_test1_i/TM_packet_sender_0/U0/bit_cnt
    SLICE_X3Y33          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.512    88.207    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y33          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[21]/C
                         clock pessimism              0.273    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.205    88.240    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         88.240    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                 76.118    

Slack (MET) :             76.118ns  (required time - arrival time)
  Source:                 Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 3.387ns (48.709%)  route 3.567ns (51.291%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.624     5.168    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X1Y28          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.419     5.587 f  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[6]/Q
                         net (fo=4, routed)           0.694     6.281    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[6]
    SLICE_X2Y28          LUT1 (Prop_lut1_I0_O)        0.299     6.580 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_27/O
                         net (fo=1, routed)           0.000     6.580    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_27_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.113 r  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.113    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_11_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.436 f  Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_18/O[1]
                         net (fo=1, routed)           0.951     8.387    Func_test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_18_n_6
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.306     8.693 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_23/O
                         net (fo=1, routed)           0.000     8.693    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_23_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.225 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.225    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.339 r  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.339    Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.567 f  Func_test1_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_4/CO[2]
                         net (fo=2, routed)           0.614    10.181    Func_test1_i/TM_packet_sender_0/U0/bit_cnt1
    SLICE_X1Y25          LUT3 (Prop_lut3_I2_O)        0.307    10.488 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_3/O
                         net (fo=1, routed)           0.436    10.924    Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_3_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I2_O)        0.326    11.250 r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt[31]_i_1/O
                         net (fo=33, routed)          0.871    12.121    Func_test1_i/TM_packet_sender_0/U0/bit_cnt
    SLICE_X3Y33          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.512    88.207    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X3Y33          FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[22]/C
                         clock pessimism              0.273    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.205    88.240    Func_test1_i/TM_packet_sender_0/U0/bit_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         88.240    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                 76.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.553     1.457    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y24         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/Q
                         net (fo=2, routed)           0.065     1.663    Func_test1_i/I2Cmod_0/U0/data_rx[3]
    SLICE_X14Y24         FDCE                                         r  Func_test1_i/I2Cmod_0/U0/data_rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.820     1.969    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y24         FDCE                                         r  Func_test1_i/I2Cmod_0/U0/data_rd_reg[3]/C
                         clock pessimism             -0.499     1.470    
    SLICE_X14Y24         FDCE (Hold_fdce_C_D)         0.076     1.546    Func_test1_i/I2Cmod_0/U0/data_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Func_test1_i/Read7_0/U0/data_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read7_0/U0/data_prev_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.255%)  route 0.078ns (35.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.564     1.468    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Func_test1_i/Read7_0/U0/data_buf_reg[1]/Q
                         net (fo=4, routed)           0.078     1.687    Func_test1_i/Read7_0/U0/in12[10]
    SLICE_X14Y38         FDCE                                         r  Func_test1_i/Read7_0/U0/data_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.834     1.983    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X14Y38         FDCE                                         r  Func_test1_i/Read7_0/U0/data_prev_reg[1]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X14Y38         FDCE (Hold_fdce_C_D)         0.076     1.557    Func_test1_i/Read7_0/U0/data_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_formatter_0/U0/BF_packet_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.562     1.466    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X9Y36          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[122]/Q
                         net (fo=1, routed)           0.087     1.694    Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg_n_0_[122]
    SLICE_X8Y36          LUT2 (Prop_lut2_I0_O)        0.048     1.742 r  Func_test1_i/BF_formatter_0/U0/BF_packet[122]_i_1/O
                         net (fo=1, routed)           0.000     1.742    Func_test1_i/BF_formatter_0/U0/BF_packet[122]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.831     1.980    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X8Y36          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[122]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.131     1.610    Func_test1_i/BF_formatter_0/U0/BF_packet_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_formatter_0/U0/RTC_data_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_formatter_0/U0/BF_packet_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.553     1.457    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X9Y25          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/RTC_data_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  Func_test1_i/BF_formatter_0/U0/RTC_data_i_reg[22]/Q
                         net (fo=1, routed)           0.080     1.678    Func_test1_i/BF_formatter_0/U0/RTC_data_i_reg_n_0_[22]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.045     1.723 r  Func_test1_i/BF_formatter_0/U0/BF_packet[220]_i_1/O
                         net (fo=1, routed)           0.000     1.723    Func_test1_i/BF_formatter_0/U0/BF_packet[220]_i_1_n_0
    SLICE_X8Y25          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.820     1.969    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X8Y25          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[220]/C
                         clock pessimism             -0.499     1.470    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.121     1.591    Func_test1_i/BF_formatter_0/U0/BF_packet_reg[220]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Func_test1_i/Write7_0/U0/A_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.566     1.470    Func_test1_i/Write7_0/U0/sysclk
    SLICE_X11Y44         FDCE                                         r  Func_test1_i/Write7_0/U0/A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Func_test1_i/Write7_0/U0/A_reg[6]/Q
                         net (fo=1, routed)           0.080     1.691    Func_test1_i/RW_ROUTER4_0/U0/A_write[6]
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.736 r  Func_test1_i/RW_ROUTER4_0/U0/A[6]_i_1/O
                         net (fo=1, routed)           0.000     1.736    Func_test1_i/RW_ROUTER4_0/U0/p_1_in[6]
    SLICE_X10Y44         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.836     1.985    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y44         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/C
                         clock pessimism             -0.502     1.483    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.121     1.604    Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_formatter_0/U0/BF_packet_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.560     1.464    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X13Y32         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[113]/Q
                         net (fo=1, routed)           0.087     1.692    Func_test1_i/TM_packet_sender_0/U0/i_BF_data[113]
    SLICE_X12Y32         LUT2 (Prop_lut2_I0_O)        0.048     1.740 r  Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i[113]_i_1/O
                         net (fo=1, routed)           0.000     1.740    Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i[113]_i_1_n_0
    SLICE_X12Y32         FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.828     1.977    Func_test1_i/TM_packet_sender_0/U0/clk
    SLICE_X12Y32         FDRE                                         r  Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i_reg[113]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.131     1.608    Func_test1_i/TM_packet_sender_0/U0/i_BF_data_i_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.561     1.465    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X15Y33         FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/Q
                         net (fo=1, routed)           0.087     1.693    Func_test1_i/BF_formatter_0/U0/SRAM_data[105]
    SLICE_X14Y33         LUT2 (Prop_lut2_I0_O)        0.048     1.741 r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i[105]_i_1/O
                         net (fo=1, routed)           0.000     1.741    Func_test1_i/BF_formatter_0/U0/SRAM_data_i[105]
    SLICE_X14Y33         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.829     1.978    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X14Y33         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[105]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.131     1.609    Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[159]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.558     1.462    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X11Y30         FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[159]/Q
                         net (fo=1, routed)           0.089     1.692    Func_test1_i/BF_formatter_0/U0/SRAM_data[159]
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.049     1.741 r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i[159]_i_1/O
                         net (fo=1, routed)           0.000     1.741    Func_test1_i/BF_formatter_0/U0/SRAM_data_i[159]
    SLICE_X10Y30         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.826     1.975    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X10Y30         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[159]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.131     1.606    Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[159]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.561     1.465    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X15Y33         FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[111]/Q
                         net (fo=1, routed)           0.089     1.695    Func_test1_i/BF_formatter_0/U0/SRAM_data[111]
    SLICE_X14Y33         LUT2 (Prop_lut2_I0_O)        0.049     1.744 r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i[111]_i_1/O
                         net (fo=1, routed)           0.000     1.744    Func_test1_i/BF_formatter_0/U0/SRAM_data_i[111]
    SLICE_X14Y33         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.829     1.978    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X14Y33         FDRE                                         r  Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[111]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.131     1.609    Func_test1_i/BF_formatter_0/U0/SRAM_data_i_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Func_test1_i/BF_formatter_0/U0/RTC_data_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_formatter_0/U0/BF_packet_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.553     1.457    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X9Y25          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/RTC_data_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  Func_test1_i/BF_formatter_0/U0/RTC_data_i_reg[10]/Q
                         net (fo=1, routed)           0.087     1.685    Func_test1_i/BF_formatter_0/U0/RTC_data_i_reg_n_0_[10]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.045     1.730 r  Func_test1_i/BF_formatter_0/U0/BF_packet[208]_i_1/O
                         net (fo=1, routed)           0.000     1.730    Func_test1_i/BF_formatter_0/U0/BF_packet[208]_i_1_n_0
    SLICE_X8Y25          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.820     1.969    Func_test1_i/BF_formatter_0/U0/clk
    SLICE_X8Y25          FDRE                                         r  Func_test1_i/BF_formatter_0/U0/BF_packet_reg[208]/C
                         clock pessimism             -0.499     1.470    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.120     1.590    Func_test1_i/BF_formatter_0/U0/BF_packet_reg[208]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y37    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y31   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X15Y34   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X15Y33   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X15Y34   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y35   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[107]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X11Y38   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[108]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X15Y33   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[109]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X12Y30   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y37    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y37    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y31   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y31   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X15Y34   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X15Y34   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X15Y33   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X15Y33   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X15Y34   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X15Y34   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y37    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y37    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y31   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y31   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X15Y34   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X15Y34   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X15Y33   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X15Y33   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X15Y34   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X15Y34   Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.853ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.220ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.635ns (11.741%)  route 4.773ns (88.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.639     5.183    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          1.511     7.212    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.117     7.329 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.263    10.591    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X4Y30          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.506    88.201    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X4Y30          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X4Y30          FDCE (Recov_fdce_C_CLR)     -0.613    87.812    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]
  -------------------------------------------------------------------
                         required time                         87.812    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                 77.220    

Slack (MET) :             77.220ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.635ns (11.741%)  route 4.773ns (88.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.639     5.183    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          1.511     7.212    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.117     7.329 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.263    10.591    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X4Y30          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.506    88.201    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X4Y30          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X4Y30          FDCE (Recov_fdce_C_CLR)     -0.613    87.812    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]
  -------------------------------------------------------------------
                         required time                         87.812    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                 77.220    

Slack (MET) :             77.220ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[174]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.635ns (11.741%)  route 4.773ns (88.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.639     5.183    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          1.511     7.212    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.117     7.329 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.263    10.591    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X4Y30          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[174]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.506    88.201    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X4Y30          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[174]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X4Y30          FDCE (Recov_fdce_C_CLR)     -0.613    87.812    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[174]
  -------------------------------------------------------------------
                         required time                         87.812    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                 77.220    

Slack (MET) :             77.220ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[175]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.635ns (11.741%)  route 4.773ns (88.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.639     5.183    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          1.511     7.212    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.117     7.329 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.263    10.591    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X4Y30          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[175]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.506    88.201    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X4Y30          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[175]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X4Y30          FDCE (Recov_fdce_C_CLR)     -0.613    87.812    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[175]
  -------------------------------------------------------------------
                         required time                         87.812    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                 77.220    

Slack (MET) :             77.253ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[172]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.635ns (11.806%)  route 4.744ns (88.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.639     5.183    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          1.511     7.212    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.117     7.329 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.233    10.562    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X4Y32          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[172]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.509    88.204    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[172]/C
                         clock pessimism              0.259    88.463    
                         clock uncertainty           -0.035    88.428    
    SLICE_X4Y32          FDCE (Recov_fdce_C_CLR)     -0.613    87.815    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[172]
  -------------------------------------------------------------------
                         required time                         87.815    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                 77.253    

Slack (MET) :             77.253ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[173]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.635ns (11.806%)  route 4.744ns (88.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.639     5.183    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          1.511     7.212    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.117     7.329 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.233    10.562    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X4Y32          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[173]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.509    88.204    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[173]/C
                         clock pessimism              0.259    88.463    
                         clock uncertainty           -0.035    88.428    
    SLICE_X4Y32          FDCE (Recov_fdce_C_CLR)     -0.613    87.815    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[173]
  -------------------------------------------------------------------
                         required time                         87.815    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                 77.253    

Slack (MET) :             77.253ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[176]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.635ns (11.806%)  route 4.744ns (88.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.639     5.183    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          1.511     7.212    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.117     7.329 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.233    10.562    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X4Y32          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[176]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.509    88.204    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[176]/C
                         clock pessimism              0.259    88.463    
                         clock uncertainty           -0.035    88.428    
    SLICE_X4Y32          FDCE (Recov_fdce_C_CLR)     -0.613    87.815    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[176]
  -------------------------------------------------------------------
                         required time                         87.815    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                 77.253    

Slack (MET) :             77.253ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[177]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.635ns (11.806%)  route 4.744ns (88.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.639     5.183    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          1.511     7.212    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.117     7.329 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.233    10.562    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X4Y32          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[177]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.509    88.204    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[177]/C
                         clock pessimism              0.259    88.463    
                         clock uncertainty           -0.035    88.428    
    SLICE_X4Y32          FDCE (Recov_fdce_C_CLR)     -0.613    87.815    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[177]
  -------------------------------------------------------------------
                         required time                         87.815    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                 77.253    

Slack (MET) :             77.289ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[128]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.635ns (11.850%)  route 4.724ns (88.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 88.206 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.639     5.183    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          1.511     7.212    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.117     7.329 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.213    10.542    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X3Y32          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[128]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.511    88.206    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X3Y32          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[128]/C
                         clock pessimism              0.273    88.479    
                         clock uncertainty           -0.035    88.444    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.613    87.831    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[128]
  -------------------------------------------------------------------
                         required time                         87.831    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 77.289    

Slack (MET) :             77.289ns  (required time - arrival time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[129]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.635ns (11.850%)  route 4.724ns (88.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 88.206 - 83.330 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.639     5.183    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          1.511     7.212    Func_test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.117     7.329 f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.213    10.542    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X3Y32          FDCE                                         f  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[129]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.511    88.206    Func_test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X3Y32          FDCE                                         r  Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[129]/C
                         clock pessimism              0.273    88.479    
                         clock uncertainty           -0.035    88.444    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.613    87.831    Func_test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[129]
  -------------------------------------------------------------------
                         required time                         87.831    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 77.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.941%)  route 0.567ns (73.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.596     1.500    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          0.373     2.037    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X2Y44          LUT1 (Prop_lut1_I0_O)        0.045     2.082 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.193     2.275    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X3Y44          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.866     2.015    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X3Y44          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[0]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X3Y44          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.941%)  route 0.567ns (73.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.596     1.500    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          0.373     2.037    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X2Y44          LUT1 (Prop_lut1_I0_O)        0.045     2.082 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.193     2.275    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X3Y44          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.866     2.015    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X3Y44          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[1]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X3Y44          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.941%)  route 0.567ns (73.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.596     1.500    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          0.373     2.037    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X2Y44          LUT1 (Prop_lut1_I0_O)        0.045     2.082 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.193     2.275    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X3Y44          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.866     2.015    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X3Y44          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[2]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X3Y44          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.941%)  route 0.567ns (73.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.596     1.500    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          0.373     2.037    Func_test1_i/Pulse_Per_Second_0/U0/reset_n
    SLICE_X2Y44          LUT1 (Prop_lut1_I0_O)        0.045     2.082 f  Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1/O
                         net (fo=27, routed)          0.193     2.275    Func_test1_i/Pulse_Per_Second_0/U0/o_pulse_i_1_n_0
    SLICE_X3Y44          FDCE                                         f  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.866     2.015    Func_test1_i/Pulse_Per_Second_0/U0/sysclk
    SLICE_X3Y44          FDCE                                         r  Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[3]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X3Y44          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    Func_test1_i/Pulse_Per_Second_0/U0/sec_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read7_0/U0/A_buf_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.207ns (28.033%)  route 0.531ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.596     1.500    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          0.373     2.037    Func_test1_i/Read7_0/U0/reset_n
    SLICE_X2Y44          LUT1 (Prop_lut1_I0_O)        0.043     2.080 f  Func_test1_i/Read7_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.158     2.238    Func_test1_i/Read7_0/U0/read_complete_i_2_n_0
    SLICE_X7Y40          FDCE                                         f  Func_test1_i/Read7_0/U0/A_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.863     2.012    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X7Y40          FDCE                                         r  Func_test1_i/Read7_0/U0/A_buf_reg[0]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.158     1.375    Func_test1_i/Read7_0/U0/A_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read7_0/U0/A_buf_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.207ns (28.033%)  route 0.531ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.596     1.500    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          0.373     2.037    Func_test1_i/Read7_0/U0/reset_n
    SLICE_X2Y44          LUT1 (Prop_lut1_I0_O)        0.043     2.080 f  Func_test1_i/Read7_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.158     2.238    Func_test1_i/Read7_0/U0/read_complete_i_2_n_0
    SLICE_X7Y40          FDCE                                         f  Func_test1_i/Read7_0/U0/A_buf_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.863     2.012    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X7Y40          FDCE                                         r  Func_test1_i/Read7_0/U0/A_buf_reg[11]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.158     1.375    Func_test1_i/Read7_0/U0/A_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read7_0/U0/A_buf_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.207ns (28.033%)  route 0.531ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.596     1.500    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          0.373     2.037    Func_test1_i/Read7_0/U0/reset_n
    SLICE_X2Y44          LUT1 (Prop_lut1_I0_O)        0.043     2.080 f  Func_test1_i/Read7_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.158     2.238    Func_test1_i/Read7_0/U0/read_complete_i_2_n_0
    SLICE_X7Y40          FDCE                                         f  Func_test1_i/Read7_0/U0/A_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.863     2.012    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X7Y40          FDCE                                         r  Func_test1_i/Read7_0/U0/A_buf_reg[1]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.158     1.375    Func_test1_i/Read7_0/U0/A_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read7_0/U0/A_buf_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.207ns (28.033%)  route 0.531ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.596     1.500    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          0.373     2.037    Func_test1_i/Read7_0/U0/reset_n
    SLICE_X2Y44          LUT1 (Prop_lut1_I0_O)        0.043     2.080 f  Func_test1_i/Read7_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.158     2.238    Func_test1_i/Read7_0/U0/read_complete_i_2_n_0
    SLICE_X7Y40          FDCE                                         f  Func_test1_i/Read7_0/U0/A_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.863     2.012    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X7Y40          FDCE                                         r  Func_test1_i/Read7_0/U0/A_buf_reg[2]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.158     1.375    Func_test1_i/Read7_0/U0/A_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read7_0/U0/A_buf_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.207ns (28.033%)  route 0.531ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.596     1.500    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          0.373     2.037    Func_test1_i/Read7_0/U0/reset_n
    SLICE_X2Y44          LUT1 (Prop_lut1_I0_O)        0.043     2.080 f  Func_test1_i/Read7_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.158     2.238    Func_test1_i/Read7_0/U0/read_complete_i_2_n_0
    SLICE_X7Y40          FDCE                                         f  Func_test1_i/Read7_0/U0/A_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.863     2.012    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X7Y40          FDCE                                         r  Func_test1_i/Read7_0/U0/A_buf_reg[3]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.158     1.375    Func_test1_i/Read7_0/U0/A_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Func_test1_i/Read7_0/U0/A_buf_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.207ns (28.033%)  route 0.531ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.596     1.500    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Func_test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=78, routed)          0.373     2.037    Func_test1_i/Read7_0/U0/reset_n
    SLICE_X2Y44          LUT1 (Prop_lut1_I0_O)        0.043     2.080 f  Func_test1_i/Read7_0/U0/read_complete_i_2/O
                         net (fo=119, routed)         0.158     2.238    Func_test1_i/Read7_0/U0/read_complete_i_2_n_0
    SLICE_X7Y40          FDCE                                         f  Func_test1_i/Read7_0/U0/A_buf_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.863     2.012    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X7Y40          FDCE                                         r  Func_test1_i/Read7_0/U0/A_buf_reg[5]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.158     1.375    Func_test1_i/Read7_0/U0/A_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.863    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Func_test1_i/I2Cmod_0/U0/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.501ns  (logic 4.475ns (38.909%)  route 7.026ns (61.091%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.551     5.095    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y23         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419     5.514 r  Func_test1_i/I2Cmod_0/U0/data_clk_prev_reg/Q
                         net (fo=11, routed)          0.874     6.387    Func_test1_i/I2Cmod_0/U0/data_clk_prev
    SLICE_X15Y21         LUT4 (Prop_lut4_I2_O)        0.327     6.714 f  Func_test1_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           6.153    12.867    SDA_iobuf/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.729    16.596 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    16.596    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/I2Cmod_0/U0/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.761ns  (logic 4.168ns (42.696%)  route 5.594ns (57.304%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.555     5.099    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y21         FDCE                                         r  Func_test1_i/I2Cmod_0/U0/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.518     5.617 r  Func_test1_i/I2Cmod_0/U0/scl_ena_reg/Q
                         net (fo=2, routed)           0.677     6.294    Func_test1_i/I2Cmod_0/U0/scl_ena_reg_n_0
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.418 f  Func_test1_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           4.916    11.335    SCL_iobuf/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    14.860 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    14.860    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.326ns  (logic 3.976ns (42.634%)  route 5.350ns (57.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.569     5.113    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y43          FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.569 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[4]/Q
                         net (fo=1, routed)           5.350    10.919    A_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         3.520    14.439 r  A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.439    A[4]
    A14                                                               r  A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.282ns  (logic 4.119ns (44.376%)  route 5.163ns (55.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.569     5.113    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y43          FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.419     5.532 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[3]/Q
                         net (fo=1, routed)           5.163    10.695    A_OBUF[3]
    B15                  OBUF (Prop_obuf_I_O)         3.700    14.394 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.394    A[3]
    B15                                                               r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.736ns  (logic 4.026ns (46.083%)  route 4.710ns (53.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.639     5.183    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.701 r  Func_test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           4.710    10.411    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    13.919 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    13.919    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.154ns (48.368%)  route 4.434ns (51.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.569     5.113    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y44         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.478     5.591 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[1]/Q
                         net (fo=1, routed)           4.434    10.025    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.676    13.700 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.700    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.534ns  (logic 4.108ns (48.134%)  route 4.426ns (51.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.569     5.113    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y43          FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.419     5.532 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[9]/Q
                         net (fo=1, routed)           4.426     9.958    A_OBUF[9]
    L2                   OBUF (Prop_obuf_I_O)         3.689    13.647 r  A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.647    A[9]
    L2                                                                r  A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.023ns (47.544%)  route 4.439ns (52.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.569     5.113    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y44         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.631 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[6]/Q
                         net (fo=1, routed)           4.439    10.070    A_OBUF[6]
    J1                   OBUF (Prop_obuf_I_O)         3.505    13.575 r  A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.575    A[6]
    J1                                                                r  A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.434ns  (logic 4.159ns (49.310%)  route 4.275ns (50.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.569     5.113    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y44         FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.478     5.591 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[7]/Q
                         net (fo=1, routed)           4.275     9.866    A_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.681    13.547 r  A_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.547    A[7]
    K2                                                                r  A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.372ns  (logic 3.977ns (47.506%)  route 4.395ns (52.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.569     5.113    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y43          FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.569 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[8]/Q
                         net (fo=1, routed)           4.395     9.964    A_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.485 r  A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.485    A[8]
    L1                                                                r  A[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Func_test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.367ns (73.613%)  route 0.490ns (26.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.583     1.487    Func_test1_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y23          FDRE                                         r  Func_test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  Func_test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.490     2.118    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.343 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.343    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.026ns (46.962%)  route 1.159ns (53.038%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.560     1.464    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y32         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.612 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[5]/Q
                         net (fo=1, routed)           1.159     2.770    gen_iobuf[5].iobuf_inst/T
    W5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.648 r  gen_iobuf[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.648    DQ[5]
    W5                                                                r  DQ[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.005ns (45.143%)  route 1.221ns (54.857%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.565     1.469    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X11Y40         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.597 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/Q
                         net (fo=1, routed)           1.221     2.818    gen_iobuf[3].iobuf_inst/T
    W3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.695 r  gen_iobuf[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.695    DQ[3]
    W3                                                                r  DQ[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 0.965ns (41.275%)  route 1.373ns (58.725%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.565     1.469    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X11Y40         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/Q
                         net (fo=1, routed)           1.373     2.983    gen_iobuf[0].iobuf_inst/T
    U1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.807 r  gen_iobuf[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.807    DQ[0]
    U1                                                                r  DQ[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 0.988ns (42.077%)  route 1.360ns (57.923%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.560     1.464    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y32         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.164     1.628 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/Q
                         net (fo=1, routed)           1.360     2.988    gen_iobuf[4].iobuf_inst/T
    V3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.812 r  gen_iobuf[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.812    DQ[4]
    V3                                                                r  DQ[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 0.965ns (40.975%)  route 1.390ns (59.025%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.565     1.469    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X11Y40         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/Q
                         net (fo=1, routed)           1.390     3.000    gen_iobuf[2].iobuf_inst/T
    V2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.824 r  gen_iobuf[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.824    DQ[2]
    V2                                                                r  DQ[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/A_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.352ns (57.215%)  route 1.011ns (42.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.566     1.470    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y45          FDRE                                         r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Func_test1_i/RW_ROUTER4_0/U0/A_reg[20]/Q
                         net (fo=1, routed)           1.011     2.622    A_OBUF[20]
    T1                   OBUF (Prop_obuf_I_O)         1.211     3.833 r  A_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.833    A[20]
    T1                                                                r  A[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 0.965ns (40.485%)  route 1.419ns (59.515%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.562     1.466    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X15Y35         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[8]/Q
                         net (fo=1, routed)           1.419     3.025    gen_iobuf[8].iobuf_inst/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.849 r  gen_iobuf[8].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.849    DQ[8]
    V5                                                                r  DQ[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.006ns (42.125%)  route 1.382ns (57.875%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.562     1.466    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X15Y35         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDPE (Prop_fdpe_C_Q)         0.128     1.594 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/Q
                         net (fo=1, routed)           1.382     2.976    gen_iobuf[11].iobuf_inst/T
    U2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.854 r  gen_iobuf[11].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.854    DQ[11]
    U2                                                                r  DQ[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.025ns (42.880%)  route 1.365ns (57.120%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.560     1.464    Func_test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y32         FDPE                                         r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.612 r  Func_test1_i/RW_ROUTER4_0/U0/DQ_t_reg[13]/Q
                         net (fo=1, routed)           1.365     2.977    gen_iobuf[13].iobuf_inst/T
    U3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.854 r  gen_iobuf[13].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.854    DQ[13]
    U3                                                                r  DQ[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.581ns (25.078%)  route 4.723ns (74.923%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.723     6.180    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X15Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.304 r  Func_test1_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     6.304    Func_test1_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.433     4.798    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y24         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 1.581ns (25.120%)  route 4.713ns (74.880%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.713     6.170    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X15Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.294 r  Func_test1_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     6.294    Func_test1_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.433     4.798    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y24         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.291ns  (logic 1.581ns (25.132%)  route 4.710ns (74.868%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.710     6.167    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X15Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.291 r  Func_test1_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     6.291    Func_test1_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.433     4.798    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y24         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.148ns  (logic 1.581ns (25.713%)  route 4.567ns (74.287%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.567     6.024    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.148 r  Func_test1_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     6.148    Func_test1_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X13Y23         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.435     4.800    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y23         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 1.581ns (25.906%)  route 4.522ns (74.094%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.522     5.979    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.103 r  Func_test1_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     6.103    Func_test1_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X15Y25         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.433     4.798    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y25         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.100ns  (logic 1.581ns (25.919%)  route 4.519ns (74.082%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.519     5.976    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  Func_test1_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     6.100    Func_test1_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X13Y23         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.435     4.800    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y23         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.076ns  (logic 1.580ns (25.997%)  route 4.497ns (74.003%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           4.497     5.952    Func_test1_i/I2Cmod_0/U0/scl_i
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.076 r  Func_test1_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     6.076    Func_test1_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X14Y23         FDCE                                         r  Func_test1_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.435     4.800    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y23         FDCE                                         r  Func_test1_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.012ns  (logic 1.581ns (26.298%)  route 4.431ns (73.702%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.431     5.888    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X15Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.012 r  Func_test1_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     6.012    Func_test1_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.433     4.798    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y24         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Func_test1_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.581ns (26.703%)  route 4.339ns (73.297%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.339     5.796    Func_test1_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.920 r  Func_test1_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     5.920    Func_test1_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X13Y23         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.435     4.800    Func_test1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y23         FDRE                                         r  Func_test1_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Func_test1_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.587ns (29.128%)  route 3.861ns (70.872%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.521     4.984    Func_test1_i/Switchmod_0/U0/i_signal
    SLICE_X2Y48          LUT3 (Prop_lut3_I1_O)        0.124     5.108 r  Func_test1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.340     5.448    Func_test1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        1.520     4.885    Func_test1_i/Switchmod_0/U0/sysclk
    SLICE_X2Y48          FDRE                                         r  Func_test1_i/Switchmod_0/U0/o_signal_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DQ[0]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.221ns (18.951%)  route 0.945ns (81.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DQ[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[0].iobuf_inst/IO
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  gen_iobuf[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.945     1.166    Func_test1_i/Read7_0/U0/DQ_i[0]
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.834     1.983    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[0]/C

Slack:                    inf
  Source:                 DQ[4]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.222ns (17.066%)  route 1.077ns (82.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  DQ[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[4].iobuf_inst/IO
    V3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  gen_iobuf[4].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.077     1.298    Func_test1_i/Read7_0/U0/DQ_i[4]
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.834     1.983    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[4]/C

Slack:                    inf
  Source:                 DQ[1]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.237ns (18.155%)  route 1.067ns (81.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DQ[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].iobuf_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  gen_iobuf[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.067     1.303    Func_test1_i/Read7_0/U0/DQ_i[1]
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.834     1.983    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[1]/C

Slack:                    inf
  Source:                 DQ[13]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.217ns (16.097%)  route 1.131ns (83.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  DQ[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[13].iobuf_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  gen_iobuf[13].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.131     1.349    Func_test1_i/Read7_0/U0/DQ_i[13]
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.834     1.983    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[13]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.239ns (17.336%)  route 1.137ns (82.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.137     1.376    Func_test1_i/Read7_0/U0/DQ_i[3]
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.834     1.983    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[3]/C

Slack:                    inf
  Source:                 DQ[2]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.223ns (15.765%)  route 1.189ns (84.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DQ[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[2].iobuf_inst/IO
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  gen_iobuf[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.189     1.412    Func_test1_i/Read7_0/U0/DQ_i[2]
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.834     1.983    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[2]/C

Slack:                    inf
  Source:                 DQ[15]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.224ns (15.619%)  route 1.210ns (84.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  DQ[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[15].iobuf_inst/IO
    W7                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  gen_iobuf[15].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.210     1.434    Func_test1_i/Read7_0/U0/DQ_i[15]
    SLICE_X15Y36         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.831     1.980    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y36         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[15]/C

Slack:                    inf
  Source:                 DQ[7]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.212ns (14.546%)  route 1.248ns (85.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  DQ[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[7].iobuf_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  gen_iobuf[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.248     1.461    Func_test1_i/Read7_0/U0/DQ_i[7]
    SLICE_X15Y36         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.831     1.980    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y36         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[7]/C

Slack:                    inf
  Source:                 DQ[11]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.216ns (14.682%)  route 1.257ns (85.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  DQ[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[11].iobuf_inst/IO
    U2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  gen_iobuf[11].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.257     1.473    Func_test1_i/Read7_0/U0/DQ_i[11]
    SLICE_X15Y36         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.831     1.980    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y36         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[11]/C

Slack:                    inf
  Source:                 DQ[6]
                            (input port)
  Destination:            Func_test1_i/Read7_0/U0/data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.236ns (15.767%)  route 1.262ns (84.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  DQ[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[6].iobuf_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  gen_iobuf[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.262     1.498    Func_test1_i/Read7_0/U0/DQ_i[6]
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1372, routed)        0.834     1.983    Func_test1_i/Read7_0/U0/sysclk
    SLICE_X15Y38         FDRE                                         r  Func_test1_i/Read7_0/U0/data_buf_reg[6]/C





