
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sat Mar  8 13:25:02 2025
Host:		ieng6-ece-13.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar  8 13:25:20 2025
viaInitial ends at Sat Mar  8 13:25:20 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=0.33min, fe_mem=473.4M) ***
*** Begin netlist parsing (mem=473.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.v'

*** Memory Usage v#1 (Current mem = 486.355M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=486.4M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 26560 stdCell insts.

*** Memory Usage v#1 (Current mem = 557.938M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:12.6, real=0:00:21.0, peak res=308.1M, current mem=679.1M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[159]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[158]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[157]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[156]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[155]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[154]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[153]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[152]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[151]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[150]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[149]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[148]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[147]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[146]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[145]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[144]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[143]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[142]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[141]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[140]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 Warnings and 20 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=323.3M, current mem=696.3M)
Current (total cpu=0:00:12.7, real=0:00:21.0, peak res=323.3M, current mem=696.3M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10 10 10 10
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
26560 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
26560 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 702.3M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 19 -start_from left -start 20 -stop 535

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 37 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 702.3M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Sat Mar  8 13:25:24 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_noSFP_3ns
SPECIAL ROUTE ran on machine: ieng6-ece-13.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1392.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 56 used
Read in 56 components
  56 core components: 56 unplaced, 0 placed, 0 fixed
Read in 243 logical pins
Read in 243 nets
Read in 2 special nets, 2 routed
Read in 112 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 576
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 288
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1414.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Mar  8 13:25:24 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Mar  8 13:25:24 2025

sroute post-processing starts at Sat Mar  8 13:25:24 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Mar  8 13:25:24 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 21.41 megs
sroute: Total Peak Memory used = 719.39 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 2 -start 0.0 50.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 722.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType start -spacing 2.0 -start 539.6 50.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 723.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setMaxRouteLayer 4
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=723.4M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.15066 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=960.637 CPU=0:00:03.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 960.6M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:06.4) (Real : 0:00:06.0) (mem : 960.6M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 135 instances (buffers/inverters) removed
*       :      5 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKBD4' removed
*       :     62 instances of type 'CKBD2' removed
*       :     33 instances of type 'CKBD1' removed
*       :     33 instances of type 'BUFFD1' removed
*       :      1 instance  of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:01.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=26425 (0 fixed + 26425 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=28966 #term=113013 #term/net=3.90, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=243
stdCell: 26425 single + 0 double + 0 multi
Total standard cell length = 74.4168 (mm), area = 0.1340 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.500.
Density for the design = 0.500.
       = stdcell_area 372084 sites (133950 um^2) / alloc_area 743994 sites (267838 um^2).
Pin Density = 0.1516.
            = total # of pins 113013 / total area 745626.
*Internal placement parameters: * | 15 | 0x000555
End delay calculation. (MEM=975.754 CPU=0:00:03.4 REAL=0:00:03.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.349e+04 (7.35e+04 0.00e+00)
              Est.  stn bbox = 1.084e+05 (1.08e+05 0.00e+00)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 975.8M
Iteration  2: Total net bbox = 1.689e+05 (7.35e+04 9.54e+04)
              Est.  stn bbox = 2.854e+05 (1.08e+05 1.77e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 975.8M
Iteration  3: Total net bbox = 1.672e+05 (8.89e+04 7.83e+04)
              Est.  stn bbox = 2.770e+05 (1.33e+05 1.44e+05)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 975.8M
Iteration  4: Total net bbox = 2.166e+05 (1.05e+05 1.11e+05)
              Est.  stn bbox = 3.511e+05 (1.63e+05 1.88e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 975.8M
End delay calculation. (MEM=994.832 CPU=0:00:03.4 REAL=0:00:03.0)
Iteration  5: Total net bbox = 6.102e+05 (2.82e+05 3.28e+05)
              Est.  stn bbox = 8.299e+05 (3.71e+05 4.58e+05)
              cpu = 0:00:13.8 real = 0:00:13.0 mem = 994.8M
Iteration  6: Total net bbox = 3.871e+05 (1.42e+05 2.45e+05)
              Est.  stn bbox = 5.677e+05 (2.13e+05 3.54e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 994.8M
End delay calculation. (MEM=994.832 CPU=0:00:03.3 REAL=0:00:04.0)
Iteration  7: Total net bbox = 4.348e+05 (1.90e+05 2.45e+05)
              Est.  stn bbox = 6.214e+05 (2.67e+05 3.54e+05)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 994.8M
Iteration  8: Total net bbox = 4.778e+05 (1.90e+05 2.88e+05)
              Est.  stn bbox = 6.751e+05 (2.67e+05 4.08e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 994.8M
End delay calculation. (MEM=994.832 CPU=0:00:03.4 REAL=0:00:03.0)
Iteration  9: Total net bbox = 5.749e+05 (2.51e+05 3.24e+05)
              Est.  stn bbox = 7.945e+05 (3.41e+05 4.54e+05)
              cpu = 0:00:07.5 real = 0:00:07.0 mem = 994.8M
Iteration 10: Total net bbox = 5.968e+05 (2.58e+05 3.39e+05)
              Est.  stn bbox = 8.246e+05 (3.51e+05 4.74e+05)
              cpu = 0:00:03.6 real = 0:00:04.0 mem = 995.0M
End delay calculation. (MEM=994.957 CPU=0:00:03.4 REAL=0:00:03.0)
Iteration 11: Total net bbox = 6.148e+05 (2.68e+05 3.46e+05)
              Est.  stn bbox = 8.473e+05 (3.64e+05 4.83e+05)
              cpu = 0:00:11.1 real = 0:00:11.0 mem = 995.0M
Iteration 12: Total net bbox = 6.350e+05 (2.72e+05 3.63e+05)
              Est.  stn bbox = 8.728e+05 (3.68e+05 5.04e+05)
              cpu = 0:00:06.5 real = 0:00:06.0 mem = 995.0M
End delay calculation. (MEM=1014.04 CPU=0:00:03.4 REAL=0:00:03.0)
Iteration 13: Total net bbox = 6.743e+05 (3.03e+05 3.71e+05)
              Est.  stn bbox = 9.162e+05 (4.02e+05 5.15e+05)
              cpu = 0:00:13.3 real = 0:00:14.0 mem = 1014.0M
Iteration 14: Total net bbox = 7.188e+05 (3.65e+05 3.54e+05)
              Est.  stn bbox = 9.647e+05 (4.69e+05 4.95e+05)
              cpu = 0:00:08.6 real = 0:00:08.0 mem = 1014.0M
Iteration 15: Total net bbox = 7.188e+05 (3.77e+05 3.42e+05)
              Est.  stn bbox = 9.650e+05 (4.84e+05 4.81e+05)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 1014.0M
Iteration 16: Total net bbox = 7.468e+05 (4.01e+05 3.46e+05)
              Est.  stn bbox = 9.935e+05 (5.09e+05 4.85e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1014.0M
*** cost = 7.468e+05 (4.01e+05 3.46e+05) (cpu for global=0:01:26) real=0:01:26***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:01:56 mem=897.6M) ***
Total net bbox length = 7.470e+05 (4.007e+05 3.462e+05) (ext = 1.910e+04)
Move report: Detail placement moves 22793 insts, mean move: 4.64 um, max move: 48.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U354): (387.20, 310.60) --> (435.80, 310.60)
	Runtime: CPU: 0:00:04.9 REAL: 0:00:05.0 MEM: 908.4MB
Summary Report:
Instances move: 22793 (out of 26425 movable)
Mean displacement: 4.64 um
Max displacement: 48.60 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U354) (387.2, 310.6) -> (435.8, 310.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 6.707e+05 (3.261e+05 3.446e+05) (ext = 1.908e+04)
Runtime: CPU: 0:00:04.9 REAL: 0:00:05.0 MEM: 908.4MB
*** Finished refinePlace (0:02:01 mem=908.4M) ***
*** Finished Initial Placement (cpu=0:01:37, real=0:01:37, mem=908.4M) ***
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=28966  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 28966 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 28966 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.73% V. EstWL: 8.743518e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.32% V
[NR-eagl] Overflow after earlyGlobalRoute 0.09% H + 0.40% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 112770
[NR-eagl] Layer2(M2)(V) length: 3.035090e+05um, number of vias: 165817
[NR-eagl] Layer3(M3)(H) length: 4.367519e+05um, number of vias: 13400
[NR-eagl] Layer4(M4)(V) length: 1.595359e+05um, number of vias: 0
[NR-eagl] Total length: 8.997968e+05um, number of vias: 291987
[NR-eagl] End Peak syMemory usage = 949.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.36 seconds
**placeDesign ... cpu = 0: 1:47, real = 0: 1:46, mem = 932.2M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 940.2M, totSessionCpu=0:02:04 **
setTrialRouteMode -maxRouteLayer 4
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=940.3M)
Extraction called for design 'fullchip' of instances=26425 and nets=29087 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 940.340M)
** Profile ** Start :  cpu=0:00:00.0, mem=940.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=940.3M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1044.51 CPU=0:00:04.3 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 1044.5M) ***
*** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:02:10 mem=1044.5M)
** Profile ** Overall slacks :  cpu=0:00:06.2, mem=1044.5M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1044.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.737 |
|           TNS (ns):|-46379.1 |
|    Violating Paths:|  9740   |
|          All Paths:|  14088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    701 (701)     |   -0.822   |    701 (701)     |
|   max_tran     |   779 (22490)    |  -21.023   |   779 (22490)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.902%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1044.5M
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 992.2M, totSessionCpu=0:02:11 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 995.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 995.3M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26425

Instance distribution across the VT partitions:

 LVT : inst = 13 (0.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13 (0.0%)

 HVT : inst = 26412 (100.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26412 (100.0%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  28966
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=837.25MB/837.25MB)

Begin Processing Timing Window Data for Power Calculation

clk(333.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=837.38MB/837.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=837.41MB/837.41MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT)
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT): 10%
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT): 20%
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT): 30%
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT): 40%
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT): 50%
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT): 60%
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT): 70%
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT): 80%
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT): 90%

Finished Levelizing
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT)

Starting Activity Propagation
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT): 10%
2025-Mar-08 13:27:23 (2025-Mar-08 21:27:23 GMT): 20%

Finished Activity Propagation
2025-Mar-08 13:27:24 (2025-Mar-08 21:27:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=838.51MB/838.51MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 13:27:24 (2025-Mar-08 21:27:24 GMT)
 ... Calculating leakage power
2025-Mar-08 13:27:24 (2025-Mar-08 21:27:24 GMT): 10%
2025-Mar-08 13:27:24 (2025-Mar-08 21:27:24 GMT): 20%
2025-Mar-08 13:27:24 (2025-Mar-08 21:27:24 GMT): 30%
2025-Mar-08 13:27:24 (2025-Mar-08 21:27:24 GMT): 40%

Finished Calculating power
2025-Mar-08 13:27:24 (2025-Mar-08 21:27:24 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=838.68MB/838.68MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=838.68MB/838.68MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=838.71MB/838.71MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 13:27:24 (2025-Mar-08 21:27:24 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.92807214
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4786       51.57
Macro                                  0           0
IO                                     0           0
Combinational                     0.4495       48.43
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9281         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9281         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D1): 	 0.0002456
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	2.24969e-10 F
* 		Total instances in design: 26425
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.928072 mW
Cell usage statistics:  
Library tcbn65gpluswc , 26425 cells ( 100.000000%) , 0.928072 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=838.72MB/838.72MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -18.837 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.917 mW
Resizable instances =  26425 (100.0%), leakage = 0.917 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =     13 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  26412 (100.0%), lkg = 0.917 mW (100.0%)
   -ve slk =  23019 (87.1%), lkg = 0.864 mW (94.2%)

OptMgr: Begin forced downsizing
OptMgr: 158 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -29.654 ns
OptMgr: 39 (25%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -18.837 ns

Design leakage power (state independent) = 0.917 mW
Resizable instances =  26425 (100.0%), leakage = 0.917 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  26425 (100.0%), lkg = 0.917 mW (100.0%)
   -ve slk =  24108 (91.2%), lkg = 0.885 mW (96.6%)


Summary: cell sizing

 119 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0        119        119

    9 instances changed cell type from       IND2D1   to     IND2D0
   13 instances changed cell type from      INR2XD0   to     INR2D0
   15 instances changed cell type from        INVD1   to      CKND0
    5 instances changed cell type from        INVD1   to      INVD0
    5 instances changed cell type from        ND3D1   to      ND3D0
   64 instances changed cell type from       NR2XD0   to      NR2D0
    8 instances changed cell type from      OAI21D1   to    OAI21D0
  checkSum: 119



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=859.47MB/859.47MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=859.47MB/859.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=859.47MB/859.47MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 13:27:29 (2025-Mar-08 21:27:29 GMT)
2025-Mar-08 13:27:29 (2025-Mar-08 21:27:29 GMT): 10%
2025-Mar-08 13:27:29 (2025-Mar-08 21:27:29 GMT): 20%
2025-Mar-08 13:27:29 (2025-Mar-08 21:27:29 GMT): 30%
2025-Mar-08 13:27:29 (2025-Mar-08 21:27:29 GMT): 40%
2025-Mar-08 13:27:29 (2025-Mar-08 21:27:29 GMT): 50%
2025-Mar-08 13:27:29 (2025-Mar-08 21:27:29 GMT): 60%
2025-Mar-08 13:27:29 (2025-Mar-08 21:27:29 GMT): 70%
2025-Mar-08 13:27:30 (2025-Mar-08 21:27:30 GMT): 80%
2025-Mar-08 13:27:30 (2025-Mar-08 21:27:30 GMT): 90%

Finished Levelizing
2025-Mar-08 13:27:30 (2025-Mar-08 21:27:30 GMT)

Starting Activity Propagation
2025-Mar-08 13:27:30 (2025-Mar-08 21:27:30 GMT)
2025-Mar-08 13:27:30 (2025-Mar-08 21:27:30 GMT): 10%
2025-Mar-08 13:27:30 (2025-Mar-08 21:27:30 GMT): 20%

Finished Activity Propagation
2025-Mar-08 13:27:31 (2025-Mar-08 21:27:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=860.66MB/860.66MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 13:27:31 (2025-Mar-08 21:27:31 GMT)
 ... Calculating leakage power
2025-Mar-08 13:27:31 (2025-Mar-08 21:27:31 GMT): 10%
2025-Mar-08 13:27:31 (2025-Mar-08 21:27:31 GMT): 20%
2025-Mar-08 13:27:31 (2025-Mar-08 21:27:31 GMT): 30%
2025-Mar-08 13:27:31 (2025-Mar-08 21:27:31 GMT): 40%

Finished Calculating power
2025-Mar-08 13:27:31 (2025-Mar-08 21:27:31 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=860.66MB/860.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=860.66MB/860.66MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=860.66MB/860.66MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 13:27:31 (2025-Mar-08 21:27:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.92759125
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4786        51.6
Macro                                  0           0
IO                                     0           0
Combinational                      0.449        48.4
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9276         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9276         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D1): 	 0.0002456
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	2.24905e-10 F
* 		Total instances in design: 26425
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.927591 mW
Cell usage statistics:  
Library tcbn65gpluswc , 26425 cells ( 100.000000%) , 0.927591 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=861.93MB/861.93MB)

OptMgr: Leakage power optimization took: 9 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.3
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1140.3M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1140.3M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1140.3M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1140.3M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1140.3M)
CPU of: netlist preparation :0:00:00.0 (mem :1140.3M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1140.3M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 4 out of 26425 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 26354
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -19.167  TNS Slack -54146.803 Density 49.90
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    49.90%|        -| -19.167|-54146.803|   0:00:00.0| 1234.1M|
|    49.90%|        0| -19.167|-54146.805|   0:00:01.0| 1234.1M|
|    49.90%|        0| -19.167|-54146.805|   0:00:01.0| 1234.1M|
|    49.90%|        0| -19.167|-54146.805|   0:00:01.0| 1234.1M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -19.167  TNS Slack -54146.803 Density 49.90
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:04.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1077.31M, totSessionCpu=0:02:28).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    49.90%|        -| -19.167|-54146.803|   0:00:00.0| 1210.9M|
|    49.90%|        -| -19.167|-54146.803|   0:00:00.0| 1210.9M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1210.9M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1253   | 25996   |  1066   |   1066  |     0   |     0   |     0   |     0   | -19.17 |          0|          0|          0|  49.90  |            |           |
|    46   |   967   |    20   |     20  |     0   |     0   |     0   |     0   | -2.13 |        405|          0|       1042|  50.44  |   0:00:19.0|    1247.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.13 |          3|          0|         43|  50.44  |   0:00:01.0|    1247.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:20.8 real=0:00:20.0 mem=1247.2M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 1098.4M, totSessionCpu=0:02:57 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.135  TNS Slack -2268.943 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.135|-2268.943|    50.44%|   0:00:00.0| 1237.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.750|-1665.596|    50.77%|   0:00:13.0| 1258.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.750|-1575.145|    50.91%|   0:00:04.0| 1264.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.750|-1575.145|    50.91%|   0:00:01.0| 1264.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.763| -454.586|    51.35%|   0:00:24.0| 1264.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.763| -431.735|    51.51%|   0:00:09.0| 1261.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.763| -429.510|    51.53%|   0:00:03.0| 1262.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.763| -429.510|    51.53%|   0:00:01.0| 1262.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.637| -271.643|    51.87%|   0:00:09.0| 1262.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.637| -269.460|    51.92%|   0:00:06.0| 1262.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.637| -269.207|    51.93%|   0:00:02.0| 1264.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.637| -269.207|    51.93%|   0:00:01.0| 1264.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.601| -243.237|    52.09%|   0:00:04.0| 1264.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.601| -243.226|    52.10%|   0:00:05.0| 1264.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.601| -243.226|    52.11%|   0:00:01.0| 1264.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.601| -243.226|    52.11%|   0:00:00.0| 1264.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.601| -236.931|    52.16%|   0:00:03.0| 1264.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:25 real=0:01:26 mem=1264.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:25 real=0:01:26 mem=1264.5M) ***
** GigaOpt Global Opt End WNS Slack -0.601  TNS Slack -236.931 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.601
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.601  TNS Slack -236.931 Density 52.16
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    52.16%|        -|  -0.601|-236.931|   0:00:00.0| 1274.1M|
|    52.16%|        3|  -0.601|-236.931|   0:00:03.0| 1274.1M|
|    52.16%|        0|  -0.601|-236.931|   0:00:01.0| 1274.1M|
|    52.09%|       89|  -0.601|-236.931|   0:00:01.0| 1274.1M|
|    51.90%|      701|  -0.601|-235.586|   0:00:04.0| 1274.1M|
|    51.90%|       36|  -0.601|-235.586|   0:00:01.0| 1274.1M|
|    51.90%|        1|  -0.601|-235.586|   0:00:00.0| 1274.1M|
|    51.90%|        0|  -0.601|-235.586|   0:00:00.0| 1274.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.601  TNS Slack -235.586 Density 51.90
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.9) (real = 0:00:11.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1125.34M, totSessionCpu=0:04:43).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1125.3 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=30065  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 30065 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 30065 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.72% V. EstWL: 8.759862e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.33% V
[NR-eagl] Overflow after earlyGlobalRoute 0.10% H + 0.40% V
[NR-eagl] End Peak syMemory usage = 1154.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.72 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (197.20 384.40 240.40 427.60)
*** Starting refinePlace (0:04:44 mem=1154.4M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.1 mem=1154.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1154.4M) ***
Move report: Timing Driven Placement moves 27502 insts, mean move: 20.65 um, max move: 263.60 um
	Max move on inst (core_instance/psum_mem_instance/U201): (15.40, 391.60) --> (223.20, 335.80)
	Runtime: CPU: 0:01:01 REAL: 0:01:02 MEM: 1366.6MB
Move report: Detail placement moves 5512 insts, mean move: 1.59 um, max move: 23.00 um
	Max move on inst (core_instance/psum_mem_instance/FE_OFC386_N288): (426.40, 413.20) --> (449.40, 413.20)
	Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 1366.6MB
Summary Report:
Instances move: 27505 (out of 27524 movable)
Mean displacement: 20.66 um
Max displacement: 263.60 um (Instance: core_instance/psum_mem_instance/U201) (15.4, 391.6) -> (223.2, 335.8)
	Length: 8 sites, height: 1 rows, site name: core, cell type: INR2XD1
Runtime: CPU: 0:01:05 REAL: 0:01:06 MEM: 1366.6MB
*** Finished refinePlace (0:05:50 mem=1366.6M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=30065  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 30065 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 30065 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.13% V. EstWL: 7.540686e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.07% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 114965
[NR-eagl] Layer2(M2)(V) length: 3.092229e+05um, number of vias: 174534
[NR-eagl] Layer3(M3)(H) length: 3.438495e+05um, number of vias: 6886
[NR-eagl] Layer4(M4)(V) length: 1.218579e+05um, number of vias: 0
[NR-eagl] Total length: 7.749304e+05um, number of vias: 296385
End of congRepair (cpu=0:00:01.5, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1181.0M)
Extraction called for design 'fullchip' of instances=27524 and nets=30186 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1181.012M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:03:49, real = 0:03:50, mem = 1161.3M, totSessionCpu=0:05:53 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1248.42 CPU=0:00:04.6 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 1248.4M) ***
*** Timing NOT met, worst failing slack is -0.471
*** Check timing (0:00:06.6)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.471 TNS Slack -186.080 Density 51.90
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.471|   -0.471|-186.080| -186.080|    51.90%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.428|   -0.428|-163.570| -163.570|    51.90%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.398|   -0.398|-159.852| -159.852|    51.90%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.359|   -0.359|-154.867| -154.867|    51.90%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.323|   -0.323|-142.701| -142.701|    51.91%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.301|   -0.301|-140.222| -140.222|    51.91%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.286|   -0.286|-126.207| -126.207|    51.92%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.258|   -0.258|-108.239| -108.239|    51.92%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.245|   -0.245| -96.805|  -96.805|    51.94%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.234|   -0.234| -91.719|  -91.719|    51.94%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.228|   -0.228| -90.542|  -90.542|    51.95%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.217|   -0.217| -89.558|  -89.558|    51.95%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.207|   -0.207| -82.694|  -82.694|    51.95%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.202|   -0.202| -78.482|  -78.482|    51.96%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.191|   -0.191| -75.313|  -75.313|    51.97%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.187|   -0.187| -71.638|  -71.638|    51.98%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.177|   -0.177| -69.324|  -69.324|    51.99%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.168|   -0.168| -62.203|  -62.203|    52.00%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.158|   -0.158| -58.189|  -58.189|    52.00%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.150|   -0.150| -52.683|  -52.683|    52.00%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.137|   -0.137| -49.949|  -49.949|    52.00%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.131|   -0.131| -46.595|  -46.595|    52.01%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.124|   -0.124| -43.419|  -43.419|    52.01%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.120|   -0.120| -40.607|  -40.607|    52.02%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.115|   -0.115| -39.193|  -39.193|    52.02%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.110|   -0.110| -37.041|  -37.041|    52.03%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.108|   -0.108| -35.132|  -35.132|    52.03%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.108|   -0.108| -34.410|  -34.410|    52.03%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.102|   -0.102| -32.429|  -32.429|    52.03%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.086|   -0.086| -29.574|  -29.574|    52.04%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.078|   -0.078| -25.849|  -25.849|    52.05%|   0:00:02.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.078|   -0.078| -24.349|  -24.349|    52.05%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.078|   -0.078| -24.176|  -24.176|    52.05%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.071|   -0.071| -21.792|  -21.792|    52.07%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.071|   -0.071| -20.582|  -20.582|    52.07%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.066|   -0.066| -18.430|  -18.430|    52.08%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.066|   -0.066| -17.796|  -17.796|    52.09%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.064|   -0.064| -16.831|  -16.831|    52.10%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.064|   -0.064| -15.588|  -15.588|    52.10%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.062|   -0.062| -14.519|  -14.519|    52.11%|   0:00:01.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.062|   -0.062| -14.160|  -14.160|    52.11%|   0:00:00.0| 1343.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.056|   -0.056| -13.001|  -13.001|    52.11%|   0:00:00.0| 1332.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.056|   -0.056| -12.991|  -12.991|    52.11%|   0:00:00.0| 1332.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.053|   -0.053| -12.563|  -12.563|    52.12%|   0:00:01.0| 1332.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.050|   -0.050| -12.333|  -12.333|    52.12%|   0:00:00.0| 1332.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.050|   -0.050| -12.302|  -12.302|    52.12%|   0:00:00.0| 1332.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.048|   -0.048| -11.852|  -11.852|    52.12%|   0:00:00.0| 1332.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.048|   -0.048| -11.834|  -11.834|    52.12%|   0:00:01.0| 1332.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.045|   -0.045| -10.861|  -10.861|    52.13%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.045|   -0.045| -10.441|  -10.441|    52.13%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.043|   -0.043|  -9.450|   -9.450|    52.14%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.043|   -0.043|  -9.403|   -9.403|    52.14%|   0:00:01.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.042|   -0.042|  -8.774|   -8.774|    52.15%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.042|   -0.042|  -8.667|   -8.667|    52.15%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.040|   -0.040|  -8.456|   -8.456|    52.15%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.040|   -0.040|  -8.305|   -8.305|    52.15%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.038|   -0.038|  -7.862|   -7.862|    52.16%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.033|   -0.033|  -6.058|   -6.058|    52.16%|   0:00:01.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.031|   -0.031|  -4.784|   -4.784|    52.17%|   0:00:01.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.026|   -0.026|  -3.244|   -3.244|    52.17%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.026|   -0.026|  -2.972|   -2.972|    52.17%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.024|   -0.024|  -2.726|   -2.726|    52.17%|   0:00:01.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.025|   -0.025|  -2.348|   -2.348|    52.17%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.025|   -0.025|  -2.335|   -2.335|    52.17%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.023|   -0.023|  -1.674|   -1.674|    52.18%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.019|   -0.019|  -1.426|   -1.426|    52.18%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.017|   -0.017|  -0.706|   -0.706|    52.18%|   0:00:01.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.017|   -0.017|  -0.560|   -0.560|    52.18%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.009|   -0.009|  -0.217|   -0.217|    52.18%|   0:00:01.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.005|   -0.005|  -0.047|   -0.047|    52.19%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.002|   -0.002|  -0.012|   -0.012|    52.19%|   0:00:00.0| 1333.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|   0.000|    0.000|   0.000|    0.000|    52.19%|   0:00:00.0| 1333.4M|        NA|       NA| NA                                                 |
|   0.000|    0.000|   0.000|    0.000|    52.19%|   0:00:00.0| 1333.4M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.3 real=0:00:24.0 mem=1333.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.3 real=0:00:24.0 mem=1333.4M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 52.19
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 52.19

*** Finish pre-CTS Setup Fixing (cpu=0:00:24.9 real=0:00:25.0 mem=1333.4M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1194.5 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=30250  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 30250 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 30250 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.15% V. EstWL: 7.548696e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.07% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.09% V
[NR-eagl] End Peak syMemory usage = 1220.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.68 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (312.40 24.40 355.60 67.60)
*** Starting refinePlace (0:06:32 mem=1220.6M) ***
Move report: Timing Driven Placement moves 27572 insts, mean move: 6.07 um, max move: 116.00 um
	Max move on inst (core_instance/FE_OFC875_array_out_29_): (201.60, 371.80) --> (190.00, 267.40)
	Runtime: CPU: 0:00:41.8 REAL: 0:00:42.0 MEM: 1220.6MB
Move report: Detail placement moves 4633 insts, mean move: 1.78 um, max move: 35.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC2178_q_temp_497_): (365.80, 53.20) --> (330.80, 53.20)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 1220.6MB
Summary Report:
Instances move: 27571 (out of 27719 movable)
Mean displacement: 6.11 um
Max displacement: 116.00 um (Instance: core_instance/FE_OFC875_array_out_29_) (201.6, 371.8) -> (190, 267.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Runtime: CPU: 0:00:45.8 REAL: 0:00:46.0 MEM: 1220.6MB
*** Finished refinePlace (0:07:18 mem=1220.6M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=30250  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 30250 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 30250 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.08% V. EstWL: 7.448400e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 115434
[NR-eagl] Layer2(M2)(V) length: 3.104167e+05um, number of vias: 176281
[NR-eagl] Layer3(M3)(H) length: 3.402949e+05um, number of vias: 6538
[NR-eagl] Layer4(M4)(V) length: 1.147433e+05um, number of vias: 0
[NR-eagl] Total length: 7.654549e+05um, number of vias: 298253
End of congRepair (cpu=0:00:01.5, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1185.1M)
Extraction called for design 'fullchip' of instances=27719 and nets=30371 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1185.051M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:05:17, real = 0:05:18, mem = 1167.8M, totSessionCpu=0:07:21 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1247.87 CPU=0:00:04.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 1247.9M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    65   |   461   |    31   |     31  |     0   |     0   |     0   |     0   | -0.07 |          0|          0|          0|  52.19  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.07 |          1|          0|         64|  52.20  |   0:00:02.0|    1343.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.07 |          0|          0|          0|  52.20  |   0:00:00.0|    1343.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=1343.3M) ***

*** Starting refinePlace (0:07:35 mem=1375.3M) ***
Total net bbox length = 5.890e+05 (2.486e+05 3.404e+05) (ext = 1.219e+04)
Move report: Detail placement moves 1 insts, mean move: 3.40 um, max move: 3.40 um
	Max move on inst (core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/FE_OFC2357_rd_ptr_0_): (388.20, 454.60) --> (389.80, 452.80)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1375.3MB
Summary Report:
Instances move: 1 (out of 27720 movable)
Mean displacement: 3.40 um
Max displacement: 3.40 um (Instance: core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/FE_OFC2357_rd_ptr_0_) (388.2, 454.6) -> (389.8, 452.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 5.890e+05 (2.486e+05 3.404e+05) (ext = 1.219e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1375.3MB
*** Finished refinePlace (0:07:35 mem=1375.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1375.3M)


Density : 0.5220
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1375.3M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1196.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1196.7M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1206.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1206.7M

------------------------------------------------------------
     Summary (cpu=0.13min real=0.12min mem=1196.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.069  | -0.069  |  0.801  |
|           TNS (ns):| -11.012 | -11.012 |  0.000  |
|    Violating Paths:|   343   |   343   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.198%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1206.7M
**optDesign ... cpu = 0:05:33, real = 0:05:33, mem = 1196.7M, totSessionCpu=0:07:37 **
*** Timing NOT met, worst failing slack is -0.069
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.070 TNS Slack -11.011 Density 52.20
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.070|   -0.070| -11.011|  -11.011|    52.20%|   0:00:00.0| 1331.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.056|   -0.056| -10.359|  -10.359|    52.20%|   0:00:00.0| 1334.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.046|   -0.046|  -8.464|   -8.464|    52.20%|   0:00:00.0| 1334.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.038|   -0.038|  -6.596|   -6.596|    52.20%|   0:00:00.0| 1336.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.030|   -0.030|  -4.168|   -4.168|    52.20%|   0:00:00.0| 1336.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.023|   -0.023|  -2.546|   -2.546|    52.21%|   0:00:01.0| 1336.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.012|   -0.012|  -1.029|   -1.029|    52.21%|   0:00:00.0| 1336.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.005|   -0.005|  -0.060|   -0.060|    52.21%|   0:00:01.0| 1336.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|   0.000|    0.000|   0.000|    0.000|    52.22%|   0:00:01.0| 1336.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|   0.008|    0.008|   0.000|    0.000|    52.22%|   0:00:00.0| 1336.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
|   0.011|    0.011|   0.000|    0.000|    52.22%|   0:00:01.0| 1336.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|   0.019|    0.019|   0.000|    0.000|    52.23%|   0:00:00.0| 1336.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|   0.019|    0.019|   0.000|    0.000|    52.23%|   0:00:00.0| 1336.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.4 real=0:00:04.0 mem=1336.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.5 real=0:00:04.0 mem=1336.3M) ***
** GigaOpt Optimizer WNS Slack 0.019 TNS Slack 0.000 Density 52.23
*** Starting refinePlace (0:07:46 mem=1352.3M) ***
Total net bbox length = 5.892e+05 (2.487e+05 3.404e+05) (ext = 1.219e+04)
Move report: Detail placement moves 63 insts, mean move: 1.08 um, max move: 3.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_320_0): (205.60, 461.80) --> (203.60, 463.60)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1357.8MB
Summary Report:
Instances move: 63 (out of 27747 movable)
Mean displacement: 1.08 um
Max displacement: 3.80 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_320_0) (205.6, 461.8) -> (203.6, 463.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D0
Total net bbox length = 5.893e+05 (2.488e+05 3.405e+05) (ext = 1.219e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1357.8MB
*** Finished refinePlace (0:07:47 mem=1357.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1357.8M)


Density : 0.5223
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=1357.8M) ***
** GigaOpt Optimizer WNS Slack 0.019 TNS Slack 0.000 Density 52.23

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.5 real=0:00:07.0 mem=1357.8M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.019
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=30276  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 30276 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 30276 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.09% V. EstWL: 7.451406e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 115506
[NR-eagl] Layer2(M2)(V) length: 3.099613e+05um, number of vias: 176507
[NR-eagl] Layer3(M3)(H) length: 3.406005e+05um, number of vias: 6538
[NR-eagl] Layer4(M4)(V) length: 1.152815e+05um, number of vias: 0
[NR-eagl] Total length: 7.658433e+05um, number of vias: 298551
[NR-eagl] End Peak syMemory usage = 1191.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.56 seconds
Extraction called for design 'fullchip' of instances=27747 and nets=30397 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1174.012M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1264.91 CPU=0:00:04.2 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 1264.9M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |    89   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  52.23  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          3|  52.23  |   0:00:00.0|    1341.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  52.23  |   0:00:00.0|    1341.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1341.2M) ***

*** Starting refinePlace (0:08:04 mem=1373.2M) ***
Total net bbox length = 5.893e+05 (2.488e+05 3.405e+05) (ext = 1.219e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1373.2MB
Summary Report:
Instances move: 0 (out of 27747 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.893e+05 (2.488e+05 3.405e+05) (ext = 1.219e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1373.2MB
*** Finished refinePlace (0:08:04 mem=1373.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1373.2M)


Density : 0.5223
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1373.2M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.019 -> -0.007 (bump = 0.026)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.013 Density 52.23
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.008|   -0.008|  -0.013|   -0.013|    52.23%|   0:00:00.0| 1356.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|   0.000|    0.002|   0.000|    0.000|    52.23%|   0:00:00.0| 1356.5M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1356.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1356.5M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 52.23
*** Starting refinePlace (0:08:08 mem=1356.5M) ***
Total net bbox length = 5.893e+05 (2.488e+05 3.405e+05) (ext = 1.219e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1356.5MB
Summary Report:
Instances move: 0 (out of 27747 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.893e+05 (2.488e+05 3.405e+05) (ext = 1.219e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1356.5MB
*** Finished refinePlace (0:08:08 mem=1356.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1356.5M)


Density : 0.5223
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1356.5M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 52.23

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1356.5M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1322.2M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:07, real = 0:06:07, mem = 1200.7M, totSessionCpu=0:08:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=1200.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1200.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1208.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1208.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.806  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.227%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1208.7M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1015.63MB/1015.63MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1015.63MB/1015.63MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1015.63MB/1015.63MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 13:33:22 (2025-Mar-08 21:33:22 GMT)
2025-Mar-08 13:33:22 (2025-Mar-08 21:33:22 GMT): 10%
2025-Mar-08 13:33:22 (2025-Mar-08 21:33:22 GMT): 20%
2025-Mar-08 13:33:22 (2025-Mar-08 21:33:22 GMT): 30%
2025-Mar-08 13:33:22 (2025-Mar-08 21:33:22 GMT): 40%
2025-Mar-08 13:33:22 (2025-Mar-08 21:33:22 GMT): 50%
2025-Mar-08 13:33:22 (2025-Mar-08 21:33:22 GMT): 60%
2025-Mar-08 13:33:22 (2025-Mar-08 21:33:22 GMT): 70%
2025-Mar-08 13:33:22 (2025-Mar-08 21:33:22 GMT): 80%
2025-Mar-08 13:33:22 (2025-Mar-08 21:33:22 GMT): 90%

Finished Levelizing
2025-Mar-08 13:33:22 (2025-Mar-08 21:33:22 GMT)

Starting Activity Propagation
2025-Mar-08 13:33:22 (2025-Mar-08 21:33:22 GMT)
2025-Mar-08 13:33:23 (2025-Mar-08 21:33:23 GMT): 10%
2025-Mar-08 13:33:23 (2025-Mar-08 21:33:23 GMT): 20%

Finished Activity Propagation
2025-Mar-08 13:33:24 (2025-Mar-08 21:33:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1016.74MB/1016.74MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 13:33:24 (2025-Mar-08 21:33:24 GMT)
 ... Calculating switching power
2025-Mar-08 13:33:24 (2025-Mar-08 21:33:24 GMT): 10%
2025-Mar-08 13:33:24 (2025-Mar-08 21:33:24 GMT): 20%
2025-Mar-08 13:33:24 (2025-Mar-08 21:33:24 GMT): 30%
2025-Mar-08 13:33:24 (2025-Mar-08 21:33:24 GMT): 40%
2025-Mar-08 13:33:24 (2025-Mar-08 21:33:24 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 13:33:25 (2025-Mar-08 21:33:25 GMT): 60%
2025-Mar-08 13:33:27 (2025-Mar-08 21:33:27 GMT): 70%
2025-Mar-08 13:33:28 (2025-Mar-08 21:33:28 GMT): 80%
2025-Mar-08 13:33:28 (2025-Mar-08 21:33:28 GMT): 90%

Finished Calculating power
2025-Mar-08 13:33:29 (2025-Mar-08 21:33:29 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1016.84MB/1016.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1016.84MB/1016.84MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1016.84MB/1016.84MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 13:33:29 (2025-Mar-08 21:33:29 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.37474366 	   77.6766%
Total Switching Power:       8.25053262 	   19.7955%
Total Leakage Power:         1.05363243 	    2.5280%
Total Power:                41.67890887
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         24.57      0.8767      0.4788       25.93        62.2
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      7.804       7.374      0.5748       15.75        37.8
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              32.37       8.251       1.054       41.68         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      32.37       8.251       1.054       41.68         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_OFC2044_array_out_37_ (BUFFD16): 	   0.03358
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D2): 	 0.0002651
* 		Total Cap: 	2.0914e-10 F
* 		Total instances in design: 27747
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1016.84MB/1016.84MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 52.23
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    52.23%|        -|   0.000|   0.000|   0:00:00.0| 1357.5M|
|    52.23%|        0|   0.000|   0.000|   0:00:03.0| 1357.5M|
|    52.23%|       34|   0.000|   0.000|   0:00:23.0| 1357.5M|
|    52.22%|       13|   0.000|   0.000|   0:00:04.0| 1361.2M|
|    52.22%|        2|   0.000|   0.000|   0:00:00.0| 1361.2M|
|    51.61%|     5361|   0.000|   0.000|   0:00:27.0| 1364.2M|
|    51.58%|      126|   0.000|   0.000|   0:00:03.0| 1364.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 51.58
** Finished Core Power Optimization (cpu = 0:01:01) (real = 0:01:01) **
Executing incremental physical updates
*** Starting refinePlace (0:09:21 mem=1329.9M) ***
Total net bbox length = 5.899e+05 (2.494e+05 3.405e+05) (ext = 1.219e+04)
Move report: Detail placement moves 58 insts, mean move: 0.38 um, max move: 1.20 um
	Max move on inst (core_instance/ofifo_inst/col_idx_4__fifo_instance/U28): (524.20, 190.00) --> (523.00, 190.00)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1329.9MB
Summary Report:
Instances move: 58 (out of 27730 movable)
Mean displacement: 0.38 um
Max displacement: 1.20 um (Instance: core_instance/ofifo_inst/col_idx_4__fifo_instance/U28) (524.2, 190) -> (523, 190)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 5.899e+05 (2.494e+05 3.405e+05) (ext = 1.219e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1329.9MB
*** Finished refinePlace (0:09:22 mem=1329.9M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.017|    0.017|   0.000|    0.000|    51.58%|   0:00:00.0| 1367.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|   0.017|    0.017|   0.000|    0.000|    51.58%|   0:00:02.0| 1369.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1369.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=1369.8M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1062.74MB/1062.74MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1062.74MB/1062.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1062.74MB/1062.74MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 13:34:38 (2025-Mar-08 21:34:38 GMT)
2025-Mar-08 13:34:38 (2025-Mar-08 21:34:38 GMT): 10%
2025-Mar-08 13:34:38 (2025-Mar-08 21:34:38 GMT): 20%
2025-Mar-08 13:34:38 (2025-Mar-08 21:34:38 GMT): 30%
2025-Mar-08 13:34:38 (2025-Mar-08 21:34:38 GMT): 40%
2025-Mar-08 13:34:39 (2025-Mar-08 21:34:39 GMT): 50%
2025-Mar-08 13:34:39 (2025-Mar-08 21:34:39 GMT): 60%
2025-Mar-08 13:34:39 (2025-Mar-08 21:34:39 GMT): 70%
2025-Mar-08 13:34:39 (2025-Mar-08 21:34:39 GMT): 80%
2025-Mar-08 13:34:39 (2025-Mar-08 21:34:39 GMT): 90%

Finished Levelizing
2025-Mar-08 13:34:39 (2025-Mar-08 21:34:39 GMT)

Starting Activity Propagation
2025-Mar-08 13:34:39 (2025-Mar-08 21:34:39 GMT)
2025-Mar-08 13:34:39 (2025-Mar-08 21:34:39 GMT): 10%
2025-Mar-08 13:34:39 (2025-Mar-08 21:34:39 GMT): 20%

Finished Activity Propagation
2025-Mar-08 13:34:40 (2025-Mar-08 21:34:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1063.11MB/1063.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 13:34:40 (2025-Mar-08 21:34:40 GMT)
 ... Calculating switching power
2025-Mar-08 13:34:40 (2025-Mar-08 21:34:40 GMT): 10%
2025-Mar-08 13:34:40 (2025-Mar-08 21:34:40 GMT): 20%
2025-Mar-08 13:34:40 (2025-Mar-08 21:34:40 GMT): 30%
2025-Mar-08 13:34:40 (2025-Mar-08 21:34:40 GMT): 40%
2025-Mar-08 13:34:40 (2025-Mar-08 21:34:40 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 13:34:42 (2025-Mar-08 21:34:42 GMT): 60%
2025-Mar-08 13:34:44 (2025-Mar-08 21:34:44 GMT): 70%
2025-Mar-08 13:34:44 (2025-Mar-08 21:34:44 GMT): 80%
2025-Mar-08 13:34:44 (2025-Mar-08 21:34:44 GMT): 90%

Finished Calculating power
2025-Mar-08 13:34:45 (2025-Mar-08 21:34:45 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1063.11MB/1063.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1063.11MB/1063.11MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1063.11MB/1063.11MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 13:34:45 (2025-Mar-08 21:34:45 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       31.99191457 	   77.9072%
Total Switching Power:       8.06815651 	   19.6477%
Total Leakage Power:         1.00406840 	    2.4451%
Total Power:                41.06413966
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         24.61      0.8462      0.4788       25.94       63.17
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      7.377       7.222      0.5252       15.12       36.83
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              31.99       8.068       1.004       41.06         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      31.99       8.068       1.004       41.06         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_OFC2044_array_out_37_ (BUFFD16): 	   0.03325
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/intadd_1_U10 (FA1D4): 	 0.0002617
* 		Total Cap: 	2.05703e-10 F
* 		Total instances in design: 27730
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1063.11MB/1063.11MB)

*** Finished Leakage Power Optimization (cpu=0:01:16, real=0:01:15, mem=1217.15M, totSessionCpu=0:09:35).
Extraction called for design 'fullchip' of instances=27730 and nets=30380 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1194.520M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1278.61 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.6  real=0:00:05.0  mem= 1278.6M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1054.27MB/1054.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1054.38MB/1054.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1054.38MB/1054.38MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-08 13:34:53 (2025-Mar-08 21:34:53 GMT)
2025-Mar-08 13:34:53 (2025-Mar-08 21:34:53 GMT): 10%
2025-Mar-08 13:34:53 (2025-Mar-08 21:34:53 GMT): 20%

Finished Activity Propagation
2025-Mar-08 13:34:54 (2025-Mar-08 21:34:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1054.96MB/1054.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 13:34:54 (2025-Mar-08 21:34:54 GMT)
 ... Calculating switching power
2025-Mar-08 13:34:54 (2025-Mar-08 21:34:54 GMT): 10%
2025-Mar-08 13:34:54 (2025-Mar-08 21:34:54 GMT): 20%
2025-Mar-08 13:34:54 (2025-Mar-08 21:34:54 GMT): 30%
2025-Mar-08 13:34:54 (2025-Mar-08 21:34:54 GMT): 40%
2025-Mar-08 13:34:54 (2025-Mar-08 21:34:54 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 13:34:56 (2025-Mar-08 21:34:56 GMT): 60%
2025-Mar-08 13:34:58 (2025-Mar-08 21:34:58 GMT): 70%
2025-Mar-08 13:34:58 (2025-Mar-08 21:34:58 GMT): 80%
2025-Mar-08 13:34:59 (2025-Mar-08 21:34:59 GMT): 90%

Finished Calculating power
2025-Mar-08 13:34:59 (2025-Mar-08 21:34:59 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1054.96MB/1054.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1054.96MB/1054.96MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:06, mem(process/total)=1054.96MB/1054.96MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 13:34:59 (2025-Mar-08 21:34:59 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       31.99191608 	   77.9072%
Total Switching Power:       8.06815651 	   19.6477%
Total Leakage Power:         1.00406840 	    2.4451%
Total Power:                41.06414117
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         24.61      0.8462      0.4788       25.94       63.17
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      7.377       7.222      0.5252       15.12       36.83
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              31.99       8.068       1.004       41.06         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      31.99       8.068       1.004       41.06         100
Total leakage power = 1.00407 mW
Cell usage statistics:  
Library tcbn65gpluswc , 27730 cells ( 100.000000%) , 1.00407 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1054.96MB/1054.96MB)


Output file is ./timingReports/fullchip_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:46, real = 0:07:46, mem = 1217.1M, totSessionCpu=0:09:50 **
** Profile ** Start :  cpu=0:00:00.0, mem=1217.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1217.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1227.2M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1219.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1219.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.017  |  0.724  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.582%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1219.1M
**optDesign ... cpu = 0:07:48, real = 0:07:48, mem = 1217.1M, totSessionCpu=0:09:51 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:09:36, real = 0:09:36, mem = 1185.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 3329 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 3779 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 7633 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 9527 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 29054 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 53322 filler insts added - prefix FILLER (CPU: 0:00:00.8).
For 53322 new insts, 53322 new pwr-pin connections were made to global net 'VDD'.
53322 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 81052 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1195.0M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 8624 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1189.7M, init mem=1189.7M)
*info: Placed = 81052         
*info: Unplaced = 0           
Placement Density:98.97%(265656/268425)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1189.9M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 289549.360um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       8624
    Delay constrained sinks:     8624
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=30259  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 30259 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 30259 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.09% V. EstWL: 7.457850e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 115468
[NR-eagl] Layer2(M2)(V) length: 3.095390e+05um, number of vias: 176442
[NR-eagl] Layer3(M3)(H) length: 3.410657e+05um, number of vias: 6615
[NR-eagl] Layer4(M4)(V) length: 1.157848e+05um, number of vias: 0
[NR-eagl] Total length: 7.663895e+05um, number of vias: 298525
[NR-eagl] End Peak syMemory usage = 1218.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.35 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 289549.360um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       8624
    Delay constrained sinks:     8624
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1431.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1431.360um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:10:13 mem=1258.6M) ***
Total net bbox length = 6.029e+05 (2.558e+05 3.471e+05) (ext = 1.235e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.029e+05 (2.558e+05 3.471e+05) (ext = 1.235e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1258.6MB
*** Finished refinePlace (0:10:13 mem=1258.6M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [0.2,1.025)             2
      [1.025,1.85)            2
      [1.85,2.675)            1
      [2.675,3.5)             1
      [3.5,4.325)             6
      [4.325,5.15)            1
      [5.15,5.975)            2
      [5.975,6.8)             2
      [6.8,7.625)             4
      [7.625,8.45)            1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          8.45         (153.093,327.882)    (160.107,329.317)    ccl clock buffer, uid:A26fb4 (a lib_cell CKBD16) at (157.600,328.600), in power domain auto-default
          7.25         (153.093,327.882)    (155.308,332.918)    ccl clock buffer, uid:A26fa2 (a lib_cell CKBD16) at (152.800,332.200), in power domain auto-default
          7.2          (208.692,389.082)    (208.692,381.882)    ccl clock buffer, uid:A26fb8 (a lib_cell CKBD16) at (205.600,380.800), in power domain auto-default
          7.2          (163.907,178.118)    (163.907,185.317)    ccl clock buffer, uid:A26d3f (a lib_cell CKBD16) at (161.400,184.600), in power domain auto-default
          7.2          (396.308,401.317)    (396.308,408.517)    ccl clock buffer, uid:A27215 (a lib_cell CKBD16) at (393.800,407.800), in power domain auto-default
          6.35         (139.292,389.082)    (138.708,383.317)    ccl clock buffer, uid:A26f96 (a lib_cell CKBD16) at (136.200,382.600), in power domain auto-default
          6.35         (306.092,317.082)    (305.507,311.317)    ccl clock buffer, uid:A27209 (a lib_cell CKBD16) at (303.000,310.600), in power domain auto-default
          5.62         (164.308,178.118)    (164.893,173.083)    ccl clock buffer, uid:A26d44 (a lib_cell CKBD16) at (161.800,172.000), in power domain auto-default
          5.62         (311.692,320.683)    (311.108,325.717)    ccl clock buffer, uid:A27200 (a lib_cell CKBD16) at (308.600,325.000), in power domain auto-default
          4.8          (139.292,486.283)    (140.493,482.683)    ccl clock buffer, uid:A26fa8 (a lib_cell CKBD16) at (137.400,481.600), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1431.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1431.360um^2
      gate capacitance : top=0.000pF, trunk=0.781pF, leaf=7.428pF, total=8.209pF
      wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.516pF, total=7.168pF
      wire lengths   : top=0.000um, trunk=4312.972um, leaf=35306.825um, total=39619.798um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.099),top(nil), margined worst slew is leaf(0.099),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.207, max=0.275, avg=0.247, sd=0.014], skew [0.068 vs 0.057*, 94% {0.219, 0.248, 0.275}] (wid=0.034 ws=0.027) (gid=0.250 gs=0.057)
    Clock network insertion delays are now [0.207ns, 0.275ns] average 0.247ns std.dev 0.014ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=81194 and nets=34425 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1201.949M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=142, i=0, cg=0, l=0, total=142
  Rebuilding timing graph   cell areas     : b=1431.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1431.360um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.781pF, leaf=7.428pF, total=8.209pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.657pF, leaf=6.542pF, total=7.199pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4312.972um, leaf=35306.825um, total=39619.798um
  Rebuilding timing graph   sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.099),trunk(0.099),top(nil), margined worst slew is leaf(0.099),trunk(0.099),top(nil)
    skew_group clk/CON: insertion delay [min=0.208, max=0.276, avg=0.247, sd=0.014], skew [0.068 vs 0.057*, 94.1% {0.220, 0.248, 0.276}] (wid=0.034 ws=0.027) (gid=0.251 gs=0.058)
  Clock network insertion delays are now [0.208ns, 0.276ns] average 0.247ns std.dev 0.014ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1431.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1431.360um^2
      gate capacitance : top=0.000pF, trunk=0.781pF, leaf=7.428pF, total=8.209pF
      wire capacitance : top=0.000pF, trunk=0.657pF, leaf=6.542pF, total=7.199pF
      wire lengths   : top=0.000um, trunk=4312.972um, leaf=35306.825um, total=39619.798um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.099),top(nil), margined worst slew is leaf(0.099),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.208, max=0.276, avg=0.247, sd=0.014], skew [0.068 vs 0.057*, 94.1% {0.220, 0.248, 0.276}] (wid=0.034 ws=0.027) (gid=0.251 gs=0.058)
    Clock network insertion delays are now [0.208ns, 0.276ns] average 0.247ns std.dev 0.014ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1431.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1431.360um^2
      gate capacitance : top=0.000pF, trunk=0.781pF, leaf=7.428pF, total=8.209pF
      wire capacitance : top=0.000pF, trunk=0.657pF, leaf=6.542pF, total=7.199pF
      wire lengths   : top=0.000um, trunk=4312.972um, leaf=35306.825um, total=39619.798um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.099),top(nil), margined worst slew is leaf(0.099),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.208, max=0.276, avg=0.247, sd=0.014], skew [0.068 vs 0.057*, 94.1% {0.220, 0.248, 0.276}] (wid=0.034 ws=0.027) (gid=0.251 gs=0.058)
    Clock network insertion delays are now [0.208ns, 0.276ns] average 0.247ns std.dev 0.014ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1431.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1431.360um^2
      gate capacitance : top=0.000pF, trunk=0.781pF, leaf=7.428pF, total=8.209pF
      wire capacitance : top=0.000pF, trunk=0.657pF, leaf=6.542pF, total=7.199pF
      wire lengths   : top=0.000um, trunk=4312.972um, leaf=35306.825um, total=39619.798um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.099),top(nil), margined worst slew is leaf(0.099),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.208, max=0.276, avg=0.247, sd=0.014], skew [0.068 vs 0.057*, 94.1% {0.220, 0.248, 0.276}] (wid=0.034 ws=0.027) (gid=0.251 gs=0.058)
    Clock network insertion delays are now [0.208ns, 0.276ns] average 0.247ns std.dev 0.014ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1431.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1431.360um^2
      gate capacitance : top=0.000pF, trunk=0.781pF, leaf=7.428pF, total=8.209pF
      wire capacitance : top=0.000pF, trunk=0.657pF, leaf=6.542pF, total=7.199pF
      wire lengths   : top=0.000um, trunk=4312.972um, leaf=35306.825um, total=39619.798um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.099),top(nil), margined worst slew is leaf(0.099),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.208, max=0.276, avg=0.247, sd=0.014], skew [0.068 vs 0.057*, 94.1% {0.220, 0.248, 0.276}] (wid=0.034 ws=0.027) (gid=0.251 gs=0.058)
    Clock network insertion delays are now [0.208ns, 0.276ns] average 0.247ns std.dev 0.014ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1431.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1431.360um^2
      gate capacitance : top=0.000pF, trunk=0.781pF, leaf=7.428pF, total=8.209pF
      wire capacitance : top=0.000pF, trunk=0.657pF, leaf=6.542pF, total=7.199pF
      wire lengths   : top=0.000um, trunk=4312.972um, leaf=35306.825um, total=39619.798um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.099),top(nil), margined worst slew is leaf(0.099),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.208, max=0.276, avg=0.247, sd=0.014], skew [0.068 vs 0.057*, 94.1% {0.220, 0.248, 0.276}] (wid=0.034 ws=0.027) (gid=0.251 gs=0.058)
    Clock network insertion delays are now [0.208ns, 0.276ns] average 0.247ns std.dev 0.014ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1431.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1431.360um^2
      gate capacitance : top=0.000pF, trunk=0.781pF, leaf=7.428pF, total=8.209pF
      wire capacitance : top=0.000pF, trunk=0.657pF, leaf=6.542pF, total=7.199pF
      wire lengths   : top=0.000um, trunk=4312.972um, leaf=35306.825um, total=39619.798um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.099),trunk(0.099),top(nil), margined worst slew is leaf(0.099),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.208, max=0.276, avg=0.247, sd=0.014], skew [0.068 vs 0.057*, 94.1% {0.220, 0.248, 0.276}] (wid=0.034 ws=0.027) (gid=0.251 gs=0.058)
    Clock network insertion delays are now [0.208ns, 0.276ns] average 0.247ns std.dev 0.014ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1431.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1431.360um^2
      gate capacitance : top=0.000pF, trunk=0.781pF, leaf=7.428pF, total=8.209pF
      wire capacitance : top=0.000pF, trunk=0.657pF, leaf=6.542pF, total=7.199pF
      wire lengths   : top=0.000um, trunk=4312.972um, leaf=35306.825um, total=39619.798um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.099),top(nil), margined worst slew is leaf(0.099),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.208, max=0.276, avg=0.247, sd=0.014], skew [0.068 vs 0.057*, 94.1% {0.220, 0.248, 0.276}] (wid=0.034 ws=0.027) (gid=0.251 gs=0.058)
    Clock network insertion delays are now [0.208ns, 0.276ns] average 0.247ns std.dev 0.014ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 264 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1431.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1431.360um^2
      gate capacitance : top=0.000pF, trunk=0.781pF, leaf=7.428pF, total=8.209pF
      wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.540pF, total=7.193pF
      wire lengths   : top=0.000um, trunk=4285.423um, leaf=35296.772um, total=39582.195um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.099),top(nil), margined worst slew is leaf(0.099),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.208, max=0.270, avg=0.247, sd=0.014], skew [0.062 vs 0.057*, 95.3% {0.220, 0.248, 0.270}] (wid=0.032 ws=0.024) (gid=0.249 gs=0.056)
    Clock network insertion delays are now [0.208ns, 0.270ns] average 0.247ns std.dev 0.014ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1166.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1166.400um^2
      gate capacitance : top=0.000pF, trunk=0.642pF, leaf=7.428pF, total=8.070pF
      wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.538pF, total=7.192pF
      wire lengths   : top=0.000um, trunk=4287.137um, leaf=35284.843um, total=39571.980um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.216, max=0.268, avg=0.255, sd=0.008], skew [0.051 vs 0.057, 98.3% {0.228, 0.257, 0.268}] (wid=0.032 ws=0.024) (gid=0.253 gs=0.045)
    Clock network insertion delays are now [0.216ns, 0.268ns] average 0.255ns std.dev 0.008ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1166.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1166.400um^2
      gate capacitance : top=0.000pF, trunk=0.642pF, leaf=7.428pF, total=8.070pF
      wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.538pF, total=7.192pF
      wire lengths   : top=0.000um, trunk=4287.137um, leaf=35284.843um, total=39571.980um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.216, max=0.268, avg=0.255, sd=0.008], skew [0.051 vs 0.057, 98.3% {0.228, 0.257, 0.268}] (wid=0.032 ws=0.024) (gid=0.253 gs=0.045)
    Clock network insertion delays are now [0.216ns, 0.268ns] average 0.255ns std.dev 0.008ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=142, i=0, cg=0, l=0, total=142
          cell areas     : b=1166.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1166.400um^2
          gate capacitance : top=0.000pF, trunk=0.642pF, leaf=7.428pF, total=8.070pF
          wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.538pF, total=7.192pF
          wire lengths   : top=0.000um, trunk=4287.137um, leaf=35284.843um, total=39571.980um
          sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1166.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1166.400um^2
      gate capacitance : top=0.000pF, trunk=0.642pF, leaf=7.428pF, total=8.070pF
      wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.538pF, total=7.192pF
      wire lengths   : top=0.000um, trunk=4287.137um, leaf=35284.843um, total=39571.980um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
    Clock network insertion delays are now [0.216ns, 0.268ns] average 0.255ns std.dev 0.008ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=142, i=0, cg=0, l=0, total=142
    cell areas     : b=1166.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1166.400um^2
    gate capacitance : top=0.000pF, trunk=0.642pF, leaf=7.428pF, total=8.070pF
    wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.538pF, total=7.192pF
    wire lengths   : top=0.000um, trunk=4287.137um, leaf=35284.843um, total=39571.980um
    sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
    skew_group clk/CON: insertion delay [min=0.216, max=0.268, avg=0.255, sd=0.008], skew [0.051 vs 0.057, 98.3% {0.228, 0.257, 0.268}] (wid=0.032 ws=0.024) (gid=0.253 gs=0.045)
  Clock network insertion delays are now [0.216ns, 0.268ns] average 0.255ns std.dev 0.008ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1166.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1166.400um^2
      gate capacitance : top=0.000pF, trunk=0.642pF, leaf=7.428pF, total=8.070pF
      wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.538pF, total=7.192pF
      wire lengths   : top=0.000um, trunk=4287.137um, leaf=35284.843um, total=39571.980um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.216, max=0.268, avg=0.255, sd=0.008], skew [0.051 vs 0.057, 98.3% {0.228, 0.257, 0.268}] (wid=0.032 ws=0.024) (gid=0.253 gs=0.045)
    Clock network insertion delays are now [0.216ns, 0.268ns] average 0.255ns std.dev 0.008ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=142, i=0, cg=0, l=0, total=142
          cell areas     : b=1166.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1166.400um^2
          gate capacitance : top=0.000pF, trunk=0.642pF, leaf=7.428pF, total=8.070pF
          wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.538pF, total=7.192pF
          wire lengths   : top=0.000um, trunk=4287.137um, leaf=35284.843um, total=39571.980um
          sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1166.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1166.400um^2
      gate capacitance : top=0.000pF, trunk=0.642pF, leaf=7.428pF, total=8.070pF
      wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.538pF, total=7.192pF
      wire lengths   : top=0.000um, trunk=4287.137um, leaf=35284.843um, total=39571.980um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.216, max=0.268, avg=0.255, sd=0.008], skew [0.051 vs 0.057, 98.3% {0.228, 0.257, 0.268}] (wid=0.032 ws=0.024) (gid=0.253 gs=0.045)
    Clock network insertion delays are now [0.216ns, 0.268ns] average 0.255ns std.dev 0.008ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1166.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1166.400um^2
      gate capacitance : top=0.000pF, trunk=0.642pF, leaf=7.428pF, total=8.070pF
      wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.538pF, total=7.192pF
      wire lengths   : top=0.000um, trunk=4287.137um, leaf=35284.843um, total=39571.980um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.216, max=0.268, avg=0.255, sd=0.008], skew [0.051 vs 0.057, 98.3% {0.228, 0.257, 0.268}] (wid=0.032 ws=0.024) (gid=0.253 gs=0.045)
    Clock network insertion delays are now [0.216ns, 0.268ns] average 0.255ns std.dev 0.008ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1166.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1166.400um^2
      gate capacitance : top=0.000pF, trunk=0.642pF, leaf=7.428pF, total=8.070pF
      wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.538pF, total=7.192pF
      wire lengths   : top=0.000um, trunk=4287.137um, leaf=35284.843um, total=39571.980um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.216, max=0.268, avg=0.255, sd=0.008], skew [0.051 vs 0.057, 98.3% {0.228, 0.257, 0.268}] (wid=0.032 ws=0.024) (gid=0.253 gs=0.045)
    Clock network insertion delays are now [0.216ns, 0.268ns] average 0.255ns std.dev 0.008ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=81194 and nets=34425 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1201.953M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=142, i=0, cg=0, l=0, total=142
  Rebuilding timing graph   cell areas     : b=1166.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1166.400um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.642pF, leaf=7.428pF, total=8.070pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.538pF, total=7.192pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4287.137um, leaf=35284.843um, total=39571.980um
  Rebuilding timing graph   sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
    skew_group clk/CON: insertion delay [min=0.216, max=0.268, avg=0.255, sd=0.008], skew [0.051 vs 0.057, 98.3% {0.228, 0.257, 0.268}] (wid=0.032 ws=0.024) (gid=0.253 gs=0.045)
  Clock network insertion delays are now [0.216ns, 0.268ns] average 0.255ns std.dev 0.008ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1166.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1166.400um^2
      gate capacitance : top=0.000pF, trunk=0.642pF, leaf=7.428pF, total=8.070pF
      wire capacitance : top=0.000pF, trunk=0.653pF, leaf=6.538pF, total=7.192pF
      wire lengths   : top=0.000um, trunk=4287.137um, leaf=35284.843um, total=39571.980um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.216, max=0.268, avg=0.255, sd=0.008], skew [0.051 vs 0.057, 98.3% {0.228, 0.257, 0.268}] (wid=0.032 ws=0.024) (gid=0.253 gs=0.045)
    Clock network insertion delays are now [0.216ns, 0.268ns] average 0.255ns std.dev 0.008ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=8.070pF fall=8.044pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=8.030pF fall=8.006pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1090.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1090.800um^2
      gate capacitance : top=0.000pF, trunk=0.603pF, leaf=7.428pF, total=8.030pF
      wire capacitance : top=0.000pF, trunk=0.654pF, leaf=6.541pF, total=7.195pF
      wire lengths   : top=0.000um, trunk=4290.195um, leaf=35300.188um, total=39590.383um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.272, avg=0.256, sd=0.008], skew [0.046 vs 0.057, 99.7% {0.228, 0.257, 0.272}] (wid=0.032 ws=0.025) (gid=0.252 gs=0.033)
    Clock network insertion delays are now [0.226ns, 0.272ns] average 0.256ns std.dev 0.008ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2679.86 -> 2721}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1090.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1090.800um^2
      gate capacitance : top=0.000pF, trunk=0.603pF, leaf=7.428pF, total=8.030pF
      wire capacitance : top=0.000pF, trunk=0.654pF, leaf=6.541pF, total=7.195pF
      wire lengths   : top=0.000um, trunk=4290.195um, leaf=35300.188um, total=39590.383um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.272, avg=0.256, sd=0.008], skew [0.046 vs 0.057, 99.7% {0.228, 0.257, 0.272}] (wid=0.032 ws=0.025) (gid=0.252 gs=0.033)
    Clock network insertion delays are now [0.226ns, 0.272ns] average 0.256ns std.dev 0.008ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1090.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1090.800um^2
      gate capacitance : top=0.000pF, trunk=0.603pF, leaf=7.428pF, total=8.030pF
      wire capacitance : top=0.000pF, trunk=0.654pF, leaf=6.541pF, total=7.195pF
      wire lengths   : top=0.000um, trunk=4290.195um, leaf=35300.188um, total=39590.383um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.090),top(nil), margined worst slew is leaf(0.105),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.272, avg=0.256, sd=0.008], skew [0.046 vs 0.057, 99.7% {0.228, 0.257, 0.272}] (wid=0.032 ws=0.025) (gid=0.252 gs=0.033)
    Clock network insertion delays are now [0.226ns, 0.272ns] average 0.256ns std.dev 0.008ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2679.86 -> 2721}
  Improving insertion delay done.
  Total capacitance is (rise=15.225pF fall=15.201pF), of which (rise=7.195pF fall=7.195pF) is wire, and (rise=8.030pF fall=8.006pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:10:36 mem=1267.2M) ***
Total net bbox length = 6.030e+05 (2.558e+05 3.472e+05) (ext = 1.236e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.030e+05 (2.558e+05 3.472e+05) (ext = 1.236e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1267.2MB
*** Finished refinePlace (0:10:36 mem=1267.2M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:10:37 mem=1267.2M) ***
Total net bbox length = 6.030e+05 (2.558e+05 3.472e+05) (ext = 1.236e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.030e+05 (2.558e+05 3.472e+05) (ext = 1.236e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1267.2MB
*** Finished refinePlace (0:10:37 mem=1267.2M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       143 (unrouted=143, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 30258 (unrouted=0, trialRouted=30258, noStatus=0, routed=0, fixed=0)
(Not counting 4024 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=81194 and nets=34425 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1269.102M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 143 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 143 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -routeTopRoutingLayer 4

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "4" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  8 13:35:51 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 34423 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d2e core_instance/psum_mem_instance/U1584. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d2e core_instance/psum_mem_instance/U121. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d30 core_instance/ofifo_inst/col_idx_1__fifo_instance/U168. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d31 core_instance/ofifo_inst/col_idx_7__fifo_instance/U126. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d33 core_instance/psum_mem_instance/U974. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d37 core_instance/qmem_instance/U554. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d38 core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U18. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d39 core_instance/ofifo_inst/col_idx_7__fifo_instance/U79. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d39 core_instance/ofifo_inst/col_idx_7__fifo_instance/U122. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d3b core_instance/psum_mem_instance/U1086. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d3f core_instance/ofifo_inst/col_idx_1__fifo_instance/U200. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d40 core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U4. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d44 core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U1. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d46 core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/U20. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f93 core_instance/kmem_instance/FE_OFC224_n575. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f93 core_instance/kmem_instance/FE_OFC223_n574. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f95 core_instance/kmem_instance/U886. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f96 core_instance/mac_array_instance/col_idx_1__mac_col_inst/U14. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f97 core_instance/kmem_instance/U164. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f9a core_instance/mac_array_instance/col_idx_2__mac_col_inst/U118. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 147 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1086.82 (MB), peak = 1213.49 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 13:36:05 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 13:36:06 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    93.44%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    24.24%
#
#  143 nets (0.42%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.40 (MB), peak = 1213.49 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1117.98 (MB), peak = 1213.49 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1119.11 (MB), peak = 1213.49 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1119.12 (MB), peak = 1213.49 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1119.30 (MB), peak = 1213.49 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4024 (skipped).
#Total number of selected nets for routing = 143.
#Total number of unselected nets (but routable) for routing = 30258 (skipped).
#Total number of nets in the design = 34425.
#
#30258 skipped nets do not have any wires.
#143 routable nets have only global wires.
#143 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                143               0  
#------------------------------------------------
#        Total                143               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                143           30258  
#------------------------------------------------
#        Total                143           30258  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      1(0.00%)      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4     25(0.08%)      4(0.01%)   (0.09%)
#  ----------------------------------------------
#     Total     26(0.03%)      4(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.05% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 41355 um.
#Total half perimeter of net bounding box = 14344 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2289 um.
#Total wire length on LAYER M3 = 23391 um.
#Total wire length on LAYER M4 = 15675 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 21980
#Up-Via Summary (total 21980):
#           
#-----------------------
#  Metal 1         8908
#  Metal 2         7639
#  Metal 3         5433
#-----------------------
#                 21980 
#
#Total number of involved priority nets 143
#Maximum src to sink distance for priority net 295.4
#Average of max src_to_sink distance for priority net 99.3
#Average of ave src_to_sink distance for priority net 57.5
#Max overcon = 2 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.09%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1119.58 (MB), peak = 1213.49 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.54 (MB), peak = 1213.49 (MB)
#Start Track Assignment.
#Done with 5888 horizontal wires in 2 hboxes and 4717 vertical wires in 2 hboxes.
#Done with 117 horizontal wires in 2 hboxes and 80 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 46517 um.
#Total half perimeter of net bounding box = 14344 um.
#Total wire length on LAYER M1 = 4699 um.
#Total wire length on LAYER M2 = 2266 um.
#Total wire length on LAYER M3 = 23220 um.
#Total wire length on LAYER M4 = 16333 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 21980
#Up-Via Summary (total 21980):
#           
#-----------------------
#  Metal 1         8908
#  Metal 2         7639
#  Metal 3         5433
#-----------------------
#                 21980 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1118.03 (MB), peak = 1213.49 (MB)
#
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 48.71 (MB)
#Total memory = 1118.07 (MB)
#Peak memory = 1213.49 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.6% of the total area was rechecked for DRC, and 79.6% required routing.
#    number of violations = 0
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1129.88 (MB), peak = 1213.49 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1108.85 (MB), peak = 1213.49 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 41666 um.
#Total half perimeter of net bounding box = 14344 um.
#Total wire length on LAYER M1 = 12 um.
#Total wire length on LAYER M2 = 2609 um.
#Total wire length on LAYER M3 = 21993 um.
#Total wire length on LAYER M4 = 17052 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24979
#Total number of multi-cut vias = 138 (  0.6%)
#Total number of single cut vias = 24841 ( 99.4%)
#Up-Via Summary (total 24979):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8752 ( 98.4%)       138 (  1.6%)       8890
#  Metal 2        8491 (100.0%)         0 (  0.0%)       8491
#  Metal 3        7598 (100.0%)         0 (  0.0%)       7598
#-----------------------------------------------------------
#                24841 ( 99.4%)       138 (  0.6%)      24979 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = -10.16 (MB)
#Total memory = 1107.91 (MB)
#Peak memory = 1213.49 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = -10.16 (MB)
#Total memory = 1107.91 (MB)
#Peak memory = 1213.49 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:13
#Elapsed time = 00:01:13
#Increased memory = 42.72 (MB)
#Total memory = 1076.97 (MB)
#Peak memory = 1213.49 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 13:37:04 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 143 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000            5
        50.000     100.000          120
       100.000     150.000            7
       150.000     200.000            7
       200.000     250.000            2
       250.000     300.000            2
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           8
        0.000      20.000          62
       20.000      40.000          40
       40.000      60.000          18
       60.000      80.000          11
       80.000     100.000           1
      100.000     120.000           1
      120.000     140.000           2
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/CTS_269 (74 terminals)
    Guided length:  max path =    47.318um, total =   263.002um
    Routed length:  max path =   113.200um, total =   306.500um
    Deviation:      max path =   139.235%,  total =    16.539%

    Net core_instance/CTS_341 (43 terminals)
    Guided length:  max path =    47.600um, total =   160.653um
    Routed length:  max path =    97.000um, total =   191.120um
    Deviation:      max path =   103.782%,  total =    18.965%

    Net core_instance/psum_mem_instance/CTS_75 (90 terminals)
    Guided length:  max path =    66.355um, total =   334.637um
    Routed length:  max path =   122.600um, total =   405.020um
    Deviation:      max path =    84.764%,  total =    21.032%

    Net core_instance/CTS_352 (58 terminals)
    Guided length:  max path =    74.987um, total =   271.962um
    Routed length:  max path =   134.000um, total =   311.840um
    Deviation:      max path =    78.696%,  total =    14.663%

    Net core_instance/ofifo_inst/col_idx_2__fifo_instance/CTS_8 (79 terminals)
    Guided length:  max path =    64.873um, total =   275.495um
    Routed length:  max path =   113.000um, total =   316.340um
    Deviation:      max path =    74.188%,  total =    14.826%

    Net core_instance/CTS_294 (70 terminals)
    Guided length:  max path =    55.508um, total =   268.343um
    Routed length:  max path =    94.800um, total =   314.200um
    Deviation:      max path =    70.788%,  total =    17.089%

    Net core_instance/psum_mem_instance/CTS_77 (82 terminals)
    Guided length:  max path =    76.585um, total =   306.278um
    Routed length:  max path =   129.200um, total =   347.180um
    Deviation:      max path =    68.701%,  total =    13.355%

    Net core_instance/CTS_348 (85 terminals)
    Guided length:  max path =    68.058um, total =   361.358um
    Routed length:  max path =   114.000um, total =   419.580um
    Deviation:      max path =    67.505%,  total =    16.112%

    Net core_instance/CTS_322 (94 terminals)
    Guided length:  max path =    68.793um, total =   331.225um
    Routed length:  max path =   115.200um, total =   395.840um
    Deviation:      max path =    67.460%,  total =    19.508%

    Net core_instance/CTS_329 (79 terminals)
    Guided length:  max path =    81.960um, total =   316.767um
    Routed length:  max path =   136.800um, total =   355.640um
    Deviation:      max path =    66.911%,  total =    12.272%

Set FIXED routing status on 143 net(s)
Set FIXED placed status on 142 instance(s)
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143)
  Non-clock: 30258 (unrouted=30258, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4024 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 143  numPreroutedWires = 26542
[NR-eagl] Read numTotalNets=30401  numIgnoredNets=143
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 30258 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 30258 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.12% V. EstWL: 7.146648e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.05% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.200000e+01um, number of vias: 115734
[NR-eagl] Layer2(M2)(V) length: 3.005724e+05um, number of vias: 170319
[NR-eagl] Layer3(M3)(H) length: 3.471803e+05um, number of vias: 13999
[NR-eagl] Layer4(M4)(V) length: 1.272512e+05um, number of vias: 0
[NR-eagl] Total length: 7.750159e+05um, number of vias: 300052
End of congRepair (cpu=0:00:01.4, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=81194 and nets=34425 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1269.301M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.058        0.060      1.033       0.001        0.003      1.000      3.000         0.333
    S->S Wire Len.       um        137.372      146.183      1.064      98.718      105.152      0.998      1.063         0.937
    S->S Wire Res.       Ohm       157.541      172.078      1.092     108.422      119.816      0.997      1.102         0.902
    S->S Wire Res./um    Ohm         1.155        1.194      1.033       0.472        0.518      0.996      1.091         0.909
    Total Wire Len.      um        256.099      291.700      1.139     189.310      228.308      0.994      1.199         0.825
    Trans. Time          ns          0.048        0.052      1.096       0.024        0.027      0.997      1.104         0.900
    Wire Cap.            fF         37.841       42.889      1.133      28.396       33.924      0.996      1.190         0.834
    Wire Cap./um         fF          0.110        0.110      0.996       0.074        0.073      1.000      0.995         1.004
    Wire Delay           ns          0.005        0.006      1.173       0.003        0.004      0.992      1.106         0.889
    Wire Skew            ns          0.004        0.005      1.170       0.005        0.005      0.998      1.172         0.849
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.083        0.085      1.026      0.004         0.005      0.991      1.138         0.864
    S->S Wire Len.       um         76.666       84.702      1.105     49.719        54.868      0.991      1.093         0.898
    S->S Wire Res.       Ohm        96.076      107.029      1.114     56.263        64.708      0.985      1.133         0.857
    S->S Wire Res./um    Ohm         1.444        1.406      0.974      0.428         0.333      0.947      0.737         1.217
    Total Wire Len.      um        362.866      391.644      1.079     63.585        66.919      0.994      1.047         0.945
    Trans. Time          ns          0.081        0.084      1.038      0.008         0.008      0.998      0.994         1.001
    Wire Cap.            fF         55.818       59.900      1.073      9.810        10.312      0.996      1.047         0.947
    Wire Cap./um         fF          0.154        0.153      0.994      0.001         0.001      0.884      0.940         0.831
    Wire Delay           ns          0.004        0.005      1.209      0.002         0.003      0.962      1.209         0.766
    Wire Skew            ns          0.006        0.008      1.241      0.002         0.003      0.955      1.298         0.703
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.096        0.095      0.995      0.005         0.005      0.973      1.012         0.935
    S->S Wire Len.       um         43.332       56.044      1.293     19.472        26.828      0.816      1.125         0.592
    S->S Wire Res.       Ohm        69.981       81.208      1.160     28.174        36.412      0.802      1.036         0.621
    S->S Wire Res./um    Ohm         1.696        1.503      0.886      0.336         0.225      0.827      0.555         1.233
    Total Wire Len.      um        269.467      282.244      1.047     68.465        71.782      0.990      1.038         0.944
    Trans. Time          ns          0.092        0.093      1.008      0.008         0.008      0.980      1.006         0.954
    Wire Cap.            fF         49.932       49.138      0.984     12.881        12.570      0.993      0.969         1.017
    Wire Cap./um         fF          0.185        0.174      0.940      0.007         0.005      0.954      0.629         1.446
    Wire Delay           ns          0.004        0.005      1.476      0.002         0.003      0.753      1.294         0.438
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A2727f/I       -100.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A2727b/I        -31.250
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27280/I        -29.091
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A2727d/I        -24.691
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A2727e/I        -23.333
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M1                             0.000um      0.600um        1.787         0.272         0.487
    M2                             0.000um      1.000um        1.599         0.282         0.451
    M3                           365.005um    402.800um        1.599         0.282         0.451
    M4                           659.392um    762.400um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.863%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    --------------------------------------------------------------------------------------
    Route Sink Pin                                                          Difference (%)
    --------------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27062/I                          -180.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d3f/I                          -175.000
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A2705e/I        -85.714
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27064/I                           -83.333
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27066/I        -80.952
    --------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       1.200um       1.787         0.272         0.487
    M2                              0.000um      22.200um       1.599         0.282         0.451
    M3                           1501.112um    1645.200um       1.599         0.282         0.451
    M4                           1764.685um    1856.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.336%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ----------------------------------------------------------------------------------
    Route Sink Pin                                                      Difference (%)
    ----------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_3__fifo_instance/q5_reg_10_/CP        -800.000
    core_instance/ofifo_inst/col_idx_1__fifo_instance/q11_reg_16_/CP       -650.000
    core_instance/kmem_instance/memory7_reg_44_/CP                         -544.444
    core_instance/psum_mem_instance/memory15_reg_147_/CP                   -538.462
    core_instance/psum_mem_instance/memory5_reg_49_/CP                     -536.364
    ----------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       10.200um       1.787         0.272         0.487
    M2                               0.000um     2586.000um       1.599         0.282         0.451
    M3                           16965.310um    19944.600um       1.599         0.282         0.451
    M4                           18334.877um    14433.200um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        92.978%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: core_instance/mac_array_instance/CTS_41:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um     30              3.200um         30
    M3                    56.322um     30             70.800um         30
    M4                    66.355um     35             66.400um         23
    -------------------------------------------------------------------------
    Totals               122.000um     95            139.000um         83
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns      0.003ns          -             -
    S->WS Trans. Time      0.105ns      0.108ns          -             -
    S->WS Wire Len.       23.738um     23.600um          -             -
    S->WS Wire Res.       43.840Ohm    36.940Ohm         -             -
    Wire Cap.             22.635fF     24.266fF          -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/C-
    P.
    Post-route worst sink:
    core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/C-
    P.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27204.
    Driver fanout: 29.
    Driver cell: CKBD4.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_317:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      29             8.000um         29
    M3                   176.968um      29           181.000um         28
    M4                    71.980um      41            80.600um         35
    -------------------------------------------------------------------------
    Totals               247.000um      99           269.000um         92
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.003ns         -             -
    S->WS Trans. Time      0.104ns       0.108ns         -             -
    S->WS Wire Len.       55.780um     108.800um         -             -
    S->WS Wire Res.       75.721Ohm    144.687Ohm        -             -
    Wire Cap.             41.672fF      43.708fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_13_/CP.
    Post-route worst sink:
    core_instance/ofifo_inst/col_idx_5__fifo_instance/q15_reg_13_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A2706a.
    Driver fanout: 28.
    Driver cell: CKBD6.
    -------------------------------------------------------------------------
    
    Net: core_instance/mac_array_instance/CTS_46:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      55            11.200um         55
    M3                   114.755um      55           155.600um         52
    M4                   122.117um      75            95.000um         56
    -------------------------------------------------------------------------
    Totals               236.000um     185           261.000um        163
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.106ns         -             -
    S->WS Wire Len.       97.585um     107.800um         -             -
    S->WS Wire Res.      151.229Ohm    161.599Ohm        -             -
    Wire Cap.             43.451fF      45.870fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/C-
    P.
    Post-route worst sink:
    core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_-
    /CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A2705f.
    Driver fanout: 54.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: core_instance/psum_mem_instance/CTS_80:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      85            39.800um         85
    M3                   146.270um      85           181.200um         78
    M4                   149.515um     125           106.400um         58
    -------------------------------------------------------------------------
    Totals               295.000um     295           326.000um        221
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.104ns       0.106ns         -             -
    S->WS Wire Len.       55.352um      66.200um         -             -
    S->WS Wire Res.       87.256Ohm     89.314Ohm        -             -
    Wire Cap.             57.159fF      58.025fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/memory9_reg_1_/CP.
    Post-route worst sink: core_instance/psum_mem_instance/memory9_reg_1_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f9f.
    Driver fanout: 84.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/psum_mem_instance/CTS_77:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      82            27.000um         82
    M3                   147.875um      82           177.400um         78
    M4                   158.403um     115           111.800um         64
    -------------------------------------------------------------------------
    Totals               305.000um     279           315.000um        224
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.104ns       0.105ns         -             -
    S->WS Wire Len.       71.285um      75.400um         -             -
    S->WS Wire Res.      110.599Ohm    108.329Ohm        -             -
    Wire Cap.             57.627fF      56.132fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/Q_reg_13_/CP.
    Post-route worst sink: core_instance/psum_mem_instance/Q_reg_13_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27211.
    Driver fanout: 81.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -         2          1%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       5          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    8604         98%       ER       140         92%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      73          1%        -         5          3%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      54          1%        -         6          4%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    8335        100%       ER       155        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    7288        100%       ER       308        100%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -         1          0%          -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1090.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1090.800um^2
      gate capacitance : top=0.000pF, trunk=0.603pF, leaf=7.428pF, total=8.030pF
      wire capacitance : top=0.000pF, trunk=0.711pF, leaf=6.437pF, total=7.148pF
      wire lengths   : top=0.000um, trunk=4691.600um, leaf=36974.000um, total=41665.600um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=5, worst=[0.003ns, 0.003ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.108),trunk(0.094),top(nil), margined worst slew is leaf(0.108),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.230, max=0.285, avg=0.264, sd=0.009], skew [0.054 vs 0.057, 99.1% {0.236, 0.265, 0.285}] (wid=0.045 ws=0.036) (gid=0.260 gs=0.038)
    Clock network insertion delays are now [0.230ns, 0.285ns] average 0.264ns std.dev 0.009ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1407.31 CPU=0:00:04.9 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1407.3M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=142, i=0, cg=0, l=0, total=142
      Rebuilding timing graph   cell areas     : b=1090.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1090.800um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.603pF, leaf=7.428pF, total=8.030pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.711pF, leaf=6.437pF, total=7.148pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4691.600um, leaf=36974.000um, total=41665.600um
      Rebuilding timing graph   sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=5, worst=[0.003ns, 0.003ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=142, i=0, cg=0, l=0, total=142
        cell areas     : b=1090.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1090.800um^2
        gate capacitance : top=0.000pF, trunk=0.603pF, leaf=7.428pF, total=8.030pF
        wire capacitance : top=0.000pF, trunk=0.711pF, leaf=6.437pF, total=7.148pF
        wire lengths   : top=0.000um, trunk=4691.600um, leaf=36974.000um, total=41665.600um
        sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=5, worst=[0.003ns, 0.003ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 143, tested: 143, violation detected: 5, cannot run: 0, attempted: 5, failed: 0, sized: 5
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            5          5
        ------------------------------
        Total           5          5
        ------------------------------
        
        Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 9.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=142, i=0, cg=0, l=0, total=142
          cell areas     : b=1099.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1099.800um^2
          gate capacitance : top=0.000pF, trunk=0.607pF, leaf=7.428pF, total=8.035pF
          wire capacitance : top=0.000pF, trunk=0.711pF, leaf=6.437pF, total=7.148pF
          wire lengths   : top=0.000um, trunk=4691.600um, leaf=36974.000um, total=41665.600um
          sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.094),top(nil), margined worst slew is leaf(0.105),trunk(0.094),top(nil)
          skew_group clk/CON: insertion delay [min=0.230, max=0.283, avg=0.264, sd=0.009], skew [0.053 vs 0.057, 99.2% {0.236, 0.265, 0.283}] (wid=0.045 ws=0.036) (gid=0.260 gs=0.038)
        Clock network insertion delays are now [0.230ns, 0.283ns] average 0.264ns std.dev 0.009ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:12:09 mem=1279.0M) ***
Total net bbox length = 6.030e+05 (2.558e+05 3.472e+05) (ext = 1.236e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.030e+05 (2.558e+05 3.472e+05) (ext = 1.236e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1279.0MB
*** Finished refinePlace (0:12:09 mem=1279.0M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:12:09 mem=1279.0M) ***
Total net bbox length = 6.030e+05 (2.558e+05 3.472e+05) (ext = 1.236e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.030e+05 (2.558e+05 3.472e+05) (ext = 1.236e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1279.0MB
*** Finished refinePlace (0:12:09 mem=1279.0M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 10 insts, 20 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=81194 and nets=34425 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1279.047M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=142, i=0, cg=0, l=0, total=142
      Rebuilding timing graph   cell areas     : b=1099.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1099.800um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.607pF, leaf=7.428pF, total=8.035pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.711pF, leaf=6.437pF, total=7.148pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4691.600um, leaf=36974.000um, total=41665.600um
      Rebuilding timing graph   sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143)
  Non-clock: 30258 (unrouted=0, trialRouted=30258, noStatus=0, routed=0, fixed=0)
(Not counting 4024 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=1099.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1099.800um^2
      gate capacitance : top=0.000pF, trunk=0.607pF, leaf=7.428pF, total=8.035pF
      wire capacitance : top=0.000pF, trunk=0.711pF, leaf=6.437pF, total=7.148pF
      wire lengths   : top=0.000um, trunk=4691.600um, leaf=36974.000um, total=41665.600um
      sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.094),top(nil), margined worst slew is leaf(0.105),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.230, max=0.283, avg=0.264, sd=0.009], skew [0.053 vs 0.057, 99.2% {0.236, 0.265, 0.283}] (wid=0.045 ws=0.036) (gid=0.260 gs=0.038)
    Clock network insertion delays are now [0.230ns, 0.283ns] average 0.264ns std.dev 0.009ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------
  Cell type      Count    Area
  --------------------------------
  Buffers         142     1099.800
  Inverters         0        0.000
  Clock Gates       0        0.000
  Clock Logic       0        0.000
  All             142     1099.800
  --------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4691.600
  Leaf      36974.000
  Total     41665.600
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.607    0.711     1.318
  Leaf     7.428    6.437    13.865
  Total    8.035    7.148    15.182
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  8624     7.428     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.094               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.230     0.283     0.053       0.057         0.036           0.013           0.264        0.009     99.2% {0.236, 0.265, 0.283}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.230ns, 0.283ns] average 0.264ns std.dev 0.009ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=142, i=0, cg=0, l=0, total=142
  cell areas     : b=1099.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1099.800um^2
  gate capacitance : top=0.000pF, trunk=0.607pF, leaf=7.428pF, total=8.035pF
  wire capacitance : top=0.000pF, trunk=0.711pF, leaf=6.437pF, total=7.148pF
  wire lengths   : top=0.000um, trunk=4691.600um, leaf=36974.000um, total=41665.600um
  sink capacitance : count=8624, total=7.428pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.094),top(nil), margined worst slew is leaf(0.105),trunk(0.094),top(nil)
  skew_group clk/CON: insertion delay [min=0.230, max=0.283, avg=0.264, sd=0.009], skew [0.053 vs 0.057, 99.2% {0.236, 0.265, 0.283}] (wid=0.045 ws=0.036) (gid=0.260 gs=0.038)
Clock network insertion delays are now [0.230ns, 0.283ns] average 0.264ns std.dev 0.009ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1270.5M, totSessionCpu=0:12:15 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1270.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1270.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1270.5M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1346.56 CPU=0:00:04.7 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 1346.6M) ***
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:12:21 mem=1346.6M)
** Profile ** Overall slacks :  cpu=0:00:05.8, mem=1346.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1346.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  14088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.991%
       (99.378% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1346.6M
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1287.3M, totSessionCpu=0:12:22 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27872

Instance distribution across the VT partitions:

 LVT : inst = 1993 (7.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1993 (7.2%)

 HVT : inst = 25879 (92.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 25879 (92.8%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1287.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1287.3M) ***
*** Starting optimizing excluded clock nets MEM= 1287.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1287.3M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is 0.000
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1281.3M, totSessionCpu=0:12:25 **
** Profile ** Start :  cpu=0:00:00.0, mem=1281.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1281.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1289.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1289.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  14088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.991%
       (99.378% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1289.3M
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1122.00MB/1122.00MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1122.00MB/1122.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1122.00MB/1122.00MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 13:37:37 (2025-Mar-08 21:37:37 GMT)
2025-Mar-08 13:37:37 (2025-Mar-08 21:37:37 GMT): 10%
2025-Mar-08 13:37:37 (2025-Mar-08 21:37:37 GMT): 20%
2025-Mar-08 13:37:37 (2025-Mar-08 21:37:37 GMT): 30%
2025-Mar-08 13:37:38 (2025-Mar-08 21:37:38 GMT): 40%
2025-Mar-08 13:37:38 (2025-Mar-08 21:37:38 GMT): 50%
2025-Mar-08 13:37:38 (2025-Mar-08 21:37:38 GMT): 60%
2025-Mar-08 13:37:38 (2025-Mar-08 21:37:38 GMT): 70%
2025-Mar-08 13:37:38 (2025-Mar-08 21:37:38 GMT): 80%
2025-Mar-08 13:37:38 (2025-Mar-08 21:37:38 GMT): 90%

Finished Levelizing
2025-Mar-08 13:37:38 (2025-Mar-08 21:37:38 GMT)

Starting Activity Propagation
2025-Mar-08 13:37:38 (2025-Mar-08 21:37:38 GMT)
2025-Mar-08 13:37:38 (2025-Mar-08 21:37:38 GMT): 10%
2025-Mar-08 13:37:38 (2025-Mar-08 21:37:38 GMT): 20%

Finished Activity Propagation
2025-Mar-08 13:37:39 (2025-Mar-08 21:37:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1126.27MB/1126.27MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 13:37:39 (2025-Mar-08 21:37:39 GMT)
 ... Calculating switching power
2025-Mar-08 13:37:39 (2025-Mar-08 21:37:39 GMT): 10%
2025-Mar-08 13:37:39 (2025-Mar-08 21:37:39 GMT): 20%
2025-Mar-08 13:37:39 (2025-Mar-08 21:37:39 GMT): 30%
2025-Mar-08 13:37:39 (2025-Mar-08 21:37:39 GMT): 40%
2025-Mar-08 13:37:39 (2025-Mar-08 21:37:39 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 13:37:41 (2025-Mar-08 21:37:41 GMT): 60%
2025-Mar-08 13:37:43 (2025-Mar-08 21:37:43 GMT): 70%
2025-Mar-08 13:37:43 (2025-Mar-08 21:37:43 GMT): 80%
2025-Mar-08 13:37:44 (2025-Mar-08 21:37:44 GMT): 90%

Finished Calculating power
2025-Mar-08 13:37:44 (2025-Mar-08 21:37:44 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1126.28MB/1126.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1126.28MB/1126.28MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1126.28MB/1126.28MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 13:37:44 (2025-Mar-08 21:37:44 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.81278704 	   70.4528%
Total Switching Power:      12.15393054 	   26.0959%
Total Leakage Power:         1.60745780 	    3.4514%
Total Power:                46.57417553
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         24.26      0.8468      0.4788       25.58       54.92
Macro                                  0           0      0.5801      0.5801       1.246
IO                                     0           0           0           0           0
Combinational                      7.378       7.222      0.5252       15.13       32.48
Clock (Combinational)               1.18       4.085     0.02327       5.288       11.35
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              32.81       12.15       1.607       46.57         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      32.81       12.15       1.607       46.57         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 1.18       4.085     0.02327       5.288       11.35
-----------------------------------------------------------------------------------------
Total                               1.18       4.085     0.02327       5.288       11.35
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/ofifo_inst/col_idx_5__fifo_instance/CTS_ccl_BUF_clk_G0_L3_60 (CKBD16): 	    0.0549
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/intadd_1_U10 (FA1D4): 	 0.0002617
* 		Total Cap: 	2.20814e-10 F
* 		Total instances in design: 81194
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 53322
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1133.23MB/1133.23MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.38%|        -|   0.000|   0.000|   0:00:00.0| 1529.2M|
|    99.38%|        0|   0.000|   0.000|   0:00:04.0| 1529.2M|
|    99.38%|        0|   0.000|   0.000|   0:00:21.0| 1529.2M|
|    99.38%|        1|   0.000|   0.000|   0:00:03.0| 1525.5M|
|    99.33%|      232|   0.000|   0.000|   0:00:04.0| 1528.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 99.33
** Finished Core Power Optimization (cpu = 0:00:34.1) (real = 0:00:34.0) **
Executing incremental physical updates
*** Starting refinePlace (0:13:12 mem=1509.1M) ***
Total net bbox length = 6.031e+05 (2.559e+05 3.472e+05) (ext = 1.236e+04)
Density distribution unevenness ratio = 0.498%
Density distribution unevenness ratio = 1.593%
Move report: Timing Driven Placement moves 80106 insts, mean move: 5.53 um, max move: 46.00 um
	Max move on inst (FILLER_46803): (313.60, 463.60) --> (280.20, 451.00)
	Runtime: CPU: 0:00:14.1 REAL: 0:00:14.0 MEM: 1509.1MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.558e+05 (2.484e+05 3.074e+05) (ext = 1.288e+04)
Runtime: CPU: 0:00:14.1 REAL: 0:00:14.0 MEM: 1509.1MB
*** Finished refinePlace (0:13:26 mem=1509.1M) ***
Checking setup slack degradation ...
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    99.33%|   0:00:00.0| 1543.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_16_/D                                      |
|   0.000|    0.000|   0.000|    0.000|    99.33%|   0:00:01.0| 1543.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_16_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=1543.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=1543.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1279.34MB/1279.34MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1279.34MB/1279.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1279.34MB/1279.34MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 13:38:44 (2025-Mar-08 21:38:44 GMT)
2025-Mar-08 13:38:44 (2025-Mar-08 21:38:44 GMT): 10%
2025-Mar-08 13:38:44 (2025-Mar-08 21:38:44 GMT): 20%
2025-Mar-08 13:38:44 (2025-Mar-08 21:38:44 GMT): 30%
2025-Mar-08 13:38:44 (2025-Mar-08 21:38:44 GMT): 40%
2025-Mar-08 13:38:44 (2025-Mar-08 21:38:44 GMT): 50%
2025-Mar-08 13:38:44 (2025-Mar-08 21:38:44 GMT): 60%
2025-Mar-08 13:38:44 (2025-Mar-08 21:38:44 GMT): 70%
2025-Mar-08 13:38:44 (2025-Mar-08 21:38:44 GMT): 80%
2025-Mar-08 13:38:44 (2025-Mar-08 21:38:44 GMT): 90%

Finished Levelizing
2025-Mar-08 13:38:44 (2025-Mar-08 21:38:44 GMT)

Starting Activity Propagation
2025-Mar-08 13:38:44 (2025-Mar-08 21:38:44 GMT)
2025-Mar-08 13:38:45 (2025-Mar-08 21:38:45 GMT): 10%
2025-Mar-08 13:38:45 (2025-Mar-08 21:38:45 GMT): 20%

Finished Activity Propagation
2025-Mar-08 13:38:45 (2025-Mar-08 21:38:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1279.34MB/1279.34MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 13:38:45 (2025-Mar-08 21:38:45 GMT)
 ... Calculating switching power
2025-Mar-08 13:38:46 (2025-Mar-08 21:38:46 GMT): 10%
2025-Mar-08 13:38:46 (2025-Mar-08 21:38:46 GMT): 20%
2025-Mar-08 13:38:46 (2025-Mar-08 21:38:46 GMT): 30%
2025-Mar-08 13:38:46 (2025-Mar-08 21:38:46 GMT): 40%
2025-Mar-08 13:38:46 (2025-Mar-08 21:38:46 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 13:38:47 (2025-Mar-08 21:38:47 GMT): 60%
2025-Mar-08 13:38:49 (2025-Mar-08 21:38:49 GMT): 70%
2025-Mar-08 13:38:50 (2025-Mar-08 21:38:50 GMT): 80%
2025-Mar-08 13:38:50 (2025-Mar-08 21:38:50 GMT): 90%

Finished Calculating power
2025-Mar-08 13:38:51 (2025-Mar-08 21:38:51 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1279.34MB/1279.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1279.34MB/1279.34MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:07, mem(process/total)=1279.34MB/1279.34MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 13:38:51 (2025-Mar-08 21:38:51 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.79764174 	   70.4578%
Total Switching Power:      12.14682119 	   26.0945%
Total Leakage Power:         1.60484807 	    3.4476%
Total Power:                46.54931115
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         24.26      0.8455      0.4788       25.58       54.95
Macro                                  0           0      0.5801      0.5801       1.246
IO                                     0           0           0           0           0
Combinational                      7.362       7.217      0.5226        15.1       32.44
Clock (Combinational)               1.18       4.085     0.02327       5.288       11.36
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               32.8       12.15       1.605       46.55         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       32.8       12.15       1.605       46.55         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 1.18       4.085     0.02327       5.288       11.36
-----------------------------------------------------------------------------------------
Total                               1.18       4.085     0.02327       5.288       11.36
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/ofifo_inst/col_idx_5__fifo_instance/CTS_ccl_BUF_clk_G0_L3_60 (CKBD16): 	    0.0549
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/intadd_1_U10 (FA1D4): 	 0.0002617
* 		Total Cap: 	2.20665e-10 F
* 		Total instances in design: 81193
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 53322
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1279.34MB/1279.34MB)

*** Finished Leakage Power Optimization (cpu=0:01:03, real=0:01:03, mem=1389.91M, totSessionCpu=0:13:41).
Extraction called for design 'fullchip' of instances=81193 and nets=30521 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1363.762M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1447.88 CPU=0:00:04.3 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 1447.9M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1199.78MB/1199.78MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1199.78MB/1199.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1199.78MB/1199.78MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-08 13:38:59 (2025-Mar-08 21:38:59 GMT)
2025-Mar-08 13:38:59 (2025-Mar-08 21:38:59 GMT): 10%
2025-Mar-08 13:39:00 (2025-Mar-08 21:39:00 GMT): 20%

Finished Activity Propagation
2025-Mar-08 13:39:00 (2025-Mar-08 21:39:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1200.48MB/1200.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 13:39:00 (2025-Mar-08 21:39:00 GMT)
 ... Calculating switching power
2025-Mar-08 13:39:00 (2025-Mar-08 21:39:00 GMT): 10%
2025-Mar-08 13:39:01 (2025-Mar-08 21:39:01 GMT): 20%
2025-Mar-08 13:39:01 (2025-Mar-08 21:39:01 GMT): 30%
2025-Mar-08 13:39:01 (2025-Mar-08 21:39:01 GMT): 40%
2025-Mar-08 13:39:01 (2025-Mar-08 21:39:01 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 13:39:02 (2025-Mar-08 21:39:02 GMT): 60%
2025-Mar-08 13:39:04 (2025-Mar-08 21:39:04 GMT): 70%
2025-Mar-08 13:39:05 (2025-Mar-08 21:39:05 GMT): 80%
2025-Mar-08 13:39:05 (2025-Mar-08 21:39:05 GMT): 90%

Finished Calculating power
2025-Mar-08 13:39:06 (2025-Mar-08 21:39:06 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:05, mem(process/total)=1200.96MB/1200.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.96MB/1200.96MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:07, mem(process/total)=1200.96MB/1200.96MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 13:39:06 (2025-Mar-08 21:39:06 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.79764160 	   70.4578%
Total Switching Power:      12.14682119 	   26.0945%
Total Leakage Power:         1.60484807 	    3.4476%
Total Power:                46.54931101
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         24.26      0.8455      0.4788       25.58       54.95
Macro                                  0           0      0.5801      0.5801       1.246
IO                                     0           0           0           0           0
Combinational                      7.362       7.217      0.5226        15.1       32.44
Clock (Combinational)               1.18       4.085     0.02327       5.288       11.36
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               32.8       12.15       1.605       46.55         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       32.8       12.15       1.605       46.55         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 1.18       4.085     0.02327       5.288       11.36
-----------------------------------------------------------------------------------------
Total                               1.18       4.085     0.02327       5.288       11.36
-----------------------------------------------------------------------------------------
Total leakage power = 1.60485 mW
Cell usage statistics:  
Library tcbn65gpluswc , 81193 cells ( 100.000000%) , 1.60485 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1208.55MB/1208.55MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:41, real = 0:01:40, mem = 1380.8M, totSessionCpu=0:13:56 **
** Profile ** Start :  cpu=0:00:00.0, mem=1380.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1380.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1390.8M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1382.8M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1382.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.945%
       (99.332% with Fillers)
Routing Overflow: 0.01% H and 0.05% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1382.8M
**optDesign ... cpu = 0:01:43, real = 0:01:42, mem = 1380.8M, totSessionCpu=0:13:58 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          6  The version of the capacitance table fil...
ERROR     IMPSP-2002           6  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 10 warning(s), 6 error(s)

**ccopt_design ... cpu = 0:04:01, real = 0:04:00, mem = 1345.0M, totSessionCpu=0:13:58 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1351.1M, totSessionCpu=0:13:59 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1351.1M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 625
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 625
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:14:00 mem=1351.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=1.51562 CPU=0:00:04.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 1.5M) ***
*** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:00:07.1 mem=1.5M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:00:07.2 mem=1.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1.5M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1.5M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:08.6 real=0:00:08.0 totSessionCpu=0:00:08.6 mem=1.5M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:09.5 real=0:00:11.0 totSessionCpu=0:14:10 mem=1351.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1351.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1359.1M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1359.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1359.1M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1359.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.054  |  0.054  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.945%
       (99.332% with Fillers)
Routing Overflow: 0.01% H and 0.05% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1351.1M, totSessionCpu=0:14:12 **
*info: Run optDesign holdfix with 1 thread.
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1372.7M, totSessionCpu=0:14:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=1372.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1372.7M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=6.21094 CPU=0:00:04.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 6.2M) ***
*** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:00:15.0 mem=6.2M)
** Profile ** Overall slacks :  cpu=0:0-3:0-7.-4, mem=6.2M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:07.4, mem=1382.8M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1374.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1374.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.054  |  0.054  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.945%
       (99.332% with Fillers)
Routing Overflow: 0.01% H and 0.05% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1374.7M
**optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 1372.7M, totSessionCpu=0:14:22 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1372.7M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1148.73 (MB), peak = 1281.05 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1347.8M, init mem=1347.8M)
Overlapping with other instance:	56628
Orientation Violation:	40701
*info: Placed = 81193          (Fixed = 142)
*info: Unplaced = 0           
Placement Density:99.33%(266632/268425)
Finished checkPlace (cpu: total=0:00:01.0, vio checks=0:00:00.3; mem=1347.8M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (143) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1347.8M) ***
#Start route 143 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar  8 13:39:38 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_ connects to NET core_instance/CTS_354 at location ( 300.100 84.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ connects to NET core_instance/CTS_354 at location ( 303.100 82.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_ connects to NET core_instance/CTS_354 at location ( 299.100 81.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ connects to NET core_instance/CTS_354 at location ( 289.500 81.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_15_ connects to NET core_instance/CTS_354 at location ( 288.500 81.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ connects to NET core_instance/CTS_354 at location ( 287.900 83.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_6_ connects to NET core_instance/CTS_354 at location ( 286.500 83.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_15_ connects to NET core_instance/CTS_354 at location ( 283.900 79.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q13_reg_6_ connects to NET core_instance/CTS_354 at location ( 276.700 80.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q15_reg_15_ connects to NET core_instance/CTS_354 at location ( 272.500 79.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q14_reg_15_ connects to NET core_instance/CTS_354 at location ( 272.700 77.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_11_ connects to NET core_instance/CTS_354 at location ( 269.900 73.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_ connects to NET core_instance/CTS_354 at location ( 270.700 72.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q13_reg_15_ connects to NET core_instance/CTS_354 at location ( 271.500 73.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ connects to NET core_instance/CTS_354 at location ( 287.500 77.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_6_ connects to NET core_instance/CTS_354 at location ( 286.100 77.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_ connects to NET core_instance/CTS_354 at location ( 286.500 72.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ connects to NET core_instance/CTS_354 at location ( 286.700 72.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q9_reg_15_ connects to NET core_instance/CTS_354 at location ( 279.100 72.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/q9_reg_6_ connects to NET core_instance/CTS_354 at location ( 278.700 72.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_354 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_48 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_353 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_352 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_351 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_350 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_349 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_348 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_346 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_47 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_88 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_87 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_86 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_85 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_84 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_83 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 30519 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_1 FILLER_3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_149. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_9797. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10924. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_9431. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10377. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_9608. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10005 FILLER_9609. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_10194. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_10198. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_10387. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_9809. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10009 FILLER_9623. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_10385. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_10946. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10585. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10584. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10201. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10395. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 38010 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1192.09 (MB), peak = 1281.05 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 14.520 487.890 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.920 511.290 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 32.120 511.290 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 14.520 482.490 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 39.320 509.490 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 15.520 502.290 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 14.320 491.490 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 15.920 511.290 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 35.520 509.490 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 39.920 514.890 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 15.520 504.090 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.275 487.710 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 22.675 518.310 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 36.875 521.910 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.275 480.510 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 20.875 498.510 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.075 485.910 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 22.475 516.510 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 36.675 520.110 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.275 478.710 ) on M1 for NET core_instance/CTS_268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#138 routed nets are extracted.
#    133 (0.44%) extracted nets are partially routed.
#5 routed nets are imported.
#30378 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 30521.
#
#Number of eco nets is 133
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 13:39:43 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 13:39:43 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.28%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.95%
#
#  143 nets (0.47%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1196.45 (MB), peak = 1281.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.51 (MB), peak = 1281.05 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1231.16 (MB), peak = 1281.05 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 121 (skipped).
#Total number of nets with skipped attribute = 30257 (skipped).
#Total number of routable nets = 143.
#Total number of nets in the design = 30521.
#
#133 routable nets have only global wires.
#10 routable nets have only detail routed wires.
#30257 skipped nets have only detail routed wires.
#133 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                133               0  
#------------------------------------------------
#        Total                133               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                143           30257  
#------------------------------------------------
#        Total                143           30257  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 55981 um.
#Total half perimeter of net bounding box = 14230 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 1391 um.
#Total wire length on LAYER M3 = 31594 um.
#Total wire length on LAYER M4 = 22994 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25031
#Total number of multi-cut vias = 138 (  0.6%)
#Total number of single cut vias = 24893 ( 99.4%)
#Up-Via Summary (total 25031):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8718 ( 98.4%)       138 (  1.6%)       8856
#  Metal 2        7767 (100.0%)         0 (  0.0%)       7767
#  Metal 3        8408 (100.0%)         0 (  0.0%)       8408
#-----------------------------------------------------------
#                24893 ( 99.4%)       138 (  0.6%)      25031 
#
#Total number of involved priority nets 133
#Maximum src to sink distance for priority net 229.5
#Average of max src_to_sink distance for priority net 105.6
#Average of ave src_to_sink distance for priority net 58.9
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1231.22 (MB), peak = 1281.05 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.95 (MB), peak = 1281.05 (MB)
#Start Track Assignment.
#Done with 2689 horizontal wires in 2 hboxes and 1222 vertical wires in 2 hboxes.
#Done with 50 horizontal wires in 2 hboxes and 11 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 58046 um.
#Total half perimeter of net bounding box = 14230 um.
#Total wire length on LAYER M1 = 2005 um.
#Total wire length on LAYER M2 = 1388 um.
#Total wire length on LAYER M3 = 31579 um.
#Total wire length on LAYER M4 = 23074 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24591
#Total number of multi-cut vias = 138 (  0.6%)
#Total number of single cut vias = 24453 ( 99.4%)
#Up-Via Summary (total 24591):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8519 ( 98.4%)       138 (  1.6%)       8657
#  Metal 2        7566 (100.0%)         0 (  0.0%)       7566
#  Metal 3        8368 (100.0%)         0 (  0.0%)       8368
#-----------------------------------------------------------
#                24453 ( 99.4%)       138 (  0.6%)      24591 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1231.70 (MB), peak = 1281.05 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 46.94 (MB)
#Total memory = 1231.70 (MB)
#Peak memory = 1281.05 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.9% of the total area was rechecked for DRC, and 78.1% required routing.
#    number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1       15       16
#	Totals        1       15       16
#215 out of 81193 instances need to be verified(marked ipoed).
#7.3% of the total area is being checked for drcs
#7.3% of the total area was checked
#    number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1       15       16
#	Totals        1       15       16
#cpu time = 00:01:08, elapsed time = 00:01:08, memory = 1246.38 (MB), peak = 1281.05 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.05 (MB), peak = 1281.05 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.25 (MB), peak = 1281.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 47725 um.
#Total half perimeter of net bounding box = 14230 um.
#Total wire length on LAYER M1 = 121 um.
#Total wire length on LAYER M2 = 8762 um.
#Total wire length on LAYER M3 = 23704 um.
#Total wire length on LAYER M4 = 15138 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 20617
#Total number of multi-cut vias = 138 (  0.7%)
#Total number of single cut vias = 20479 ( 99.3%)
#Up-Via Summary (total 20617):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8773 ( 98.5%)       138 (  1.5%)       8911
#  Metal 2        6879 (100.0%)         0 (  0.0%)       6879
#  Metal 3        4827 (100.0%)         0 (  0.0%)       4827
#-----------------------------------------------------------
#                20479 ( 99.3%)       138 (  0.7%)      20617 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:01:09
#Elapsed time = 00:01:09
#Increased memory = -19.43 (MB)
#Total memory = 1212.27 (MB)
#Peak memory = 1281.05 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:09
#Elapsed time = 00:01:09
#Increased memory = -19.43 (MB)
#Total memory = 1212.27 (MB)
#Peak memory = 1281.05 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:17
#Elapsed time = 00:01:17
#Increased memory = -6.95 (MB)
#Total memory = 1169.05 (MB)
#Peak memory = 1281.05 (MB)
#Number of warnings = 85
#Total number of warnings = 137
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 13:40:56 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar  8 13:40:56 2025
#
#Generating timing data, please wait...
#30400 total nets, 143 already routed, 143 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1456.22 CPU=0:00:04.6 REAL=0:00:04.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1150.64 (MB), peak = 1281.05 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_15066.tif.gz ...
#Read in timing information for 243 ports, 27871 instances from timing file .timing_file_15066.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 30519 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 38010 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1143.42 (MB), peak = 1281.05 (MB)
#Merging special wires...
#Number of eco nets is 614
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 13:41:10 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 13:41:11 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.28%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.95%
#
#  143 nets (0.47%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1146.74 (MB), peak = 1281.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1245.44 (MB), peak = 1281.05 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1253.32 (MB), peak = 1281.05 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1254.29 (MB), peak = 1281.05 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1256.35 (MB), peak = 1281.05 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 121 (skipped).
#Total number of routable nets = 30400.
#Total number of nets in the design = 30521.
#
#30027 routable nets have only global wires.
#373 routable nets have only detail routed wires.
#143 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           30027  
#-----------------------------
#        Total           30027  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                143           30257  
#------------------------------------------------
#        Total                143           30257  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-4)         (5-9)       (10-13)       (14-18)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     18(0.40%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.40%)
#   Metal 2   1509(4.74%)    311(0.98%)     45(0.14%)      9(0.03%)   (5.88%)
#   Metal 3    215(0.67%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.67%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   1742(1.74%)    311(0.31%)     45(0.04%)      9(0.01%)   (2.11%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 18
#  Overflow after GR: 0.63% H + 2.96% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 737192 um.
#Total half perimeter of net bounding box = 587885 um.
#Total wire length on LAYER M1 = 283 um.
#Total wire length on LAYER M2 = 236996 um.
#Total wire length on LAYER M3 = 330147 um.
#Total wire length on LAYER M4 = 169765 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 207403
#Total number of multi-cut vias = 138 (  0.1%)
#Total number of single cut vias = 207265 ( 99.9%)
#Up-Via Summary (total 207403):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      110862 ( 99.9%)       138 (  0.1%)     111000
#  Metal 2       78425 (100.0%)         0 (  0.0%)      78425
#  Metal 3       17978 (100.0%)         0 (  0.0%)      17978
#-----------------------------------------------------------
#               207265 ( 99.9%)       138 (  0.1%)     207403 
#
#Max overcon = 18 tracks.
#Total overcon = 2.11%.
#Worst layer Gcell overcon rate = 0.67%.
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1256.61 (MB), peak = 1281.05 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1190.04 (MB), peak = 1281.05 (MB)
#Start Track Assignment.
#Done with 48586 horizontal wires in 2 hboxes and 51185 vertical wires in 2 hboxes.
#Done with 10190 horizontal wires in 2 hboxes and 9635 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 766773 um.
#Total half perimeter of net bounding box = 587885 um.
#Total wire length on LAYER M1 = 22627 um.
#Total wire length on LAYER M2 = 235343 um.
#Total wire length on LAYER M3 = 338474 um.
#Total wire length on LAYER M4 = 170328 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 207403
#Total number of multi-cut vias = 138 (  0.1%)
#Total number of single cut vias = 207265 ( 99.9%)
#Up-Via Summary (total 207403):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      110862 ( 99.9%)       138 (  0.1%)     111000
#  Metal 2       78425 (100.0%)         0 (  0.0%)      78425
#  Metal 3       17978 (100.0%)         0 (  0.0%)      17978
#-----------------------------------------------------------
#               207265 ( 99.9%)       138 (  0.1%)     207403 
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1206.73 (MB), peak = 1281.05 (MB)
#
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = 68.88 (MB)
#Total memory = 1206.73 (MB)
#Peak memory = 1281.05 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 15421
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1          644      117     1652     5341      907      379      220     9260
#	M2         2508     1999     1511        0        0        0      118     6136
#	M3            4        2       18        0        0        0        0       24
#	M4            0        0        1        0        0        0        0        1
#	Totals     3156     2118     3182     5341      907      379      338    15421
#cpu time = 00:05:56, elapsed time = 00:05:56, memory = 1267.84 (MB), peak = 1281.05 (MB)
#start 1st optimization iteration ...
#    completing 10% with 15146 violations
#    cpu time = 00:01:24, elapsed time = 00:01:24, memory = 1455.51 (MB), peak = 1455.65 (MB)
#    completing 20% with 14793 violations
#    cpu time = 00:03:09, elapsed time = 00:03:09, memory = 1451.09 (MB), peak = 1455.66 (MB)
#    completing 30% with 14529 violations
#    cpu time = 00:04:48, elapsed time = 00:04:48, memory = 1330.71 (MB), peak = 1455.66 (MB)
#    completing 40% with 14260 violations
#    cpu time = 00:06:10, elapsed time = 00:06:10, memory = 1411.04 (MB), peak = 1455.66 (MB)
#    completing 50% with 14158 violations
#    cpu time = 00:07:09, elapsed time = 00:07:09, memory = 1373.45 (MB), peak = 1456.64 (MB)
#    completing 60% with 13911 violations
#    cpu time = 00:08:36, elapsed time = 00:08:36, memory = 1451.56 (MB), peak = 1456.64 (MB)
#    completing 70% with 13670 violations
#    cpu time = 00:10:21, elapsed time = 00:10:21, memory = 1426.42 (MB), peak = 1470.44 (MB)
#    completing 80% with 13296 violations
#    cpu time = 00:12:07, elapsed time = 00:12:07, memory = 1413.55 (MB), peak = 1470.44 (MB)
#    completing 90% with 12920 violations
#    cpu time = 00:14:23, elapsed time = 00:14:23, memory = 1417.24 (MB), peak = 1470.44 (MB)
#    completing 100% with 12563 violations
#    cpu time = 00:16:19, elapsed time = 00:16:19, memory = 1369.19 (MB), peak = 1470.44 (MB)
#    number of violations = 12563
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1008      244     3635     1617      585      417      158     7664
#	M2         1413     1660     1090       13       59        0      419     4654
#	M3           50       13      132        0        1        0       37      233
#	M4            5        2        5        0        0        0        0       12
#	Totals     2476     1919     4862     1630      645      417      614    12563
#cpu time = 00:16:19, elapsed time = 00:16:19, memory = 1369.19 (MB), peak = 1470.44 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 755078 um.
#Total half perimeter of net bounding box = 587885 um.
#Total wire length on LAYER M1 = 2972 um.
#Total wire length on LAYER M2 = 222089 um.
#Total wire length on LAYER M3 = 332394 um.
#Total wire length on LAYER M4 = 197622 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 254664
#Total number of multi-cut vias = 391 (  0.2%)
#Total number of single cut vias = 254273 ( 99.8%)
#Up-Via Summary (total 254664):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      115414 ( 99.7%)       391 (  0.3%)     115805
#  Metal 2      110057 (100.0%)         0 (  0.0%)     110057
#  Metal 3       28802 (100.0%)         0 (  0.0%)      28802
#-----------------------------------------------------------
#               254273 ( 99.8%)       391 (  0.2%)     254664 
#
#Total number of DRC violations = 12563
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 7664
#Total number of violations on LAYER M2 = 4654
#Total number of violations on LAYER M3 = 233
#Total number of violations on LAYER M4 = 12
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:22:15
#Elapsed time = 00:22:15
#Increased memory = 9.32 (MB)
#Total memory = 1216.05 (MB)
#Peak memory = 1470.44 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar  8 14:03:56 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.02 (MB), peak = 1470.44 (MB)
#
#Start Post Route Wire Spread.
#Done with 9885 horizontal wires in 3 hboxes and 9899 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 762859 um.
#Total half perimeter of net bounding box = 587885 um.
#Total wire length on LAYER M1 = 2972 um.
#Total wire length on LAYER M2 = 223835 um.
#Total wire length on LAYER M3 = 336203 um.
#Total wire length on LAYER M4 = 199848 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 254664
#Total number of multi-cut vias = 391 (  0.2%)
#Total number of single cut vias = 254273 ( 99.8%)
#Up-Via Summary (total 254664):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      115414 ( 99.7%)       391 (  0.3%)     115805
#  Metal 2      110057 (100.0%)         0 (  0.0%)     110057
#  Metal 3       28802 (100.0%)         0 (  0.0%)      28802
#-----------------------------------------------------------
#               254273 ( 99.8%)       391 (  0.2%)     254664 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1256.20 (MB), peak = 1470.44 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 762859 um.
#Total half perimeter of net bounding box = 587885 um.
#Total wire length on LAYER M1 = 2972 um.
#Total wire length on LAYER M2 = 223835 um.
#Total wire length on LAYER M3 = 336203 um.
#Total wire length on LAYER M4 = 199848 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 254664
#Total number of multi-cut vias = 391 (  0.2%)
#Total number of single cut vias = 254273 ( 99.8%)
#Up-Via Summary (total 254664):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      115414 ( 99.7%)       391 (  0.3%)     115805
#  Metal 2      110057 (100.0%)         0 (  0.0%)     110057
#  Metal 3       28802 (100.0%)         0 (  0.0%)      28802
#-----------------------------------------------------------
#               254273 ( 99.8%)       391 (  0.2%)     254664 
#
#
#Start DRC checking..
#    number of violations = 12918
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1020      245     3664     1666      615      447      170     7827
#	M2         1485     1734     1129       13       60        0      425     4846
#	M3           50       12      136        0        1        0       34      233
#	M4            5        2        5        0        0        0        0       12
#	Totals     2560     1993     4934     1679      676      447      629    12918
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1314.45 (MB), peak = 1470.44 (MB)
#CELL_VIEW fullchip,init has 12918 DRC violations
#Total number of DRC violations = 12918
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 7827
#Total number of violations on LAYER M2 = 4846
#Total number of violations on LAYER M3 = 233
#Total number of violations on LAYER M4 = 12
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 355 DRCs
#
#Start Post Route via swapping..
#    number of violations = 12930
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1020      245     3664     1666      617      447      170     7829
#	M2         1485     1742     1131       13       60        0      425     4856
#	M3           50       12      136        0        1        0       34      233
#	M4            5        2        5        0        0        0        0       12
#	Totals     2560     2001     4936     1679      678      447      629    12930
#cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1217.46 (MB), peak = 1470.44 (MB)
#    number of violations = 12570
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1004      242     3632     1620      613      422      168     7701
#	M2         1415     1603     1124       13       59        0      411     4625
#	M3           49       12      137        0        1        0       33      232
#	M4            5        2        5        0        0        0        0       12
#	Totals     2473     1859     4898     1633      673      422      612    12570
#cpu time = 00:01:37, elapsed time = 00:01:37, memory = 1215.89 (MB), peak = 1470.44 (MB)
#CELL_VIEW fullchip,init has 12570 DRC violations
#Total number of DRC violations = 12570
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 7701
#Total number of violations on LAYER M2 = 4625
#Total number of violations on LAYER M3 = 232
#Total number of violations on LAYER M4 = 12
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 762859 um.
#Total half perimeter of net bounding box = 587885 um.
#Total wire length on LAYER M1 = 2972 um.
#Total wire length on LAYER M2 = 223835 um.
#Total wire length on LAYER M3 = 336203 um.
#Total wire length on LAYER M4 = 199848 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 254664
#Total number of multi-cut vias = 148872 ( 58.5%)
#Total number of single cut vias = 105792 ( 41.5%)
#Up-Via Summary (total 254664):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       92746 ( 80.1%)     23059 ( 19.9%)     115805
#  Metal 2       11825 ( 10.7%)     98232 ( 89.3%)     110057
#  Metal 3        1221 (  4.2%)     27581 ( 95.8%)      28802
#-----------------------------------------------------------
#               105792 ( 41.5%)    148872 ( 58.5%)     254664 
#
#detailRoute Statistics:
#Cpu time = 00:24:25
#Elapsed time = 00:24:25
#Increased memory = 8.19 (MB)
#Total memory = 1214.92 (MB)
#Peak memory = 1470.44 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:25:10
#Elapsed time = 00:25:10
#Increased memory = 5.00 (MB)
#Total memory = 1174.05 (MB)
#Peak memory = 1470.44 (MB)
#Number of warnings = 1
#Total number of warnings = 138
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 14:06:05 2025
#
#routeDesign: cpu time = 00:26:28, elapsed time = 00:26:28, memory = 1174.05 (MB), peak = 1470.44 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=81193 and nets=30521 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/fullchip_15066_EnhsZ1.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1427.9M)
Extracted 10.0003% (CPU Time= 0:00:01.1  MEM= 1499.5M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1499.5M)
Extracted 30.0004% (CPU Time= 0:00:01.6  MEM= 1499.5M)
Extracted 40.0005% (CPU Time= 0:00:01.8  MEM= 1499.5M)
Extracted 50.0005% (CPU Time= 0:00:02.2  MEM= 1499.5M)
Extracted 60.0003% (CPU Time= 0:00:02.7  MEM= 1503.5M)
Extracted 70.0004% (CPU Time= 0:00:03.5  MEM= 1503.5M)
Extracted 80.0004% (CPU Time= 0:00:04.5  MEM= 1503.5M)
Extracted 90.0005% (CPU Time= 0:00:04.8  MEM= 1503.5M)
Extracted 100% (CPU Time= 0:00:05.7  MEM= 1503.5M)
Number of Extracted Resistors     : 673480
Number of Extracted Ground Cap.   : 661000
Number of Extracted Coupling Cap. : 1192316
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1467.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.5  Real Time: 0:00:08.0  MEM: 1467.473M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1459.1M, totSessionCpu=0:41:04 **
#Created 847 library cell signatures
#Created 30521 NETS and 0 SPECIALNETS signatures
#Created 81194 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.34 (MB), peak = 1470.44 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.35 (MB), peak = 1470.44 (MB)
Begin checking placement ... (start mem=1459.1M, init mem=1459.1M)
Overlapping with other instance:	56531
Orientation Violation:	40701
Placement Blockage Violation:	80
*info: Placed = 81193          (Fixed = 142)
*info: Unplaced = 0           
Placement Density:99.33%(266632/268425)
Finished checkPlace (cpu: total=0:00:01.1, vio checks=0:00:00.3; mem=1459.1M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27871

Instance distribution across the VT partitions:

 LVT : inst = 1939 (7.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1939 (7.0%)

 HVT : inst = 25932 (93.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 25932 (93.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=81193 and nets=30521 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/fullchip_15066_EnhsZ1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1451.1M)
Extracted 10.0003% (CPU Time= 0:00:01.2  MEM= 1507.7M)
Extracted 20.0004% (CPU Time= 0:00:01.4  MEM= 1507.7M)
Extracted 30.0004% (CPU Time= 0:00:01.7  MEM= 1507.7M)
Extracted 40.0005% (CPU Time= 0:00:01.9  MEM= 1507.7M)
Extracted 50.0005% (CPU Time= 0:00:02.3  MEM= 1507.7M)
Extracted 60.0003% (CPU Time= 0:00:02.8  MEM= 1511.7M)
Extracted 70.0004% (CPU Time= 0:00:03.7  MEM= 1511.7M)
Extracted 80.0004% (CPU Time= 0:00:04.6  MEM= 1511.7M)
Extracted 90.0005% (CPU Time= 0:00:04.9  MEM= 1511.7M)
Extracted 100% (CPU Time= 0:00:05.8  MEM= 1511.7M)
Number of Extracted Resistors     : 673480
Number of Extracted Ground Cap.   : 661000
Number of Extracted Coupling Cap. : 1192316
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1491.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.6  Real Time: 0:00:07.0  MEM: 1491.676M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:05.0 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=0:00:23.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.2 real=0:00:08.0 totSessionCpu=0:00:23.2 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30521,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1582.6 CPU=0:00:11.8 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.AAE_wxy9Yb/.AAE_15066/waveform.data...
*** CDM Built up (cpu=0:00:12.8  real=0:00:13.0  mem= 1582.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30521,  8.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1558.64 CPU=0:00:04.8 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1558.6M) ***
*** Done Building Timing Graph (cpu=0:00:20.8 real=0:00:21.0 totSessionCpu=0:41:45 mem=1558.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1558.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1558.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1558.6M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1558.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.264  | -0.264  |  1.147  |
|           TNS (ns):|-101.068 |-101.068 |  0.000  |
|    Violating Paths:|   919   |   919   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      4 (8)       |   -0.092   |      4 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.945%
       (99.332% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1471.4M, totSessionCpu=0:41:46 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 1538.13M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 143 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7   |    15   |     2   |      2  |     0   |     0   |     0   |     0   |     0   |     0   | -0.26 |          0|          0|          0|  99.33  |            |           |
|     1   |     2   |     1   |      1  |     0   |     0   |     0   |     0   |     0   |     0   | -0.21 |          1|          0|          5|  99.33  |   0:00:01.0|    1755.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.21 |          1|          0|          0|  99.33  |   0:00:00.0|    1755.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.21 |          0|          0|          0|  99.33  |   0:00:00.0|    1755.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1755.2M) ***

*** Starting refinePlace (0:41:54 mem=1809.4M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1809.4MB
*** Finished refinePlace (0:41:54 mem=1809.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:51, real = 0:00:50, mem = 1623.7M, totSessionCpu=0:41:54 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 1623.73M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1623.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1623.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1633.7M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1633.7M

------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.10min mem=1623.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.206  | -0.206  |  1.147  |
|           TNS (ns):| -89.291 | -89.291 |  0.000  |
|    Violating Paths:|   919   |   919   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.947%
       (99.334% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1633.7M
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1623.7M, totSessionCpu=0:41:56 **
*** Timing NOT met, worst failing slack is -0.206
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 143 clock nets excluded from IPO operation.
*info: 143 clock nets excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.206 TNS Slack -89.288 Density 99.33
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.206|   -0.206| -89.288|  -89.288|    99.33%|   0:00:00.0| 1692.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.192|   -0.192| -85.636|  -85.636|    99.33%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.183|   -0.183| -80.616|  -80.616|    99.33%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.155|   -0.155| -67.354|  -67.354|    99.33%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.145|   -0.145| -58.156|  -58.156|    99.33%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.131|   -0.131| -45.303|  -45.303|    99.33%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.122|   -0.122| -37.534|  -37.534|    99.33%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.106|   -0.106| -34.058|  -34.058|    99.34%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.092|   -0.092| -30.083|  -30.083|    99.34%|   0:00:01.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.082|   -0.082| -27.225|  -27.225|    99.34%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.074|   -0.074| -22.817|  -22.817|    99.34%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.065|   -0.065| -17.146|  -17.146|    99.34%|   0:00:01.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.057|   -0.057| -15.418|  -15.418|    99.34%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.048|   -0.048| -11.028|  -11.028|    99.34%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.041|   -0.041|  -9.698|   -9.698|    99.34%|   0:00:01.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.033|   -0.033|  -5.575|   -5.575|    99.35%|   0:00:01.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.026|   -0.026|  -3.201|   -3.201|    99.36%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.019|   -0.019|  -2.022|   -2.022|    99.36%|   0:00:01.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.014|   -0.014|  -0.762|   -0.762|    99.37%|   0:00:01.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.006|   -0.006|  -0.192|   -0.192|    99.37%|   0:00:01.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.003|   -0.003|  -0.013|   -0.013|    99.38%|   0:00:02.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_18_/D                                      |
|   0.000|    0.000|   0.000|    0.000|    99.38%|   0:00:00.0| 1695.8M|        NA|       NA| NA                                                 |
|   0.000|    0.000|   0.000|    0.000|    99.38%|   0:00:00.0| 1695.8M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.1 real=0:00:09.0 mem=1695.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.1 real=0:00:09.0 mem=1695.8M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.38
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 63 Nets
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.003|   -0.003|  -0.009|   -0.009|    99.38%|   0:00:00.0| 1695.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|   0.000|    0.000|   0.000|    0.000|    99.38%|   0:00:00.0| 1695.8M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1695.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1695.8M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:10.3 real=0:00:10.0 mem=1695.8M) ***
*** Starting refinePlace (0:42:12 mem=1676.8M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1676.8MB
*** Finished refinePlace (0:42:12 mem=1676.8M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
GigaOpt: target slack met, skip TNS optimization
** Profile ** Start :  cpu=0:00:00.0, mem=1564.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1564.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1572.3M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1572.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.147  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.997%
       (99.384% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1572.3M
Info: 143 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.94MB/1385.94MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.94MB/1385.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.94MB/1385.94MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 14:07:27 (2025-Mar-08 22:07:27 GMT)
2025-Mar-08 14:07:27 (2025-Mar-08 22:07:27 GMT): 10%
2025-Mar-08 14:07:27 (2025-Mar-08 22:07:27 GMT): 20%
2025-Mar-08 14:07:27 (2025-Mar-08 22:07:27 GMT): 30%
2025-Mar-08 14:07:27 (2025-Mar-08 22:07:27 GMT): 40%
2025-Mar-08 14:07:27 (2025-Mar-08 22:07:27 GMT): 50%
2025-Mar-08 14:07:27 (2025-Mar-08 22:07:27 GMT): 60%
2025-Mar-08 14:07:27 (2025-Mar-08 22:07:27 GMT): 70%
2025-Mar-08 14:07:27 (2025-Mar-08 22:07:27 GMT): 80%
2025-Mar-08 14:07:27 (2025-Mar-08 22:07:27 GMT): 90%

Finished Levelizing
2025-Mar-08 14:07:28 (2025-Mar-08 22:07:28 GMT)

Starting Activity Propagation
2025-Mar-08 14:07:28 (2025-Mar-08 22:07:28 GMT)
2025-Mar-08 14:07:28 (2025-Mar-08 22:07:28 GMT): 10%
2025-Mar-08 14:07:28 (2025-Mar-08 22:07:28 GMT): 20%

Finished Activity Propagation
2025-Mar-08 14:07:29 (2025-Mar-08 22:07:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1386.05MB/1386.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 14:07:29 (2025-Mar-08 22:07:29 GMT)
 ... Calculating switching power
2025-Mar-08 14:07:29 (2025-Mar-08 22:07:29 GMT): 10%
2025-Mar-08 14:07:29 (2025-Mar-08 22:07:29 GMT): 20%
2025-Mar-08 14:07:29 (2025-Mar-08 22:07:29 GMT): 30%
2025-Mar-08 14:07:29 (2025-Mar-08 22:07:29 GMT): 40%
2025-Mar-08 14:07:29 (2025-Mar-08 22:07:29 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 14:07:30 (2025-Mar-08 22:07:30 GMT): 60%
2025-Mar-08 14:07:32 (2025-Mar-08 22:07:32 GMT): 70%
2025-Mar-08 14:07:33 (2025-Mar-08 22:07:33 GMT): 80%
2025-Mar-08 14:07:33 (2025-Mar-08 22:07:33 GMT): 90%

Finished Calculating power
2025-Mar-08 14:07:33 (2025-Mar-08 22:07:33 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1386.35MB/1386.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1386.35MB/1386.35MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1386.35MB/1386.35MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 14:07:33 (2025-Mar-08 22:07:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.77805328 	   71.3167%
Total Switching Power:      11.57540958 	   25.1851%
Total Leakage Power:         1.60779427 	    3.4982%
Total Power:                45.96125731
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         24.23      0.8253      0.4789       25.53       55.55
Macro                                  0           0      0.5801      0.5801       1.262
IO                                     0           0           0           0           0
Combinational                      7.372       6.706      0.5255        14.6       31.77
Clock (Combinational)               1.18       4.044     0.02327       5.247       11.42
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              32.78       11.58       1.608       45.96         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      32.78       11.58       1.608       45.96         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 1.18       4.044     0.02327       5.247       11.42
-----------------------------------------------------------------------------------------
Total                               1.18       4.044     0.02327       5.247       11.42
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_61 (CKBD16): 	   0.05358
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/intadd_1_U10 (FA1D4): 	 0.0002617
* 		Total Cap: 	2.05157e-10 F
* 		Total instances in design: 81245
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 53322
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1387.38MB/1387.38MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.38%|        -|   0.000|   0.000|   0:00:00.0| 1829.8M|
|    99.26%|      869|  -0.005|  -0.017|   0:00:37.0| 1830.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.005  TNS Slack -0.017 Density 99.26
** Finished Core Power Optimization (cpu = 0:00:37.9) (real = 0:00:38.0) **
*** Starting refinePlace (0:43:00 mem=1801.4M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1801.4MB
*** Finished refinePlace (0:43:00 mem=1801.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:01:57, real = 0:01:56, mem = 1581.0M, totSessionCpu=0:43:01 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 143 clock nets excluded from IPO operation.
Info: 143 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.005 TNS Slack -0.017 Density 99.26
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.005|   -0.005|  -0.017|   -0.017|    99.26%|   0:00:00.0| 1729.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|   0.000|    0.000|   0.000|    0.000|    99.26%|   0:00:01.0| 1734.5M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1734.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:01.0 mem=1734.5M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.26
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 23 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1734.5M) ***
*** Starting refinePlace (0:43:06 mem=1700.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1700.2MB
*** Finished refinePlace (0:43:07 mem=1700.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
End: GigaOpt WNS recovery
GigaOpt: Skipping TNS recovery
*** Finish setup-recovery (cpu=0:00:06, real=0:00:06, mem=1582.71M, totSessionCpu=0:43:07 .
**optDesign ... cpu = 0:02:03, real = 0:02:02, mem = 1582.7M, totSessionCpu=0:43:07 **

Info: 143 clock nets excluded from IPO operation.
Info: 143 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    99.26%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|   0.000|    0.000|   0.000|    0.000|    99.26%|   0:00:02.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:01.4 real=0:00:02.0 mem=1733.5M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=1733.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1430.04MB/1430.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1430.04MB/1430.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1430.04MB/1430.04MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT)
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT): 10%
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT): 20%
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT): 30%
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT): 40%
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT): 50%
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT): 60%
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT): 70%
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT): 80%
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT): 90%

Finished Levelizing
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT)

Starting Activity Propagation
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT)
2025-Mar-08 14:08:25 (2025-Mar-08 22:08:25 GMT): 10%
2025-Mar-08 14:08:26 (2025-Mar-08 22:08:26 GMT): 20%

Finished Activity Propagation
2025-Mar-08 14:08:26 (2025-Mar-08 22:08:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1430.04MB/1430.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 14:08:26 (2025-Mar-08 22:08:26 GMT)
 ... Calculating switching power
2025-Mar-08 14:08:26 (2025-Mar-08 22:08:26 GMT): 10%
2025-Mar-08 14:08:26 (2025-Mar-08 22:08:26 GMT): 20%
2025-Mar-08 14:08:26 (2025-Mar-08 22:08:26 GMT): 30%
2025-Mar-08 14:08:26 (2025-Mar-08 22:08:26 GMT): 40%
2025-Mar-08 14:08:27 (2025-Mar-08 22:08:27 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 14:08:28 (2025-Mar-08 22:08:28 GMT): 60%
2025-Mar-08 14:08:29 (2025-Mar-08 22:08:29 GMT): 70%
2025-Mar-08 14:08:30 (2025-Mar-08 22:08:30 GMT): 80%
2025-Mar-08 14:08:30 (2025-Mar-08 22:08:30 GMT): 90%

Finished Calculating power
2025-Mar-08 14:08:31 (2025-Mar-08 22:08:31 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1430.04MB/1430.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1430.04MB/1430.04MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1430.04MB/1430.04MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 14:08:31 (2025-Mar-08 22:08:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.78071694 	   71.3738%
Total Switching Power:      11.54762268 	   25.1428%
Total Leakage Power:         1.59987330 	    3.4834%
Total Power:                45.92821308
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         24.27      0.8209      0.4788       25.57       55.67
Macro                                  0           0      0.5801      0.5801       1.263
IO                                     0           0           0           0           0
Combinational                      7.332       6.683      0.5176       14.53       31.64
Clock (Combinational)               1.18       4.044     0.02327       5.247       11.43
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              32.78       11.55         1.6       45.93         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      32.78       11.55         1.6       45.93         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 1.18       4.044     0.02327       5.247       11.43
-----------------------------------------------------------------------------------------
Total                               1.18       4.044     0.02327       5.247       11.43
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_61 (CKBD16): 	   0.05358
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/intadd_1_U10 (FA1D4): 	 0.0002617
* 		Total Cap: 	2.0423e-10 F
* 		Total instances in design: 81246
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 53322
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1430.04MB/1430.04MB)

*** Finished Leakage Power Optimization (cpu=0:00:58, real=0:00:57, mem=1582.71M, totSessionCpu=0:43:20).
**ERROR: (IMPOPT-310):	Design density (99.26%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 625
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 625
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:43:20 mem=1582.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 30574,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3.39844 CPU=0:00:10.9 REAL=0:00:11.0)
Save waveform /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.AAE_wxy9Yb/.AAE_15066/waveform.data...
*** CDM Built up (cpu=0:00:12.0  real=0:00:12.0  mem= 3.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30574,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:15.0 totSessionCpu=0:00:40.5 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:16.5 real=0:00:16.0 totSessionCpu=0:00:40.5 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:17.8 real=0:00:17.0 totSessionCpu=0:00:41.8 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/coe_eosdata_8vQWIJ/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:17.2 real=0:00:18.0 totSessionCpu=0:43:38 mem=1582.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1582.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1590.7M
Loading timing data from /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/coe_eosdata_8vQWIJ/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1590.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1590.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1590.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.871%
       (99.257% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:36, real = 0:02:36, mem = 1584.7M, totSessionCpu=0:43:40 **
*info: Run optDesign holdfix with 1 thread.
Info: 143 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns
Total 0 nets layer assigned (1.3).
GigaOpt: setting up router preferences
        design wns: 0.0002
        slack threshold: 1.4202
GigaOpt: 10 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 912 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: 0.0002
        slack threshold: 1.4202
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 912 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1673.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1673.2M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1673.2M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1673.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.871%
       (99.257% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1673.2M
**optDesign ... cpu = 0:02:41, real = 0:02:40, mem = 1559.7M, totSessionCpu=0:43:44 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  8 14:08:56 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ connects to NET core_instance/CTS_346 at location ( 415.700 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_346 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ connects to NET core_instance/mac_array_instance/CTS_44 at location ( 396.700 104.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_44 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_ connects to NET core_instance/mac_array_instance/CTS_38 at location ( 208.100 518.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_38 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_317_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_200_0 at location ( 215.500 462.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_200_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_317_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_199_0 at location ( 215.295 462.615 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_199_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_277_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_178_0 at location ( 224.700 504.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_178_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPC2352_n_51_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2352_n_51_ at location ( 306.100 144.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2352_n_51_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPC2352_n_51_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2351_n_51_ at location ( 305.700 144.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2351_n_51_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_274_0 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_177_0 at location ( 330.300 136.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_177_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_274_0 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_176_0 at location ( 332.300 136.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_176_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U20 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2348_n337 at location ( 177.900 464.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2348_n337 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_228_0 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_155_0 at location ( 422.900 74.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_155_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_191_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_127_0 at location ( 181.500 392.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_192_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_127_0 at location ( 181.900 393.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_127_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A3 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_191_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_126_0 at location ( 180.700 392.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_126_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_172_0 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_108_0 at location ( 459.100 220.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_108_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_130_0 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_88_0 at location ( 306.700 52.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_88_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_73_0 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_41_0 at location ( 318.660 179.950 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_41_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_363_0 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_35_0 at location ( 313.500 156.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_35_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_49_0 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_28_0 at location ( 402.900 169.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_28_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_26_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 30572 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_1 FILLER_3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_149. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_9797. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10924. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_9431. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10377. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_9608. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10005 FILLER_9609. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_10194. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_10198. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_10387. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_9809. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10009 FILLER_9623. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_10385. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_10946. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10585. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10584. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10201. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10395. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 37886 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#912/30453 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1317.07 (MB), peak = 1470.44 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 415.520 315.090 ) on M1 for NET core_instance/CTS_346. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 203.445 392.515 ) on M1 for NET core_instance/FE_OFN991_array_out_34_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 215.820 417.715 ) on M1 for NET core_instance/FE_PSN2394_array_out_36_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 419.020 113.365 ) on M1 for NET core_instance/array_out[101]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 418.420 109.765 ) on M1 for NET core_instance/array_out[102]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 203.115 392.680 ) on M1 for NET core_instance/array_out[34]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 215.095 417.700 ) on M1 for NET core_instance/array_out[36]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 361.620 437.365 ) on M1 for NET core_instance/array_out[42]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 295.950 468.210 ) on M1 for NET core_instance/array_out[56]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 384.495 414.285 ) on M1 for NET core_instance/fifo_wr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 385.695 414.285 ) on M1 for NET core_instance/fifo_wr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 388.520 414.285 ) on M1 for NET core_instance/fifo_wr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 521.095 187.485 ) on M1 for NET core_instance/fifo_wr[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 522.320 187.485 ) on M1 for NET core_instance/fifo_wr[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 489.295 133.485 ) on M1 for NET core_instance/fifo_wr[5]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 60.100 430.300 ) on M1 for NET core_instance/kmem_instance/FE_OFN211_n528. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 92.300 408.700 ) on M1 for NET core_instance/kmem_instance/FE_OFN213_n534. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 56.300 405.100 ) on M1 for NET core_instance/kmem_instance/FE_OFN220_n567. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 59.100 441.100 ) on M1 for NET core_instance/kmem_instance/FE_OFN223_n574. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 63.300 437.500 ) on M1 for NET core_instance/kmem_instance/FE_OFN225_n576. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN634_q_temp_75_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n436. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFN1662_q_temp_131_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n524. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN2082_q_temp_485_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN2083_q_temp_485_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN542_q_temp_455_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 8 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n176. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n22. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2352_n_51_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/q_temp[342]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/psum_mem_instance/n1343. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#2511 routed nets are extracted.
#    1370 (4.48%) extracted nets are partially routed.
#27935 routed nets are imported.
#7 (0.02%) nets are without wires.
#121 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 30574.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1370
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 14:09:02 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 14:09:04 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.28%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.95%
#
#  153 nets (0.50%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1322.57 (MB), peak = 1470.44 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.36 (MB), peak = 1470.44 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.54 (MB), peak = 1470.44 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 121 (skipped).
#Total number of routable nets = 30453.
#Total number of nets in the design = 30574.
#
#1376 routable nets have only global wires.
#29077 routable nets have only detail routed wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#150 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3            1373  
#------------------------------------------------
#        Total                  3            1373  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                153           30300  
#------------------------------------------------
#        Total                153           30300  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     56(0.18%)     16(0.05%)      3(0.01%)      1(0.00%)   (0.24%)
#   Metal 3     23(0.07%)      1(0.00%)      0(0.00%)      0(0.00%)   (0.07%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     79(0.08%)     17(0.02%)      3(0.00%)      1(0.00%)   (0.10%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.07% H + 0.12% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 763276 um.
#Total half perimeter of net bounding box = 588466 um.
#Total wire length on LAYER M1 = 2952 um.
#Total wire length on LAYER M2 = 223913 um.
#Total wire length on LAYER M3 = 336474 um.
#Total wire length on LAYER M4 = 199937 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 254338
#Total number of multi-cut vias = 148441 ( 58.4%)
#Total number of single cut vias = 105897 ( 41.6%)
#Up-Via Summary (total 254338):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       92626 ( 80.1%)     22949 ( 19.9%)     115575
#  Metal 2       12006 ( 10.9%)     97951 ( 89.1%)     109957
#  Metal 3        1265 (  4.4%)     27541 ( 95.6%)      28806
#-----------------------------------------------------------
#               105897 ( 41.6%)    148441 ( 58.4%)     254338 
#
#Total number of involved priority nets 3
#Maximum src to sink distance for priority net 101.8
#Average of max src_to_sink distance for priority net 75.9
#Average of ave src_to_sink distance for priority net 39.4
#Max overcon = 4 tracks.
#Total overcon = 0.10%.
#Worst layer Gcell overcon rate = 0.07%.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1361.55 (MB), peak = 1470.44 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.07 (MB), peak = 1470.44 (MB)
#Start Track Assignment.
#Done with 161 horizontal wires in 2 hboxes and 149 vertical wires in 2 hboxes.
#Done with 15 horizontal wires in 2 hboxes and 14 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 763412 um.
#Total half perimeter of net bounding box = 588466 um.
#Total wire length on LAYER M1 = 3038 um.
#Total wire length on LAYER M2 = 223927 um.
#Total wire length on LAYER M3 = 336502 um.
#Total wire length on LAYER M4 = 199946 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 254314
#Total number of multi-cut vias = 148441 ( 58.4%)
#Total number of single cut vias = 105873 ( 41.6%)
#Up-Via Summary (total 254314):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       92615 ( 80.1%)     22949 ( 19.9%)     115564
#  Metal 2       11995 ( 10.9%)     97951 ( 89.1%)     109946
#  Metal 3        1263 (  4.4%)     27541 ( 95.6%)      28804
#-----------------------------------------------------------
#               105873 ( 41.6%)    148441 ( 58.4%)     254314 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1404.12 (MB), peak = 1470.44 (MB)
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 92.70 (MB)
#Total memory = 1404.12 (MB)
#Peak memory = 1470.44 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 61.8% of the total area was rechecked for DRC, and 30.2% required routing.
#    number of violations = 12847
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1054      262     3648     1736      600      429      150     7879
#	M2         1524     1659     1150       20       44        0      363     4760
#	M3           53       18      104        0        1        0       24      200
#	M4            4        1        3        0        0        0        0        8
#	Totals     2635     1940     4905     1756      645      429      537    12847
#900 out of 81246 instances need to be verified(marked ipoed).
#21.4% of the total area is being checked for drcs
#21.4% of the total area was checked
#    number of violations = 13357
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1101      267     3718     1802      605      466      152     8111
#	M2         1612     1812     1169       20       44        0      377     5034
#	M3           54       20      104        0        1        0       25      204
#	M4            4        1        3        0        0        0        0        8
#	Totals     2771     2100     4994     1822      650      466      554    13357
#cpu time = 00:01:44, elapsed time = 00:01:44, memory = 1391.81 (MB), peak = 1470.44 (MB)
#start 1st optimization iteration ...
#    completing 10% with 13387 violations
#    cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1431.57 (MB), peak = 1470.44 (MB)
#    completing 20% with 13339 violations
#    cpu time = 00:02:39, elapsed time = 00:02:39, memory = 1507.70 (MB), peak = 1543.48 (MB)
#    completing 30% with 13242 violations
#    cpu time = 00:05:01, elapsed time = 00:05:01, memory = 1584.07 (MB), peak = 1584.10 (MB)
#    completing 40% with 13083 violations
#    cpu time = 00:07:16, elapsed time = 00:07:16, memory = 1573.01 (MB), peak = 1584.10 (MB)
#    completing 50% with 13026 violations
#    cpu time = 00:09:32, elapsed time = 00:09:32, memory = 1534.74 (MB), peak = 1584.10 (MB)
#    completing 60% with 13017 violations
#    cpu time = 00:11:19, elapsed time = 00:11:19, memory = 1562.54 (MB), peak = 1584.10 (MB)
#    completing 70% with 12945 violations
#    cpu time = 00:12:40, elapsed time = 00:12:40, memory = 1537.35 (MB), peak = 1584.10 (MB)
#    completing 80% with 12933 violations
#    cpu time = 00:13:59, elapsed time = 00:13:58, memory = 1567.65 (MB), peak = 1584.10 (MB)
#    completing 90% with 12942 violations
#    cpu time = 00:15:02, elapsed time = 00:15:02, memory = 1556.68 (MB), peak = 1622.35 (MB)
#    completing 100% with 12960 violations
#    cpu time = 00:15:34, elapsed time = 00:15:34, memory = 1556.73 (MB), peak = 1622.35 (MB)
#    number of violations = 12960
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1227      309     4019     1490      662      380      135     8222
#	M2         1359     1567     1070       20       55        2      416     4489
#	M3           39       23      120        3        0        0       55      240
#	M4            0        0        9        0        0        0        0        9
#	Totals     2625     1899     5218     1513      717      382      606    12960
#cpu time = 00:15:34, elapsed time = 00:15:34, memory = 1556.73 (MB), peak = 1622.35 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 760960 um.
#Total half perimeter of net bounding box = 588466 um.
#Total wire length on LAYER M1 = 2996 um.
#Total wire length on LAYER M2 = 220492 um.
#Total wire length on LAYER M3 = 335566 um.
#Total wire length on LAYER M4 = 201905 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 260878
#Total number of multi-cut vias = 131814 ( 50.5%)
#Total number of single cut vias = 129064 ( 49.5%)
#Up-Via Summary (total 260878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       98682 ( 84.7%)     17795 ( 15.3%)     116477
#  Metal 2       22867 ( 20.4%)     89320 ( 79.6%)     112187
#  Metal 3        7515 ( 23.3%)     24699 ( 76.7%)      32214
#-----------------------------------------------------------
#               129064 ( 49.5%)    131814 ( 50.5%)     260878 
#
#Total number of DRC violations = 12960
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 8222
#Total number of violations on LAYER M2 = 4489
#Total number of violations on LAYER M3 = 240
#Total number of violations on LAYER M4 = 9
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:17:19
#Elapsed time = 00:17:18
#Increased memory = -32.91 (MB)
#Total memory = 1371.21 (MB)
#Peak memory = 1622.35 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar  8 14:26:29 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1372.18 (MB), peak = 1622.35 (MB)
#
#Start Post Route Wire Spread.
#Done with 2753 horizontal wires in 3 hboxes and 3386 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 762981 um.
#Total half perimeter of net bounding box = 588466 um.
#Total wire length on LAYER M1 = 2996 um.
#Total wire length on LAYER M2 = 220961 um.
#Total wire length on LAYER M3 = 336443 um.
#Total wire length on LAYER M4 = 202582 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 260878
#Total number of multi-cut vias = 131814 ( 50.5%)
#Total number of single cut vias = 129064 ( 49.5%)
#Up-Via Summary (total 260878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       98682 ( 84.7%)     17795 ( 15.3%)     116477
#  Metal 2       22867 ( 20.4%)     89320 ( 79.6%)     112187
#  Metal 3        7515 ( 23.3%)     24699 ( 76.7%)      32214
#-----------------------------------------------------------
#               129064 ( 49.5%)    131814 ( 50.5%)     260878 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1412.60 (MB), peak = 1622.35 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 762981 um.
#Total half perimeter of net bounding box = 588466 um.
#Total wire length on LAYER M1 = 2996 um.
#Total wire length on LAYER M2 = 220961 um.
#Total wire length on LAYER M3 = 336443 um.
#Total wire length on LAYER M4 = 202582 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 260878
#Total number of multi-cut vias = 131814 ( 50.5%)
#Total number of single cut vias = 129064 ( 49.5%)
#Up-Via Summary (total 260878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       98682 ( 84.7%)     17795 ( 15.3%)     116477
#  Metal 2       22867 ( 20.4%)     89320 ( 79.6%)     112187
#  Metal 3        7515 ( 23.3%)     24699 ( 76.7%)      32214
#-----------------------------------------------------------
#               129064 ( 49.5%)    131814 ( 50.5%)     260878 
#
#
#Start Post Route via swapping..
#58.93% of area are rerouted by ECO routing.
#    number of violations = 13225
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1254      316     4084     1504      667      403      148     8376
#	M2         1388     1627     1083       20       55        2      425     4600
#	M3           39       23      120        3        0        0       55      240
#	M4            0        0        9        0        0        0        0        9
#	Totals     2681     1966     5296     1527      722      405      628    13225
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1372.57 (MB), peak = 1622.35 (MB)
#    number of violations = 13087
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1225      307     4041     1507      665      399      145     8289
#	M2         1382     1589     1092       20       55        2      407     4547
#	M3           39       23      123        3        0        0       55      243
#	M4            0        0        8        0        0        0        0        8
#	Totals     2646     1919     5264     1530      720      401      607    13087
#cpu time = 00:01:25, elapsed time = 00:01:25, memory = 1375.91 (MB), peak = 1622.35 (MB)
#CELL_VIEW fullchip,init has 13087 DRC violations
#Total number of DRC violations = 13087
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 8289
#Total number of violations on LAYER M2 = 4547
#Total number of violations on LAYER M3 = 243
#Total number of violations on LAYER M4 = 8
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 762981 um.
#Total half perimeter of net bounding box = 588466 um.
#Total wire length on LAYER M1 = 2996 um.
#Total wire length on LAYER M2 = 220961 um.
#Total wire length on LAYER M3 = 336443 um.
#Total wire length on LAYER M4 = 202582 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 260878
#Total number of multi-cut vias = 157841 ( 60.5%)
#Total number of single cut vias = 103037 ( 39.5%)
#Up-Via Summary (total 260878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       92364 ( 79.3%)     24113 ( 20.7%)     116477
#  Metal 2        9181 (  8.2%)    103006 ( 91.8%)     112187
#  Metal 3        1492 (  4.6%)     30722 ( 95.4%)      32214
#-----------------------------------------------------------
#               103037 ( 39.5%)    157841 ( 60.5%)     260878 
#
#detailRoute Statistics:
#Cpu time = 00:18:52
#Elapsed time = 00:18:52
#Increased memory = -29.17 (MB)
#Total memory = 1374.95 (MB)
#Peak memory = 1622.35 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:19:06
#Elapsed time = 00:19:06
#Increased memory = -55.01 (MB)
#Total memory = 1312.30 (MB)
#Peak memory = 1622.35 (MB)
#Number of warnings = 98
#Total number of warnings = 237
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 14:28:02 2025
#
**optDesign ... cpu = 0:21:47, real = 0:21:46, mem = 1562.0M, totSessionCpu=1:02:50 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=81246 and nets=30574 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/fullchip_15066_EnhsZ1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1562.0M)
Extracted 10.0005% (CPU Time= 0:00:01.3  MEM= 1617.6M)
Extracted 20.0005% (CPU Time= 0:00:01.5  MEM= 1617.6M)
Extracted 30.0004% (CPU Time= 0:00:01.8  MEM= 1617.6M)
Extracted 40.0004% (CPU Time= 0:00:02.0  MEM= 1617.6M)
Extracted 50.0004% (CPU Time= 0:00:02.4  MEM= 1617.6M)
Extracted 60.0004% (CPU Time= 0:00:03.0  MEM= 1621.7M)
Extracted 70.0003% (CPU Time= 0:00:03.9  MEM= 1621.7M)
Extracted 80.0003% (CPU Time= 0:00:05.0  MEM= 1621.7M)
Extracted 90.0003% (CPU Time= 0:00:05.3  MEM= 1621.7M)
Extracted 100% (CPU Time= 0:00:06.2  MEM= 1621.7M)
Number of Extracted Resistors     : 695045
Number of Extracted Ground Cap.   : 681686
Number of Extracted Coupling Cap. : 1222088
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1597.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.3  Real Time: 0:00:08.0  MEM: 1597.637M)
**optDesign ... cpu = 0:21:55, real = 0:21:55, mem = 1562.1M, totSessionCpu=1:02:59 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 30574,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1663.5 CPU=0:00:11.4 REAL=0:00:11.0)
Save waveform /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.AAE_wxy9Yb/.AAE_15066/waveform.data...
*** CDM Built up (cpu=0:00:13.6  real=0:00:13.0  mem= 1663.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30574,  8.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1639.55 CPU=0:00:04.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1639.5M) ***
*** Done Building Timing Graph (cpu=0:00:21.7 real=0:00:21.0 totSessionCpu=1:03:20 mem=1639.5M)
**optDesign ... cpu = 0:22:17, real = 0:22:16, mem = 1573.8M, totSessionCpu=1:03:20 **
*** Timing NOT met, worst failing slack is -0.044
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 143 clock nets excluded from IPO operation.
*info: 143 clock nets excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.044 TNS Slack -4.851 Density 99.26
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.044|   -0.044|  -4.851|   -4.851|    99.26%|   0:00:00.0| 1754.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.044|   -0.044|  -4.851|   -4.851|    99.26%|   0:00:00.0| 1754.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1754.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=1754.8M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1754.8M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:22:22, real = 0:22:22, mem = 1635.0M, totSessionCpu=1:03:26 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1635.04M, totSessionCpu=1:03:27 .
**optDesign ... cpu = 0:22:23, real = 0:22:23, mem = 1635.0M, totSessionCpu=1:03:27 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:22:25, real = 0:22:24, mem = 1635.0M, totSessionCpu=1:03:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=1692.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=1692.3M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 30574,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:10.7 REAL=0:00:11.0)
Save waveform /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.AAE_wxy9Yb/.AAE_15066/waveform.data...
*** CDM Built up (cpu=0:00:11.7  real=0:00:12.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30574,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:00:57.3 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-2:00.-8, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:16.5, mem=1692.3M
** Profile ** Total reports :  cpu=0:00:01.2, mem=1637.1M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1637.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.044  | -0.044  |  0.962  |
|           TNS (ns):| -4.852  | -4.852  |  0.000  |
|    Violating Paths:|   262   |   262   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.871%
       (99.257% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1637.1M
**optDesign ... cpu = 0:22:43, real = 0:22:44, mem = 1635.0M, totSessionCpu=1:03:47 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1612.0M, totSessionCpu=1:03:51 **
Begin checking placement ... (start mem=1612.0M, init mem=1612.0M)
Overlapping with other instance:	56404
Orientation Violation:	40290
Placement Blockage Violation:	79
*info: Placed = 81246          (Fixed = 142)
*info: Unplaced = 0           
Placement Density:99.26%(266431/268425)
Finished checkPlace (cpu: total=0:00:01.1, vio checks=0:00:00.3; mem=1612.0M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27924

Instance distribution across the VT partitions:

 LVT : inst = 1784 (6.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1784 (6.4%)

 HVT : inst = 26140 (93.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26140 (93.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=81246 and nets=30574 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/fullchip_15066_EnhsZ1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1602.0M)
Extracted 10.0005% (CPU Time= 0:00:01.3  MEM= 1657.6M)
Extracted 20.0005% (CPU Time= 0:00:01.6  MEM= 1657.6M)
Extracted 30.0004% (CPU Time= 0:00:01.8  MEM= 1657.6M)
Extracted 40.0004% (CPU Time= 0:00:02.1  MEM= 1657.6M)
Extracted 50.0004% (CPU Time= 0:00:02.5  MEM= 1657.6M)
Extracted 60.0004% (CPU Time= 0:00:03.0  MEM= 1661.6M)
Extracted 70.0003% (CPU Time= 0:00:04.0  MEM= 1661.6M)
Extracted 80.0003% (CPU Time= 0:00:05.1  MEM= 1661.6M)
Extracted 90.0003% (CPU Time= 0:00:05.5  MEM= 1661.6M)
Extracted 100% (CPU Time= 0:00:06.4  MEM= 1661.6M)
Number of Extracted Resistors     : 695045
Number of Extracted Ground Cap.   : 681686
Number of Extracted Coupling Cap. : 1222088
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1641.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.5  Real Time: 0:00:08.0  MEM: 1641.578M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30574,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1671.68 CPU=0:00:11.8 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.AAE_wxy9Yb/.AAE_15066/waveform.data...
*** CDM Built up (cpu=0:00:12.8  real=0:00:13.0  mem= 1671.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30574,  8.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1647.72 CPU=0:00:04.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 1647.7M) ***
*** Done Building Timing Graph (cpu=0:00:20.5 real=0:00:21.0 totSessionCpu=1:04:23 mem=1647.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1647.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1647.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1647.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1647.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.044  | -0.044  |  0.962  |
|           TNS (ns):| -4.852  | -4.852  |  0.000  |
|    Violating Paths:|   262   |   262   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.871%
       (99.257% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1647.7M
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1572.4M, totSessionCpu=1:04:25 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 1639.19M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 143 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |    17   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.04 |          0|          0|          0|  99.26  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.04 |          0|          0|          1|  99.26  |   0:00:00.0|    1843.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.04 |          0|          0|          0|  99.26  |   0:00:00.0|    1843.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1843.7M) ***

*** Starting refinePlace (1:04:33 mem=1897.9M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1897.9MB
*** Finished refinePlace (1:04:33 mem=1897.9M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 1710.2M, totSessionCpu=1:04:33 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1710.23M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1710.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1710.2M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1720.2M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1720.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.10min mem=1710.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.044  | -0.044  |  0.962  |
|           TNS (ns):| -4.852  | -4.852  |  0.000  |
|    Violating Paths:|   262   |   262   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.871%
       (99.257% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1720.2M
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1710.2M, totSessionCpu=1:04:35 **
** Profile ** Start :  cpu=0:00:00.0, mem=1700.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1700.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1700.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1700.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.044  | -0.044  |  0.962  |
|           TNS (ns):| -4.852  | -4.852  |  0.000  |
|    Violating Paths:|   262   |   262   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.871%
       (99.257% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1700.7M
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 1643.5M, totSessionCpu=1:04:38 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  8 14:29:50 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U16 connects to NET core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN187_rd_ptr_3_ at location ( 245.300 169.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN187_rd_ptr_3_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[27] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET inst[15] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U16 connects to NET core_instance/pmem_in[142] at location ( 246.700 169.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[142] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n468 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U16 connects to NET core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub0[2] at location ( 245.500 169.210 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub0[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U16 connects to NET core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[2] at location ( 246.300 169.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 30572 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_1 FILLER_3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_149. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_9797. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10924. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_9431. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10377. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_9608. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10005 FILLER_9609. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_10194. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_10198. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_10387. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_9809. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10009 FILLER_9623. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_10385. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_10946. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10585. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10584. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10201. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10395. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 37884 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#912/30453 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1380.99 (MB), peak = 1622.35 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 244.500 172.900 ) on M1 for NET core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN187_rd_ptr_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 245.655 172.900 ) on M1 for NET core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/out_sub1[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 246.080 172.900 ) on M1 for NET core_instance/pmem_in[142]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#6 routed nets are extracted.
#    3 (0.01%) extracted nets are partially routed.
#30446 routed nets are imported.
#1 (0.00%) nets are without wires.
#121 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 30574.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 3
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 14:29:55 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 14:29:57 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.28%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.95%
#
#  153 nets (0.50%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1382.05 (MB), peak = 1622.35 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.59 (MB), peak = 1622.35 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.76 (MB), peak = 1622.35 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 121 (skipped).
#Total number of routable nets = 30453.
#Total number of nets in the design = 30574.
#
#4 routable nets have only global wires.
#30449 routable nets have only detail routed wires.
#153 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               4  
#-----------------------------
#        Total               4  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                153           30300  
#------------------------------------------------
#        Total                153           30300  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 762988 um.
#Total half perimeter of net bounding box = 588471 um.
#Total wire length on LAYER M1 = 2996 um.
#Total wire length on LAYER M2 = 220966 um.
#Total wire length on LAYER M3 = 336443 um.
#Total wire length on LAYER M4 = 202583 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 260879
#Total number of multi-cut vias = 157837 ( 60.5%)
#Total number of single cut vias = 103042 ( 39.5%)
#Up-Via Summary (total 260879):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       92365 ( 79.3%)     24113 ( 20.7%)     116478
#  Metal 2        9183 (  8.2%)    103004 ( 91.8%)     112187
#  Metal 3        1494 (  4.6%)     30720 ( 95.4%)      32214
#-----------------------------------------------------------
#               103042 ( 39.5%)    157837 ( 60.5%)     260879 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1400.77 (MB), peak = 1622.35 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.28 (MB), peak = 1622.35 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 762989 um.
#Total half perimeter of net bounding box = 588471 um.
#Total wire length on LAYER M1 = 2996 um.
#Total wire length on LAYER M2 = 220966 um.
#Total wire length on LAYER M3 = 336444 um.
#Total wire length on LAYER M4 = 202584 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 260879
#Total number of multi-cut vias = 157837 ( 60.5%)
#Total number of single cut vias = 103042 ( 39.5%)
#Up-Via Summary (total 260879):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       92365 ( 79.3%)     24113 ( 20.7%)     116478
#  Metal 2        9183 (  8.2%)    103004 ( 91.8%)     112187
#  Metal 3        1494 (  4.6%)     30720 ( 95.4%)      32214
#-----------------------------------------------------------
#               103042 ( 39.5%)    157837 ( 60.5%)     260879 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1435.74 (MB), peak = 1622.35 (MB)
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 55.22 (MB)
#Total memory = 1435.74 (MB)
#Peak memory = 1622.35 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.9% of the total area was rechecked for DRC, and 0.1% required routing.
#    number of violations = 12796
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1227      305     4024     1507      546      395      144     8148
#	M2         1381     1554     1009       20       44        2      405     4415
#	M3           39       23      106        3        0        0       54      225
#	M4            0        0        8        0        0        0        0        8
#	Totals     2647     1882     5147     1530      590      397      603    12796
#1 out of 81246 instances need to be verified(marked ipoed).
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#    number of violations = 12813
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1235      308     4028     1508      546      395      144     8164
#	M2         1382     1554     1009       20       44        2      405     4416
#	M3           39       23      106        3        0        0       54      225
#	M4            0        0        8        0        0        0        0        8
#	Totals     2656     1885     5151     1531      590      397      603    12813
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1423.27 (MB), peak = 1622.35 (MB)
#start 1st optimization iteration ...
#    completing 10% with 12823 violations
#    cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1492.02 (MB), peak = 1622.35 (MB)
#    completing 20% with 12844 violations
#    cpu time = 00:02:14, elapsed time = 00:02:14, memory = 1578.93 (MB), peak = 1622.35 (MB)
#    completing 30% with 12835 violations
#    cpu time = 00:04:42, elapsed time = 00:04:42, memory = 1676.71 (MB), peak = 1676.73 (MB)
#    completing 40% with 12831 violations
#    cpu time = 00:07:00, elapsed time = 00:07:00, memory = 1676.53 (MB), peak = 1676.73 (MB)
#    completing 50% with 12741 violations
#    cpu time = 00:09:20, elapsed time = 00:09:19, memory = 1605.81 (MB), peak = 1676.73 (MB)
#    completing 60% with 12750 violations
#    cpu time = 00:10:58, elapsed time = 00:10:58, memory = 1605.62 (MB), peak = 1676.73 (MB)
#    completing 70% with 12764 violations
#    cpu time = 00:12:23, elapsed time = 00:12:23, memory = 1595.35 (MB), peak = 1676.73 (MB)
#    completing 80% with 12752 violations
#    cpu time = 00:13:46, elapsed time = 00:13:46, memory = 1599.55 (MB), peak = 1676.73 (MB)
#    completing 90% with 12757 violations
#    cpu time = 00:14:41, elapsed time = 00:14:41, memory = 1552.49 (MB), peak = 1676.73 (MB)
#    completing 100% with 12794 violations
#    cpu time = 00:15:16, elapsed time = 00:15:16, memory = 1552.50 (MB), peak = 1676.73 (MB)
#    number of violations = 12794
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1247      325     4072     1428      584      375      140     8171
#	M2         1375     1508     1028       17       51        2      397     4378
#	M3           54       24      111        1        1        0       50      241
#	M4            0        0        4        0        0        0        0        4
#	Totals     2676     1857     5215     1446      636      377      587    12794
#cpu time = 00:15:16, elapsed time = 00:15:16, memory = 1552.50 (MB), peak = 1676.73 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 761991 um.
#Total half perimeter of net bounding box = 588471 um.
#Total wire length on LAYER M1 = 3008 um.
#Total wire length on LAYER M2 = 220392 um.
#Total wire length on LAYER M3 = 336089 um.
#Total wire length on LAYER M4 = 202501 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 261099
#Total number of multi-cut vias = 143203 ( 54.8%)
#Total number of single cut vias = 117896 ( 45.2%)
#Up-Via Summary (total 261099):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       97543 ( 83.7%)     18996 ( 16.3%)     116539
#  Metal 2       15120 ( 13.5%)     97064 ( 86.5%)     112184
#  Metal 3        5233 ( 16.2%)     27143 ( 83.8%)      32376
#-----------------------------------------------------------
#               117896 ( 45.2%)    143203 ( 54.8%)     261099 
#
#Total number of DRC violations = 12794
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 8171
#Total number of violations on LAYER M2 = 4378
#Total number of violations on LAYER M3 = 241
#Total number of violations on LAYER M4 = 4
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:15:19
#Elapsed time = 00:15:19
#Increased memory = -7.33 (MB)
#Total memory = 1428.41 (MB)
#Peak memory = 1676.73 (MB)
#
#Start Post Route via swapping..
#43.65% of area are rerouted by ECO routing.
#    number of violations = 13025
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1278      335     4136     1440      584      390      152     8315
#	M2         1393     1556     1038       17       51        2      403     4460
#	M3           54       24      116        1        1        0       50      246
#	M4            0        0        4        0        0        0        0        4
#	Totals     2725     1915     5294     1458      636      392      605    13025
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1429.38 (MB), peak = 1676.73 (MB)
#    number of violations = 12909
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1249      326     4094     1442      586      389      152     8238
#	M2         1385     1522     1046       17       51        2      399     4422
#	M3           54       24      116        1        1        0       49      245
#	M4            0        0        4        0        0        0        0        4
#	Totals     2688     1872     5260     1460      638      391      600    12909
#cpu time = 00:01:21, elapsed time = 00:01:21, memory = 1432.19 (MB), peak = 1676.73 (MB)
#CELL_VIEW fullchip,init has 12909 DRC violations
#Total number of DRC violations = 12909
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 8238
#Total number of violations on LAYER M2 = 4422
#Total number of violations on LAYER M3 = 245
#Total number of violations on LAYER M4 = 4
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 761991 um.
#Total half perimeter of net bounding box = 588471 um.
#Total wire length on LAYER M1 = 3008 um.
#Total wire length on LAYER M2 = 220392 um.
#Total wire length on LAYER M3 = 336089 um.
#Total wire length on LAYER M4 = 202501 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 261099
#Total number of multi-cut vias = 159706 ( 61.2%)
#Total number of single cut vias = 101393 ( 38.8%)
#Up-Via Summary (total 261099):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       92197 ( 79.1%)     24342 ( 20.9%)     116539
#  Metal 2        7837 (  7.0%)    104347 ( 93.0%)     112184
#  Metal 3        1359 (  4.2%)     31017 ( 95.8%)      32376
#-----------------------------------------------------------
#               101393 ( 38.8%)    159706 ( 61.2%)     261099 
#
#detailRoute Statistics:
#Cpu time = 00:16:42
#Elapsed time = 00:16:42
#Increased memory = -4.52 (MB)
#Total memory = 1431.22 (MB)
#Peak memory = 1676.73 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:16:57
#Elapsed time = 00:16:56
#Increased memory = -55.50 (MB)
#Total memory = 1367.02 (MB)
#Peak memory = 1676.73 (MB)
#Number of warnings = 36
#Total number of warnings = 273
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 14:46:46 2025
#
**optDesign ... cpu = 0:17:44, real = 0:17:43, mem = 1609.5M, totSessionCpu=1:21:34 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=81246 and nets=30574 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/fullchip_15066_EnhsZ1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1609.5M)
Extracted 10.0005% (CPU Time= 0:00:01.3  MEM= 1657.1M)
Extracted 20.0004% (CPU Time= 0:00:01.5  MEM= 1657.1M)
Extracted 30.0004% (CPU Time= 0:00:01.8  MEM= 1657.1M)
Extracted 40.0003% (CPU Time= 0:00:02.0  MEM= 1657.1M)
Extracted 50.0005% (CPU Time= 0:00:02.4  MEM= 1657.1M)
Extracted 60.0005% (CPU Time= 0:00:02.9  MEM= 1661.1M)
Extracted 70.0004% (CPU Time= 0:00:03.8  MEM= 1661.1M)
Extracted 80.0004% (CPU Time= 0:00:04.9  MEM= 1661.1M)
Extracted 90.0003% (CPU Time= 0:00:05.2  MEM= 1661.1M)
Extracted 100% (CPU Time= 0:00:06.1  MEM= 1661.1M)
Number of Extracted Resistors     : 687156
Number of Extracted Ground Cap.   : 673915
Number of Extracted Coupling Cap. : 1211468
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1649.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.1  Real Time: 0:00:08.0  MEM: 1649.090M)
**optDesign ... cpu = 0:17:52, real = 0:17:51, mem = 1607.5M, totSessionCpu=1:21:42 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 30574,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1705.91 CPU=0:00:11.5 REAL=0:00:11.0)
Save waveform /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.AAE_wxy9Yb/.AAE_15066/waveform.data...
*** CDM Built up (cpu=0:00:13.6  real=0:00:14.0  mem= 1705.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30574,  8.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1681.95 CPU=0:00:04.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 1682.0M) ***
*** Done Building Timing Graph (cpu=0:00:21.5 real=0:00:22.0 totSessionCpu=1:22:04 mem=1682.0M)
**optDesign ... cpu = 0:18:13, real = 0:18:13, mem = 1615.2M, totSessionCpu=1:22:04 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:18:14, real = 0:18:14, mem = 1615.2M, totSessionCpu=1:22:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=1672.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1672.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1672.4M
** Profile ** Total reports :  cpu=0:00:01.5, mem=1617.2M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1617.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.043  | -0.043  |  0.954  |
|           TNS (ns):| -5.021  | -5.021  |  0.000  |
|    Violating Paths:|   291   |   291   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.871%
       (99.257% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1617.2M
**optDesign ... cpu = 0:18:18, real = 0:18:17, mem = 1615.2M, totSessionCpu=1:22:08 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1606.2M, totSessionCpu=1:22:12 **
**INFO: DRVs not fixed with -incr option
Begin checking placement ... (start mem=1606.2M, init mem=1606.2M)
Overlapping with other instance:	56402
Orientation Violation:	40290
Placement Blockage Violation:	79
*info: Placed = 81246          (Fixed = 142)
*info: Unplaced = 0           
Placement Density:99.26%(266432/268425)
Finished checkPlace (cpu: total=0:00:01.0, vio checks=0:00:00.3; mem=1606.2M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27924

Instance distribution across the VT partitions:

 LVT : inst = 1784 (6.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1784 (6.4%)

 HVT : inst = 26140 (93.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26140 (93.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=81246 and nets=30574 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/fullchip_15066_EnhsZ1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1596.2M)
Extracted 10.0005% (CPU Time= 0:00:01.3  MEM= 1667.8M)
Extracted 20.0004% (CPU Time= 0:00:01.6  MEM= 1667.8M)
Extracted 30.0004% (CPU Time= 0:00:01.8  MEM= 1667.8M)
Extracted 40.0003% (CPU Time= 0:00:02.1  MEM= 1667.8M)
Extracted 50.0005% (CPU Time= 0:00:02.5  MEM= 1667.8M)
Extracted 60.0005% (CPU Time= 0:00:03.0  MEM= 1671.8M)
Extracted 70.0004% (CPU Time= 0:00:03.9  MEM= 1671.8M)
Extracted 80.0004% (CPU Time= 0:00:05.0  MEM= 1671.8M)
Extracted 90.0003% (CPU Time= 0:00:05.4  MEM= 1671.8M)
Extracted 100% (CPU Time= 0:00:06.3  MEM= 1671.8M)
Number of Extracted Resistors     : 687156
Number of Extracted Ground Cap.   : 673915
Number of Extracted Coupling Cap. : 1211468
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1651.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.4  Real Time: 0:00:09.0  MEM: 1651.758M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30574,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1681.86 CPU=0:00:11.6 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.AAE_wxy9Yb/.AAE_15066/waveform.data...
*** CDM Built up (cpu=0:00:12.5  real=0:00:12.0  mem= 1681.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30574,  8.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1657.9 CPU=0:00:04.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.8  real=0:00:04.0  mem= 1657.9M) ***
*** Done Building Timing Graph (cpu=0:00:20.4 real=0:00:21.0 totSessionCpu=1:22:44 mem=1657.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=1657.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1657.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1657.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1657.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.043  | -0.043  |  0.954  |
|           TNS (ns):| -5.021  | -5.021  |  0.000  |
|    Violating Paths:|   291   |   291   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.871%
       (99.257% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1657.9M
**optDesign ... cpu = 0:00:34, real = 0:00:33, mem = 1581.9M, totSessionCpu=1:22:45 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.043
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 143 clock nets excluded from IPO operation.
*info: 143 clock nets excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.043 TNS Slack -5.021 Density 99.26
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.043|   -0.043|  -5.021|   -5.021|    99.26%|   0:00:00.0| 1768.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.036|   -0.036|  -3.723|   -3.723|    99.26%|   0:00:00.0| 1770.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.028|   -0.028|  -2.847|   -2.847|    99.26%|   0:00:00.0| 1770.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.019|   -0.019|  -1.063|   -1.063|    99.26%|   0:00:00.0| 1770.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.010|   -0.010|  -0.445|   -0.445|    99.26%|   0:00:01.0| 1770.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.002|   -0.002|  -0.007|   -0.007|    99.27%|   0:00:00.0| 1770.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|   0.000|    0.000|   0.000|    0.000|    99.27%|   0:00:00.0| 1770.7M|        NA|       NA| NA                                                 |
|   0.000|    0.000|   0.000|    0.000|    99.27%|   0:00:00.0| 1770.7M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=1770.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:01.0 mem=1770.7M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.27
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 13 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:02.3 real=0:00:03.0 mem=1770.7M) ***
*** Starting refinePlace (1:22:56 mem=1767.6M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1767.6MB
*** Finished refinePlace (1:22:56 mem=1767.6M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
GigaOpt: target slack met, skip TNS optimization
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: 0.0004
        slack threshold: 1.4204
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 913 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: 0.0004
        slack threshold: 1.4204
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 913 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1740.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1740.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1740.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1740.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.954  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.881%
       (99.267% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1740.7M
**optDesign ... cpu = 0:00:49, real = 0:00:48, mem = 1625.2M, totSessionCpu=1:23:01 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  8 14:48:12 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_29_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_14_0 at location ( 234.350 503.950 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_14_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[27] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET inst[11] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U68 connects to NET core_instance/mac_array_instance/q_temp[284] at location ( 405.700 309.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[284] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U18 connects to NET core_instance/mac_array_instance/q_temp[79] at location ( 158.700 416.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[79] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U18 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n520 at location ( 158.900 416.120 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n520 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U18 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n545 at location ( 157.700 416.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n545 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U784 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[19] at location ( 230.900 498.700 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[19] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U784 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n1070 at location ( 229.700 498.895 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n1070 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_29_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n1062 at location ( 234.550 504.490 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n1062 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_29_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n334 at location ( 234.100 504.140 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n334 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_29_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n335 at location ( 233.700 504.090 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n335 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U784 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n393 at location ( 229.900 498.895 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n393 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U784 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n394 at location ( 230.100 498.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n394 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U784 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n395 at location ( 230.300 499.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n395 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U784 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n396 at location ( 230.700 498.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n396 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U68 connects to NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n196 at location ( 406.100 309.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n196 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U63 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n197 at location ( 440.300 242.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U393 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[26] at location ( 465.900 102.640 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[26] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U393 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n13 at location ( 464.900 102.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U393 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n507 at location ( 465.300 103.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U393 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n510 at location ( 465.100 102.900 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 30583 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_1 FILLER_3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_149. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_9797. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10924. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_9431. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10377. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_9608. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10005 FILLER_9609. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_10194. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_10198. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_10387. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_9809. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10009 FILLER_9623. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_10385. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_10946. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10585. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10584. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10201. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10395. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 37883 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#913/30464 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1378.05 (MB), peak = 1676.73 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 383.685 61.300 ) on M1 for NET core_instance/mac_array_instance/FE_PSN2421_q_temp_474_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 195.920 444.700 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n734. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 175.915 484.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n939. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 176.485 484.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PSN2412_DP_OP_38J7_122_4029_n939. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 196.500 444.680 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PSN2416_DP_OP_38J7_122_4029_n734. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 158.455 415.895 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n520. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 157.600 415.800 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n545. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 222.530 500.500 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[19]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 233.900 504.005 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n1062. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 222.780 500.500 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n1070. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 246.700 484.280 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN2413_n129. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 231.900 408.680 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN2414_n79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 240.950 419.500 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN2415_n169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 235.500 421.315 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN2420_n217. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 233.300 504.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_14_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 246.120 484.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n129. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 240.205 419.400 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 234.920 421.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n217. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 234.095 504.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n334. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 234.000 504.200 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n335. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There are 8 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n13. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#84 routed nets are extracted.
#    41 (0.13%) extracted nets are partially routed.
#30379 routed nets are imported.
#1 (0.00%) nets are without wires.
#121 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 30585.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 41
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 14:48:18 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 14:48:20 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.28%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.95%
#
#  153 nets (0.50%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1379.11 (MB), peak = 1676.73 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.65 (MB), peak = 1676.73 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.82 (MB), peak = 1676.73 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 121 (skipped).
#Total number of routable nets = 30464.
#Total number of nets in the design = 30585.
#
#42 routable nets have only global wires.
#30422 routable nets have only detail routed wires.
#153 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                153           30311  
#------------------------------------------------
#        Total                153           30311  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     11(0.03%)      1(0.00%)      0(0.00%)      1(0.00%)   (0.04%)
#   Metal 3      5(0.02%)      1(0.00%)      1(0.00%)      0(0.00%)   (0.02%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     16(0.02%)      2(0.00%)      1(0.00%)      1(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.02% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 762038 um.
#Total half perimeter of net bounding box = 588569 um.
#Total wire length on LAYER M1 = 3007 um.
#Total wire length on LAYER M2 = 220420 um.
#Total wire length on LAYER M3 = 336122 um.
#Total wire length on LAYER M4 = 202490 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 261104
#Total number of multi-cut vias = 159685 ( 61.2%)
#Total number of single cut vias = 101419 ( 38.8%)
#Up-Via Summary (total 261104):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       92209 ( 79.1%)     24336 ( 20.9%)     116545
#  Metal 2        7850 (  7.0%)    104336 ( 93.0%)     112186
#  Metal 3        1360 (  4.2%)     31013 ( 95.8%)      32373
#-----------------------------------------------------------
#               101419 ( 38.8%)    159685 ( 61.2%)     261104 
#
#Max overcon = 4 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.02%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1397.83 (MB), peak = 1676.73 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1379.34 (MB), peak = 1676.73 (MB)
#Start Track Assignment.
#Done with 9 horizontal wires in 2 hboxes and 11 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 762050 um.
#Total half perimeter of net bounding box = 588569 um.
#Total wire length on LAYER M1 = 3010 um.
#Total wire length on LAYER M2 = 220424 um.
#Total wire length on LAYER M3 = 336125 um.
#Total wire length on LAYER M4 = 202491 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 261104
#Total number of multi-cut vias = 159685 ( 61.2%)
#Total number of single cut vias = 101419 ( 38.8%)
#Up-Via Summary (total 261104):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       92209 ( 79.1%)     24336 ( 20.9%)     116545
#  Metal 2        7850 (  7.0%)    104336 ( 93.0%)     112186
#  Metal 3        1360 (  4.2%)     31013 ( 95.8%)      32373
#-----------------------------------------------------------
#               101419 ( 38.8%)    159685 ( 61.2%)     261104 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1428.98 (MB), peak = 1676.73 (MB)
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 51.47 (MB)
#Total memory = 1428.98 (MB)
#Peak memory = 1676.73 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 9.3% of the total area was rechecked for DRC, and 1.9% required routing.
#    number of violations = 12711
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1267      330     4093     1445      505      380      149     8169
#	M2         1388     1499      952       18       45        2      387     4291
#	M3           56       26      113        2        1        0       47      245
#	M4            1        1        4        0        0        0        0        6
#	Totals     2712     1856     5162     1465      551      382      583    12711
#25 out of 81257 instances need to be verified(marked ipoed).
#1.2% of the total area is being checked for drcs
#1.2% of the total area was checked
#    number of violations = 12768
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1279      330     4100     1451      504      383      150     8197
#	M2         1399     1517      951       18       45        2      388     4320
#	M3           56       26      113        2        1        0       47      245
#	M4            1        1        4        0        0        0        0        6
#	Totals     2735     1874     5168     1471      550      385      585    12768
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1429.78 (MB), peak = 1676.73 (MB)
#start 1st optimization iteration ...
#    completing 10% with 12800 violations
#    cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1473.29 (MB), peak = 1676.73 (MB)
#    completing 20% with 12782 violations
#    cpu time = 00:02:04, elapsed time = 00:02:04, memory = 1659.95 (MB), peak = 1676.73 (MB)
#    completing 30% with 12760 violations
#    cpu time = 00:04:35, elapsed time = 00:04:35, memory = 1705.02 (MB), peak = 1723.87 (MB)
#    completing 40% with 12783 violations
#    cpu time = 00:07:15, elapsed time = 00:07:15, memory = 1662.06 (MB), peak = 1723.87 (MB)
#    completing 50% with 12751 violations
#    cpu time = 00:09:42, elapsed time = 00:09:42, memory = 1635.44 (MB), peak = 1723.87 (MB)
#    completing 60% with 12797 violations
#    cpu time = 00:11:46, elapsed time = 00:11:46, memory = 1554.18 (MB), peak = 1723.87 (MB)
#    completing 70% with 12718 violations
#    cpu time = 00:13:17, elapsed time = 00:13:17, memory = 1609.54 (MB), peak = 1723.87 (MB)
#    completing 80% with 12687 violations
#    cpu time = 00:14:45, elapsed time = 00:14:44, memory = 1580.82 (MB), peak = 1723.87 (MB)
#    completing 90% with 12692 violations
#    cpu time = 00:15:41, elapsed time = 00:15:41, memory = 1638.04 (MB), peak = 1723.87 (MB)
#    completing 100% with 12756 violations
#    cpu time = 00:16:19, elapsed time = 00:16:19, memory = 1638.14 (MB), peak = 1723.87 (MB)
#    number of violations = 12756
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1246      307     4155     1401      567      377      133     8186
#	M2         1324     1511     1012        7       48        0      406     4308
#	M3           58       30      115        5        0        0       47      255
#	M4            1        0        5        0        0        0        1        7
#	Totals     2629     1848     5287     1413      615      377      587    12756
#cpu time = 00:16:19, elapsed time = 00:16:19, memory = 1638.14 (MB), peak = 1723.87 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 761971 um.
#Total half perimeter of net bounding box = 588569 um.
#Total wire length on LAYER M1 = 3001 um.
#Total wire length on LAYER M2 = 220045 um.
#Total wire length on LAYER M3 = 335976 um.
#Total wire length on LAYER M4 = 202949 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 261446
#Total number of multi-cut vias = 145963 ( 55.8%)
#Total number of single cut vias = 115483 ( 44.2%)
#Up-Via Summary (total 261446):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       97402 ( 83.5%)     19210 ( 16.5%)     116612
#  Metal 2       13232 ( 11.8%)     98840 ( 88.2%)     112072
#  Metal 3        4849 ( 14.8%)     27913 ( 85.2%)      32762
#-----------------------------------------------------------
#               115483 ( 44.2%)    145963 ( 55.8%)     261446 
#
#Total number of DRC violations = 12756
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 8186
#Total number of violations on LAYER M2 = 4308
#Total number of violations on LAYER M3 = 255
#Total number of violations on LAYER M4 = 7
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:16:29
#Elapsed time = 00:16:29
#Increased memory = -9.52 (MB)
#Total memory = 1419.46 (MB)
#Peak memory = 1723.87 (MB)
#
#Start Post Route via swapping..
#43.76% of area are rerouted by ECO routing.
#    number of violations = 12946
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1269      311     4216     1413      567      391      144     8311
#	M2         1340     1547     1015        7       48        0      407     4364
#	M3           60       33      119        5        0        0       47      264
#	M4            1        0        5        0        0        0        1        7
#	Totals     2670     1891     5355     1425      615      391      599    12946
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1420.43 (MB), peak = 1723.87 (MB)
#    number of violations = 12825
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1246      305     4173     1407      568      387      143     8229
#	M2         1338     1506     1019        7       48        0      402     4320
#	M3           59       30      128        5        0        0       47      269
#	M4            1        0        5        0        0        0        1        7
#	Totals     2644     1841     5325     1419      616      387      593    12825
#cpu time = 00:01:36, elapsed time = 00:01:36, memory = 1422.96 (MB), peak = 1723.87 (MB)
#CELL_VIEW fullchip,init has 12825 DRC violations
#Total number of DRC violations = 12825
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 8229
#Total number of violations on LAYER M2 = 4320
#Total number of violations on LAYER M3 = 269
#Total number of violations on LAYER M4 = 7
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 761971 um.
#Total half perimeter of net bounding box = 588569 um.
#Total wire length on LAYER M1 = 3001 um.
#Total wire length on LAYER M2 = 220045 um.
#Total wire length on LAYER M3 = 335976 um.
#Total wire length on LAYER M4 = 202949 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 261446
#Total number of multi-cut vias = 160733 ( 61.5%)
#Total number of single cut vias = 100713 ( 38.5%)
#Up-Via Summary (total 261446):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       92174 ( 79.0%)     24438 ( 21.0%)     116612
#  Metal 2        7200 (  6.4%)    104872 ( 93.6%)     112072
#  Metal 3        1339 (  4.1%)     31423 ( 95.9%)      32762
#-----------------------------------------------------------
#               100713 ( 38.5%)    160733 ( 61.5%)     261446 
#
#detailRoute Statistics:
#Cpu time = 00:18:07
#Elapsed time = 00:18:07
#Increased memory = -6.99 (MB)
#Total memory = 1422.00 (MB)
#Peak memory = 1723.87 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:18:22
#Elapsed time = 00:18:22
#Increased memory = -63.38 (MB)
#Total memory = 1366.66 (MB)
#Peak memory = 1723.87 (MB)
#Number of warnings = 86
#Total number of warnings = 359
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 15:06:34 2025
#
**optDesign ... cpu = 0:19:11, real = 0:19:10, mem = 1615.8M, totSessionCpu=1:41:23 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=81257 and nets=30585 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/fullchip_15066_EnhsZ1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1615.8M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 1671.4M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 1671.4M)
Extracted 30.0005% (CPU Time= 0:00:01.9  MEM= 1671.4M)
Extracted 40.0004% (CPU Time= 0:00:02.2  MEM= 1671.4M)
Extracted 50.0005% (CPU Time= 0:00:02.6  MEM= 1671.4M)
Extracted 60.0004% (CPU Time= 0:00:03.1  MEM= 1675.4M)
Extracted 70.0003% (CPU Time= 0:00:04.1  MEM= 1675.4M)
Extracted 80.0005% (CPU Time= 0:00:05.2  MEM= 1675.4M)
Extracted 90.0004% (CPU Time= 0:00:05.6  MEM= 1675.4M)
Extracted 100% (CPU Time= 0:00:06.6  MEM= 1675.4M)
Number of Extracted Resistors     : 687028
Number of Extracted Ground Cap.   : 673952
Number of Extracted Coupling Cap. : 1211632
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1655.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.9  Real Time: 0:00:09.0  MEM: 1655.379M)
**optDesign ... cpu = 0:19:20, real = 0:19:19, mem = 1613.8M, totSessionCpu=1:41:32 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 30585,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1710.21 CPU=0:00:12.2 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.AAE_wxy9Yb/.AAE_15066/waveform.data...
*** CDM Built up (cpu=0:00:14.4  real=0:00:14.0  mem= 1710.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30585,  8.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1686.25 CPU=0:00:04.5 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 1686.2M) ***
*** Done Building Timing Graph (cpu=0:00:23.1 real=0:00:23.0 totSessionCpu=1:41:55 mem=1686.2M)
**optDesign ... cpu = 0:19:43, real = 0:19:42, mem = 1619.5M, totSessionCpu=1:41:55 **
*** Timing NOT met, worst failing slack is -0.045
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 143 clock nets excluded from IPO operation.
*info: 143 clock nets excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -2.397 Density 99.27
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.045|   -0.045|  -2.397|   -2.397|    99.27%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.045|   -0.045|  -2.397|   -2.397|    99.27%|   0:00:00.0| 1819.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1819.5M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=1819.5M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1819.5M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:19:49, real = 0:19:48, mem = 1680.7M, totSessionCpu=1:42:01 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1682.30M, totSessionCpu=1:42:01 .
**optDesign ... cpu = 0:19:50, real = 0:19:48, mem = 1682.3M, totSessionCpu=1:42:01 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1272.54MB/1272.54MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1272.87MB/1272.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1272.91MB/1272.91MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 15:07:13 (2025-Mar-08 23:07:13 GMT)
2025-Mar-08 15:07:14 (2025-Mar-08 23:07:14 GMT): 10%
2025-Mar-08 15:07:14 (2025-Mar-08 23:07:14 GMT): 20%
2025-Mar-08 15:07:14 (2025-Mar-08 23:07:14 GMT): 30%
2025-Mar-08 15:07:14 (2025-Mar-08 23:07:14 GMT): 40%
2025-Mar-08 15:07:14 (2025-Mar-08 23:07:14 GMT): 50%
2025-Mar-08 15:07:14 (2025-Mar-08 23:07:14 GMT): 60%
2025-Mar-08 15:07:14 (2025-Mar-08 23:07:14 GMT): 70%
2025-Mar-08 15:07:14 (2025-Mar-08 23:07:14 GMT): 80%
2025-Mar-08 15:07:14 (2025-Mar-08 23:07:14 GMT): 90%

Finished Levelizing
2025-Mar-08 15:07:14 (2025-Mar-08 23:07:14 GMT)

Starting Activity Propagation
2025-Mar-08 15:07:14 (2025-Mar-08 23:07:14 GMT)
2025-Mar-08 15:07:14 (2025-Mar-08 23:07:14 GMT): 10%
2025-Mar-08 15:07:15 (2025-Mar-08 23:07:15 GMT): 20%

Finished Activity Propagation
2025-Mar-08 15:07:15 (2025-Mar-08 23:07:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1273.97MB/1273.97MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 15:07:15 (2025-Mar-08 23:07:15 GMT)
 ... Calculating switching power
2025-Mar-08 15:07:15 (2025-Mar-08 23:07:15 GMT): 10%
2025-Mar-08 15:07:15 (2025-Mar-08 23:07:15 GMT): 20%
2025-Mar-08 15:07:16 (2025-Mar-08 23:07:16 GMT): 30%
2025-Mar-08 15:07:16 (2025-Mar-08 23:07:16 GMT): 40%
2025-Mar-08 15:07:16 (2025-Mar-08 23:07:16 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 15:07:17 (2025-Mar-08 23:07:17 GMT): 60%
2025-Mar-08 15:07:18 (2025-Mar-08 23:07:18 GMT): 70%
2025-Mar-08 15:07:19 (2025-Mar-08 23:07:19 GMT): 80%
2025-Mar-08 15:07:20 (2025-Mar-08 23:07:20 GMT): 90%

Finished Calculating power
2025-Mar-08 15:07:20 (2025-Mar-08 23:07:20 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1275.09MB/1275.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1275.09MB/1275.09MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1275.12MB/1275.12MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 15:07:20 (2025-Mar-08 23:07:20 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.78584923 	   71.3407%
Total Switching Power:      11.57051903 	   25.1770%
Total Leakage Power:         1.60037901 	    3.4824%
Total Power:                45.95674745
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         24.27      0.8246      0.4788       25.57       55.65
Macro                                  0           0      0.5801      0.5801       1.262
IO                                     0           0           0           0           0
Combinational                      7.336       6.708      0.5181       14.56       31.69
Clock (Combinational)               1.18       4.038     0.02327       5.241       11.41
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              32.79       11.57         1.6       45.96         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      32.79       11.57         1.6       45.96         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 1.18       4.038     0.02327       5.241       11.41
-----------------------------------------------------------------------------------------
Total                               1.18       4.038     0.02327       5.241       11.41
-----------------------------------------------------------------------------------------
Total leakage power = 1.60038 mW
Cell usage statistics:  
Library tcbn65gpluswc , 81257 cells ( 100.000000%) , 1.60038 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1276.34MB/1276.34MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:19:57, real = 0:19:57, mem = 1682.3M, totSessionCpu=1:42:08 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:19:58, real = 0:19:58, mem = 1682.3M, totSessionCpu=1:42:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=1739.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1739.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1739.5M
** Profile ** Total reports :  cpu=0:00:01.6, mem=1684.3M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1684.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  | -0.045  |  0.943  |
|           TNS (ns):| -2.397  | -2.397  |  0.000  |
|    Violating Paths:|   132   |   132   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.881%
       (99.267% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1684.3M
**optDesign ... cpu = 0:20:02, real = 0:20:01, mem = 1682.3M, totSessionCpu=1:42:13 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 123272 markers are saved ...
... 12471 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:02.0 mem=1682.3M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1651.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 287
  Overlap     : 713
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 84.7M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Mar  8 15:07:32 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (539.6000, 536.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 15:07:32 **** Processed 5000 nets.
**** 15:07:33 **** Processed 10000 nets.
**** 15:07:33 **** Processed 15000 nets.
**** 15:07:33 **** Processed 20000 nets.
**** 15:07:33 **** Processed 25000 nets.
**** 15:07:33 **** Processed 30000 nets.
Net VDD: has an unconnected terminal.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1000 total info(s) created.
End Summary

End Time: Sat Mar  8 15:07:34 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.1  MEM: -0.406M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1539.55MB/1539.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1539.55MB/1539.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1539.55MB/1539.55MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 15:07:36 (2025-Mar-08 23:07:36 GMT)
2025-Mar-08 15:07:36 (2025-Mar-08 23:07:36 GMT): 10%
2025-Mar-08 15:07:36 (2025-Mar-08 23:07:36 GMT): 20%
2025-Mar-08 15:07:36 (2025-Mar-08 23:07:36 GMT): 30%
2025-Mar-08 15:07:36 (2025-Mar-08 23:07:36 GMT): 40%
2025-Mar-08 15:07:36 (2025-Mar-08 23:07:36 GMT): 50%
2025-Mar-08 15:07:36 (2025-Mar-08 23:07:36 GMT): 60%
2025-Mar-08 15:07:36 (2025-Mar-08 23:07:36 GMT): 70%
2025-Mar-08 15:07:36 (2025-Mar-08 23:07:36 GMT): 80%
2025-Mar-08 15:07:36 (2025-Mar-08 23:07:36 GMT): 90%

Finished Levelizing
2025-Mar-08 15:07:36 (2025-Mar-08 23:07:36 GMT)

Starting Activity Propagation
2025-Mar-08 15:07:36 (2025-Mar-08 23:07:36 GMT)
2025-Mar-08 15:07:37 (2025-Mar-08 23:07:37 GMT): 10%
2025-Mar-08 15:07:37 (2025-Mar-08 23:07:37 GMT): 20%

Finished Activity Propagation
2025-Mar-08 15:07:38 (2025-Mar-08 23:07:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1540.22MB/1540.22MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 15:07:38 (2025-Mar-08 23:07:38 GMT)
 ... Calculating switching power
2025-Mar-08 15:07:38 (2025-Mar-08 23:07:38 GMT): 10%
2025-Mar-08 15:07:38 (2025-Mar-08 23:07:38 GMT): 20%
2025-Mar-08 15:07:38 (2025-Mar-08 23:07:38 GMT): 30%
2025-Mar-08 15:07:38 (2025-Mar-08 23:07:38 GMT): 40%
2025-Mar-08 15:07:38 (2025-Mar-08 23:07:38 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 15:07:39 (2025-Mar-08 23:07:39 GMT): 60%
2025-Mar-08 15:07:41 (2025-Mar-08 23:07:41 GMT): 70%
2025-Mar-08 15:07:42 (2025-Mar-08 23:07:42 GMT): 80%
2025-Mar-08 15:07:42 (2025-Mar-08 23:07:42 GMT): 90%

Finished Calculating power
2025-Mar-08 15:07:43 (2025-Mar-08 23:07:43 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1540.52MB/1540.52MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1540.52MB/1540.52MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1540.52MB/1540.52MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       32.78584923 	   71.3407%
Total Switching Power:      11.57051903 	   25.1770%
Total Leakage Power:         1.60037901 	    3.4824%
Total Power:                45.95674745
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1541.34MB/1541.34MB)


Output file is fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          81257

Ports/Pins                           240
    metal layer M2                    55
    metal layer M3                   174
    metal layer M4                    11

Nets                              424824
    metal layer M1                  6118
    metal layer M2                217751
    metal layer M3                152698
    metal layer M4                 48257

    Via Instances                 260567

Special Nets                         906
    metal layer M1                   867
    metal layer M2                     3
    metal layer M4                    36

    Via Instances                  16790

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               30480
    metal layer M1                  1899
    metal layer M2                 23861
    metal layer M3                  4284
    metal layer M4                   436


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract -stripePin -PGPinLayers 4 -extractBlockPGPinLayers 4 fullchip.lef -specifyTopLayer 4
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Sat Mar  8 15:07:45 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Sat Mar  8 15:07:46 2025 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.mmmcFMiNCG/modes/CON/CON.sdc' ...
Current (total cpu=1:42:34, real=1:42:46, peak res=1363.8M, current mem=1546.8M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=953.2M, current mem=1556.5M)
Current (total cpu=1:42:34, real=1:42:46, peak res=1363.8M, current mem=1556.5M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 30585,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1677.8 CPU=0:00:12.6 REAL=0:00:13.0)
Save waveform /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.AAE_j4ob0r/.AAE_15066/waveform.data...
*** CDM Built up (cpu=0:00:14.9  real=0:00:15.0  mem= 1677.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 30585,  8.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1645.79 CPU=0:00:08.2 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1645.8M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =   12.7 sec
TAMODEL Memory Usage  =   17.5 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 30585,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1695.34 CPU=0:00:12.0 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.AAE_j4ob0r/.AAE_15066/waveform.data...
*** CDM Built up (cpu=0:00:13.6  real=0:00:14.0  mem= 1695.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 30585,  8.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1663.34 CPU=0:00:08.1 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1663.3M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.mmmchvYxpP/modes/CON/CON.sdc' ...
Current (total cpu=1:43:39, real=1:43:51, peak res=1363.8M, current mem=1535.1M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=961.7M, current mem=1544.9M)
Current (total cpu=1:43:39, real=1:43:51, peak res=1363.8M, current mem=1544.9M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=81257 and nets=30585 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/fullchip_15066_EnhsZ1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1571.5M)
Extracted 10.0004% (CPU Time= 0:00:01.3  MEM= 1651.1M)
Extracted 20.0003% (CPU Time= 0:00:01.5  MEM= 1651.1M)
Extracted 30.0005% (CPU Time= 0:00:01.7  MEM= 1651.1M)
Extracted 40.0004% (CPU Time= 0:00:01.9  MEM= 1651.1M)
Extracted 50.0005% (CPU Time= 0:00:02.3  MEM= 1651.1M)
Extracted 60.0004% (CPU Time= 0:00:02.7  MEM= 1655.1M)
Extracted 70.0003% (CPU Time= 0:00:03.6  MEM= 1655.1M)
Extracted 80.0005% (CPU Time= 0:00:04.6  MEM= 1655.1M)
Extracted 90.0004% (CPU Time= 0:00:04.9  MEM= 1655.1M)
Extracted 100% (CPU Time= 0:00:05.8  MEM= 1655.1M)
Number of Extracted Resistors     : 687028
Number of Extracted Ground Cap.   : 673952
Number of Extracted Coupling Cap. : 1210900
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1643.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.9  Real Time: 0:00:07.0  MEM: 1643.074M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 30585,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1717.91 CPU=0:00:11.9 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.AAE_JS6rMs/.AAE_15066/waveform.data...
*** CDM Built up (cpu=0:00:22.4  real=0:00:22.0  mem= 1717.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 30585,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1685.9 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1685.9M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =   12.0 sec
TAMODEL Memory Usage  = 17592186044410.8 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 30585,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1712.71 CPU=0:00:10.6 REAL=0:00:11.0)
Save waveform /tmp/innovus_temp_15066_ieng6-ece-13.ucsd.edu_zhbian_ITx29O/.AAE_JS6rMs/.AAE_15066/waveform.data...
*** CDM Built up (cpu=0:00:12.1  real=0:00:12.0  mem= 1712.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 30585,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1680.71 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1680.7M) ***
<CMD> pan -85.394 -46.086

*** Memory Usage v#1 (Current mem = 1769.230M, initial mem = 152.258M) ***
*** Message Summary: 1725 warning(s), 36 error(s)

--- Ending "Innovus" (totcpu=1:51:18, real=2:34:33, mem=1769.2M) ---
