[CORE]
CRYPTO_CCORE_ROM_BASE         = 0x00000000
CRYPTO_CCORE_SRAM_BASE        = 0x20000000
CRYPTO_ICORE_BASE             = 0x3FFF0000
CRYPTO_CCORE_PERIPHERALS_BASE = 0x40000000
CRYPTO_CCORE_MCU_SYSCTRL_BASE = 0x40010000

[PERIPHERALS]
CRYPTOCELL_CORE_BASE    = (CRYPTO_CCORE_PERIPHERALS_BASE + 0x0000)
CRYPTO_VCORE_BASE       = (CRYPTO_CCORE_PERIPHERALS_BASE + 0x4000)
CRYPTOCELL_CORE_RO_BASE = (CRYPTO_CCORE_PERIPHERALS_BASE + 0x5000)
DEBUG_UART_REG_BASE     = (CRYPTO_CCORE_PERIPHERALS_BASE + 0xC000)
TIMER_REG_BASE          = (CRYPTO_CCORE_PERIPHERALS_BASE + 0xD000)
WATCHDOG_REG_BASE       = (CRYPTO_CCORE_PERIPHERALS_BASE + 0xE000)

[CRYPTO_ICORE]
CRYPTO_ICORE_REG_BASE              = (CRYPTO_ICORE_BASE + 0x0000)
CRYPTO_ICORE_SHARED_RAM            = (CRYPTO_ICORE_BASE + 0x1000)
CRYPTO_ICORE_SHARED_RAM_SIZE_BYTES = 4096

[CRYPTO_OTPM]
CRYPTO_OTPM_DATA     = (CRYPTOCELL_CORE_BASE + 0x2000)
CRYPTO_OTPM_REG_BASE = (CRYPTOCELL_CORE_BASE + 0x3F80)

[CRYPTO_VCORE]
CRYPTO_VCORE_REG_BASE = (CRYPTO_VCORE_BASE + 0x0000)

[MCU_SYSCTRL]
MCU_SYSCTRL_REG_BASE = (CRYPTO_CCORE_MCU_SYSCTRL_BASE + 0x0000)
PATCHER_REG_BASE     = (CRYPTO_CCORE_MCU_SYSCTRL_BASE + 0x0020)

[PATCH]
PATCH_BASE       = (CRYPTO_CCORE_SRAM_BASE + 0x0000)
PATCH_TABLE_BASE = (PATCH_BASE)
