{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 12:01:16 2013 " "Info: Processing started: Fri Dec  6 12:01:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2 -c top_de2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de2 -c top_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 npg_mux2_1 " "Info: Found entity 1: npg_mux2_1" {  } { { "../VHDL/npg_mux2_1.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 npg_mux2_1-behaviour " "Info: Found design unit 1: npg_mux2_1-behaviour" {  } { { "../VHDL/npg_mux2_1-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 npg_ff " "Info: Found entity 1: npg_ff" {  } { { "../VHDL/npg_ff.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 npg_ff-behaviour " "Info: Found design unit 1: npg_ff-behaviour" {  } { { "../VHDL/npg_ff-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 npg " "Info: Found entity 1: npg" {  } { { "../VHDL/npg.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg-structural.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg-structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 npg-structural " "Info: Found design unit 1: npg-structural" {  } { { "../VHDL/npg-structural.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg-structural.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_triggers-vga_triggers_arch " "Info: Found design unit 1: vga_triggers-vga_triggers_arch" {  } { { "../VHDL/vga_triggers_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_triggers " "Info: Found entity 1: vga_triggers" {  } { { "../VHDL/vga_triggers.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_tb-vga_tb_arch " "Info: Found design unit 1: vga_tb-vga_tb_arch" {  } { { "../VHDL/vga_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Info: Found entity 1: vga_tb" {  } { { "../VHDL/vga_tb.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_arch " "Info: Found design unit 1: vga_sync-vga_sync_arch" {  } { { "../VHDL/vga_sync_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Info: Found entity 1: vga_sync" {  } { { "../VHDL/vga_sync.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_score_trans-vga_score_trans_arch " "Info: Found design unit 1: vga_score_trans-vga_score_trans_arch" {  } { { "../VHDL/vga_score_trans_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_score_trans " "Info: Found entity 1: vga_score_trans" {  } { { "../VHDL/vga_score_trans.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_score_check-vga_score_check_arch " "Info: Found design unit 1: vga_score_check-vga_score_check_arch" {  } { { "../VHDL/vga_score_check_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_score_check " "Info: Found entity 1: vga_score_check" {  } { { "../VHDL/vga_score_check.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_read-vga_read_behav " "Info: Found design unit 1: vga_read-vga_read_behav" {  } { { "../VHDL/vga_read_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_read " "Info: Found entity 1: vga_read" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_params.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_params.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_params " "Info: Found design unit 1: vga_params" {  } { { "../VHDL/vga_params.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_params.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_params-body " "Info: Found design unit 2: vga_params-body" {  } { { "../VHDL/vga_params.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_params.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_np_trans_reset-vga_np_trans_reset_arch " "Info: Found design unit 1: vga_np_trans_reset-vga_np_trans_reset_arch" {  } { { "../VHDL/vga_np_trans_reset_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_np_trans_reset " "Info: Found entity 1: vga_np_trans_reset" {  } { { "../VHDL/vga_np_trans_reset.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_np_trans-vga_np_trans_arch " "Info: Found design unit 1: vga_np_trans-vga_np_trans_arch" {  } { { "../VHDL/vga_np_trans_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_np_trans " "Info: Found entity 1: vga_np_trans" {  } { { "../VHDL/vga_np_trans.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_np_check-vga_np_check_arch " "Info: Found design unit 1: vga_np_check-vga_np_check_arch" {  } { { "../VHDL/vga_np_check_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_np_check " "Info: Found entity 1: vga_np_check" {  } { { "../VHDL/vga_np_check.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_field_trans_reset-vga_field_trans_reset_arch " "Info: Found design unit 1: vga_field_trans_reset-vga_field_trans_reset_arch" {  } { { "../VHDL/vga_field_trans_reset_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_field_trans_reset " "Info: Found entity 1: vga_field_trans_reset" {  } { { "../VHDL/vga_field_trans_reset.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_field_trans-vga_field_trans_arch " "Info: Found design unit 1: vga_field_trans-vga_field_trans_arch" {  } { { "../VHDL/vga_field_trans_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_field_trans " "Info: Found entity 1: vga_field_trans" {  } { { "../VHDL/vga_field_trans.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_field_check-vga_field_check_arch " "Info: Found design unit 1: vga_field_check-vga_field_check_arch" {  } { { "../VHDL/vga_field_check_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_field_check " "Info: Found entity 1: vga_field_check" {  } { { "../VHDL/vga_field_check.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_demux-vga_demux_behav " "Info: Found design unit 1: vga_demux-vga_demux_behav" {  } { { "../VHDL/vga_demux_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux_arch.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demux " "Info: Found entity 1: vga_demux" {  } { { "../VHDL/vga_demux.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_resets-vga_counter_resets_behav " "Info: Found design unit 1: vga_counter_resets-vga_counter_resets_behav" {  } { { "../VHDL/vga_counter_resets_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_resets " "Info: Found entity 1: vga_counter_resets" {  } { { "../VHDL/vga_counter_resets.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter-vga_counter_behav " "Info: Found design unit 1: vga_counter-vga_counter_behav" {  } { { "../VHDL/vga_counter_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_10bit-vga_counter_10bit_behav " "Info: Found design unit 1: vga_counter_10bit-vga_counter_10bit_behav" {  } { { "../VHDL/vga_counter_10bit_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_10bit " "Info: Found entity 1: vga_counter_10bit" {  } { { "../VHDL/vga_counter_10bit.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_8bitset-vga_counter_8bitset_behav " "Info: Found design unit 1: vga_counter_8bitset-vga_counter_8bitset_behav" {  } { { "../VHDL/vga_counter_8bitset_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_8bitset " "Info: Found entity 1: vga_counter_8bitset" {  } { { "../VHDL/vga_counter_8bitset.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_8bit-vga_counter_8bit_behav " "Info: Found design unit 1: vga_counter_8bit-vga_counter_8bit_behav" {  } { { "../VHDL/vga_counter_8bit_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_8bit " "Info: Found entity 1: vga_counter_8bit" {  } { { "../VHDL/vga_counter_8bit.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/vga_counter_5bit_arch.vhd " "Warning: Can't analyze file -- file ../VHDL/vga_counter_5bit_arch.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/vga_counter_5bit.vhd " "Warning: Can't analyze file -- file ../VHDL/vga_counter_5bit.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_4bit-vga_counter_4bit_behav " "Info: Found design unit 1: vga_counter_4bit-vga_counter_4bit_behav" {  } { { "../VHDL/vga_counter_4bit_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_4bit " "Info: Found entity 1: vga_counter_4bit" {  } { { "../VHDL/vga_counter_4bit.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_3bit-vga_counter_3bit_behav " "Info: Found design unit 1: vga_counter_3bit-vga_counter_3bit_behav" {  } { { "../VHDL/vga_counter_3bit_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_3bit " "Info: Found entity 1: vga_counter_3bit" {  } { { "../VHDL/vga_counter_3bit.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_counter_2bit-vga_counter_2bit_behav " "Info: Found design unit 1: vga_counter_2bit-vga_counter_2bit_behav" {  } { { "../VHDL/vga_counter_2bit_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter_2bit " "Info: Found entity 1: vga_counter_2bit" {  } { { "../VHDL/vga_counter_2bit.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter " "Info: Found entity 1: vga_counter" {  } { { "../VHDL/vga_counter.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-vga_arch " "Info: Found design unit 1: vga-vga_arch" {  } { { "../VHDL/vga_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../VHDL/vga.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/timer.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "../VHDL/timer.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behaviour " "Info: Found design unit 1: timer-behaviour" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_tower-sr_tower_behav " "Info: Found design unit 1: sr_tower-sr_tower_behav" {  } { { "../VHDL/sr_tower_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sr_tower " "Info: Found entity 1: sr_tower" {  } { { "../VHDL/sr_tower.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/score.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/score.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Info: Found entity 1: score" {  } { { "../VHDL/score.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/score.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/score-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/score-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-behaviour " "Info: Found design unit 1: score-behaviour" {  } { { "../VHDL/score-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/score-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mux44 " "Info: Found entity 1: rom_mux44" {  } { { "../VHDL/rom_mux44.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mux44-rom_mux44_behaviour " "Info: Found design unit 1: rom_mux44-rom_mux44_behaviour" {  } { { "../VHDL/rom_mux44-rom_mux44_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mux24 " "Info: Found entity 1: rom_mux24" {  } { { "../VHDL/rom_mux24.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mux24-rom_mux24_behaviour " "Info: Found design unit 1: rom_mux24-rom_mux24_behaviour" {  } { { "../VHDL/rom_mux24-rom_mux24_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mux4 " "Info: Found entity 1: rom_mux4" {  } { { "../VHDL/rom_mux4.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4-rom_mux4_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4-rom_mux4_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mux4-rom_mux4_behaviour " "Info: Found design unit 1: rom_mux4-rom_mux4_behaviour" {  } { { "../VHDL/rom_mux4-rom_mux4_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4-rom_mux4_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mux2 " "Info: Found entity 1: rom_mux2" {  } { { "../VHDL/rom_mux2.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2-rom_mux2_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2-rom_mux2_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mux2-rom_mux2_behaviour " "Info: Found design unit 1: rom_mux2-rom_mux2_behaviour" {  } { { "../VHDL/rom_mux2-rom_mux2_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2-rom_mux2_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "../VHDL/rom.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rom_behaviour " "Info: Found design unit 1: rom-rom_behaviour" {  } { { "../VHDL/rom-rom_behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 piece_lut " "Info: Found entity 1: piece_lut" {  } { { "../VHDL/piece_lut.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piece_lut-piece_lut_behaviour " "Info: Found design unit 1: piece_lut-piece_lut_behaviour" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-mux5_behav " "Info: Found design unit 1: mux5-mux5_behav" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/mux5.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Info: Found entity 1: mux5" {  } { { "../VHDL/mux5.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/log_score.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/log_score.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 log_score " "Info: Found entity 1: log_score" {  } { { "../VHDL/log_score.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/log_score.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/log_score-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/log_score-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_score-behaviour " "Info: Found design unit 1: log_score-behaviour" {  } { { "../VHDL/log_score-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/log_score-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/log.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/log.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 log " "Info: Found entity 1: log" {  } { { "../VHDL/log.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/log.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/log-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/log-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log-behaviour " "Info: Found design unit 1: log-behaviour" {  } { { "../VHDL/log-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/log-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_if-sr_if_behav " "Info: Found design unit 1: sr_if-sr_if_behav" {  } { { "../VHDL/interface_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sr_if " "Info: Found entity 1: sr_if" {  } { { "../VHDL/interface.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux8_inv-demux8_inv_behav " "Info: Found design unit 1: demux8_inv-demux8_inv_behav" {  } { { "../VHDL/demux8_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 demux8_inv " "Info: Found entity 1: demux8_inv" {  } { { "../VHDL/demux8_inv.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux5_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux5-demux5_behav " "Info: Found design unit 1: demux5-demux5_behav" {  } { { "../VHDL/demux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 demux5 " "Info: Found entity 1: demux5" {  } { { "../VHDL/demux5.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux4_inv-demux4_inv_behav " "Info: Found design unit 1: demux4_inv-demux4_inv_behav" {  } { { "../VHDL/demux4_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 demux4_inv " "Info: Found entity 1: demux4_inv" {  } { { "../VHDL/demux4_inv.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_piece-behaviour " "Info: Found design unit 1: de_piece-behaviour" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 de_piece " "Info: Found entity 1: de_piece" {  } { { "../VHDL/de_piece.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/dec8_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/dec8_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec8-dec8_behav " "Info: Found design unit 1: dec8-dec8_behav" {  } { { "../VHDL/dec8_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/dec8_arch.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/dec8.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/dec8.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 dec8 " "Info: Found entity 1: dec8" {  } { { "../VHDL/dec8.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/dec8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/CheckMask.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/CheckMask.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 check_mask " "Info: Found entity 1: check_mask" {  } { { "../VHDL/CheckMask.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/CheckMask.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "../VHDL/controller.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-controller_arch " "Info: Found design unit 1: controller-controller_arch" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/check_mask-behaviour.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/check_mask-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_mask-check_mask_behaviour " "Info: Found design unit 1: check_mask-check_mask_behaviour" {  } { { "../VHDL/check_mask-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/check_mask-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/bit4.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bit4 " "Info: Found entity 1: bit4" {  } { { "../VHDL/bit4.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4-bit4_behav " "Info: Found design unit 1: bit4-bit4_behav" {  } { { "../VHDL/bit4-bit4_behav.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/data/public/common/software/opprog/vhdl/cells.vhd 44 22 " "Info: Found 44 design units, including 22 entities, in source file /data/public/common/software/opprog/vhdl/cells.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mir_nin-dataflow " "Info: Found design unit 1: mir_nin-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mir_pin-dataflow " "Info: Found design unit 2: mir_pin-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mir_nout-dataflow " "Info: Found design unit 3: mir_nout-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mir_pout-dataflow " "Info: Found design unit 4: mir_pout-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 61 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ln3x3-dataflow " "Info: Found design unit 5: ln3x3-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 lp3x3-dataflow " "Info: Found design unit 6: lp3x3-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 85 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 osc10-dataflow " "Info: Found design unit 7: osc10-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 98 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 iv110-dataflow " "Info: Found design unit 8: iv110-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 122 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 no210-dataflow " "Info: Found design unit 9: no210-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 137 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 no310-dataflow " "Info: Found design unit 10: no310-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 153 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 na210-dataflow " "Info: Found design unit 11: na210-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 168 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 na310-dataflow " "Info: Found design unit 12: na310-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 184 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ex210-dataflow " "Info: Found design unit 13: ex210-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 199 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 buf40-dataflow " "Info: Found design unit 14: buf40-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 213 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 tbuf10-dataflow " "Info: Found design unit 15: tbuf10-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 228 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 tinv10-dataflow " "Info: Found design unit 16: tinv10-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 243 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 mu111-dataflow " "Info: Found design unit 17: mu111-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 259 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 mu210-dataflow " "Info: Found design unit 18: mu210-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 278 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 de211-dataflow " "Info: Found design unit 19: de211-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 299 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 dfn10-dataflow " "Info: Found design unit 20: dfn10-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 317 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 dfr11-dataflow " "Info: Found design unit 21: dfr11-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 352 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 dfa11-dataflow " "Info: Found design unit 22: dfa11-dataflow" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 401 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mir_nin " "Info: Found entity 1: mir_nin" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mir_pin " "Info: Found entity 2: mir_pin" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mir_nout " "Info: Found entity 3: mir_nout" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 mir_pout " "Info: Found entity 4: mir_pout" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 55 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 ln3x3 " "Info: Found entity 5: ln3x3" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 67 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 lp3x3 " "Info: Found entity 6: lp3x3" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 79 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 osc10 " "Info: Found entity 7: osc10" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 iv110 " "Info: Found entity 8: iv110" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 117 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 no210 " "Info: Found entity 9: no210" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 131 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 no310 " "Info: Found entity 10: no310" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 na210 " "Info: Found entity 11: na210" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 162 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 na310 " "Info: Found entity 12: na310" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 177 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 ex210 " "Info: Found entity 13: ex210" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 193 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 buf40 " "Info: Found entity 14: buf40" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 208 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 tbuf10 " "Info: Found entity 15: tbuf10" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 222 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 tinv10 " "Info: Found entity 16: tinv10" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 237 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 mu111 " "Info: Found entity 17: mu111" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 252 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 mu210 " "Info: Found entity 18: mu210" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 268 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 de211 " "Info: Found entity 19: de211" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 290 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 dfn10 " "Info: Found entity 20: dfn10" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 311 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 dfr11 " "Info: Found entity 21: dfr11" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 345 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 dfa11 " "Info: Found entity 22: dfa11" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 394 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_de2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de2 " "Info: Found entity 1: top_de2" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pre_vga_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac-signal_flow " "Info: Found design unit 1: pre_vga_dac-signal_flow" {  } { { "pre_vga_dac.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/pre_vga_dac.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac " "Info: Found entity 1: pre_vga_dac" {  } { { "pre_vga_dac.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/pre_vga_dac.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Info: Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Info: Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de2 " "Info: Elaborating entity \"top_de2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led1 " "Warning: Pin \"led1\" is missing source" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1328 216 392 1344 "led1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led2 " "Warning: Pin \"led2\" is missing source" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1352 216 392 1368 "led2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led3 " "Warning: Pin \"led3\" is missing source" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1376 208 384 1392 "led3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led_8b\[7..0\] " "Warning: Pin \"led_8b\[7..0\]\" is missing source" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1080 -496 -320 1096 "led_8b\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac pre_vga_dac:inst " "Info: Elaborating entity \"pre_vga_dac\" for hierarchy \"pre_vga_dac:inst\"" {  } { { "top_de2.bdf" "inst" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 224 920 1072 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Info: Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de2.bdf" "inst1" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -48 512 672 48 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:inst3 " "Info: Elaborating entity \"vga\" for hierarchy \"vga:inst3\"" {  } { { "top_de2.bdf" "inst3" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 192 536 720 352 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter vga:inst3\|vga_counter:counter " "Info: Elaborating entity \"vga_counter\" for hierarchy \"vga:inst3\|vga_counter:counter\"" {  } { { "../VHDL/vga_arch.vhd" "counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_8bit vga:inst3\|vga_counter:counter\|vga_counter_8bit:pos_x_counter " "Info: Elaborating entity \"vga_counter_8bit\" for hierarchy \"vga:inst3\|vga_counter:counter\|vga_counter_8bit:pos_x_counter\"" {  } { { "../VHDL/vga_counter_arch.vhd" "pos_x_counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_10bit vga:inst3\|vga_counter:counter\|vga_counter_10bit:pos_y_counter " "Info: Elaborating entity \"vga_counter_10bit\" for hierarchy \"vga:inst3\|vga_counter:counter\|vga_counter_10bit:pos_y_counter\"" {  } { { "../VHDL/vga_counter_arch.vhd" "pos_y_counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_resets vga:inst3\|vga_counter:counter\|vga_counter_resets:resets " "Info: Elaborating entity \"vga_counter_resets\" for hierarchy \"vga:inst3\|vga_counter:counter\|vga_counter_resets:resets\"" {  } { { "../VHDL/vga_counter_arch.vhd" "resets" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga:inst3\|vga_sync:sync " "Info: Elaborating entity \"vga_sync\" for hierarchy \"vga:inst3\|vga_sync:sync\"" {  } { { "../VHDL/vga_arch.vhd" "sync" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_triggers vga:inst3\|vga_triggers:triggers " "Info: Elaborating entity \"vga_triggers\" for hierarchy \"vga:inst3\|vga_triggers:triggers\"" {  } { { "../VHDL/vga_arch.vhd" "triggers" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_read vga:inst3\|vga_read:read_and_output " "Info: Elaborating entity \"vga_read\" for hierarchy \"vga:inst3\|vga_read:read_and_output\"" {  } { { "../VHDL/vga_arch.vhd" "read_and_output" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_field_trans vga:inst3\|vga_field_trans:field_translation " "Info: Elaborating entity \"vga_field_trans\" for hierarchy \"vga:inst3\|vga_field_trans:field_translation\"" {  } { { "../VHDL/vga_arch.vhd" "field_translation" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_8bitset vga:inst3\|vga_field_trans:field_translation\|vga_counter_8bitset:mem_addr_counter " "Info: Elaborating entity \"vga_counter_8bitset\" for hierarchy \"vga:inst3\|vga_field_trans:field_translation\|vga_counter_8bitset:mem_addr_counter\"" {  } { { "../VHDL/vga_field_trans_arch.vhd" "mem_addr_counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_field_trans_reset vga:inst3\|vga_field_trans_reset:field_translation_reset " "Info: Elaborating entity \"vga_field_trans_reset\" for hierarchy \"vga:inst3\|vga_field_trans_reset:field_translation_reset\"" {  } { { "../VHDL/vga_arch.vhd" "field_translation_reset" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_4bit vga:inst3\|vga_field_trans_reset:field_translation_reset\|vga_counter_4bit:mem_addr_counter " "Info: Elaborating entity \"vga_counter_4bit\" for hierarchy \"vga:inst3\|vga_field_trans_reset:field_translation_reset\|vga_counter_4bit:mem_addr_counter\"" {  } { { "../VHDL/vga_field_trans_reset_arch.vhd" "mem_addr_counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_field_check vga:inst3\|vga_field_check:field_check " "Info: Elaborating entity \"vga_field_check\" for hierarchy \"vga:inst3\|vga_field_check:field_check\"" {  } { { "../VHDL/vga_arch.vhd" "field_check" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_np_trans vga:inst3\|vga_np_trans:np_translation " "Info: Elaborating entity \"vga_np_trans\" for hierarchy \"vga:inst3\|vga_np_trans:np_translation\"" {  } { { "../VHDL/vga_arch.vhd" "np_translation" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_np_trans_reset vga:inst3\|vga_np_trans_reset:np_translation_reset " "Info: Elaborating entity \"vga_np_trans_reset\" for hierarchy \"vga:inst3\|vga_np_trans_reset:np_translation_reset\"" {  } { { "../VHDL/vga_arch.vhd" "np_translation_reset" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_2bit vga:inst3\|vga_np_trans_reset:np_translation_reset\|vga_counter_2bit:mem_addr_counter " "Info: Elaborating entity \"vga_counter_2bit\" for hierarchy \"vga:inst3\|vga_np_trans_reset:np_translation_reset\|vga_counter_2bit:mem_addr_counter\"" {  } { { "../VHDL/vga_np_trans_reset_arch.vhd" "mem_addr_counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_np_check vga:inst3\|vga_np_check:np_check " "Info: Elaborating entity \"vga_np_check\" for hierarchy \"vga:inst3\|vga_np_check:np_check\"" {  } { { "../VHDL/vga_arch.vhd" "np_check" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 240 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_score_trans vga:inst3\|vga_score_trans:score_translation " "Info: Elaborating entity \"vga_score_trans\" for hierarchy \"vga:inst3\|vga_score_trans:score_translation\"" {  } { { "../VHDL/vga_arch.vhd" "score_translation" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter_3bit vga:inst3\|vga_score_trans:score_translation\|vga_counter_3bit:mem_addr_counter " "Info: Elaborating entity \"vga_counter_3bit\" for hierarchy \"vga:inst3\|vga_score_trans:score_translation\|vga_counter_3bit:mem_addr_counter\"" {  } { { "../VHDL/vga_score_trans_arch.vhd" "mem_addr_counter" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_score_check vga:inst3\|vga_score_check:score_check " "Info: Elaborating entity \"vga_score_check\" for hierarchy \"vga:inst3\|vga_score_check:score_check\"" {  } { { "../VHDL/vga_arch.vhd" "score_check" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 257 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_demux vga:inst3\|vga_demux:mem_addr_demux " "Info: Elaborating entity \"vga_demux\" for hierarchy \"vga:inst3\|vga_demux:mem_addr_demux\"" {  } { { "../VHDL/vga_arch.vhd" "mem_addr_demux" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd" 265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_if sr_if:inst2 " "Info: Elaborating entity \"sr_if\" for hierarchy \"sr_if:inst2\"" {  } { { "top_de2.bdf" "inst2" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 424 568 720 584 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_tower sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod " "Info: Elaborating entity \"sr_tower\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\"" {  } { { "../VHDL/interface_arch.vhd" "\\generate_tower:0:tower_mod" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod " "Info: Elaborating entity \"bit4\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\"" {  } { { "../VHDL/sr_tower_arch.vhd" "\\generate_bit4:0:bit4_mod" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dfr11 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_0 " "Info: Elaborating entity \"dfr11\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|dfr11:dfr11_0\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "dfr11_0" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mu111 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu111:mu111_1 " "Info: Elaborating entity \"mu111\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu111:mu111_1\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "mu111_1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "no210 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|no210:no210_2 " "Info: Elaborating entity \"no210\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|no210:no210_2\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "no210_2" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mu210 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12 " "Info: Elaborating entity \"mu210\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "mu210_12" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbuf10 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|tbuf10:tbuf10_14 " "Info: Elaborating entity \"tbuf10\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|tbuf10:tbuf10_14\"" {  } { { "../VHDL/bit4-bit4_behav.vhd" "tbuf10_14" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux8_inv sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com " "Info: Elaborating entity \"demux8_inv\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\"" {  } { { "../VHDL/sr_tower_arch.vhd" "demux8_inv_we_com" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec8 sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|dec8:dec8_re_1 " "Info: Elaborating entity \"dec8\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|dec8:dec8_re_1\"" {  } { { "../VHDL/sr_tower_arch.vhd" "dec8_re_1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux4_inv sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux4_inv:demux4_inv_we_i " "Info: Elaborating entity \"demux4_inv\" for hierarchy \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux4_inv:demux4_inv_we_i\"" {  } { { "../VHDL/sr_tower_arch.vhd" "demux4_inv_we_i" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 sr_if:inst2\|mux5:mux5_do1 " "Info: Elaborating entity \"mux5\" for hierarchy \"sr_if:inst2\|mux5:mux5_do1\"" {  } { { "../VHDL/interface_arch.vhd" "mux5_do1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux5 sr_if:inst2\|demux5:demux5_we " "Info: Elaborating entity \"demux5\" for hierarchy \"sr_if:inst2\|demux5:demux5_we\"" {  } { { "../VHDL/interface_arch.vhd" "demux5_we" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_piece de_piece:inst6 " "Info: Elaborating entity \"de_piece\" for hierarchy \"de_piece:inst6\"" {  } { { "top_de2.bdf" "inst6" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 792 512 760 952 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start de_piece-behaviour.vhd(60) " "Warning (10492): VHDL Process Statement warning at de_piece-behaviour.vhd(60): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lut_ready de_piece-behaviour.vhd(80) " "Warning (10492): VHDL Process Statement warning at de_piece-behaviour.vhd(80): signal \"lut_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask de_piece-behaviour.vhd(99) " "Warning (10492): VHDL Process Statement warning at de_piece-behaviour.vhd(99): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "draw_erase de_piece-behaviour.vhd(100) " "Warning (10492): VHDL Process Statement warning at de_piece-behaviour.vhd(100): signal \"draw_erase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lut_ready de_piece-behaviour.vhd(112) " "Warning (10492): VHDL Process Statement warning at de_piece-behaviour.vhd(112): signal \"lut_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start de_piece-behaviour.vhd(128) " "Warning (10492): VHDL Process Statement warning at de_piece-behaviour.vhd(128): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst4 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst4\"" {  } { { "top_de2.bdf" "inst4" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 752 -240 72 1072 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lut_next_piece controller.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(13): used implicit default value for signal \"lut_next_piece\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/controller.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_lut_x controller-controller_arch.vhd(96) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(96): signal \"new_lut_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_lut_y controller-controller_arch.vhd(97) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(97): signal \"new_lut_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_lut_rot controller-controller_arch.vhd(98) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(98): signal \"new_lut_rot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_lut_piece_type controller-controller_arch.vhd(99) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(99): signal \"new_lut_piece_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_new_piece controller-controller_arch.vhd(100) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(100): signal \"new_new_piece\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_check_start controller-controller_arch.vhd(101) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(101): signal \"new_check_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_draw_erase_draw controller-controller_arch.vhd(102) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(102): signal \"new_draw_erase_draw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_draw_erase_start controller-controller_arch.vhd(103) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(103): signal \"new_draw_erase_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_clear_shift_start controller-controller_arch.vhd(104) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(104): signal \"new_clear_shift_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_draw_score_draw controller-controller_arch.vhd(105) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(105): signal \"new_draw_score_draw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_timer_1_time controller-controller_arch.vhd(106) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(106): signal \"new_timer_1_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_timer_1_start controller-controller_arch.vhd(107) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(107): signal \"new_timer_1_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_timer_1_reset controller-controller_arch.vhd(108) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(108): signal \"new_timer_1_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_timer_2_time controller-controller_arch.vhd(109) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(109): signal \"new_timer_2_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_timer_2_start controller-controller_arch.vhd(110) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(110): signal \"new_timer_2_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_timer_2_reset controller-controller_arch.vhd(111) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(111): signal \"new_timer_2_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_lut_x controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_lut_x" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_lut_y controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_lut_y" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_lut_rot controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_lut_rot" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_lut_piece_type controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_lut_piece_type" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_new_piece controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_new_piece" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_check_start controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_check_start" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_draw_erase_draw controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_draw_erase_draw" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_draw_erase_start controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_draw_erase_start" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_clear_shift_start controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_clear_shift_start" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_timer_1_time controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_timer_1_time" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_timer_1_reset controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_timer_1_reset" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_timer_2_start controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_timer_2_start" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_timer_2_time controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_timer_2_time" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "new_timer_2_reset controller-controller_arch.vhd(115) " "Warning (10812): VHDL warning at controller-controller_arch.vhd(115): sensitivity list already contains new_timer_2_reset" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inv_inputs controller-controller_arch.vhd(417) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(417): signal \"inv_inputs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inv_inputs controller-controller_arch.vhd(437) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(437): signal \"inv_inputs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_cur_x_new controller-controller_arch.vhd(471) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(471): signal \"new_cur_x_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_cur_x_new controller-controller_arch.vhd(497) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(497): signal \"new_cur_x_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inv_inputs controller-controller_arch.vhd(523) " "Warning (10492): VHDL Process Statement warning at controller-controller_arch.vhd(523): signal \"inv_inputs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 523 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_mask check_mask:inst5 " "Info: Elaborating entity \"check_mask\" for hierarchy \"check_mask:inst5\"" {  } { { "top_de2.bdf" "inst5" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 616 512 760 776 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piece_lut piece_lut:inst7 " "Info: Elaborating entity \"piece_lut\" for hierarchy \"piece_lut:inst7\"" {  } { { "top_de2.bdf" "inst7" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1072 512 784 1296 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check_start piece_lut-behaviour.vhd(49) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(49): signal \"check_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "draw_start piece_lut-behaviour.vhd(49) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(49): signal \"draw_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "piece_type piece_lut-behaviour.vhd(75) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(75): signal \"piece_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rot piece_lut-behaviour.vhd(76) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(76): signal \"rot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask_select piece_lut-behaviour.vhd(77) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(77): signal \"mask_select\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_data piece_lut-behaviour.vhd(105) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(105): signal \"rom_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x piece_lut-behaviour.vhd(105) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(105): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_data piece_lut-behaviour.vhd(106) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(106): signal \"rom_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y piece_lut-behaviour.vhd(106) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(106): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_piece piece_lut-behaviour.vhd(119) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(119): signal \"next_piece\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check_start piece_lut-behaviour.vhd(132) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(132): signal \"check_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "draw_start piece_lut-behaviour.vhd(132) " "Warning (10492): VHDL Process Statement warning at piece_lut-behaviour.vhd(132): signal \"draw_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst8 " "Info: Elaborating entity \"rom\" for hierarchy \"rom:inst8\"" {  } { { "top_de2.bdf" "inst8" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1320 552 744 1416 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mux44 rom:inst8\|rom_mux44:ptype2north " "Info: Elaborating entity \"rom_mux44\" for hierarchy \"rom:inst8\|rom_mux44:ptype2north\"" {  } { { "../VHDL/rom-rom_behaviour.vhd" "ptype2north" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mux4 rom:inst8\|rom_mux44:ptype2north\|rom_mux4:bit1 " "Info: Elaborating entity \"rom_mux4\" for hierarchy \"rom:inst8\|rom_mux44:ptype2north\|rom_mux4:bit1\"" {  } { { "../VHDL/rom_mux44-rom_mux44_behaviour.vhd" "bit1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mux24 rom:inst8\|rom_mux24:result " "Info: Elaborating entity \"rom_mux24\" for hierarchy \"rom:inst8\|rom_mux24:result\"" {  } { { "../VHDL/rom-rom_behaviour.vhd" "result" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mux2 rom:inst8\|rom_mux24:result\|rom_mux2:bit1 " "Info: Elaborating entity \"rom_mux2\" for hierarchy \"rom:inst8\|rom_mux24:result\|rom_mux2:bit1\"" {  } { { "../VHDL/rom_mux24-rom_mux24_behaviour.vhd" "bit1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst9 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst9\"" {  } { { "top_de2.bdf" "inst9" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1112 -200 -40 1272 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_ready timer-behaviour.vhd(27) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(27): signal \"cur_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start timer-behaviour.vhd(30) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(30): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_clk timer-behaviour.vhd(40) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(40): signal \"vga_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_ready timer-behaviour.vhd(46) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(46): signal \"cur_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_count timer-behaviour.vhd(47) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(47): signal \"cur_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_clk timer-behaviour.vhd(50) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(50): signal \"vga_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_count timer-behaviour.vhd(51) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(51): signal \"cur_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_count timer-behaviour.vhd(54) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(54): signal \"cur_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_ready timer-behaviour.vhd(58) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(58): signal \"cur_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_count timer-behaviour.vhd(61) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(61): signal \"cur_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time timer-behaviour.vhd(61) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(61): signal \"time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_ready timer-behaviour.vhd(67) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(67): signal \"cur_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_count timer-behaviour.vhd(68) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(68): signal \"cur_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start timer-behaviour.vhd(71) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(71): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cur_count timer-behaviour.vhd(78) " "Warning (10492): VHDL Process Statement warning at timer-behaviour.vhd(78): signal \"cur_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "npg npg:inst10 " "Info: Elaborating entity \"npg\" for hierarchy \"npg:inst10\"" {  } { { "top_de2.bdf" "inst10" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 576 -176 40 704 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "npg_ff npg:inst10\|npg_ff:Button " "Info: Elaborating entity \"npg_ff\" for hierarchy \"npg:inst10\|npg_ff:Button\"" {  } { { "../VHDL/npg-structural.vhd" "Button" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg-structural.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "npg_mux2_1 npg:inst10\|npg_mux2_1:M1 " "Info: Elaborating entity \"npg_mux2_1\" for hierarchy \"npg:inst10\|npg_mux2_1:M1\"" {  } { { "../VHDL/npg-structural.vhd" "M1" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/npg-structural.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1604.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1604.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1604 " "Info: Found entity 1: altsyncram_1604" {  } { { "db/altsyncram_1604.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/altsyncram_1604.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hq1 " "Info: Found entity 1: altsyncram_7hq1" {  } { { "db/altsyncram_7hq1.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/altsyncram_7hq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Info: Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/mux_7oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_eci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eci " "Info: Found entity 1: cntr_eci" {  } { { "db/cntr_eci.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_eci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Info: Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Info: Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_m4j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Info: Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_qbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"piece_lut:inst7\|Selector18\" " "Warning: Converted tri-state node feeding \"piece_lut:inst7\|Selector18\" into a selector" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"piece_lut:inst7\|Selector19\" " "Warning: Converted tri-state node feeding \"piece_lut:inst7\|Selector19\" into a selector" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|demux5:demux5_we\|do\[4\]\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|demux5:demux5_we\|do\[4\]\" into a selector" {  } { { "../VHDL/demux5.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|mux5:mux5_do1\|Mux0\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" into a selector" {  } { { "../VHDL/demux8_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" into a selector" {  } { { "../VHDL/demux8_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|demux8_inv:demux8_inv_we_com\|Mux0\" into a selector" {  } { { "../VHDL/demux8_inv_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd" 22 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\|Y\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\|Y\" into a selector" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\|Y\" " "Warning: Converted tri-state node feeding \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:0:bit4_mod\|mu210:mu210_12\|Y\" into a selector" {  } { { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[2\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[2\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[1\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[1\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[0\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[0\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_mask_select\[1\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_mask_select\[1\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_mask_select\[0\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_mask_select\[0\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_data " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_data\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[3\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[3\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[4\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[4\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[5\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[5\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[6\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[6\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_addr\[7\] " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_addr\[7\]\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|new_write " "Warning: Converted tri-state buffer \"de_piece:inst6\|new_write\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "de_piece:inst6\|data " "Warning: Converted tri-state buffer \"de_piece:inst6\|data\" feeding internal logic into a wire" {  } { { "../VHDL/de_piece.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd" 20 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:4:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:4:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:4:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:4:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:3:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:3:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:3:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:3:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:2:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:1:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|do1\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|do1\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|do2\" " "Warning: Converted tri-state node \"sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|do2\" into a selector" {  } { { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "vga_sync GND " "Warning (13410): Pin \"vga_sync\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 248 1128 1304 264 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_blank VCC " "Warning (13410): Pin \"vga_blank\" is stuck at VCC" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 280 1128 1304 296 "vga_blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1 GND " "Warning (13410): Pin \"led1\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1328 216 392 1344 "led1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led2 GND " "Warning (13410): Pin \"led2\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1352 216 392 1368 "led2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led3 GND " "Warning (13410): Pin \"led3\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1376 208 384 1392 "led3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_8b\[7\] GND " "Warning (13410): Pin \"led_8b\[7\]\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1080 -496 -320 1096 "led_8b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_8b\[6\] GND " "Warning (13410): Pin \"led_8b\[6\]\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1080 -496 -320 1096 "led_8b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_8b\[5\] GND " "Warning (13410): Pin \"led_8b\[5\]\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1080 -496 -320 1096 "led_8b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_8b\[4\] GND " "Warning (13410): Pin \"led_8b\[4\]\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1080 -496 -320 1096 "led_8b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_8b\[3\] GND " "Warning (13410): Pin \"led_8b\[3\]\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1080 -496 -320 1096 "led_8b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_8b\[2\] GND " "Warning (13410): Pin \"led_8b\[2\]\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1080 -496 -320 1096 "led_8b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_8b\[1\] GND " "Warning (13410): Pin \"led_8b\[1\]\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1080 -496 -320 1096 "led_8b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_8b\[0\] GND " "Warning (13410): Pin \"led_8b\[0\]\" is stuck at GND" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 1080 -496 -320 1096 "led_8b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst4\|cur_new_piece " "Info: Register \"controller:inst4\|cur_new_piece\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst4\|cur_lut_rot\[1\] " "Info: Register \"controller:inst4\|cur_lut_rot\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "piece_lut:inst7\|cur_rom_addr\[3\] " "Info: Register \"piece_lut:inst7\|cur_rom_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst4\|cur_state.kernel_panic " "Info: Register \"controller:inst4\|cur_state.kernel_panic\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 147 149 0 0 2 " "Critical Warning: Partially connected in-system debug instance \"auto_signaltap_0\" to 147 of its 149 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 0 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2625 " "Info: Implemented 2625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Info: Implemented 48 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2488 " "Info: Implemented 2488 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "74 " "Info: Implemented 74 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Info: Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 12:01:28 2013 " "Info: Processing ended: Fri Dec  6 12:01:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 125 s " "Info: Quartus II Flow was successful. 0 errors, 125 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 12:01:29 2013 " "Info: Processing started: Fri Dec  6 12:01:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de2 -c top_de2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off de2 -c top_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_de2 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"top_de2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 7780 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 7781 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 7782 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock_50mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen6mhz:inst1\|count\[2\] " "Info: Destination node gen6mhz:inst1\|count\[2\]" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1608 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { clock_50mhz } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1041 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gen6mhz:inst1\|count\[2\]  " "Info: Automatically promoted node gen6mhz:inst1\|count\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen6mhz:inst1\|count\[2\]~0 " "Info: Destination node gen6mhz:inst1\|count\[2\]~0" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 2211 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clk " "Info: Destination node vga_clk" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { vga_clk } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga_clk" } } } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 264 1128 1304 280 "vga_clk" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1044 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "6mhz_clk " "Info: Destination node 6mhz_clk" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/10.0/quartus/linux/pin_planner.ppl" { 6mhz_clk } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "6mhz_clk" } } } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 864 1040 -8 "6mhz_clk" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { 6mhz_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1048 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 1608 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 3159 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 5529 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 3684 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 4746 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 3427 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 5366 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 3283 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 3352 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 3353 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 3428 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/" 0 { } { { 0 { 0 ""} 0 3183 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.138 ns register register " "Info: Estimated most critical path is register to register delay of 8.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst4\|cur_state.space_5 1 REG LAB_X32_Y30 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X32_Y30; Fanout = 5; REG Node = 'controller:inst4\|cur_state.space_5'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { controller:inst4|cur_state.space_5 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.275 ns) 1.121 ns controller:inst4\|WideOr9~5 2 COMB LAB_X33_Y29 2 " "Info: 2: + IC(0.846 ns) + CELL(0.275 ns) = 1.121 ns; Loc. = LAB_X33_Y29; Fanout = 2; COMB Node = 'controller:inst4\|WideOr9~5'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.121 ns" { controller:inst4|cur_state.space_5 controller:inst4|WideOr9~5 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.438 ns) 2.184 ns controller:inst4\|WideOr9~6 3 COMB LAB_X34_Y30 2 " "Info: 3: + IC(0.625 ns) + CELL(0.438 ns) = 2.184 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'controller:inst4\|WideOr9~6'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.063 ns" { controller:inst4|WideOr9~5 controller:inst4|WideOr9~6 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.393 ns) 2.722 ns controller:inst4\|WideOr19~3 4 COMB LAB_X34_Y30 7 " "Info: 4: + IC(0.145 ns) + CELL(0.393 ns) = 2.722 ns; Loc. = LAB_X34_Y30; Fanout = 7; COMB Node = 'controller:inst4\|WideOr19~3'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.538 ns" { controller:inst4|WideOr9~6 controller:inst4|WideOr19~3 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 3.287 ns controller:inst4\|WideOr27 5 COMB LAB_X34_Y30 6 " "Info: 5: + IC(0.145 ns) + CELL(0.420 ns) = 3.287 ns; Loc. = LAB_X34_Y30; Fanout = 6; COMB Node = 'controller:inst4\|WideOr27'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { controller:inst4|WideOr19~3 controller:inst4|WideOr27 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.219 ns) 4.506 ns controller:inst4\|Selector40~1 6 COMB LOOP LAB_X35_Y30 5 " "Info: 6: + IC(0.000 ns) + CELL(1.219 ns) = 4.506 ns; Loc. = LAB_X35_Y30; Fanout = 5; COMB LOOP Node = 'controller:inst4\|Selector40~1'" { { "Info" "ITDB_PART_OF_SCC" "controller:inst4\|Selector41~0 LAB_X36_Y30 " "Info: Loc. = LAB_X36_Y30; Node \"controller:inst4\|Selector41~0\"" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { controller:inst4|Selector41~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "controller:inst4\|Selector40~1 LAB_X35_Y30 " "Info: Loc. = LAB_X35_Y30; Node \"controller:inst4\|Selector40~1\"" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { controller:inst4|Selector40~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "controller:inst4\|Selector34~1 LAB_X35_Y30 " "Info: Loc. = LAB_X35_Y30; Node \"controller:inst4\|Selector34~1\"" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { controller:inst4|Selector34~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "controller:inst4\|Add1~2 LAB_X34_Y30 " "Info: Loc. = LAB_X34_Y30; Node \"controller:inst4\|Add1~2\"" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { controller:inst4|Add1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { controller:inst4|Selector41~0 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 145 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { controller:inst4|Selector40~1 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { controller:inst4|Selector34~1 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { controller:inst4|Add1~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.219 ns" { controller:inst4|WideOr27 controller:inst4|Selector40~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 5.071 ns controller:inst4\|Selector33~1 7 COMB LAB_X35_Y30 2 " "Info: 7: + IC(0.290 ns) + CELL(0.275 ns) = 5.071 ns; Loc. = LAB_X35_Y30; Fanout = 2; COMB Node = 'controller:inst4\|Selector33~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { controller:inst4|Selector40~1 controller:inst4|Selector33~1 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 5.635 ns controller:inst4\|Selector1~0 8 COMB LAB_X35_Y30 1 " "Info: 8: + IC(0.127 ns) + CELL(0.437 ns) = 5.635 ns; Loc. = LAB_X35_Y30; Fanout = 1; COMB Node = 'controller:inst4\|Selector1~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.564 ns" { controller:inst4|Selector33~1 controller:inst4|Selector1~0 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 6.200 ns controller:inst4\|Selector1~1 9 COMB LAB_X35_Y30 5 " "Info: 9: + IC(0.145 ns) + CELL(0.420 ns) = 6.200 ns; Loc. = LAB_X35_Y30; Fanout = 5; COMB Node = 'controller:inst4\|Selector1~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { controller:inst4|Selector1~0 controller:inst4|Selector1~1 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 7.008 ns piece_lut:inst7\|Add0~3 10 COMB LAB_X35_Y30 2 " "Info: 10: + IC(0.415 ns) + CELL(0.393 ns) = 7.008 ns; Loc. = LAB_X35_Y30; Fanout = 2; COMB Node = 'piece_lut:inst7\|Add0~3'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.808 ns" { controller:inst4|Selector1~1 piece_lut:inst7|Add0~3 } "NODE_NAME" } } { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.079 ns piece_lut:inst7\|Add0~5 11 COMB LAB_X35_Y30 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.079 ns; Loc. = LAB_X35_Y30; Fanout = 1; COMB Node = 'piece_lut:inst7\|Add0~5'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { piece_lut:inst7|Add0~3 piece_lut:inst7|Add0~5 } "NODE_NAME" } } { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.489 ns piece_lut:inst7\|Add0~6 12 COMB LAB_X35_Y30 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 7.489 ns; Loc. = LAB_X35_Y30; Fanout = 1; COMB Node = 'piece_lut:inst7\|Add0~6'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { piece_lut:inst7|Add0~5 piece_lut:inst7|Add0~6 } "NODE_NAME" } } { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.054 ns piece_lut:inst7\|Selector4~0 13 COMB LAB_X35_Y30 1 " "Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 8.054 ns; Loc. = LAB_X35_Y30; Fanout = 1; COMB Node = 'piece_lut:inst7\|Selector4~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { piece_lut:inst7|Add0~6 piece_lut:inst7|Selector4~0 } "NODE_NAME" } } { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.138 ns piece_lut:inst7\|cur_x_out\[3\] 14 REG LAB_X35_Y30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 8.138 ns; Loc. = LAB_X35_Y30; Fanout = 2; REG Node = 'piece_lut:inst7\|cur_x_out\[3\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { piece_lut:inst7|Selector4~0 piece_lut:inst7|cur_x_out[3] } "NODE_NAME" } } { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.985 ns ( 61.26 % ) " "Info: Total cell delay = 4.985 ns ( 61.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.153 ns ( 38.74 % ) " "Info: Total interconnect delay = 3.153 ns ( 38.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.138 ns" { controller:inst4|cur_state.space_5 controller:inst4|WideOr9~5 controller:inst4|WideOr9~6 controller:inst4|WideOr19~3 controller:inst4|WideOr27 controller:inst4|Selector40~1 controller:inst4|Selector33~1 controller:inst4|Selector1~0 controller:inst4|Selector1~1 piece_lut:inst7|Add0~3 piece_lut:inst7|Add0~5 piece_lut:inst7|Add0~6 piece_lut:inst7|Selector4~0 piece_lut:inst7|cur_x_out[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X22_Y24 X32_Y36 " "Info: Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "47 " "Warning: Found 47 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_sync 0 " "Info: Pin \"vga_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_clk 0 " "Info: Pin \"vga_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blank 0 " "Info: Pin \"vga_blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Info: Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Info: Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "6mhz_clk 0 " "Info: Pin \"6mhz_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1 0 " "Info: Pin \"led1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2 0 " "Info: Pin \"led2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3 0 " "Info: Pin \"led3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_8b\[7\] 0 " "Info: Pin \"led_8b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_8b\[6\] 0 " "Info: Pin \"led_8b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_8b\[5\] 0 " "Info: Pin \"led_8b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_8b\[4\] 0 " "Info: Pin \"led_8b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_8b\[3\] 0 " "Info: Pin \"led_8b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_8b\[2\] 0 " "Info: Pin \"led_8b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_8b\[1\] 0 " "Info: Pin \"led_8b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_8b\[0\] 0 " "Info: Pin \"led_8b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[9\] 0 " "Info: Pin \"vga_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[8\] 0 " "Info: Pin \"vga_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[7\] 0 " "Info: Pin \"vga_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[6\] 0 " "Info: Pin \"vga_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[5\] 0 " "Info: Pin \"vga_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[4\] 0 " "Info: Pin \"vga_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[3\] 0 " "Info: Pin \"vga_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[2\] 0 " "Info: Pin \"vga_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[1\] 0 " "Info: Pin \"vga_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[0\] 0 " "Info: Pin \"vga_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[9\] 0 " "Info: Pin \"vga_g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[8\] 0 " "Info: Pin \"vga_g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[7\] 0 " "Info: Pin \"vga_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[6\] 0 " "Info: Pin \"vga_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[5\] 0 " "Info: Pin \"vga_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[4\] 0 " "Info: Pin \"vga_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[3\] 0 " "Info: Pin \"vga_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[2\] 0 " "Info: Pin \"vga_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[1\] 0 " "Info: Pin \"vga_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[0\] 0 " "Info: Pin \"vga_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[9\] 0 " "Info: Pin \"vga_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[8\] 0 " "Info: Pin \"vga_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[7\] 0 " "Info: Pin \"vga_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[6\] 0 " "Info: Pin \"vga_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[5\] 0 " "Info: Pin \"vga_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[4\] 0 " "Info: Pin \"vga_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[3\] 0 " "Info: Pin \"vga_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[2\] 0 " "Info: Pin \"vga_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[1\] 0 " "Info: Pin \"vga_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[0\] 0 " "Info: Pin \"vga_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.fit.smsg " "Info: Generated suppressed messages file /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Info: Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 12:01:39 2013 " "Info: Processing ended: Fri Dec  6 12:01:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 128 s " "Info: Quartus II Flow was successful. 0 errors, 128 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 12:01:41 2013 " "Info: Processing started: Fri Dec  6 12:01:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de2 -c top_de2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off de2 -c top_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 12:01:43 2013 " "Info: Processing ended: Fri Dec  6 12:01:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 128 s " "Info: Quartus II Flow was successful. 0 errors, 128 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
