Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: tester_dispositivi.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tester_dispositivi.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tester_dispositivi"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : tester_dispositivi
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/half_adder.vhd" in Library work.
Architecture dataflow of Entity half_adder is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/muxn_1.vhd" in Library work.
Architecture dataflow of Entity muxn_1 is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/demux1_n.vhd" in Library work.
Architecture dataflow of Entity demux1_n is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/cathode_encoder.vhd" in Library work.
Architecture behavioral of Entity cathode_encoder is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/full_adder.vhd" in Library work.
Architecture structural of Entity full_adder is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/clock_filter.vhd" in Library work.
Architecture behavioral of Entity clock_filter is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/counter_mod2n.vhd" in Library work.
Architecture behavioral of Entity counter_mod2n is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/cathode_manager.vhd" in Library work.
Architecture structural of Entity cathode_manager is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/anode_manager.vhd" in Library work.
Architecture structural of Entity anode_manager is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/edge_triggered_d_n.vhd" in Library work.
Architecture behavioral of Entity edge_triggered_d_n is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/ripple_carry_adder.vhd" in Library work.
Architecture structural of Entity ripple_carry_adder is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/mux2_1.vhd" in Library work.
Architecture dataflow of Entity mux2_1 is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/latch_d_en.vhd" in Library work.
Architecture behavioral of Entity latch_d_en is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/display_on_board.vhd" in Library work.
Architecture behavioral of Entity display_on_board is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/display.vhd" in Library work.
Architecture structural of Entity display is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/serial_div_restoring.vhd" in Library work.
Architecture behavioral of Entity serial_div_restoring is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/contatore_modulo_4.vhd" in Library work.
Architecture behavioral of Entity contatore_modulo_2n is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/shifter_a_sinistra.vhd" in Library work.
Architecture structural of Entity boundary_scan_chain is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/add_sub.vhd" in Library work.
Architecture structural of Entity add_sub is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/debounce.vhd" in Library work.
Architecture logic of Entity debounce is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/divisore_restoring.vhd" in Library work.
Architecture structural of Entity divisore_restoring is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/display_top_level.vhd" in Library work.
Architecture structural of Entity display_top_level is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/tester_dispositivi.vhd" in Library work.
Entity <tester_dispositivi> compiled.
Entity <tester_dispositivi> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <tester_dispositivi> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <logic>) with generics.
	counter_size = 19

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 2

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 8

Analyzing hierarchy for entity <divisore_restoring> in library <work> (architecture <structural>) with generics.
	width = 8

Analyzing hierarchy for entity <display_top_level> in library <work> (architecture <structural>) with generics.
	freq_clock = 50000000
	freq_hit = 250

Analyzing hierarchy for entity <serial_div_restoring> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 3

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 8

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 8

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 8

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 16

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <display_on_board> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display> in library <work> (architecture <structural>) with generics.
	freq_clock = 50000000
	freq_hit = 250

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <latch_d_en> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 8

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 16

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 4

Analyzing hierarchy for entity <clock_filter> in library <work> (architecture <behavioral>) with generics.
	freq_clock = 50000000
	freq_hit = 250

Analyzing hierarchy for entity <counter_mod2n> in library <work> (architecture <behavioral>) with generics.
	width = 2

Analyzing hierarchy for entity <cathode_manager> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <anode_manager> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <muxn_1> in library <work> (architecture <dataflow>) with generics.
	address_width = 2

Analyzing hierarchy for entity <cathode_encoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux1_n> in library <work> (architecture <dataflow>) with generics.
	address_width = 2

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tester_dispositivi> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/tester_dispositivi.vhd" line 112: Mux is complete : default of case is discarded
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/tester_dispositivi.vhd" line 121: Unconnected output port 'hit' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/tester_dispositivi.vhd" line 128: Unconnected output port 'output' of component 'contatore_modulo_2n'.
Entity <tester_dispositivi> analyzed. Unit <tester_dispositivi> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <logic>).
	counter_size = 19
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing generic Entity <contatore_modulo_2n.1> in library <work> (Architecture <behavioral>).
	width = 2
Entity <contatore_modulo_2n.1> analyzed. Unit <contatore_modulo_2n.1> generated.

Analyzing generic Entity <latch_d_en.1> in library <work> (Architecture <behavioral>).
	width = 8
Entity <latch_d_en.1> analyzed. Unit <latch_d_en.1> generated.

Analyzing generic Entity <divisore_restoring> in library <work> (Architecture <structural>).
	width = 8
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/divisore_restoring.vhd" line 112: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/divisore_restoring.vhd" line 113: Unconnected output port 'scan_out' of component 'boundary_scan_chain'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/divisore_restoring.vhd" line 116: Unconnected output port 'cout' of component 'add_sub'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/divisore_restoring.vhd" line 116: Unconnected output port 'overflow' of component 'add_sub'.
Entity <divisore_restoring> analyzed. Unit <divisore_restoring> generated.

Analyzing Entity <serial_div_restoring> in library <work> (Architecture <behavioral>).
Entity <serial_div_restoring> analyzed. Unit <serial_div_restoring> generated.

Analyzing generic Entity <contatore_modulo_2n.2> in library <work> (Architecture <behavioral>).
	width = 3
Entity <contatore_modulo_2n.2> analyzed. Unit <contatore_modulo_2n.2> generated.

Analyzing generic Entity <boundary_scan_chain> in library <work> (Architecture <structural>).
	n = 8
Entity <boundary_scan_chain> analyzed. Unit <boundary_scan_chain> generated.

Analyzing Entity <mux2_1> in library <work> (Architecture <dataflow>).
Entity <mux2_1> analyzed. Unit <mux2_1> generated.

Analyzing generic Entity <add_sub> in library <work> (Architecture <structural>).
	width = 8
Entity <add_sub> analyzed. Unit <add_sub> generated.

Analyzing generic Entity <ripple_carry_adder> in library <work> (Architecture <structural>).
	width = 8
Entity <ripple_carry_adder> analyzed. Unit <ripple_carry_adder> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <structural>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <half_adder> in library <work> (Architecture <dataflow>).
Entity <half_adder> analyzed. Unit <half_adder> generated.

Analyzing generic Entity <latch_d_en.2> in library <work> (Architecture <behavioral>).
	width = 16
Entity <latch_d_en.2> analyzed. Unit <latch_d_en.2> generated.

Analyzing generic Entity <latch_d_en.3> in library <work> (Architecture <behavioral>).
	width = 1
Entity <latch_d_en.3> analyzed. Unit <latch_d_en.3> generated.

Analyzing generic Entity <display_top_level> in library <work> (Architecture <structural>).
	freq_clock = 50000000
	freq_hit = 250
Entity <display_top_level> analyzed. Unit <display_top_level> generated.

Analyzing Entity <display_on_board> in library <work> (Architecture <behavioral>).
Entity <display_on_board> analyzed. Unit <display_on_board> generated.

Analyzing generic Entity <edge_triggered_d_n.1> in library <work> (Architecture <behavioral>).
	width = 16
Entity <edge_triggered_d_n.1> analyzed. Unit <edge_triggered_d_n.1> generated.

Analyzing generic Entity <edge_triggered_d_n.2> in library <work> (Architecture <behavioral>).
	width = 4
Entity <edge_triggered_d_n.2> analyzed. Unit <edge_triggered_d_n.2> generated.

Analyzing generic Entity <display> in library <work> (Architecture <structural>).
	freq_clock = 50000000
	freq_hit = 250
Entity <display> analyzed. Unit <display> generated.

Analyzing generic Entity <clock_filter> in library <work> (Architecture <behavioral>).
	freq_clock = 50000000
	freq_hit = 250
Entity <clock_filter> analyzed. Unit <clock_filter> generated.

Analyzing generic Entity <counter_mod2n> in library <work> (Architecture <behavioral>).
	width = 2
Entity <counter_mod2n> analyzed. Unit <counter_mod2n> generated.

Analyzing Entity <cathode_manager> in library <work> (Architecture <structural>).
Entity <cathode_manager> analyzed. Unit <cathode_manager> generated.

Analyzing generic Entity <muxn_1> in library <work> (Architecture <dataflow>).
	address_width = 2
Entity <muxn_1> analyzed. Unit <muxn_1> generated.

Analyzing Entity <cathode_encoder> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/cathode_encoder.vhd" line 97: Mux is complete : default of case is discarded
Entity <cathode_encoder> analyzed. Unit <cathode_encoder> generated.

Analyzing Entity <anode_manager> in library <work> (Architecture <structural>).
Entity <anode_manager> analyzed. Unit <anode_manager> generated.

Analyzing generic Entity <demux1_n> in library <work> (Architecture <dataflow>).
	address_width = 2
Entity <demux1_n> analyzed. Unit <demux1_n> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/debounce.vhd".
    Found 1-bit register for signal <result>.
    Found 20-bit up counter for signal <counter_out>.
    Found 1-bit xor2 for signal <counter_set>.
    Found 2-bit register for signal <flipflops>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <contatore_modulo_2n_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 2-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_1> synthesized.


Synthesizing Unit <latch_d_en_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/latch_d_en.vhd".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <latch_d_en_1> synthesized.


Synthesizing Unit <serial_div_restoring>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/serial_div_restoring.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <serial_div_restoring> synthesized.


Synthesizing Unit <contatore_modulo_2n_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 3-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_2> synthesized.


Synthesizing Unit <latch_d_en_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/latch_d_en.vhd".
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <latch_d_en_2> synthesized.


Synthesizing Unit <latch_d_en_3>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/latch_d_en.vhd".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <latch_d_en_3> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/mux2_1.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <half_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/half_adder.vhd".
    Found 1-bit xor2 for signal <s>.
Unit <half_adder> synthesized.


Synthesizing Unit <edge_triggered_d_n_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/edge_triggered_d_n.vhd".
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <edge_triggered_d_n_1> synthesized.


Synthesizing Unit <edge_triggered_d_n_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/edge_triggered_d_n.vhd".
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <edge_triggered_d_n_2> synthesized.


Synthesizing Unit <clock_filter>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/clock_filter.vhd".
    Found 18-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <clock_filter> synthesized.


Synthesizing Unit <counter_mod2n>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/counter_mod2n.vhd".
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count$add0000> created at line 25.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_mod2n> synthesized.


Synthesizing Unit <muxn_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/muxn_1.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <X>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <muxn_1> synthesized.


Synthesizing Unit <cathode_encoder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/cathode_encoder.vhd".
    Found 16x7-bit ROM for signal <cathodes>.
    Summary:
	inferred   1 ROM(s).
Unit <cathode_encoder> synthesized.


Synthesizing Unit <demux1_n>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/demux1_n.vhd".
Unit <demux1_n> synthesized.


Synthesizing Unit <boundary_scan_chain>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/shifter_a_sinistra.vhd".
WARNING:Xst:1780 - Signal <q<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/full_adder.vhd".
Unit <full_adder> synthesized.


Synthesizing Unit <display_on_board>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/display_on_board.vhd".
    Found 4-bit register for signal <dots_reg>.
    Found 4-bit register for signal <enable_reg>.
    Found 16-bit register for signal <value_reg>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <display_on_board> synthesized.


Synthesizing Unit <cathode_manager>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/cathode_manager.vhd".
Unit <cathode_manager> synthesized.


Synthesizing Unit <anode_manager>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/anode_manager.vhd".
Unit <anode_manager> synthesized.


Synthesizing Unit <ripple_carry_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/ripple_carry_adder.vhd".
Unit <ripple_carry_adder> synthesized.


Synthesizing Unit <display>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/display.vhd".
Unit <display> synthesized.


Synthesizing Unit <display_top_level>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/display_top_level.vhd".
Unit <display_top_level> synthesized.


Synthesizing Unit <add_sub>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/add_sub.vhd".
    Found 8-bit xor2 for signal <b_add_sub>.
Unit <add_sub> synthesized.


Synthesizing Unit <divisore_restoring>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/divisore_restoring.vhd".
WARNING:Xst:646 - Signal <quoz<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <divisore_restoring> synthesized.


Synthesizing Unit <tester_dispositivi>.
    Related source file is "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/tester_dispositivi.vhd".
WARNING:Xst:1306 - Output <quoziente> is never assigned.
WARNING:Xst:1306 - Output <fin> is never assigned.
WARNING:Xst:1306 - Output <resto> is never assigned.
WARNING:Xst:1306 - Output <led<5:3>> is never assigned.
WARNING:Xst:1780 - Signal <sc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rest> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <quoz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <en_div2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <en_div1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <en_div> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <en_ck> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <check_start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <check<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <en_d> equivalent to <en_c1> has been removed
WARNING:Xst:737 - Found 1-bit latch for signal <en_c1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit register for signal <scelta>.
    Found 1-of-4 decoder for signal <scelta$mux0002> created at line 108.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Decoder(s).
Unit <tester_dispositivi> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 5
 18-bit up counter                                     : 1
 2-bit up counter                                      : 2
 20-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 35
 1-bit register                                        : 23
 16-bit register                                       : 3
 2-bit register                                        : 1
 4-bit register                                        : 5
 8-bit register                                        : 3
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 6
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 25
 1-bit xor2                                            : 25

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <div_rest/cu/current_state/FSM> on signal <current_state[1:6]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000001
 init   | 000010
 sub    | 001000
 set_1  | 010000
 shift  | 000100
 shift1 | 100000
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 5
 18-bit up counter                                     : 1
 2-bit up counter                                      : 2
 20-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 117
 Flip-Flops                                            : 117
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 6
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 25
 1-bit xor2                                            : 25

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <selettore/hit> of sequential type is unconnected in block <tester_dispositivi>.

Optimizing unit <tester_dispositivi> ...

Optimizing unit <latch_d_en_1> ...

Optimizing unit <latch_d_en_2> ...

Optimizing unit <edge_triggered_d_n_1> ...

Optimizing unit <boundary_scan_chain> ...

Optimizing unit <display_on_board> ...

Optimizing unit <ripple_carry_adder> ...

Optimizing unit <add_sub> ...

Optimizing unit <divisore_restoring> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tester_dispositivi, actual ratio is 12.
Latch en_c1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 167
 Flip-Flops                                            : 167

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tester_dispositivi.ngr
Top Level Output File Name         : tester_dispositivi
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 50

Cell Usage :
# BELS                             : 366
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 36
#      LUT2                        : 22
#      LUT2_D                      : 2
#      LUT3                        : 35
#      LUT3_D                      : 3
#      LUT3_L                      : 1
#      LUT4                        : 125
#      LUT4_D                      : 12
#      LUT4_L                      : 4
#      MUXCY                       : 41
#      MUXF5                       : 36
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 169
#      FD                          : 2
#      FDC                         : 47
#      FDCE                        : 92
#      FDE                         : 1
#      FDP                         : 1
#      FDR                         : 4
#      FDRE                        : 20
#      LDPE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 12
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      155  out of    960    16%  
 Number of Slice Flip Flops:            168  out of   1920     8%  
 Number of 4 input LUTs:                249  out of   1920    12%  
 Number of IOs:                          50
 Number of bonded IOBs:                  30  out of    108    27%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 165   |
counter/hit                        | NONE(en_c1)            | 2     |
deb/result                         | NONE(selettore/count_0)| 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------+-----------------------------------------+-------+
Control Signal                               | Buffer(FF name)                         | Load  |
---------------------------------------------+-----------------------------------------+-------+
button<3>                                    | IBUF                                    | 86    |
scelta_0(scelta_0:Q)                         | NONE(div_rest/cu/current_state_FSM_FFd1)| 51    |
counter/reset_inv(counter/reset_inv1_INV_0:O)| NONE(counter/count_0)                   | 3     |
en_c1_and0000(en_c1_and00001:O)              | NONE(en_c1)                             | 2     |
---------------------------------------------+-----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.211ns (Maximum Frequency: 121.781MHz)
   Minimum input arrival time before clock: 3.846ns
   Maximum output required time after clock: 7.356ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 8.211ns (frequency: 121.781MHz)
  Total number of paths / destination ports: 3267 / 228
-------------------------------------------------------------------------
Delay:               8.211ns (Levels of Logic = 6)
  Source:            div_rest/cu/current_state_FSM_FFd4 (FF)
  Destination:       div_rest/remainder/chain_gen[6].sc_ch.inst_edge_triggered/q_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: div_rest/cu/current_state_FSM_FFd4 to div_rest/remainder/chain_gen[6].sc_ch.inst_edge_triggered/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             46   0.514   1.107  div_rest/cu/current_state_FSM_FFd4 (div_rest/cu/current_state_FSM_FFd4)
     LUT4:I2->O            2   0.612   0.410  div_rest/gestore_shift/Mxor_b_add_sub<5>_Result1 (div_rest/gestore_shift/b_add_sub<5>)
     LUT4:I2->O            4   0.612   0.529  div_rest/gestore_shift/rca/carry<8>31_SW0 (N53)
     LUT3:I2->O           14   0.612   0.853  div_rest/gestore_shift/rca/carry<8>21_SW0 (N101)
     LUT4:I3->O            2   0.612   0.449  div_rest/gestore_shift/rca/s<7>_SW1 (N120)
     LUT4:I1->O            2   0.612   0.410  div_rest/cu/en_r16 (div_rest/en_r)
     LUT3:I2->O            1   0.612   0.000  div_rest/remainder/chain_gen[6].sc_ch.inst_mux2_1/X (div_rest/remainder/x<6>)
     FDCE:D                    0.268          div_rest/remainder/chain_gen[6].sc_ch.inst_edge_triggered/q_0
    ----------------------------------------
    Total                      8.211ns (4.454ns logic, 3.757ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'deb/result'
  Clock period: 2.353ns (frequency: 425.026MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.353ns (Levels of Logic = 1)
  Source:            selettore/count_0 (FF)
  Destination:       selettore/count_0 (FF)
  Source Clock:      deb/result rising
  Destination Clock: deb/result rising

  Data Path: selettore/count_0 to selettore/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.514   0.602  selettore/count_0 (selettore/count_0)
     INV:I->O              1   0.612   0.357  selettore/Mcount_count_xor<0>11_INV_0 (Result<0>2)
     FDCE:D                    0.268          selettore/count_0
    ----------------------------------------
    Total                      2.353ns (1.394ns logic, 0.959ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 65 / 49
-------------------------------------------------------------------------
Offset:              3.846ns (Levels of Logic = 2)
  Source:            button<2> (PAD)
  Destination:       gest_disp/inst_on_board/value_reg_15 (FF)
  Destination Clock: clock rising

  Data Path: button<2> to gest_disp/inst_on_board/value_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.766  button_2_IBUF (button_2_IBUF)
     LUT2:I1->O           16   0.612   0.879  gest_disp/inst_on_board/value_reg_not00011 (gest_disp/inst_on_board/value_reg_not0001)
     FDCE:CE                   0.483          gest_disp/inst_on_board/value_reg_0
    ----------------------------------------
    Total                      3.846ns (2.201ns logic, 1.645ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 240 / 13
-------------------------------------------------------------------------
Offset:              7.356ns (Levels of Logic = 4)
  Source:            gest_disp/inst_display/inst_counter/count_0 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      clock rising

  Data Path: gest_disp/inst_display/inst_counter/count_0 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.514   1.060  gest_disp/inst_display/inst_counter/count_0 (gest_disp/inst_display/inst_counter/count_0)
     LUT3:I0->O            1   0.612   0.000  gest_disp/inst_display/inst_cathode_manager/inst_mux_all[0].inst_mux4_1/Mmux_X_3 (gest_disp/inst_display/inst_cathode_manager/inst_mux_all[0].inst_mux4_1/Mmux_X_3)
     MUXF5:I1->O           7   0.278   0.754  gest_disp/inst_display/inst_cathode_manager/inst_mux_all[0].inst_mux4_1/Mmux_X_2_f5 (gest_disp/inst_display/inst_cathode_manager/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  gest_disp/inst_display/inst_cathode_manager/inst_encoder/Mrom_cathodes51 (cathodes_5_OBUF)
     OBUF:I->O                 3.169          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      7.356ns (5.185ns logic, 2.171ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'deb/result'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.285ns (Levels of Logic = 1)
  Source:            selettore/count_0 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      deb/result rising

  Data Path: selettore/count_0 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.514   0.602  selettore/count_0 (selettore/count_0)
     OBUF:I->O                 3.169          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      4.285ns (3.683ns logic, 0.602ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'counter/hit'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            en_c1_1 (LATCH)
  Destination:       led<0> (PAD)
  Source Clock:      counter/hit falling

  Data Path: en_c1_1 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE:G->Q             1   0.588   0.357  en_c1_1 (en_c1_1)
     OBUF:I->O                 3.169          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 4.15 secs
 
--> 


Total memory usage is 522700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    3 (   0 filtered)

