[1] J. Ahn, S. Li, S. O, and N. P. Jouppi, “McSimA+: A Manycore
Simulator with Application-level+ Simulation and Detailed Microarchitecture Modeling,” in ISPASS, 2013.
[2] I. Bhati, M.-T. Chang, Z. Chishti, S.-L. Lu, and B. Jacob, “DRAM
Refresh Mechanisms, Penalties, and Trade-Offs,” TC, IEEE, 2016.
[3] C. Bienia, S. Kumar, J. P. Singh, and K. Li, “The PARSEC Benchmark
Suite: Characterization and Architectural Implications,” in PACT,
2008.
[4] K. K.-W. Chang et al., “Improving DRAM performance by parallelizing refreshes with accesses,” in HPCA, 2014.
[5] N. Chatterjee et al., “Leveraging Heterogeneity in DRAM Main
Memories to Accelerate Critical Word Access,” in MICRO, 2012.
[6] Y.-J. Chen, C.-L. Yang, and J.-J. Chen, “Distributed Memory Interface Synthesis for Network-on-Chips with 3D-Stacked DRAMs,” in
ICCAD, 2012.
[7] J. Choi et al., “Multiple Clone Row DRAM: A Low Latency and
Area Optimized DRAM,” in ISCA, 2015.
[8] Fujitsu, “FCRAM,” http://www.fujitsu.com/global/products/devices/
semiconductor/memory/fcram/.
[9] P. Hammarlund et al., “Haswell: The fourth-generation intel core
processor,” Micro, IEEE, no. 2, pp. 6–20, 2014.
[10] H. Hassan et al., “ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,” in HPCA, 2016.
[11] J. L. Hennessy and D. A. Patterson, Computer Architecture: A
Quantitative Approach, 5th ed. Morgan Kaufmann Publishers Inc,
2012.
[12] J. L. Henning, “SPEC CPU2006 Memory Footprint,” Computer
Architecture News, vol. 35, no. 1, 2007.
[13] Intel, Intel Xeon Processor 7500 Series Datasheet, 2010.
[14] B. Jacob, S. W. Ng, and D. T. Wang, Memory Systems: Cache, DRAM,
Disk. Morgan Kaufmann Publishers Inc, 2007.
[15] JEDEC, “SPD General Standard,” 2008.
[16] JEDEC, “DDR4 SDRAM Speciﬁcation,” 2012.
[17] JEDEC, “High Bandwidth Memory (HBM) DRAM,” 2013.
[18] D. Jevdjic, S. Volos, and B. Falsaﬁ, “Die-Stacked DRAM Caches for
Servers,” in ISCA, 2013.
[19] N. P. Jouppi, “Improving Direct-mapped Cache Performance by the
Addition of a Small Fully-Associative Cache and Prefetch Buffers,”
in ISCA, 1990.
[20] D. Jung, S. Li, and J. Ahn, “Large Pages on Steroids: Small Ideas to
Accelerate Big Memory Applications,” IEEE CAL, vol. PP, no. 99,
pp. 1–1, 2015.
[21] B. Keeth, R. J. Baker, B. Johnson, and F. Lin, DRAM Circuit Design,
2nd ed. IEEE, 2008.
[22] C. Kim, D. Burger, and S. W. Keckler, “An Adaptive, Non-uniform
Cache Structure for Wire-delay Dominated On-chip Caches,” in
ASPLOS, 2002.
[23] D. H. Kim and S. K. Lim, “Design Quality Trade-Off Studies for 3-D
ICs Built With Sub-Micron TSVs and Future Devices,” 2012.
[24] Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu, “A Case for
Exploiting Subarray-Level Parallelism (SALP) in DRAM,” in ISCA,
2012.
[25] D. Lee et al., “Tiered-Latency DRAM: A Low Latency and Low Cost
DRAM Architecture,” in HPCA, 2013.
[26] S. Li et al., “The McPAT Framework for Multicore and Manycore
Architectures: Simultaneously Modeling Power, Area, and Timing,”
ACM TACO, vol. 10, no. 1, 2013.
[27] S. Li et al., “Architecting to Achieve a Billion Requests Per Second
Throughput on a Single Key-Value Store Server Platform,” in ISCA,
2015.
[28] H. Lim, D. Han, D. G. Andersen, and M. Kaminsky, “MICA: A
Holistic Approach to Fast In-Memory Key-Value Storage,” in NSDI,
2014.
[29] G. H. Loh and M. D. Hill, “Efﬁciently Enabling Conventional Block
Sizes for Very Large Die-stacked DRAM Caches,” in MICRO, 2011.
[30] N. Madan et al., “Optimizing Communication and Capacity in a 3D
Stacked Reconﬁgurable Cache Hierarchy,” in HPCA, 2009.
[31] Micron, “Micron 8Gb x4 DDR4 SDRAM datasheet,” https://www.
micron.com/products/dram/ddr4-sdram/#8Gb.
[32] O. Mutlu and T. Moscibroda, “Parallelism-Aware Batch Scheduling:
Enhancing both Performance and Fairness of Shared DRAM Systems,” in ISCA, 2008.
[33] Nangate, “Nangate Open Cell Library,” http://www.nangate.com/
?page id=22.
[34] S. O, Y. H. Son, N. S. Kim, and J. Ahn, “Row-Buffer Decoupling: A
Case for Low-Latency DRAM Microarchitecture,” in ISCA, 2014.
[35] R. Oh et al., “Design technologies for a 1.2 V 2.4 Gb/s/pin high
capacity DDR4 SDRAM with TSVs,” in VLSI Circuits Digest of
Technical Papers, Symposium on, 2014.
[36] J. T. Pawlowski, “Hybrid Memory Cube,” in Hot Chips, 2011.
[37] T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, “Automatically
Characterizing Large Scale Program Behavior,” in ASPLOS, 2002.
[38] W. Shin, J. Yang, J. Choi, and L.-S. Kim, “NUAT: A Non-uniform
Access Time Memory Controller,” in HPCA, 2014.
[39] K. Sohn et al., “A 1.2V 30nm 3.2Gb/s/pin 4Gb DDR4 SDRAM
with Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme,” in
ISSCC, 2012.
[40] Y. H. Son, H. Cho, Y. Ro, J. W. Lee, and J. Ahn, “SALAD: Achieving
Symmetric Access Latency with Asymmetric DRAM Architecture,”
IEEE CAL, vol. PP, no. 99, 2016.
[41] Y. H. Son, S. O, Y. Ro, J. W. Lee, and J. Ahn, “Reducing Memory
Access Latency with Asymmetric DRAM Bank Organizations,” in
ISCA, 2013.
[42] Y. H. Son et al., “Microbank: Architecting Through-Silicon
Interposer-Based Main Memory Systems,” in SC, 2014.
[43] A. N. Udipi et al., “Rethinking DRAM Design and Organization for
Energy-Constrained Multi-Cores,” in ISCA, 2010.
[44] D. H. Woo, N. H. Seong, D. L. Lewis, and H. H. S. Lee, “An
Optimized 3D Stacked Memory Architecture by Exploiting Excessive,
High-Density TSV Bandwidth,” in HPCA, 2010.
[45] S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, “The
SPLASH-2 Programs: Characterization and Methodological Considerations,” in ISCA, 1995.
[46] H. Yun, R. Mancuso, Z. P. Wu, and R. Pellizzoni, “PALLOC:
DRAM Bank-aware Memory Allocator for Performance Isolation on
Multicore Platforms,” in RTAS, 2014.
[47] T. Zhang et al., “Half-DRAM: a High-bandwidth and Low-power
DRAM Architecture from the Rethinking of Fine-grained Activation,”
in ISCA, 2014.
[48] W. Zhao and Y. Cao, “New Generation of Predictive Technology
Model for Sub-45nm Design Exploration,” in ISQED, 2006.
