{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714310243484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714310243484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 21:17:23 2024 " "Processing started: Sun Apr 28 21:17:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714310243484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714310243484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714310243484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1714310243730 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Uart uart.v(8) " "Verilog Module Declaration warning at uart.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Uart\"" {  } { { "src/uart.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/uart.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714310243778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart " "Found entity 1: Uart" {  } { { "src/uart.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714310243778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714310243778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_oscilloscope.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_oscilloscope.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_oscilloscope " "Found entity 1: FPGA_oscilloscope" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714310243778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714310243778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ms9280_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ms9280_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ms9280_drive " "Found entity 1: Ms9280_drive" {  } { { "src/Ms9280_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/Ms9280_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714310243788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714310243788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc0_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc0_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_FIFO " "Found entity 1: ADC0_FIFO" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714310243788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714310243788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc0_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc0_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_drive " "Found entity 1: ADC0_drive" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714310243788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714310243788 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrreq ADC0_drive.v(31) " "Verilog HDL Implicit Net warning at ADC0_drive.v(31): created implicit net for \"wrreq\"" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714310243788 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F_ADC_Data ADC0_drive.v(36) " "Verilog HDL Implicit Net warning at ADC0_drive.v(36): created implicit net for \"F_ADC_Data\"" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714310243788 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC0_drive.v(37) " "Verilog HDL Instantiation warning at ADC0_drive.v(37): instance has no name" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1714310243788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_oscilloscope " "Elaborating entity \"FPGA_oscilloscope\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714310243818 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "FPGA_oscilloscope " "Entity \"FPGA_oscilloscope\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1714310243818 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1714310243838 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714310243902 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 28 21:17:23 2024 " "Processing ended: Sun Apr 28 21:17:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714310243902 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714310243902 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714310243902 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714310243902 ""}
