INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chacr/OneDrive/Documents/Advanced VLSI/GIT/FIR_pipelined_3parallelized/FIR_pipelined_3parallelized.srcs/sim_1/new/tb_FIR_filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fir_filter
