c8ea251bc0ca31c452d18ea4659719293f2a7ac1
[ast] ast changes to enable top_earlgrey
diff --git a/hw/top_earlgrey/ip/ast/rtl/gen_pok.sv b/hw/top_earlgrey/ip/ast/rtl/gen_pok.sv
index b2f708b94..9cd74ab95 100644
--- a/hw/top_earlgrey/ip/ast/rtl/gen_pok.sv
+++ b/hw/top_earlgrey/ip/ast/rtl/gen_pok.sv
@@ -2,7 +2,7 @@
 // Licensed under the Apache License, Version 2.0, see LICENSE for details.
 // SPDX-License-Identifier: Apache-2.0
 //############################################################################
-// 
+//
 // *Name: gen_pok
 // *Module Description:  Generic Power OK
 //
@@ -21,21 +21,21 @@ module gen_pok #(
 );
 // synopsys translate_off
 // Behavioral Model
-logic supp_a; 
+logic supp_a;
+
 
 // The initial is needed to clear the X of the delays at the start
 // Also to force a power-up effect at the bgining.
-logic init_start; 
+logic init_start;
 
 initial begin
    init_start = 1'b1; #1;
    init_start = 1'b0;
 end
 
-always_ff @( init_start, 
-	     posedge gen_supp_a, negedge gen_supp_a ) begin
+always_ff @( init_start, posedge gen_supp_a, negedge gen_supp_a ) begin
     if ( init_start )
-       supp_a = 1'b0;
+       supp_a <= 1'b0;
     else if ( !init_start && gen_supp_a )
        supp_a <= #(POK_RDLY) gen_supp_a;
     else if ( !init_start && !gen_supp_a )