Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ra00187108/Downloads/Atividade42/divclock.vhd" in Library work.
Architecture exemplo of Entity divclock is up to date.
Compiling vhdl file "C:/Users/ra00187108/Downloads/Atividade42/contador.vhd" in Library work.
Entity <contador> compiled.
Entity <contador> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/ra00187108/Downloads/Atividade42/hex7seg.vhd" in Library work.
Architecture exemplo of Entity hex7seg is up to date.
Compiling vhdl file "C:/Users/ra00187108/Downloads/Atividade42/multiplexador.vhd" in Library work.
Architecture behavioral of Entity multiplexador is up to date.
Compiling vhdl file "C:/Users/ra00187108/Downloads/Atividade42/UC.vhd" in Library work.
Architecture unidade_controle of Entity uc is up to date.
Compiling vhdl file "C:/Users/ra00187108/Downloads/Atividade42/fd.vhd" in Library work.
Architecture behavioral of Entity fd is up to date.
Compiling vhdl file "C:/Users/ra00187108/Downloads/Atividade42/top.vhd" in Library work.
Architecture exemplo of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <exemplo>).

Analyzing hierarchy for entity <uc> in library <work> (architecture <unidade_controle>).

Analyzing hierarchy for entity <fd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <divclock> in library <work> (architecture <exemplo>).

Analyzing hierarchy for entity <contador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <hex7seg> in library <work> (architecture <exemplo>).

Analyzing hierarchy for entity <multiplexador> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <exemplo>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <uc> in library <work> (Architecture <unidade_controle>).
Entity <uc> analyzed. Unit <uc> generated.

Analyzing Entity <fd> in library <work> (Architecture <behavioral>).
Entity <fd> analyzed. Unit <fd> generated.

Analyzing Entity <divclock> in library <work> (Architecture <exemplo>).
Entity <divclock> analyzed. Unit <divclock> generated.

Analyzing Entity <contador> in library <work> (Architecture <behavioral>).
Entity <contador> analyzed. Unit <contador> generated.

Analyzing Entity <hex7seg> in library <work> (Architecture <exemplo>).
Entity <hex7seg> analyzed. Unit <hex7seg> generated.

Analyzing Entity <multiplexador> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/ra00187108/Downloads/Atividade42/multiplexador.vhd" line 44: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/ra00187108/Downloads/Atividade42/multiplexador.vhd" line 37: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <entrada0>, <entrada1>, <entrada2>, <entrada3>
Entity <multiplexador> analyzed. Unit <multiplexador> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uc>.
    Related source file is "C:/Users/ra00187108/Downloads/Atividade42/UC.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | inicial                                        |
    | Power Up State     | inicial                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <uc> synthesized.


Synthesizing Unit <divclock>.
    Related source file is "C:/Users/ra00187108/Downloads/Atividade42/divclock.vhd".
    Found 25-bit up counter for signal <IQ>.
    Found 1-bit register for signal <pivo>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divclock> synthesized.


Synthesizing Unit <contador>.
    Related source file is "C:/Users/ra00187108/Downloads/Atividade42/contador.vhd".
    Found 1-bit register for signal <RCO2>.
    Found 1-bit register for signal <RCO>.
    Found 4-bit up counter for signal <IQ1>.
    Found 4-bit up counter for signal <IQ12>.
    Found 4-bit up counter for signal <IQ2>.
    Found 4-bit up counter for signal <IQ22>.
    Summary:
	inferred   4 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <contador> synthesized.


Synthesizing Unit <hex7seg>.
    Related source file is "C:/Users/ra00187108/Downloads/Atividade42/hex7seg.vhd".
    Found 16x7-bit ROM for signal <display>.
    Summary:
	inferred   1 ROM(s).
Unit <hex7seg> synthesized.


Synthesizing Unit <multiplexador>.
    Related source file is "C:/Users/ra00187108/Downloads/Atividade42/multiplexador.vhd".
WARNING:Xst:653 - Signal <prescaler> is used but never assigned. This sourceless signal will be automatically connected to value 11000011010100000.
    Found 2-bit up counter for signal <counter>.
    Found 17-bit up counter for signal <prescaler_counter>.
    Found 1-of-4 decoder for signal <r_anodes>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Decoder(s).
Unit <multiplexador> synthesized.


Synthesizing Unit <fd>.
    Related source file is "C:/Users/ra00187108/Downloads/Atividade42/fd.vhd".
WARNING:Xst:1780 - Signal <fim> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <display> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <fd> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/ra00187108/Downloads/Atividade42/top.vhd".
WARNING:Xst:1780 - Signal <saida4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <saida3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <saida2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <saida1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Counters                                             : 7
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 3
 1-bit register                                        : 3
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <uc1/estado/FSM> on signal <estado[1:4]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 inicial        | 0001
 conta_tempo_j1 | 0010
 conta_tempo_j2 | 0100
 final          | 1000
----------------------------
WARNING:Xst:79 - Model 'fd' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'fd1'

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Counters                                             : 7
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 3
 Flip-Flops                                            : 3
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <contador> ...

Optimizing unit <multiplexador> ...

Optimizing unit <fd1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 262
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 40
#      LUT2                        : 37
#      LUT3                        : 8
#      LUT3_L                      : 2
#      LUT4                        : 55
#      LUT4_D                      : 2
#      MUXCY                       : 52
#      MUXF5                       : 13
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 66
#      FDC                         : 2
#      FDCE                        : 44
#      FDE                         : 2
#      FDP                         : 1
#      FDR                         : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 2
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       83  out of    960     8%  
 Number of Slice Flip Flops:             66  out of   1920     3%  
 Number of 4 input LUTs:                153  out of   1920     7%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of     83    19%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 48    |
fd1/div/pivo                       | NONE(fd1/cnt/RCO2)     | 18    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------+------------------------+-------+
Control Signal                            | Buffer(FF name)        | Load  |
------------------------------------------+------------------------+-------+
uc1/estado_FSM_FFd4(uc1/estado_FSM_FFd4:Q)| NONE(fd1/cnt/IQ12_0)   | 44    |
reset                                     | IBUF                   | 3     |
------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.094ns (Maximum Frequency: 164.087MHz)
   Minimum input arrival time before clock: 2.712ns
   Maximum output required time after clock: 8.653ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.094ns (frequency: 164.087MHz)
  Total number of paths / destination ports: 1487 / 92
-------------------------------------------------------------------------
Delay:               6.094ns (Levels of Logic = 8)
  Source:            fd1/div/IQ_9 (FF)
  Destination:       fd1/div/pivo (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: fd1/div/IQ_9 to fd1/div/pivo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.622  fd1/div/IQ_9 (fd1/div/IQ_9)
     LUT4:I0->O            1   0.704   0.000  fd1/div/IQ_cmp_eq0000_wg_lut<1> (fd1/div/IQ_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.464   0.000  fd1/div/IQ_cmp_eq0000_wg_cy<1> (fd1/div/IQ_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  fd1/div/IQ_cmp_eq0000_wg_cy<2> (fd1/div/IQ_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  fd1/div/IQ_cmp_eq0000_wg_cy<3> (fd1/div/IQ_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  fd1/div/IQ_cmp_eq0000_wg_cy<4> (fd1/div/IQ_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  fd1/div/IQ_cmp_eq0000_wg_cy<5> (fd1/div/IQ_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          26   0.459   1.339  fd1/div/IQ_cmp_eq0000_wg_cy<6> (fd1/div/IQ_cmp_eq0000)
     LUT2:I1->O            1   0.704   0.420  fd1/div/pivo_not00021 (fd1/div/pivo_not0002)
     FDCE:CE                   0.555          fd1/div/pivo
    ----------------------------------------
    Total                      6.094ns (3.713ns logic, 2.381ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fd1/div/pivo'
  Clock period: 4.609ns (frequency: 216.967MHz)
  Total number of paths / destination ports: 124 / 26
-------------------------------------------------------------------------
Delay:               4.609ns (Levels of Logic = 2)
  Source:            fd1/cnt/IQ22_0 (FF)
  Destination:       fd1/cnt/RCO2 (FF)
  Source Clock:      fd1/div/pivo rising
  Destination Clock: fd1/div/pivo rising

  Data Path: fd1/cnt/IQ22_0 to fd1/cnt/RCO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.591   1.136  fd1/cnt/IQ22_0 (fd1/cnt/IQ22_0)
     LUT4_D:I0->O          1   0.704   0.499  fd1/cnt/IQ22_not0001111 (fd1/cnt/N17)
     LUT2:I1->O            1   0.704   0.420  fd1/cnt/RCO2_not00011 (fd1/cnt/RCO2_not0001)
     FDCE:CE                   0.555          fd1/cnt/RCO2
    ----------------------------------------
    Total                      4.609ns (2.554ns logic, 2.055ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.712ns (Levels of Logic = 2)
  Source:            enable (PAD)
  Destination:       uc1/estado_FSM_FFd3 (FF)
  Destination Clock: clock rising

  Data Path: enable to uc1/estado_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.482  enable_IBUF (enable_IBUF)
     LUT4:I2->O            1   0.704   0.000  uc1/estado_FSM_FFd3-In (uc1/estado_FSM_FFd3-In)
     FDC:D                     0.308          uc1/estado_FSM_FFd3
    ----------------------------------------
    Total                      2.712ns (2.230ns logic, 0.482ns route)
                                       (82.2% logic, 17.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fd1/div/pivo'
  Total number of paths / destination ports: 114 / 9
-------------------------------------------------------------------------
Offset:              8.275ns (Levels of Logic = 4)
  Source:            fd1/cnt/IQ1_3 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      fd1/div/pivo rising

  Data Path: fd1/cnt/IQ1_3 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.591   0.899  fd1/cnt/IQ1_3 (fd1/cnt/IQ1_3)
     LUT2:I1->O            2   0.704   0.482  fd1/multi/sevenseg<6>14 (fd1/multi/sevenseg<5>17)
     LUT4:I2->O            1   0.704   0.499  fd1/multi/sevenseg<5>24 (fd1/multi/sevenseg<5>24)
     LUT4:I1->O            1   0.704   0.420  fd1/multi/sevenseg<5>174 (seg_5_OBUF)
     OBUF:I->O                 3.272          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                      8.275ns (5.975ns logic, 2.300ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              8.653ns (Levels of Logic = 4)
  Source:            fd1/multi/counter_1 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clock rising

  Data Path: fd1/multi/counter_1 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             20   0.591   1.277  fd1/multi/counter_1 (fd1/multi/counter_1)
     LUT2:I0->O            2   0.704   0.482  fd1/multi/sevenseg<6>14 (fd1/multi/sevenseg<5>17)
     LUT4:I2->O            1   0.704   0.499  fd1/multi/sevenseg<5>24 (fd1/multi/sevenseg<5>24)
     LUT4:I1->O            1   0.704   0.420  fd1/multi/sevenseg<5>174 (seg_5_OBUF)
     OBUF:I->O                 3.272          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                      8.653ns (5.975ns logic, 2.678ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.99 secs
 
--> 

Total memory usage is 356796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    2 (   0 filtered)

