<MODULE>
C851F38x_ADC_multiple_inputs
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<PRINTF_FLOAT>
printf_float
</PRINTF_FLOAT>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0105,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0008,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,037F,NO
</SEGMENTS>

<LOCALS>
L009069?,R_CSEG,0279,0000
L009068?,R_CSEG,0274,0000
L006018?,R_CSEG,009A,0000
L009073?,R_CSEG,02F7,0000
L009070?,R_CSEG,0280,0000
__str_10,R_CONST,0101,0000
_main_frequency_1_1_58,R_DSEG,0000,0004
L005007?,R_CSEG,0082,0000
L005004?,R_CSEG,0072,0000
L005001?,R_CSEG,0077,0000
L009019?,R_CSEG,01D0,0000
L009016?,R_CSEG,01CB,0000
L009013?,R_CSEG,01C8,0000
L009010?,R_CSEG,0162,0000
L006009?,R_CSEG,00C0,0000
L006007?,R_CSEG,00B9,0000
L006005?,R_CSEG,008E,0000
L009029?,R_CSEG,031F,0000
L009028?,R_CSEG,02FC,0000
L006001?,R_CSEG,0097,0000
L009025?,R_CSEG,028D,0000
L009023?,R_CSEG,028A,0000
L009022?,R_CSEG,0285,0000
L009037?,R_CSEG,0344,0000
L009036?,R_CSEG,0340,0000
L009034?,R_CSEG,0271,0000
L009032?,R_CSEG,013A,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0005,0000
__str_2,R_CONST,0069,0000
__str_3,R_CONST,00B2,0000
__str_4,R_CONST,00BE,0000
__str_5,R_CONST,00C7,0000
__str_6,R_CONST,00CE,0000
__str_7,R_CONST,00D9,0000
__str_8,R_CONST,00E4,0000
__str_9,R_CONST,00EF,0000
_main_phase_difference_1_58,R_DSEG,0004,0004
L009007?,R_CSEG,015D,0000
L009004?,R_CSEG,015A,0000
L009001?,R_CSEG,0137,0000
</LOCALS>

<PUBLICS>
_TIMER0_Init,R_CSEG,00C1,0000
_main,R_CSEG,00E4,0000
__c51_external_startup,R_CSEG,0000,0000
_UART0_Init,R_CSEG,00CA,0000
_SYSCLK_Init,R_CSEG,0048,0000
_Timer3us,R_CSEG,005C,0000
_PORT_Init,R_CSEG,0052,0000
_waitms,R_CSEG,0086,0000
</PUBLICS>

<EXTERNALS>
___uint2fs,any,0000,0000
___fsmul,any,0000,0000
_printf,any,0000,0000
_crt0,any,0000,0000
___sint2fs,any,0000,0000
___fsdiv,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
53 D9 BF
43 A9 02
43 B2 03
53 F3 F0
43 D6 0F
75 BB 08
75 BA 1F
75 BC F8
75 E8 80
75 D1 08
75 FF 80
75 EF 06
43 A4 10
75 E1 01
75 E2 40
75 8D 98
53 8E F4
43 8E 08
85 8D 8B
53 89 0F
43 89 20
D2 8E
75 98 52
75 82 00
22
43 A9 02
43 B2 03
75 EF 04
22
43 A4 10
75 E1 01
75 E2 40
22
AA 82
43 8E 40
75 92 E8
75 93 FF
85 92 94
85 93 95
75 91 04
7B 00
C3
EB
9A
50 rel2(L005007?;)
E5 91
30 E7 rel3(L005001?;)
53 91 7F
0B
80 rel2(L005004?;)
75 91 00
22
AA 82
AB 83
7C 00
7D 00
C3
EC
9A
ED
9B
50 rel2(L006009?;)
7E 00
BE 04 rel3(L006018?;)
50 rel2(L006007?;)
75 82 FA
C0 02
C0 03
C0 04
C0 05
C0 06
12 addr16(_Timer3us;)  
D0 06
D0 05
D0 04
D0 03
D0 02
0E
80 rel2(L006001?;)
0C
BC 00 rel3(L006005?;)
0D
80 rel2(L006005?;)
22
53 89 F0
43 89 05
C2 8C
22
75 98 10
75 8D 98
53 8E F4
43 8E 08
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
22
12 addr16(_TIMER0_Init;)  
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
74 data8(__str_4;)
C0 E0
74 data8(__str_4;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_3;)
C0 E0
74 data8(__str_3;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F4
F5 81
D2 EC
20 EC rel3(L009001?;)
74 data8(__str_5;)
C0 E0
74 data8(__str_5;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
C2 8C
75 89 01
75 8C 00
75 8A 00
20 A5 rel3(L009004?;)
30 A5 rel3(L009007?;)
D2 8C
20 A5 rel3(L009010?;)
C2 8C
AB 8C
7A 00
AC 8A
7D 00
EC
2A
FA
ED
3B
8A 82
C5 82
25 E0
C5 82
33
F5 83
12 addr16(___uint2fs;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
C0 02
C0 03
C0 04
C0 05
90 00 00
75 F0 80
74 3F
12 addr16(___fsdiv;)  
85 82 data8(_main_frequency_1_1_58;)
85 83 data8(_main_frequency_1_1_58;0x0001;+;)
85 F0 data8(_main_frequency_1_1_58;0x0002;+;)
F5 data8(_main_frequency_1_1_58;0x0003;+;)
E5 81
24 FC
F5 81
D0 05
D0 04
D0 03
D0 02
C2 8C
75 89 01
75 8C 00
75 8A 00
20 94 rel3(L009013?;)
30 94 rel3(L009016?;)
D2 8C
20 94 rel3(L009019?;)
C2 8C
AF 8C
7E 00
A8 8A
79 00
E8
2E
F5 82
E9
3F
F5 83
C0 02
C0 03
C0 04
C0 05
12 addr16(___uint2fs;)  
AE 82
AF 83
A8 F0
F9
D0 05
D0 04
D0 03
D0 02
C0 06
C0 07
C0 00
C0 01
C0 02
C0 03
C0 04
C0 05
90 00 00
75 F0 B4
74 43
12 addr16(___fsdiv;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
D0 01
D0 00
D0 07
D0 06
C0 02
C0 03
C0 04
C0 05
8E 82
8F 83
88 F0
E9
12 addr16(___fsmul;)  
85 82 data8(_main_phase_difference_1_58;)
85 83 data8(_main_phase_difference_1_58;0x0001;+;)
85 F0 data8(_main_phase_difference_1_58;0x0002;+;)
F5 data8(_main_phase_difference_1_58;0x0003;+;)
E5 81
24 FC
F5 81
C0 data8(_main_frequency_1_1_58;)
C0 data8(_main_frequency_1_1_58;0x0001;+;)
C0 data8(_main_frequency_1_1_58;0x0002;+;)
C0 data8(_main_frequency_1_1_58;0x0003;+;)
74 data8(__str_6;)
C0 E0
74 data8(__str_6;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
7E 00
BE 02 rel3(L009068?;)
40 rel2(L009069?;)
02 addr16(L009037?;)  
D2 EC
BE 00 rel3(L009070?;)
80 rel2(L009022?;)
BE 01 rel3(L009025?;)
80 rel2(L009023?;)
75 BB 0E
80 rel2(L009025?;)
75 BB 05
20 EC rel3(L009025?;)
AF BD
78 00
AA BE
E4
2F
F5 82
EA
38
F5 83
C0 06
12 addr16(___sint2fs;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
90 CC CD
75 F0 54
74 40
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
E4
C0 E0
74 C0
C0 E0
74 7F
C0 E0
74 44
C0 E0
8A 82
8B 83
8C F0
ED
12 addr16(___fsdiv;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
D0 06
BE 00 rel3(L009073?;)
80 rel2(L009028?;)
BE 01 rel3(L009036?;)
80 rel2(L009029?;)
C0 06
C0 02
C0 03
C0 04
C0 05
74 data8(__str_7;)
C0 E0
74 data8(__str_7;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
D0 06
80 rel2(L009036?;)
C0 06
C0 02
C0 03
C0 04
C0 05
74 data8(__str_8;)
C0 E0
74 data8(__str_8;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
D0 06
0E
02 addr16(L009034?;)  
C0 data8(_main_phase_difference_1_58;)
C0 data8(_main_phase_difference_1_58;0x0001;+;)
C0 data8(_main_phase_difference_1_58;0x0002;+;)
C0 data8(_main_phase_difference_1_58;0x0003;+;)
74 data8(__str_9;)
C0 E0
74 data8(__str_9;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
74 data8(__str_10;)
C0 E0
74 data8(__str_10;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
90 00 64
12 addr16(_waitms;)  
02 addr16(L009032?;)  
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
1B
5B 32 4A 
00
50 68 61 73 6F 72 20 54 65 73 74 20 50 72 6F 67 72
61 6D 
0A
41 70 70 6C 79 20 61 6E 61 6C 6F 67 20 76 6F 6C 74
61 67 65 73 20 74 6F 20 50 32 2E 30 2C 20 50 32
2E 31 2C 20 50 32 2E 
32 2C 20 61 6E 64 20 50 32 2E 33 
0A
46 69 6C 65 3A 20 25 73 
0A
43 6F 6D 70 69 6C 65 64 3A 20 25 73 2C 20 25 73 
0A
0A
00
43 3A 
5C
55 73 65 72 73 
5C
6A 65 66 66 72 65 79 6C 69 6F 75 
5C
44 65 73 6B 74 6F 70 
5C
65 6C 65 63 32 39 31 
5C
6C 61 62 35 
5C
43 38 35 31 46 33 38 78 5F 41 44 43 5F 6D 75 6C 74
69 
70 6C 65 5F 69 6E 70 75 74 73 2E 63 
00
4D 61 72 20 20 36 20 32 30 31 36 
00
31 37 3A 32 33 3A 32 30 
00
1B
5B 36 3B 31 48 
00
0D
66 3D 25 66 20 48 7A 2C 20 
00
56 30 3D 25 2E 33 66 56 2C 20 
00
56 31 3D 25 2E 33 66 56 2C 20 
00
0D
70 68 61 73 65 3D 25 66 20 64 65 67 72 65 65 73 
00
1B
5B 4B 
00
</CODE>

<CODE AT 0003>
</CODE>
