Classic Timing Analyzer report for Mips
Tue Apr 24 16:33:29 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                             ;
+------------------------------+-------+---------------+-------------+-------------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From        ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.915 ns    ; entrada[16] ; saida[18] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;             ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To        ;
+-------+-------------------+-----------------+-------------+-----------+
; N/A   ; None              ; 8.915 ns        ; entrada[16] ; saida[18] ;
; N/A   ; None              ; 8.885 ns        ; entrada[23] ; saida[25] ;
; N/A   ; None              ; 8.862 ns        ; entrada[28] ; saida[30] ;
; N/A   ; None              ; 8.860 ns        ; entrada[14] ; saida[16] ;
; N/A   ; None              ; 8.841 ns        ; entrada[20] ; saida[22] ;
; N/A   ; None              ; 8.836 ns        ; entrada[11] ; saida[13] ;
; N/A   ; None              ; 8.811 ns        ; entrada[13] ; saida[15] ;
; N/A   ; None              ; 8.803 ns        ; entrada[18] ; saida[20] ;
; N/A   ; None              ; 8.796 ns        ; entrada[25] ; saida[27] ;
; N/A   ; None              ; 8.795 ns        ; entrada[0]  ; saida[2]  ;
; N/A   ; None              ; 8.781 ns        ; entrada[19] ; saida[21] ;
; N/A   ; None              ; 8.780 ns        ; entrada[3]  ; saida[5]  ;
; N/A   ; None              ; 8.774 ns        ; entrada[17] ; saida[19] ;
; N/A   ; None              ; 8.639 ns        ; entrada[10] ; saida[12] ;
; N/A   ; None              ; 8.637 ns        ; entrada[8]  ; saida[10] ;
; N/A   ; None              ; 8.637 ns        ; entrada[1]  ; saida[3]  ;
; N/A   ; None              ; 8.120 ns        ; entrada[9]  ; saida[11] ;
; N/A   ; None              ; 8.090 ns        ; entrada[29] ; saida[31] ;
; N/A   ; None              ; 8.080 ns        ; entrada[26] ; saida[28] ;
; N/A   ; None              ; 7.980 ns        ; entrada[15] ; saida[17] ;
; N/A   ; None              ; 7.976 ns        ; entrada[2]  ; saida[4]  ;
; N/A   ; None              ; 7.966 ns        ; entrada[5]  ; saida[7]  ;
; N/A   ; None              ; 7.964 ns        ; entrada[27] ; saida[29] ;
; N/A   ; None              ; 7.936 ns        ; entrada[22] ; saida[24] ;
; N/A   ; None              ; 7.934 ns        ; entrada[7]  ; saida[9]  ;
; N/A   ; None              ; 7.920 ns        ; entrada[24] ; saida[26] ;
; N/A   ; None              ; 7.914 ns        ; entrada[12] ; saida[14] ;
; N/A   ; None              ; 7.904 ns        ; entrada[21] ; saida[23] ;
; N/A   ; None              ; 7.904 ns        ; entrada[4]  ; saida[6]  ;
; N/A   ; None              ; 7.886 ns        ; entrada[6]  ; saida[8]  ;
+-------+-------------------+-----------------+-------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 24 16:33:29 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mips -c Mips --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "entrada[16]" to destination pin "saida[18]" is 8.915 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A17; Fanout = 1; PIN Node = 'entrada[16]'
    Info: 2: + IC(5.287 ns) + CELL(2.788 ns) = 8.915 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'saida[18]'
    Info: Total cell delay = 3.628 ns ( 40.70 % )
    Info: Total interconnect delay = 5.287 ns ( 59.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Tue Apr 24 16:33:29 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


