============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.22-s033_1
  Generated on:           Dec 10 2017  11:46:41 am
  Module:                 mkReLURNS
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Summary
-------
-----------------------------------------------------------------------
            Category            Number   %   Average Toggle Saving %   
-----------------------------------------------------------------------
 RC Clock Gating Instances           2  100            0.65            
 Non-RC Clock Gating Instances       0    0            0.00            
-----------------------------------------------------------------------
 RC Gated Flip-flops                64   97            0.65            
 Non-RC Gated Flip-flops             0    0            0.00            
-----------------------------------------------------------------------
 Total Ungated Flip-flops            2    3              -             
 Register bank width too small       2  100              -             
-----------------------------------------------------------------------
 Total Flip-flops                   66  100              -             
-----------------------------------------------------------------------

