--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
ad9238_vga_test.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: adc_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: adc_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: adc_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" 
TS_sys_clk_pin *         1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3089 paths analyzed, 973 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.165ns.
--------------------------------------------------------------------------------

Paths for end point wav_display_m0/v_data_14 (SLICE_X26Y32.C2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_14 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.824ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.526 - 0.578)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y8.DOBDO0    Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X27Y26.A3      net (fanout=1)        1.748   wav_display_m0/q<0>
    SLICE_X27Y26.A       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X26Y32.C2      net (fanout=6)        1.378   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X26Y32.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT61
                                                       wav_display_m0/v_data_14
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (2.698ns logic, 3.126ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_14 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.616ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.526 - 0.578)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y8.DOBDO2    Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X27Y26.A6      net (fanout=1)        1.540   wav_display_m0/q<2>
    SLICE_X27Y26.A       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X26Y32.C2      net (fanout=6)        1.378   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X26Y32.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT61
                                                       wav_display_m0/v_data_14
    -------------------------------------------------  ---------------------------
    Total                                      5.616ns (2.698ns logic, 2.918ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/timing_gen_xy_m0/y_cnt_0 (FF)
  Destination:          wav_display_m0/v_data_14 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.194ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.526 - 0.550)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/timing_gen_xy_m0/y_cnt_0 to wav_display_m0/v_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.525   wav_display_m0/timing_gen_xy_m0/y_cnt<3>
                                                       wav_display_m0/timing_gen_xy_m0/y_cnt_0
    SLICE_X27Y26.A5      net (fanout=4)        0.693   wav_display_m0/timing_gen_xy_m0/y_cnt<0>
    SLICE_X27Y26.A       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X26Y32.C2      net (fanout=6)        1.378   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X26Y32.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT61
                                                       wav_display_m0/v_data_14
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (1.123ns logic, 2.071ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/v_data_7 (SLICE_X26Y32.B3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.732ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.526 - 0.578)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y8.DOBDO0    Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X27Y26.A3      net (fanout=1)        1.748   wav_display_m0/q<0>
    SLICE_X27Y26.A       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X26Y32.B3      net (fanout=6)        1.286   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X26Y32.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.732ns (2.698ns logic, 3.034ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.524ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.526 - 0.578)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y8.DOBDO2    Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X27Y26.A6      net (fanout=1)        1.540   wav_display_m0/q<2>
    SLICE_X27Y26.A       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X26Y32.B3      net (fanout=6)        1.286   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X26Y32.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.524ns (2.698ns logic, 2.826ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/timing_gen_xy_m0/y_cnt_0 (FF)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.102ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.526 - 0.550)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/timing_gen_xy_m0/y_cnt_0 to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.525   wav_display_m0/timing_gen_xy_m0/y_cnt<3>
                                                       wav_display_m0/timing_gen_xy_m0/y_cnt_0
    SLICE_X27Y26.A5      net (fanout=4)        0.693   wav_display_m0/timing_gen_xy_m0/y_cnt<0>
    SLICE_X27Y26.A       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X26Y32.B3      net (fanout=6)        1.286   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X26Y32.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (1.123ns logic, 1.979ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/v_data_14 (SLICE_X26Y32.C1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_14 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.710ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.526 - 0.578)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y8.DOBDO1    Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X28Y22.D3      net (fanout=2)        1.268   wav_display_m0/q<1>
    SLICE_X28Y22.DMUX    Tilo                  0.298   wav_display_m0/region_active_pos_de_AND_23_o_inv
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o125_SW2
    SLICE_X26Y32.C1      net (fanout=4)        1.705   N14
    SLICE_X26Y32.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT61
                                                       wav_display_m0/v_data_14
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (2.737ns logic, 2.973ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/region_active (FF)
  Destination:          wav_display_m0/v_data_14 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.526 - 0.556)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/region_active to wav_display_m0/v_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y27.BQ      Tcko                  0.430   wav_display_m0/region_active
                                                       wav_display_m0/region_active
    SLICE_X28Y22.D2      net (fanout=2)        0.996   wav_display_m0/region_active
    SLICE_X28Y22.DMUX    Tilo                  0.298   wav_display_m0/region_active_pos_de_AND_23_o_inv
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o125_SW2
    SLICE_X26Y32.C1      net (fanout=4)        1.705   N14
    SLICE_X26Y32.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT61
                                                       wav_display_m0/v_data_14
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (1.067ns logic, 2.701ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/timing_gen_xy_m0/y_cnt_1 (FF)
  Destination:          wav_display_m0/v_data_14 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.642ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.526 - 0.550)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/timing_gen_xy_m0/y_cnt_1 to wav_display_m0/v_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.BQ      Tcko                  0.525   wav_display_m0/timing_gen_xy_m0/y_cnt<3>
                                                       wav_display_m0/timing_gen_xy_m0/y_cnt_1
    SLICE_X28Y22.D4      net (fanout=5)        0.775   wav_display_m0/timing_gen_xy_m0/y_cnt<1>
    SLICE_X28Y22.DMUX    Tilo                  0.298   wav_display_m0/region_active_pos_de_AND_23_o_inv
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o125_SW2
    SLICE_X26Y32.C1      net (fanout=4)        1.705   N14
    SLICE_X26Y32.CLK     Tas                   0.339   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT61
                                                       wav_display_m0/v_data_14
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (1.162ns logic, 2.480ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y8.ADDRBRDADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wav_display_m0/rdaddress_8 (FF)
  Destination:          wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.123 - 0.116)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wav_display_m0/rdaddress_8 to wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y18.AQ          Tcko                  0.200   wav_display_m0/rdaddress<9>
                                                           wav_display_m0/rdaddress_8
    RAMB8_X1Y8.ADDRBRDADDR11 net (fanout=2)        0.132   wav_display_m0/rdaddress<8>
    RAMB8_X1Y8.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.266ns (0.134ns logic, 0.132ns route)
                                                           (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y8.ADDRBRDADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wav_display_m0/rdaddress_9 (FF)
  Destination:          wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.123 - 0.116)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wav_display_m0/rdaddress_9 to wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y18.BQ          Tcko                  0.200   wav_display_m0/rdaddress<9>
                                                           wav_display_m0/rdaddress_9
    RAMB8_X1Y8.ADDRBRDADDR12 net (fanout=2)        0.132   wav_display_m0/rdaddress<9>
    RAMB8_X1Y8.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.266ns (0.134ns logic, 0.132ns route)
                                                           (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y8.ADDRBRDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wav_display_m0/rdaddress_5 (FF)
  Destination:          wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.123 - 0.117)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wav_display_m0/rdaddress_5 to wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y17.BQ         Tcko                  0.200   wav_display_m0/rdaddress<7>
                                                          wav_display_m0/rdaddress_5
    RAMB8_X1Y8.ADDRBRDADDR8 net (fanout=2)        0.158   wav_display_m0/rdaddress<5>
    RAMB8_X1Y8.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.292ns (0.134ns logic, 0.158ns route)
                                                          (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y25.CLKBRDCLK
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y8.CLKBRDCLK
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: video_pll_m0/clkout1_buf/I0
  Logical resource: video_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: video_pll_m0/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_pll_m0_clkfx = PERIOD TIMEGRP "adc_pll_m0_clkfx" 
TS_sys_clk_pin * 1.3         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1588 paths analyzed, 314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.292ns.
--------------------------------------------------------------------------------

Paths for end point ad9238_sample_m1/state_FSM_FFd1 (SLICE_X25Y26.B6), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/sample_cnt_0 (FF)
  Destination:          ad9238_sample_m1/state_FSM_FFd1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.512 - 0.560)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/sample_cnt_0 to ad9238_sample_m1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.476   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/sample_cnt_0
    SLICE_X29Y46.B1      net (fanout=3)        0.722   ad9238_sample_m1/sample_cnt<0>
    SLICE_X29Y46.B       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>_SW0
    SLICE_X29Y46.A5      net (fanout=7)        0.249   N2
    SLICE_X29Y46.A       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>
    SLICE_X25Y26.B6      net (fanout=6)        1.617   ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o
    SLICE_X25Y26.CLK     Tas                   0.373   ad9238_sample_m1/state_FSM_FFd1
                                                       ad9238_sample_m1/state_FSM_FFd1-In5
                                                       ad9238_sample_m1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (1.367ns logic, 2.588ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/sample_cnt_3 (FF)
  Destination:          ad9238_sample_m1/state_FSM_FFd1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.806ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.512 - 0.560)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/sample_cnt_3 to ad9238_sample_m1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.DQ      Tcko                  0.476   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/sample_cnt_3
    SLICE_X29Y46.B3      net (fanout=3)        0.573   ad9238_sample_m1/sample_cnt<3>
    SLICE_X29Y46.B       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>_SW0
    SLICE_X29Y46.A5      net (fanout=7)        0.249   N2
    SLICE_X29Y46.A       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>
    SLICE_X25Y26.B6      net (fanout=6)        1.617   ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o
    SLICE_X25Y26.CLK     Tas                   0.373   ad9238_sample_m1/state_FSM_FFd1
                                                       ad9238_sample_m1/state_FSM_FFd1-In5
                                                       ad9238_sample_m1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (1.367ns logic, 2.439ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/sample_cnt_2 (FF)
  Destination:          ad9238_sample_m1/state_FSM_FFd1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.512 - 0.560)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/sample_cnt_2 to ad9238_sample_m1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.CQ      Tcko                  0.476   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/sample_cnt_2
    SLICE_X29Y46.B4      net (fanout=3)        0.555   ad9238_sample_m1/sample_cnt<2>
    SLICE_X29Y46.B       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>_SW0
    SLICE_X29Y46.A5      net (fanout=7)        0.249   N2
    SLICE_X29Y46.A       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>
    SLICE_X25Y26.B6      net (fanout=6)        1.617   ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o
    SLICE_X25Y26.CLK     Tas                   0.373   ad9238_sample_m1/state_FSM_FFd1
                                                       ad9238_sample_m1/state_FSM_FFd1-In5
                                                       ad9238_sample_m1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (1.367ns logic, 2.421ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point ad9238_sample_m1/sample_cnt_8 (SLICE_X28Y47.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/state_FSM_FFd2 (FF)
  Destination:          ad9238_sample_m1/sample_cnt_8 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.798ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.533 - 0.541)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/state_FSM_FFd2 to ad9238_sample_m1/sample_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.AQ      Tcko                  0.430   ad9238_sample_m1/state_FSM_FFd1
                                                       ad9238_sample_m1/state_FSM_FFd2
    SLICE_X24Y26.A5      net (fanout=3)        0.838   ad9238_sample_m1/state_FSM_FFd2
    SLICE_X24Y26.A       Tilo                  0.235   ad9238_sample_m1/adc_data_narrow_d0<3>
                                                       ad9238_sample_m1/state_state[2]_GND_10_o_equal_20_o1
    SLICE_X28Y47.CE      net (fanout=4)        1.981   ad9238_sample_m1/state[2]_GND_10_o_equal_20_o
    SLICE_X28Y47.CLK     Tceck                 0.314   ad9238_sample_m1/sample_cnt<9>
                                                       ad9238_sample_m1/sample_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.979ns logic, 2.819ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/state_FSM_FFd1 (FF)
  Destination:          ad9238_sample_m1/sample_cnt_8 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.504ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.533 - 0.541)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/state_FSM_FFd1 to ad9238_sample_m1/sample_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.BQ      Tcko                  0.430   ad9238_sample_m1/state_FSM_FFd1
                                                       ad9238_sample_m1/state_FSM_FFd1
    SLICE_X24Y26.A3      net (fanout=2)        0.544   ad9238_sample_m1/state_FSM_FFd1
    SLICE_X24Y26.A       Tilo                  0.235   ad9238_sample_m1/adc_data_narrow_d0<3>
                                                       ad9238_sample_m1/state_state[2]_GND_10_o_equal_20_o1
    SLICE_X28Y47.CE      net (fanout=4)        1.981   ad9238_sample_m1/state[2]_GND_10_o_equal_20_o
    SLICE_X28Y47.CLK     Tceck                 0.314   ad9238_sample_m1/sample_cnt<9>
                                                       ad9238_sample_m1/sample_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (0.979ns logic, 2.525ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point ad9238_sample_m1/sample_cnt_9 (SLICE_X28Y47.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/state_FSM_FFd2 (FF)
  Destination:          ad9238_sample_m1/sample_cnt_9 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.533 - 0.541)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/state_FSM_FFd2 to ad9238_sample_m1/sample_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.AQ      Tcko                  0.430   ad9238_sample_m1/state_FSM_FFd1
                                                       ad9238_sample_m1/state_FSM_FFd2
    SLICE_X24Y26.A5      net (fanout=3)        0.838   ad9238_sample_m1/state_FSM_FFd2
    SLICE_X24Y26.A       Tilo                  0.235   ad9238_sample_m1/adc_data_narrow_d0<3>
                                                       ad9238_sample_m1/state_state[2]_GND_10_o_equal_20_o1
    SLICE_X28Y47.CE      net (fanout=4)        1.981   ad9238_sample_m1/state[2]_GND_10_o_equal_20_o
    SLICE_X28Y47.CLK     Tceck                 0.271   ad9238_sample_m1/sample_cnt<9>
                                                       ad9238_sample_m1/sample_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.936ns logic, 2.819ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/state_FSM_FFd1 (FF)
  Destination:          ad9238_sample_m1/sample_cnt_9 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.461ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.533 - 0.541)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/state_FSM_FFd1 to ad9238_sample_m1/sample_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.BQ      Tcko                  0.430   ad9238_sample_m1/state_FSM_FFd1
                                                       ad9238_sample_m1/state_FSM_FFd1
    SLICE_X24Y26.A3      net (fanout=2)        0.544   ad9238_sample_m1/state_FSM_FFd1
    SLICE_X24Y26.A       Tilo                  0.235   ad9238_sample_m1/adc_data_narrow_d0<3>
                                                       ad9238_sample_m1/state_state[2]_GND_10_o_equal_20_o1
    SLICE_X28Y47.CE      net (fanout=4)        1.981   ad9238_sample_m1/state[2]_GND_10_o_equal_20_o
    SLICE_X28Y47.CLK     Tceck                 0.271   ad9238_sample_m1/sample_cnt<9>
                                                       ad9238_sample_m1/sample_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (0.936ns logic, 2.525ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_pll_m0_clkfx = PERIOD TIMEGRP "adc_pll_m0_clkfx" TS_sys_clk_pin * 1.3
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ad9238_sample_m1/adc_data_offset_6 (SLICE_X27Y15.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9238_sample_m1/adc_data_reve_6 (FF)
  Destination:          ad9238_sample_m1/adc_data_offset_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9238_sample_m1/adc_data_reve_6 to ad9238_sample_m1/adc_data_offset_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.CQ      Tcko                  0.198   ad9238_sample_m1/adc_data_reve<7>
                                                       ad9238_sample_m1/adc_data_reve_6
    SLICE_X27Y15.C5      net (fanout=1)        0.052   ad9238_sample_m1/adc_data_reve<6>
    SLICE_X27Y15.CLK     Tah         (-Th)    -0.155   ad9238_sample_m1/adc_data_reve<7>
                                                       ad9238_sample_m1/adc_data_reve<6>_rt
                                                       ad9238_sample_m1/adc_data_offset_6
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point ad9238_sample_m0/state_FSM_FFd1 (SLICE_X24Y14.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9238_sample_m0/state_FSM_FFd1 (FF)
  Destination:          ad9238_sample_m0/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9238_sample_m0/state_FSM_FFd1 to ad9238_sample_m0/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y14.DQ      Tcko                  0.200   ad9238_sample_m0/state_FSM_FFd1
                                                       ad9238_sample_m0/state_FSM_FFd1
    SLICE_X24Y14.D6      net (fanout=2)        0.026   ad9238_sample_m0/state_FSM_FFd1
    SLICE_X24Y14.CLK     Tah         (-Th)    -0.190   ad9238_sample_m0/state_FSM_FFd1
                                                       ad9238_sample_m0/state_FSM_FFd1-In5
                                                       ad9238_sample_m0/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point ad9238_sample_m1/adc_data_offset_5 (SLICE_X27Y15.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9238_sample_m1/adc_data_reve_5 (FF)
  Destination:          ad9238_sample_m1/adc_data_offset_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9238_sample_m1/adc_data_reve_5 to ad9238_sample_m1/adc_data_offset_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.BQ      Tcko                  0.198   ad9238_sample_m1/adc_data_reve<7>
                                                       ad9238_sample_m1/adc_data_reve_5
    SLICE_X27Y15.B5      net (fanout=1)        0.068   ad9238_sample_m1/adc_data_reve<5>
    SLICE_X27Y15.CLK     Tah         (-Th)    -0.155   ad9238_sample_m1/adc_data_reve<7>
                                                       ad9238_sample_m1/adc_data_reve<5>_rt
                                                       ad9238_sample_m1/adc_data_offset_5
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.353ns logic, 0.068ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_pll_m0_clkfx = PERIOD TIMEGRP "adc_pll_m0_clkfx" TS_sys_clk_pin * 1.3
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y25.CLKAWRCLK
  Clock network: ad9238_clk_ch1_OBUF
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y8.CLKAWRCLK
  Clock network: ad9238_clk_ch1_OBUF
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: adc_pll_m0/clkout1_buf/I0
  Logical resource: adc_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: adc_pll_m0/clkfx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|      8.015ns|            0|            0|            0|         4677|
| TS_video_pll_m0_clkfx         |     15.385ns|      6.165ns|          N/A|            0|            0|         3089|            0|
| TS_adc_pll_m0_clkfx           |     15.385ns|      4.292ns|          N/A|            0|            0|         1588|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.165|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4677 paths, 0 nets, and 1243 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 17 15:43:43 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



