
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.68

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srca[58] (input port clocked by clk)
Endpoint: result[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     1   12.78    0.00    0.00    3.00 ^ srca[58] (in)
                                         srca[58] (net)
                  0.00    0.00    3.00 ^ input88/A (BUF_X16)
     1   46.81    0.01    0.02    3.02 ^ input88/Z (BUF_X16)
                                         net88 (net)
                  0.04    0.03    3.05 ^ wire828/A (BUF_X8)
     1   49.51    0.01    0.03    3.08 ^ wire828/Z (BUF_X8)
                                         net828 (net)
                  0.05    0.04    3.12 ^ wire827/A (BUF_X16)
     1   60.41    0.01    0.03    3.15 ^ wire827/Z (BUF_X16)
                                         net827 (net)
                  0.06    0.05    3.20 ^ _4871_/A1 (AOI22_X4)
     1    7.51    0.01    0.02    3.22 v _4871_/ZN (AOI22_X4)
                                         _0624_ (net)
                  0.01    0.00    3.22 v _4872_/A (OAI21_X4)
     5   15.99    0.02    0.03    3.25 ^ _4872_/ZN (OAI21_X4)
                                         _0625_ (net)
                  0.02    0.00    3.25 ^ _6861_/A1 (NAND2_X1)
     1    6.29    0.01    0.02    3.27 v _6861_/ZN (NAND2_X1)
                                         _2570_ (net)
                  0.01    0.00    3.27 v _6862_/B2 (AOI21_X4)
     1   48.67    0.04    0.07    3.35 ^ _6862_/ZN (AOI21_X4)
                                         net313 (net)
                  0.06    0.04    3.39 ^ wire688/A (BUF_X8)
     1   49.62    0.01    0.03    3.42 ^ wire688/Z (BUF_X8)
                                         net688 (net)
                  0.05    0.04    3.46 ^ wire687/A (BUF_X16)
     1   55.49    0.01    0.03    3.49 ^ wire687/Z (BUF_X16)
                                         net687 (net)
                  0.06    0.04    3.53 ^ output313/A (BUF_X1)
     1    0.27    0.01    0.03    3.56 ^ output313/Z (BUF_X1)
                                         result[25] (net)
                  0.01    0.00    3.56 ^ result[25] (out)
                                  3.56   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[34] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   24.50    0.00    0.00    3.00 v is_left (in)
                                         is_left (net)
                  0.00    0.00    3.00 v input6/A (BUF_X32)
     1   60.89    0.00    0.02    3.02 v input6/Z (BUF_X32)
                                         net6 (net)
                  0.06    0.05    3.07 v wire902/A (BUF_X16)
     1   57.04    0.01    0.05    3.12 v wire902/Z (BUF_X16)
                                         net902 (net)
                  0.06    0.05    3.16 v wire901/A (BUF_X16)
     1   77.58    0.01    0.05    3.21 v wire901/Z (BUF_X16)
                                         net901 (net)
                  0.10    0.08    3.29 v wire900/A (BUF_X32)
    44  187.01    0.01    0.05    3.34 v wire900/Z (BUF_X32)
                                         net900 (net)
                  0.25    0.21    3.54 v max_length899/A (BUF_X32)
   265  809.94    0.03    0.11    3.65 v max_length899/Z (BUF_X32)
                                         net899 (net)
                  0.03    0.01    3.67 v wire898/A (BUF_X32)
   273  769.33    0.01    0.04    3.70 v wire898/Z (BUF_X32)
                                         net898 (net)
                  0.17    0.14    3.84 v _8714_/S (MUX2_X1)
     2    5.57    0.02    0.12    3.96 v _8714_/Z (MUX2_X1)
                                         _4340_ (net)
                  0.02    0.00    3.96 v _8715_/A2 (AND2_X1)
     3    8.13    0.01    0.05    4.00 v _8715_/ZN (AND2_X1)
                                         _4341_ (net)
                  0.01    0.00    4.00 v _8719_/B (MUX2_X2)
     2    8.68    0.01    0.06    4.07 v _8719_/Z (MUX2_X2)
                                         _4345_ (net)
                  0.01    0.00    4.07 v _8725_/B1 (OAI21_X4)
    14   58.00    0.07    0.09    4.16 ^ _8725_/ZN (OAI21_X4)
                                         _4351_ (net)
                  0.07    0.01    4.17 ^ _8746_/B2 (OAI221_X2)
     8   38.91    0.06    0.10    4.27 v _8746_/ZN (OAI221_X2)
                                         _4372_ (net)
                  0.06    0.00    4.27 v _8752_/C1 (AOI221_X2)
     7   29.80    0.13    0.17    4.44 ^ _8752_/ZN (AOI221_X2)
                                         _4378_ (net)
                  0.13    0.00    4.44 ^ max_cap788/A (BUF_X4)
     6   20.76    0.02    0.04    4.48 ^ max_cap788/Z (BUF_X4)
                                         net788 (net)
                  0.02    0.00    4.48 ^ max_cap787/A (BUF_X4)
     6   27.74    0.02    0.04    4.51 ^ max_cap787/Z (BUF_X4)
                                         net787 (net)
                  0.02    0.00    4.51 ^ _4964_/B2 (OAI21_X4)
     4   19.05    0.03    0.03    4.54 v _4964_/ZN (OAI21_X4)
                                         _0717_ (net)
                  0.03    0.00    4.54 v _4982_/B1 (AOI21_X4)
     9   19.35    0.04    0.05    4.59 ^ _4982_/ZN (AOI21_X4)
                                         _0735_ (net)
                  0.04    0.00    4.59 ^ _7044_/B2 (OAI22_X1)
     2    2.64    0.01    0.03    4.62 v _7044_/ZN (OAI22_X1)
                                         _2745_ (net)
                  0.01    0.00    4.62 v _7196_/A3 (OR3_X1)
     2    3.50    0.02    0.09    4.71 v _7196_/ZN (OR3_X1)
                                         _2895_ (net)
                  0.02    0.00    4.71 v _7199_/A (MUX2_X1)
     1    1.93    0.01    0.06    4.77 v _7199_/Z (MUX2_X1)
                                         _2898_ (net)
                  0.01    0.00    4.77 v _7200_/B (MUX2_X1)
     2    3.84    0.01    0.06    4.84 v _7200_/Z (MUX2_X1)
                                         _2899_ (net)
                  0.01    0.00    4.84 v _7201_/B (MUX2_X2)
     1   57.29    0.03    0.08    4.92 v _7201_/Z (MUX2_X2)
                                         net323 (net)
                  0.07    0.05    4.97 v wire661/A (BUF_X16)
     1   54.00    0.01    0.05    5.02 v wire661/Z (BUF_X16)
                                         net661 (net)
                  0.05    0.04    5.06 v wire660/A (BUF_X16)
     1   77.71    0.01    0.04    5.11 v wire660/Z (BUF_X16)
                                         net660 (net)
                  0.10    0.08    5.18 v wire659/A (BUF_X32)
     1   53.54    0.01    0.05    5.24 v wire659/Z (BUF_X32)
                                         net659 (net)
                  0.05    0.04    5.28 v output323/A (BUF_X1)
     1    1.10    0.01    0.04    5.32 v output323/Z (BUF_X1)
                                         result[34] (net)
                  0.01    0.00    5.32 v result[34] (out)
                                  5.32   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -5.32   data arrival time
-----------------------------------------------------------------------------
                                  6.68   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[34] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   24.50    0.00    0.00    3.00 v is_left (in)
                                         is_left (net)
                  0.00    0.00    3.00 v input6/A (BUF_X32)
     1   60.89    0.00    0.02    3.02 v input6/Z (BUF_X32)
                                         net6 (net)
                  0.06    0.05    3.07 v wire902/A (BUF_X16)
     1   57.04    0.01    0.05    3.12 v wire902/Z (BUF_X16)
                                         net902 (net)
                  0.06    0.05    3.16 v wire901/A (BUF_X16)
     1   77.58    0.01    0.05    3.21 v wire901/Z (BUF_X16)
                                         net901 (net)
                  0.10    0.08    3.29 v wire900/A (BUF_X32)
    44  187.01    0.01    0.05    3.34 v wire900/Z (BUF_X32)
                                         net900 (net)
                  0.25    0.21    3.54 v max_length899/A (BUF_X32)
   265  809.94    0.03    0.11    3.65 v max_length899/Z (BUF_X32)
                                         net899 (net)
                  0.03    0.01    3.67 v wire898/A (BUF_X32)
   273  769.33    0.01    0.04    3.70 v wire898/Z (BUF_X32)
                                         net898 (net)
                  0.17    0.14    3.84 v _8714_/S (MUX2_X1)
     2    5.57    0.02    0.12    3.96 v _8714_/Z (MUX2_X1)
                                         _4340_ (net)
                  0.02    0.00    3.96 v _8715_/A2 (AND2_X1)
     3    8.13    0.01    0.05    4.00 v _8715_/ZN (AND2_X1)
                                         _4341_ (net)
                  0.01    0.00    4.00 v _8719_/B (MUX2_X2)
     2    8.68    0.01    0.06    4.07 v _8719_/Z (MUX2_X2)
                                         _4345_ (net)
                  0.01    0.00    4.07 v _8725_/B1 (OAI21_X4)
    14   58.00    0.07    0.09    4.16 ^ _8725_/ZN (OAI21_X4)
                                         _4351_ (net)
                  0.07    0.01    4.17 ^ _8746_/B2 (OAI221_X2)
     8   38.91    0.06    0.10    4.27 v _8746_/ZN (OAI221_X2)
                                         _4372_ (net)
                  0.06    0.00    4.27 v _8752_/C1 (AOI221_X2)
     7   29.80    0.13    0.17    4.44 ^ _8752_/ZN (AOI221_X2)
                                         _4378_ (net)
                  0.13    0.00    4.44 ^ max_cap788/A (BUF_X4)
     6   20.76    0.02    0.04    4.48 ^ max_cap788/Z (BUF_X4)
                                         net788 (net)
                  0.02    0.00    4.48 ^ max_cap787/A (BUF_X4)
     6   27.74    0.02    0.04    4.51 ^ max_cap787/Z (BUF_X4)
                                         net787 (net)
                  0.02    0.00    4.51 ^ _4964_/B2 (OAI21_X4)
     4   19.05    0.03    0.03    4.54 v _4964_/ZN (OAI21_X4)
                                         _0717_ (net)
                  0.03    0.00    4.54 v _4982_/B1 (AOI21_X4)
     9   19.35    0.04    0.05    4.59 ^ _4982_/ZN (AOI21_X4)
                                         _0735_ (net)
                  0.04    0.00    4.59 ^ _7044_/B2 (OAI22_X1)
     2    2.64    0.01    0.03    4.62 v _7044_/ZN (OAI22_X1)
                                         _2745_ (net)
                  0.01    0.00    4.62 v _7196_/A3 (OR3_X1)
     2    3.50    0.02    0.09    4.71 v _7196_/ZN (OR3_X1)
                                         _2895_ (net)
                  0.02    0.00    4.71 v _7199_/A (MUX2_X1)
     1    1.93    0.01    0.06    4.77 v _7199_/Z (MUX2_X1)
                                         _2898_ (net)
                  0.01    0.00    4.77 v _7200_/B (MUX2_X1)
     2    3.84    0.01    0.06    4.84 v _7200_/Z (MUX2_X1)
                                         _2899_ (net)
                  0.01    0.00    4.84 v _7201_/B (MUX2_X2)
     1   57.29    0.03    0.08    4.92 v _7201_/Z (MUX2_X2)
                                         net323 (net)
                  0.07    0.05    4.97 v wire661/A (BUF_X16)
     1   54.00    0.01    0.05    5.02 v wire661/Z (BUF_X16)
                                         net661 (net)
                  0.05    0.04    5.06 v wire660/A (BUF_X16)
     1   77.71    0.01    0.04    5.11 v wire660/Z (BUF_X16)
                                         net660 (net)
                  0.10    0.08    5.18 v wire659/A (BUF_X32)
     1   53.54    0.01    0.05    5.24 v wire659/Z (BUF_X32)
                                         net659 (net)
                  0.05    0.04    5.28 v output323/A (BUF_X1)
     1    1.10    0.01    0.04    5.32 v output323/Z (BUF_X1)
                                         result[34] (net)
                  0.01    0.00    5.32 v result[34] (out)
                                  5.32   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -5.32   data arrival time
-----------------------------------------------------------------------------
                                  6.68   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_4922_/ZN                              43.87   47.19   -3.32 (VIOLATED)
_8752_/ZN                              27.62   29.80   -2.18 (VIOLATED)
_9071_/ZN                              43.87   45.48   -1.61 (VIOLATED)
_8746_/ZN                              43.87   44.67   -0.81 (VIOLATED)
_5032_/ZN                              11.48   12.27   -0.79 (VIOLATED)
_6391_/ZN                              11.48   11.84   -0.35 (VIOLATED)
_7681_/ZN                              11.48   11.68   -0.20 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.06315919011831284

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3181

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-3.3206911087036133

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
43.86899948120117

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0757

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 7

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.3218

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
6.6782

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
125.487617

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.16e-03   1.09e-03   7.16e-04   2.97e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.16e-03   1.09e-03   7.16e-04   2.97e-03 100.0%
                          39.0%      36.8%      24.1%
