=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x1 =====================
=============================================================================
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
=============================================================================
=========== Test tcgen05.ld+ld.sync.aligned.32x32b.x1 ==================
=============================================================================
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x1 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
=============================================================================
=========== Test tcgen05.st+ld+ld.sync.aligned.32x32b.x1 ==================
=============================================================================
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
=============================================================================
=========== Test fpu + tcgen05.ld+ld.sync.aligned.32x32b.x1 ==================
=============================================================================
TMEM FPU + Load[0] + Load[1] Latency: 17 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 17 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 17 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 17 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 17 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 17 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 17 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 17 clock cycles
=============================================================================
=========== Test AMMA + tcgen05.ld+ld.sync.aligned.32x32b.x1 ==================
=============================================================================
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x2 =====================
=============================================================================
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
=============================================================================
=========== Test tcgen05.ld+ld.sync.aligned.32x32b.x2 ==================
=============================================================================
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
TMEM Load[0] + Load[1] Latency: 15 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x2 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
TMEM Store[0] + Load[0] Latency: 25 clock cycles
=============================================================================
=========== Test tcgen05.st+ld+ld.sync.aligned.32x32b.x2 ==================
=============================================================================
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 27 clock cycles
=============================================================================
=========== Test fpu + tcgen05.ld+ld.sync.aligned.32x32b.x2 ==================
=============================================================================
TMEM FPU + Load[0] + Load[1] Latency: 19 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 19 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 19 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 19 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 19 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 19 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 19 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 19 clock cycles
=============================================================================
=========== Test AMMA + tcgen05.ld+ld.sync.aligned.32x32b.x2 ==================
=============================================================================
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 17 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x4 =====================
=============================================================================
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
=============================================================================
=========== Test tcgen05.ld+ld.sync.aligned.32x32b.x4 ==================
=============================================================================
TMEM Load[0] + Load[1] Latency: 17 clock cycles
TMEM Load[0] + Load[1] Latency: 17 clock cycles
TMEM Load[0] + Load[1] Latency: 17 clock cycles
TMEM Load[0] + Load[1] Latency: 17 clock cycles
TMEM Load[0] + Load[1] Latency: 17 clock cycles
TMEM Load[0] + Load[1] Latency: 17 clock cycles
TMEM Load[0] + Load[1] Latency: 17 clock cycles
TMEM Load[0] + Load[1] Latency: 17 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x4 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[0] Latency: 27 clock cycles
TMEM Store[0] + Load[0] Latency: 27 clock cycles
=============================================================================
=========== Test tcgen05.st+ld+ld.sync.aligned.32x32b.x4 ==================
=============================================================================
TMEM Store[0] + Load[1] + Load[0] Latency: 30 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 30 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 30 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 30 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 30 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 30 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 30 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 30 clock cycles
=============================================================================
=========== Test fpu + tcgen05.ld+ld.sync.aligned.32x32b.x4 ==================
=============================================================================
TMEM FPU + Load[0] + Load[1] Latency: 20 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 20 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 20 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 20 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 20 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 20 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 20 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 20 clock cycles
=============================================================================
=========== Test AMMA + tcgen05.ld+ld.sync.aligned.32x32b.x4 ==================
=============================================================================
TMEM AMMA + Load[0] + Load[1] Latency: 18 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 18 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 18 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 18 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 18 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 18 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 18 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 18 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x8 =====================
=============================================================================
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
=============================================================================
=========== Test tcgen05.ld+ld.sync.aligned.32x32b.x8 ==================
=============================================================================
TMEM Load[0] + Load[1] Latency: 21 clock cycles
TMEM Load[0] + Load[1] Latency: 21 clock cycles
TMEM Load[0] + Load[1] Latency: 21 clock cycles
TMEM Load[0] + Load[1] Latency: 21 clock cycles
TMEM Load[0] + Load[1] Latency: 21 clock cycles
TMEM Load[0] + Load[1] Latency: 21 clock cycles
TMEM Load[0] + Load[1] Latency: 21 clock cycles
TMEM Load[0] + Load[1] Latency: 21 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x8 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 31 clock cycles
TMEM Store[0] + Load[0] Latency: 31 clock cycles
TMEM Store[0] + Load[0] Latency: 31 clock cycles
TMEM Store[0] + Load[0] Latency: 31 clock cycles
TMEM Store[0] + Load[0] Latency: 31 clock cycles
TMEM Store[0] + Load[0] Latency: 31 clock cycles
TMEM Store[0] + Load[0] Latency: 31 clock cycles
TMEM Store[0] + Load[0] Latency: 31 clock cycles
=============================================================================
=========== Test tcgen05.st+ld+ld.sync.aligned.32x32b.x8 ==================
=============================================================================
TMEM Store[0] + Load[1] + Load[0] Latency: 36 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 36 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 36 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 36 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 36 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 36 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 36 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 36 clock cycles
=============================================================================
=========== Test fpu + tcgen05.ld+ld.sync.aligned.32x32b.x8 ==================
=============================================================================
TMEM FPU + Load[0] + Load[1] Latency: 30 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 34 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 34 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 36 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 30 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 36 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 36 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 36 clock cycles
=============================================================================
=========== Test AMMA + tcgen05.ld+ld.sync.aligned.32x32b.x8 ==================
=============================================================================
TMEM AMMA + Load[0] + Load[1] Latency: 22 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 22 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 22 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 22 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 22 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 22 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 22 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 22 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x16 =====================
=============================================================================
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
=============================================================================
=========== Test tcgen05.ld+ld.sync.aligned.32x32b.x16 ==================
=============================================================================
TMEM Load[0] + Load[1] Latency: 29 clock cycles
TMEM Load[0] + Load[1] Latency: 29 clock cycles
TMEM Load[0] + Load[1] Latency: 29 clock cycles
TMEM Load[0] + Load[1] Latency: 29 clock cycles
TMEM Load[0] + Load[1] Latency: 29 clock cycles
TMEM Load[0] + Load[1] Latency: 29 clock cycles
TMEM Load[0] + Load[1] Latency: 29 clock cycles
TMEM Load[0] + Load[1] Latency: 29 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x16 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 39 clock cycles
TMEM Store[0] + Load[0] Latency: 39 clock cycles
TMEM Store[0] + Load[0] Latency: 39 clock cycles
TMEM Store[0] + Load[0] Latency: 39 clock cycles
TMEM Store[0] + Load[0] Latency: 39 clock cycles
TMEM Store[0] + Load[0] Latency: 39 clock cycles
TMEM Store[0] + Load[0] Latency: 39 clock cycles
TMEM Store[0] + Load[0] Latency: 39 clock cycles
=============================================================================
=========== Test tcgen05.st+ld+ld.sync.aligned.32x32b.x16 ==================
=============================================================================
TMEM Store[0] + Load[1] + Load[0] Latency: 48 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 48 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 48 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 48 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 48 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 48 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 48 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 48 clock cycles
=============================================================================
=========== Test fpu + tcgen05.ld+ld.sync.aligned.32x32b.x16 ==================
=============================================================================
TMEM FPU + Load[0] + Load[1] Latency: 43 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 43 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 43 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 43 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 43 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 43 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 43 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 43 clock cycles
=============================================================================
=========== Test AMMA + tcgen05.ld+ld.sync.aligned.32x32b.x16 ==================
=============================================================================
TMEM AMMA + Load[0] + Load[1] Latency: 30 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 30 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 30 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 30 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 30 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 30 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 30 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 30 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x32 =====================
=============================================================================
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
=============================================================================
=========== Test tcgen05.ld+ld.sync.aligned.32x32b.x32 ==================
=============================================================================
TMEM Load[0] + Load[1] Latency: 45 clock cycles
TMEM Load[0] + Load[1] Latency: 45 clock cycles
TMEM Load[0] + Load[1] Latency: 45 clock cycles
TMEM Load[0] + Load[1] Latency: 45 clock cycles
TMEM Load[0] + Load[1] Latency: 45 clock cycles
TMEM Load[0] + Load[1] Latency: 45 clock cycles
TMEM Load[0] + Load[1] Latency: 45 clock cycles
TMEM Load[0] + Load[1] Latency: 45 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x32 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 55 clock cycles
TMEM Store[0] + Load[0] Latency: 55 clock cycles
TMEM Store[0] + Load[0] Latency: 55 clock cycles
TMEM Store[0] + Load[0] Latency: 55 clock cycles
TMEM Store[0] + Load[0] Latency: 55 clock cycles
TMEM Store[0] + Load[0] Latency: 55 clock cycles
TMEM Store[0] + Load[0] Latency: 55 clock cycles
TMEM Store[0] + Load[0] Latency: 55 clock cycles
=============================================================================
=========== Test tcgen05.st+ld+ld.sync.aligned.32x32b.x32 ==================
=============================================================================
TMEM Store[0] + Load[1] + Load[0] Latency: 72 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 72 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 72 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 72 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 72 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 72 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 72 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 72 clock cycles
=============================================================================
=========== Test fpu + tcgen05.ld+ld.sync.aligned.32x32b.x32 ==================
=============================================================================
TMEM FPU + Load[0] + Load[1] Latency: 61 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 61 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 61 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 61 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 61 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 61 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 61 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 61 clock cycles
=============================================================================
=========== Test AMMA + tcgen05.ld+ld.sync.aligned.32x32b.x32 ==================
=============================================================================
TMEM AMMA + Load[0] + Load[1] Latency: 46 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 46 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 46 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 46 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 46 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 46 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 46 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 46 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x64 =====================
=============================================================================
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
=============================================================================
=========== Test tcgen05.ld+ld.sync.aligned.32x32b.x64 ==================
=============================================================================
TMEM Load[0] + Load[1] Latency: 77 clock cycles
TMEM Load[0] + Load[1] Latency: 77 clock cycles
TMEM Load[0] + Load[1] Latency: 77 clock cycles
TMEM Load[0] + Load[1] Latency: 77 clock cycles
TMEM Load[0] + Load[1] Latency: 77 clock cycles
TMEM Load[0] + Load[1] Latency: 77 clock cycles
TMEM Load[0] + Load[1] Latency: 77 clock cycles
TMEM Load[0] + Load[1] Latency: 77 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x64 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 87 clock cycles
TMEM Store[0] + Load[0] Latency: 87 clock cycles
TMEM Store[0] + Load[0] Latency: 87 clock cycles
TMEM Store[0] + Load[0] Latency: 87 clock cycles
TMEM Store[0] + Load[0] Latency: 87 clock cycles
TMEM Store[0] + Load[0] Latency: 87 clock cycles
TMEM Store[0] + Load[0] Latency: 87 clock cycles
TMEM Store[0] + Load[0] Latency: 87 clock cycles
=============================================================================
=========== Test tcgen05.st+ld+ld.sync.aligned.32x32b.x64 ==================
=============================================================================
TMEM Store[0] + Load[1] + Load[0] Latency: 120 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 120 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 120 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 120 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 120 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 120 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 120 clock cycles
TMEM Store[0] + Load[1] + Load[0] Latency: 120 clock cycles
=============================================================================
=========== Test fpu + tcgen05.ld+ld.sync.aligned.32x32b.x64 ==================
=============================================================================
TMEM FPU + Load[0] + Load[1] Latency: 109 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 109 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 109 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 109 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 109 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 109 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 109 clock cycles
TMEM FPU + Load[0] + Load[1] Latency: 109 clock cycles
=============================================================================
=========== Test AMMA + tcgen05.ld+ld.sync.aligned.32x32b.x64 ==================
=============================================================================
TMEM AMMA + Load[0] + Load[1] Latency: 78 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 78 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 78 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 78 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 78 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 78 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 78 clock cycles
TMEM AMMA + Load[0] + Load[1] Latency: 78 clock cycles
  
  
