<dec f='llvm/build/lib/Target/PowerPC/PPCGenRegisterInfo.inc' l='167' type='147'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='32' macro='1'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='32' macro='1'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenAsmMatcher.inc' l='4336' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='20' macro='1'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='20' macro='1'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenCallingConv.inc' l='54' u='r' c='_ZN4llvm13CC_PPC32_SVR4EjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenCallingConv.inc' l='66' u='r' c='_ZN4llvm13CC_PPC32_SVR4EjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4015' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4483' u='r' c='_ZL27needStackSlotPassParametersRKN4llvm12PPCSubtargetERKNS_15SmallVectorImplINS_3ISD9OutputArgEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5717' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA10912499'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6291' u='r' c='_ZL6CC_AIXjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
