WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1253031 cumulative IPC: 3.99 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1253031 cumulative IPC: 3.99 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 4970502 heartbeat IPC: 2.012 cumulative IPC: 1.345 (Simulation time: 00 hr 01 min 45 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 3717472 cumulative IPC: 1.345 (Simulation time: 00 hr 01 min 45 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 3717472 cumulative IPC: 1.345 (Simulation time: 00 hr 01 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bzip2_183B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.345 instructions: 5000002 cycles: 3717472
CPU 0 Branch Prediction Accuracy: 88.88% MPKI: 19.43 Average ROB Occupancy at Mispredict: 33.69
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.043
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      57166 HIT:      45410 MISS:      11756
LLC LOAD         ACCESS:      24619 HIT:      18532 MISS:       6087
LLC RFO          ACCESS:      15611 HIT:       9953 MISS:       5658
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      16890 HIT:      16890 MISS:          0
LLC TRANSLATION  ACCESS:         46 HIT:         35 MISS:         11
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 612.9 cycles
cpu0_DTLB TOTAL        ACCESS:    1241382 HIT:    1214146 MISS:      27236
cpu0_DTLB LOAD         ACCESS:    1241382 HIT:    1214146 MISS:      27236
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.878 cycles
cpu0_ITLB TOTAL        ACCESS:         45 HIT:         45 MISS:          0
cpu0_ITLB LOAD         ACCESS:         45 HIT:         45 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1625964 HIT:    1514572 MISS:     111392
cpu0_L1D LOAD         ACCESS:    1271461 HIT:    1188404 MISS:      83057
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     354455 HIT:     326167 MISS:      28288
cpu0_L1D TRANSLATION  ACCESS:         48 HIT:          1 MISS:         47
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 75.21 cycles
cpu0_L1I TOTAL        ACCESS:         45 HIT:         45 MISS:          0
cpu0_L1I LOAD         ACCESS:         45 HIT:         45 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      88998 HIT:      48706 MISS:      40292
cpu0_L2C LOAD         ACCESS:      49691 HIT:      25072 MISS:      24619
cpu0_L2C RFO          ACCESS:      18053 HIT:       2442 MISS:      15611
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      21207 HIT:      21191 MISS:         16
cpu0_L2C TRANSLATION  ACCESS:         47 HIT:          1 MISS:         46
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 199.2 cycles
cpu0_STLB TOTAL        ACCESS:      18633 HIT:      18585 MISS:         48
cpu0_STLB LOAD         ACCESS:      18633 HIT:      18585 MISS:         48
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 335.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2218
  ROW_BUFFER_MISS:       9523
 AVG DBUS CONGESTED CYCLE: 3.901
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        161
  FULL:        607
