
*** Running vivado
    with args -log design_1_servo_ip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_servo_ip_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_servo_ip_0_1.tcl -notrace
Command: synth_design -top design_1_servo_ip_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3004 
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:7]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0.v:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 362.488 ; gain = 97.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_servo_ip_0_1' [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ip/design_1_servo_ip_0_1/synth/design_1_servo_ip_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'srervo_ip_v1_0' [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0.v:4]
	Parameter zeroTime bound to: 18928 - type: integer 
	Parameter refreshPeriod bound to: 2000000 - type: integer 
	Parameter scaleFactor bound to: 1000 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'srervo_ip_v1_0_S00_AXI' [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:4]
	Parameter ZERO_TIME bound to: 18928 - type: integer 
	Parameter REFRESH_PERIOD bound to: 2000000 - type: integer 
	Parameter SCALE_FACTOR bound to: 1000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:375]
WARNING: [Synth 8-567] referenced signal 'counterDuty1' should be on the sensitivity list [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:430]
WARNING: [Synth 8-567] referenced signal 'counterDuty2' should be on the sensitivity list [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:430]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:224]
WARNING: [Synth 8-3848] Net period2 in module/entity srervo_ip_v1_0_S00_AXI does not have driver. [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:428]
INFO: [Synth 8-256] done synthesizing module 'srervo_ip_v1_0_S00_AXI' (1#1) [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'srervo_ip_v1_0' (2#1) [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_servo_ip_0_1' (3#1) [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ip/design_1_servo_ip_0_1/synth/design_1_servo_ip_0_1.v:57]
WARNING: [Synth 8-3331] design srervo_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design srervo_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design srervo_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design srervo_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design srervo_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design srervo_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 392.668 ; gain = 127.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 392.668 ; gain = 127.914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 718.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 718.152 ; gain = 453.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 718.152 ; gain = 453.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 718.152 ; gain = 453.398
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:455]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:455]
WARNING: [Synth 8-6014] Unused sequential element counterPeriod1_reg was removed.  [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:461]
WARNING: [Synth 8-6014] Unused sequential element counterPeriod2_reg was removed.  [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:467]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 718.152 ; gain = 453.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 6     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module srervo_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 6     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod1_reg was removed.  [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:461]
WARNING: [Synth 8-6014] Unused sequential element inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg was removed.  [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:467]
WARNING: [Synth 8-3331] design design_1_servo_ip_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_servo_ip_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_servo_ip_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_servo_ip_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_servo_ip_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_servo_ip_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/srervo_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/srervo_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/srervo_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/srervo_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[32] )
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[0]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[1]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[2]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[3]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[4]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[5]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[6]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[7]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[8]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[9]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[10]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[11]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[12]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[13]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[14]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[15]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[16]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[17]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[18]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[19]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[20]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[21]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[22]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[23]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[24]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[25]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[26]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[27]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[28]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[29]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[30]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[31]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/counterPeriod2_reg[32]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_servo_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/srervo_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_servo_ip_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 718.152 ; gain = 453.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 719.891 ; gain = 455.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 720.188 ; gain = 455.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
INFO: [Synth 8-4765] Removing register instance (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]__0 ) from module (design_1_servo_ip_0_1) as it is equivalent to (\inst/srervo_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0] ) and driving same net [c:/Users/Anthony/Documents/ECE532/servo/servo.srcs/sources_1/bd/design_1/ipshared/1399/hdl/srervo_ip_v1_0_S00_AXI.v:127]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 740.492 ; gain = 475.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 740.492 ; gain = 475.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 740.492 ; gain = 475.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 740.492 ; gain = 475.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 740.492 ; gain = 475.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 740.492 ; gain = 475.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 740.492 ; gain = 475.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    25|
|2     |LUT1   |    53|
|3     |LUT2   |    23|
|4     |LUT3   |    15|
|5     |LUT4   |    36|
|6     |LUT5   |    32|
|7     |LUT6   |    36|
|8     |FDRE   |   202|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   423|
|2     |  inst                          |srervo_ip_v1_0         |   423|
|3     |    srervo_ip_v1_0_S00_AXI_inst |srervo_ip_v1_0_S00_AXI |   423|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 740.492 ; gain = 475.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 740.492 ; gain = 150.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 740.492 ; gain = 475.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

128 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:00 . Memory (MB): peak = 744.461 ; gain = 480.793
INFO: [Common 17-1381] The checkpoint 'C:/Users/Anthony/Documents/ECE532/servo/servo.runs/design_1_servo_ip_0_1_synth_1/design_1_servo_ip_0_1.dcp' has been generated.
