/*
 * sound/soc/codec/s5m3700x-register.h
 *
 * ALSA SoC Audio Layer - Samsung Codec Driver
 *
 * Copyright (C) 2021 Samsung Electronics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef _S5M3700X_REGISTER_H
#define _S5M3700X_REGISTER_H

/*
 * Register Map
 */

/* IRQ and Status */
#define S5M3700X_001_IRQ1						0x0001
#define S5M3700X_002_IRQ2						0x0002
#define S5M3700X_003_IRQ3						0x0003
#define S5M3700X_004_IRQ4						0x0004
#define S5M3700X_005_IRQ5						0x0005
#define S5M3700X_006_IRQ6						0x0006

#define S5M3700X_008_IRQ1M						0x0008
#define S5M3700X_009_IRQ2M						0x0009
#define S5M3700X_00A_IRQ3M						0x000A
#define S5M3700X_00B_IRQ4M						0x000B
#define S5M3700X_00C_IRQ5M						0x000C
#define S5M3700X_00D_IRQ6M						0x000D

/* Clock and Reset */
#define S5M3700X_010_CLKGATE0					0x0010
#define S5M3700X_011_CLKGATE1					0x0011
#define S5M3700X_012_CLKGATE2					0x0012
#define S5M3700X_013_CLKGATE3					0x0013
#define S5M3700X_014_RESETB0					0x0014
#define S5M3700X_015_RESETB1					0x0015
#define S5M3700X_016_CLK_MODE_SEL1				0x0016
#define S5M3700X_017_CLK_MODE_SEL2				0x0017
#define S5M3700X_018_PWAUTO_AD					0x0018
#define S5M3700X_019_PWAUTO_DA					0x0019

/* Reserved for SW Operation */
#define S5M3700X_01E_CHOP1						0x001E
#define S5M3700X_01F_CHOP2						0x001F

/* Digital Audio Interface */
#define S5M3700X_020_IF_FORM1					0x0020
#define S5M3700X_021_IF_FORM2					0x0021
#define S5M3700X_022_IF_FORM3					0x0022
#define S5M3700X_023_IF_FORM4					0x0023
#define S5M3700X_024_IF_FORM5					0x0024
#define S5M3700X_025_IF_LOOPBACK				0x0025
#define S5M3700X_026_IF_CK0						0x0026
#define S5M3700X_027_IF_CK1						0x0027
#define S5M3700X_028_IF_CK2						0x0028
#define S5M3700X_029_IF_FORM6					0x0029
#define S5M3700X_02F_DMIC_ST					0x002F

/* Recording path Digital Setting */
#define S5M3700X_030_ADC1						0x0030
#define S5M3700X_031_ADC2						0x0031
#define S5M3700X_032_ADC3						0x0032
#define S5M3700X_033_ADC4						0x0033
#define S5M3700X_034_AD_VOLL					0x0034
#define S5M3700X_035_AD_VOLR					0x0035
#define S5M3700X_036_AD_VOLC					0x0036
#define S5M3700X_037_AD_HPF						0x0037
#define S5M3700X_038_AD_TRIM1					0x0038
#define S5M3700X_039_AD_TRIM2					0x0039
#define S5M3700X_03A_AD_VOL						0x003A
#define S5M3700X_03B_AD_NS_DET0					0x003B
#define S5M3700X_03C_AD_NS_DET1					0x003C
#define S5M3700X_03D_AD_OFFSETL					0x003D
#define S5M3700X_03E_AD_OFFSETR					0x003E
#define S5M3700X_03F_AD_OFFSETC					0x003F

/* Playback path Digital Setting */
#define S5M3700X_040_PLAY_MODE					0x0040
#define S5M3700X_041_PLAY_VOLL					0x0041
#define S5M3700X_042_PLAY_VOLR					0x0042
#define S5M3700X_044_PLAY_MIX0					0x0044
#define S5M3700X_045_PLAY_MIX1					0x0045
#define S5M3700X_046_PLAY_MIX2					0x0046
#define S5M3700X_047_TRIM_DAC0					0x0047
#define S5M3700X_048_TRIM_DAC1					0x0048
#define S5M3700X_049_RSVD						0x0049
#define S5M3700X_04A_RSVD						0x004A
#define S5M3700X_04B_OFFSET_CTR					0x004B
#define S5M3700X_04C_HSYS_CP2_32				0x004C
#define S5M3700X_04D_HSYS_CP2_16				0x004D
#define S5M3700X_04E_HSYS_CP2_6					0x004E
#define S5M3700X_04F_HSYS_CP2_SIGN				0x004F

/* Adaptive Volume Control */
#define S5M3700X_050_AVC1						0x0050
#define S5M3700X_051_AVC2						0x0051
#define S5M3700X_052_AVC3						0x0052
#define S5M3700X_053_AVC4						0x0053
#define S5M3700X_054_AVC5						0x0054
#define S5M3700X_055_AVC6						0x0055
#define S5M3700X_056_AVC7						0x0056
#define S5M3700X_057_AVC8						0x0057
#define S5M3700X_058_AVC9						0x0058
#define S5M3700X_059_AVC10						0x0059
#define S5M3700X_05A_AVC11						0x005A
#define S5M3700X_05B_AVC12						0x005B
#define S5M3700X_05C_AVC13						0x005C
#define S5M3700X_05D_AVC14						0x005D
#define S5M3700X_05E_AVC15						0x005E
#define S5M3700X_05F_AVC16						0x005F

#define S5M3700X_060_AVC17						0x0060
#define S5M3700X_061_AVC18						0x0061
#define S5M3700X_062_AVC19						0x0062
#define S5M3700X_063_AVC20						0x0063
#define S5M3700X_064_AVC21						0x0064
#define S5M3700X_065_AVC22						0x0065
#define S5M3700X_066_AVC23						0x0066
#define S5M3700X_067_AVC24						0x0067
#define S5M3700X_068_AVC25						0x0068
#define S5M3700X_069_AVC26						0x0069
#define S5M3700X_06A_AVC27						0x006A
#define S5M3700X_06B_AVC28						0x006B
#define S5M3700X_06C_AVC29						0x006C
#define S5M3700X_06D_AVC30						0x006D
#define S5M3700X_06E_AVC31						0x006E
#define S5M3700X_06F_AVC32						0x006F

#define S5M3700X_070_AVC33						0x0070
#define S5M3700X_071_AVC34						0x0071
#define S5M3700X_072_AVC35						0x0072
#define S5M3700X_073_AVC36						0x0073
#define S5M3700X_074_AVC37						0x0074
#define S5M3700X_075_AVC38						0x0075
#define S5M3700X_076_AVC39						0x0076
#define S5M3700X_077_AVC40						0x0077
#define S5M3700X_078_AVC41						0x0078
#define S5M3700X_079_AVC42						0x0079
#define S5M3700X_07A_AVC43						0x007A
#define S5M3700X_07B_AVC44						0x007B
#define S5M3700X_07C_OCPCTRL0					0x007C
#define S5M3700X_07D_OCPCTRL1					0x007D
#define S5M3700X_07E_AVC45						0x007E
#define S5M3700X_07F_AVC46						0x007F

/* IRQ for LV */
#define S5M3700X_080_IRQ1						0x0080
#define S5M3700X_081_IRQ2						0x0081
#define S5M3700X_082_IRQ3						0x0082
#define S5M3700X_083_IRQ4						0x0083
#define S5M3700X_084_IRQ5						0x0084
#define S5M3700X_085_IRQ6						0x0085
#define S5M3700X_086_IRQ7						0x0086
#define S5M3700X_087_IRQ8						0x0087
#define S5M3700X_088_IRQ9						0x0088

#define S5M3700X_089_IRQ1M						0x0089
#define S5M3700X_08A_IRQ2M						0x008A
#define S5M3700X_08B_IRQ3M						0x008B
#define S5M3700X_08C_IRQ4M						0x008C
#define S5M3700X_08D_IRQ5M						0x008D
#define S5M3700X_08E_IRQ6M						0x008E
#define S5M3700X_08F_IRQA						0x008F

/* Digital DSM Control */
#define S5M3700X_093_DSM_CON1					0x0093
#define S5M3700X_094_DSM_CON2					0x0094
#define S5M3700X_095_DSM_CON3					0x0095
#define S5M3700X_096_DSM_CON4					0x0096
#define S5M3700X_097_CP2_HOLD					0x0097
#define S5M3700X_098_GPIO1_CON					0x0098
#define S5M3700X_099_GPIO2_CON					0x0099
#define S5M3700X_09A_GPIO3_CON					0x009A
#define S5M3700X_09B_DSM_MONL					0x009B
#define S5M3700X_09C_DSM_MONR					0x009C
#define S5M3700X_09D_AVC_DWA					0x009D
#define S5M3700X_09E_GPIO123_CON				0x009E

/* Auto SEQ in Detail */
#define S5M3700X_0A0_AMU_CTR_CM1				0x00A0
#define S5M3700X_0A1_AMU_CTR_CM2				0x00A1
#define S5M3700X_0A2_AMU_CTR_CM3				0x00A2
#define S5M3700X_0A3_AMU_CTR_RCV1				0x00A3
#define S5M3700X_0A4_AMU_CTR_RCV2				0x00A4
#define S5M3700X_0A5_AMU_CTR_RCV3				0x00A5
#define S5M3700X_0A6_AMU_CTR_HP1				0x00A6
#define S5M3700X_0A7_AMU_CTR_HP2				0x00A7
#define S5M3700X_0A8_AMU_CTR_HP3				0x00A8
#define S5M3700X_0A9_AMU_CTR_HP4				0x00A9
#define S5M3700X_0AA_AMU_CTR_HP5				0x00AA
#define S5M3700X_0AB_AMU_CTR_HP6				0x00AB
#define S5M3700X_0AC_AMU_CTR_HP7				0x00AC
#define S5M3700X_0AD_AMU_CTR_LINE1				0x00AD
#define S5M3700X_0AE_AMU_CTR_LINE2				0x00AE
#define S5M3700X_0AF_BST_CTR					0x00AF

#define S5M3700X_0B0_ODSEL1						0x00B0
#define S5M3700X_0B1_ODSEL2						0x00B1
#define S5M3700X_0B2_ODSEL3						0x00B2
#define S5M3700X_0B3_ODSEL4						0x00B3
#define S5M3700X_0B4_ODSEL5						0x00B4
#define S5M3700X_0B5_ODSEL6						0x00B5
#define S5M3700X_0B6_ODSEL7						0x00B6
#define S5M3700X_0B7_ODSEL8						0x00B7
#define S5M3700X_0B8_ODSEL9						0x00B8
#define S5M3700X_0B9_ODSEL10					0x00B9
#define S5M3700X_0BA_ODSEL11					0x00BA
#define S5M3700X_0BB_ODSEL12					0x00BB
#define S5M3700X_0BC_AMU_CTR_CP1				0x00BC
#define S5M3700X_0BD_AMU_CTR_CP2				0x00BD
#define S5M3700X_0BE_AMU_CTR_CP3				0x00BE

/* HMU Control */
#define S5M3700X_0C0_ACTR_JD1					0x00C0
#define S5M3700X_0C1_ACTR_JD2					0x00C1
#define S5M3700X_0C2_ACTR_JD3					0x00C2
#define S5M3700X_0C3_ACTR_JD4					0x00C3
#define S5M3700X_0C4_ACTR_JD5					0x00C4
#define S5M3700X_0C5_ACTR_MCB1					0x00C5
#define S5M3700X_0C6_ACTR_MCB2					0x00C6
#define S5M3700X_0C7_ACTR_MCB3					0x00C7
#define S5M3700X_0C8_ACTR_MCB4					0x00C8
#define S5M3700X_0C9_ACTR_MCB5					0x00C9
#define S5M3700X_0CA_ACTR_IMP1					0x00CA
#define S5M3700X_0CB_ACTR_IMP2					0x00CB
#define S5M3700X_0CC_ACTR_IMP3					0x00CC
#define S5M3700X_0CD_ACTR_IMP4					0x00CD

#define S5M3700X_0D0_DCTR_CM					0x00D0
#define S5M3700X_0D1_DCTR_TEST1					0x00D1
#define S5M3700X_0D2_DCTR_TEST2					0x00D2
#define S5M3700X_0D3_DCTR_TEST3					0x00D3
#define S5M3700X_0D4_DCTR_TEST4					0x00D4
#define S5M3700X_0D5_DCTR_TEST5					0x00D5
#define S5M3700X_0D6_DCTR_TEST6					0x00D6
#define S5M3700X_0D7_DCTR_TEST7					0x00D7
#define S5M3700X_0D8_DCTR_DBNC1					0x00D8
#define S5M3700X_0D9_DCTR_DBNC2					0x00D9
#define S5M3700X_0DA_DCTR_DBNC3					0x00DA
#define S5M3700X_0DB_DCTR_DBNC4					0x00DB
#define S5M3700X_0DC_DCTR_DBNC5					0x00DC
#define S5M3700X_0DD_DCTR_DBNC6					0x00DD
#define S5M3700X_0DE_DCTR_DLY1					0x00DE
#define S5M3700X_0DF_DCTR_DLY2					0x00DF

#define S5M3700X_0E0_DCTR_FSM1					0x00E0
#define S5M3700X_0E1_DCTR_FSM2					0x00E1
#define S5M3700X_0E2_DCTR_FSM3					0x00E2
#define S5M3700X_0E3_DCTR_FSM4					0x00E3
#define S5M3700X_0E4_DCTR_FSM5					0x00E4
#define S5M3700X_0E5_DCTR_FSM6					0x00E5
#define S5M3700X_0E6_DCTR_GP					0x00E6
#define S5M3700X_0E7_DCTR_IMP1					0x00E7
#define S5M3700X_0E8_DCTR_IMP2					0x00E8
#define S5M3700X_0E9_DCTR_IMP3					0x00E9
#define S5M3700X_0EA_DCTR_IMP4					0x00EA
#define S5M3700X_0EB_DCTR_IMP5					0x00EB
#define S5M3700X_0EC_DCTR_IMP6					0x00EC
#define S5M3700X_0ED_DCTR_IMP7					0x00ED
#define S5M3700X_0EE_ACTR_ETC1					0x00EE
#define S5M3700X_0EF_ACTR_ETC2					0x00EF

#define S5M3700X_0F0_STATUS1					0x00F0
#define S5M3700X_0F1_STATUS2					0x00F1
#define S5M3700X_0F2_STATUS3					0x00F2
#define S5M3700X_0F3_STATUS4					0x00F3
#define S5M3700X_0F4_STATUS5					0x00F4
#define S5M3700X_0F5_STATUS6					0x00F5
#define S5M3700X_0F7_STATUS8					0x00F7
#define S5M3700X_0F8_STATUS9					0x00F8
#define S5M3700X_0F9_STATUS10					0x00F9
#define S5M3700X_0FA_STATUS11					0x00FA
#define S5M3700X_0FB_STATUS12					0x00FB
#define S5M3700X_0FC_STATUS13					0x00FC
#define S5M3700X_0FD_ACTR_GP					0x00FD
#define S5M3700X_0FE_DCTR_GP1					0x00FE
#define S5M3700X_0FF_DCTR_GP2					0x00FF

/* Analog Ref */
#define S5M3700X_104_CTRL_CP					0x0104
#define S5M3700X_105_CTRL_CP2_1					0x0105
#define S5M3700X_106_CTRL_CP2_2					0x0106
#define S5M3700X_107_CTRL_CP2_3					0x0107

/* VTS-ADC Control */
#define S5M3700X_108_PD_VTS						0x0108
#define S5M3700X_109_CTRL_VTS1					0x0109
#define S5M3700X_10A_CTRL_VTS2					0x010A
#define S5M3700X_10B_CTRL_VTS3					0x010B
#define S5M3700X_10D_CTRL_VTS5					0x010D

/* Recording path Analog Setting */
#define S5M3700X_110_BST_PDB					0x0110
#define S5M3700X_111_BST1						0x0111
#define S5M3700X_112_BST2						0x0112
#define S5M3700X_113_BST3						0x0113
#define S5M3700X_114_BST4						0x0114
#define S5M3700X_115_DSM1						0x0115
#define S5M3700X_116_DSMC_1						0x0116
#define S5M3700X_117_DSM2						0x0117
#define S5M3700X_118_DSMC_2						0x0118
#define S5M3700X_119_DSM3						0x0119
#define S5M3700X_11A_DSMC3						0x011A
#define S5M3700X_11B_DSMC4						0x011B
#define S5M3700X_11C_BSTC						0x011C
#define S5M3700X_11D_BST_OP						0x011D
#define S5M3700X_11E_CTRL_MIC_I1				0x011E
#define S5M3700X_11F_CTRL_MIC_I2				0x011F
#define S5M3700X_120_CTRL_MIC_I3				0x0120
#define S5M3700X_121_CTRL_MIC_I4				0x0121
#define S5M3700X_122_BST4PN						0x0122
#define S5M3700X_124_AUTO_DWA					0x0124
#define S5M3700X_125_RSVD						0x0125

/* Playback path Analog Setting */
#define S5M3700X_130_PD_IDAC1					0x0130
#define S5M3700X_131_PD_IDAC2					0x0131
#define S5M3700X_132_PD_IDAC3					0x0132
#define S5M3700X_135_PD_IDAC4					0x0135
#define S5M3700X_138_PD_HP						0x0138
#define S5M3700X_139_PD_SURGE					0x0139
#define S5M3700X_13A_POP_HP						0x013A
#define S5M3700X_13B_OCP_HP						0x013B
#define S5M3700X_13F_HP_AVOLL					0x013F
#define S5M3700X_140_HP_AVOLR					0x0140
#define S5M3700X_142_REF_SURGE					0x0142
#define S5M3700X_143_CTRL_OVP1					0x0143
#define S5M3700X_144_EN_SURGE					0x0144
#define S5M3700X_145_CTRL_OVP2					0x0145
#define S5M3700X_149_PD_EP						0x0149
#define S5M3700X_14A_PD_LO						0x014A
#define S5M3700X_14C_EP_AVOL					0x014C
#define S5M3700X_14D_LINE_AVOL					0x014D

/* Analog Clock Control */
#define S5M3700X_150_AD_CLK0					0x0150
#define S5M3700X_151_AD_CLK1					0x0151
#define S5M3700X_152_DA_CLK						0x0152
#define S5M3700X_153_DA_CP0						0x0153
#define S5M3700X_154_DA_CP1						0x0154
#define S5M3700X_155_DA_CP2						0x0155
#define S5M3700X_156_DA_CP3						0x0156

/* Analog Read Register */
#define S5M3700X_180_READ_0						0x0180
#define S5M3700X_181_READ_1						0x0181
#define S5M3700X_182_READ_2						0x0182
#define S5M3700X_183_READ_3						0x0183
#define S5M3700X_184_READ_4						0x0184
#define S5M3700X_185_READ_5						0x0185
#define S5M3700X_186_READ_6						0x0186
#define S5M3700X_187_READ_7						0x0187
#define S5M3700X_188_READ_8						0x0188
#define S5M3700X_189_READ_9						0x0189
#define S5M3700X_18A_READ_10					0x018A
#define S5M3700X_18B_READ_11					0x018B
#define S5M3700X_18C_READ_12					0x018C
#define S5M3700X_18D_READ_13					0x018D
#define S5M3700X_18E_READ_14					0x018E
#define S5M3700X_18F_READ_15					0x018F
#define S5M3700X_190_READ_16					0x0190
#define S5M3700X_191_READ_17					0x0191
#define S5M3700X_192_READ_18					0x0192
#define S5M3700X_193_READ_19					0x0193
#define S5M3700X_194_READ_20					0x0194
#define S5M3700X_195_READ_21					0x0195

/* OTP Register for OFFSET */
#define S5M3700X_200_HP_OFFSET_L0				0x0200
#define S5M3700X_201_HP_OFFSET_L1				0x0201
#define S5M3700X_202_HP_OFFSET_L2				0x0202
#define S5M3700X_203_HP_OFFSET_L3				0x0203
#define S5M3700X_204_HP_OFFSET_L4				0x0204
#define S5M3700X_205_HP_OFFSET_L5				0x0205
#define S5M3700X_206_HP_OFFSET_L6				0x0206
#define S5M3700X_207_HP_OFFSET_L7				0x0207
#define S5M3700X_208_HP_OFFSET_L8				0x0208
#define S5M3700X_209_HP_OFFSET_L9				0x0209
#define S5M3700X_20A_HP_OFFSET_L10				0x020A
#define S5M3700X_20B_HP_OFFSET_L11				0x020B
#define S5M3700X_20C_HP_OFFSET_L12				0x020C
#define S5M3700X_20D_HP_OFFSET_L13				0x020D
#define S5M3700X_20E_HP_OFFSET_L14				0x020E
#define S5M3700X_20F_HP_OFFSET_L15				0x020F
#define S5M3700X_210_HP_OFFSET_L16				0x0210
#define S5M3700X_211_HP_OFFSET_L17				0x0211
#define S5M3700X_212_HP_OFFSET_L18				0x0212
#define S5M3700X_213_HP_OFFSET_L19				0x0213
#define S5M3700X_214_HP_OFFSET_L20				0x0214
#define S5M3700X_215_HP_OFFSET_L21				0x0215
#define S5M3700X_216_HP_OFFSET_L22				0x0216
#define S5M3700X_217_HP_OFFSET_L23				0x0217
#define S5M3700X_218_HP_OFFSET_L24				0x0218

#define S5M3700X_219_HP_OFFSET_R0				0x0219
#define S5M3700X_21A_HP_OFFSET_R1				0x021A
#define S5M3700X_21B_HP_OFFSET_R2				0x021B
#define S5M3700X_21C_HP_OFFSET_R3				0x021C
#define S5M3700X_21D_HP_OFFSET_R4				0x021D
#define S5M3700X_21E_HP_OFFSET_R5				0x021E
#define S5M3700X_21F_HP_OFFSET_R6				0x021F
#define S5M3700X_220_HP_OFFSET_R7				0x0220
#define S5M3700X_221_HP_OFFSET_R8				0x0221
#define S5M3700X_222_HP_OFFSET_R9				0x0222
#define S5M3700X_223_HP_OFFSET_R10				0x0223
#define S5M3700X_224_HP_OFFSET_R11				0x0224
#define S5M3700X_225_HP_OFFSET_R12				0x0225
#define S5M3700X_226_HP_OFFSET_R13				0x0226
#define S5M3700X_227_HP_OFFSET_R14				0x0227
#define S5M3700X_228_HP_OFFSET_R15				0x0228
#define S5M3700X_229_HP_OFFSET_R16				0x0229
#define S5M3700X_22A_HP_OFFSET_R17				0x022A
#define S5M3700X_22B_HP_OFFSET_R18				0x022B
#define S5M3700X_22C_HP_OFFSET_R19				0x022C
#define S5M3700X_22D_HP_OFFSET_R20				0x022D
#define S5M3700X_22E_HP_OFFSET_R21				0x022E
#define S5M3700X_22F_HP_OFFSET_R22				0x022F
#define S5M3700X_230_HP_OFFSET_R23				0x0230
#define S5M3700X_231_HP_OFFSET_R24				0x0231

#define S5M3700X_232_EP_OFFSET_0				0x0232
#define S5M3700X_233_EP_OFFSET_1				0x0233
#define S5M3700X_234_EP_OFFSET_2				0x0234
#define S5M3700X_235_EP_OFFSET_3				0x0235
#define S5M3700X_236_EP_OFFSET_4				0x0236
#define S5M3700X_237_EP_OFFSET_5				0x0237
#define S5M3700X_238_EP_OFFSET_6				0x0238
#define S5M3700X_239_EP_OFFSET_7				0x0239
#define S5M3700X_23A_EP_OFFSET_8				0x023A
#define S5M3700X_23B_EP_OFFSET_9				0x023B
#define S5M3700X_23C_EP_OFFSET_10				0x023C
#define S5M3700X_23D_EP_OFFSET_11				0x023D
#define S5M3700X_23E_EP_OFFSET_12				0x023E
#define S5M3700X_23F_EP_OFFSET_13				0x023F
#define S5M3700X_240_EP_OFFSET_14				0x0240
#define S5M3700X_241_EP_OFFSET_15				0x0241
#define S5M3700X_242_EP_OFFSET_16				0x0242
#define S5M3700X_243_EP_OFFSET_17				0x0243
#define S5M3700X_244_EP_OFFSET_18				0x0244
#define S5M3700X_245_EP_OFFSET_19				0x0245
#define S5M3700X_246_EP_OFFSET_20				0x0246

#define S5M3700X_247_LINE_OFFSET_0				0x0247
#define S5M3700X_248_LINE_OFFSET_1				0x0248
#define S5M3700X_249_LINE_OFFSET_2				0x0249
#define S5M3700X_24A_LINE_OFFSET_3				0x024A
#define S5M3700X_24B_LINE_OFFSET_4				0x024B
#define S5M3700X_24C_LINE_OFFSET_5				0x024C
#define S5M3700X_24D_LINE_OFFSET_6				0x024D
#define S5M3700X_24E_LINE_OFFSET_7				0x024E
#define S5M3700X_24F_LINE_OFFSET_8				0x024F
#define S5M3700X_250_LINE_OFFSET_9				0x0250
#define S5M3700X_251_LINE_OFFSET_10				0x0251
#define S5M3700X_252_LINE_OFFSET_11				0x0252
#define S5M3700X_253_LINE_OFFSET_12				0x0253
#define S5M3700X_254_LINE_OFFSET_13				0x0254
#define S5M3700X_255_LINE_OFFSET_14				0x0255
#define S5M3700X_256_LINE_OFFSET_15				0x0256
#define S5M3700X_257_LINE_OFFSET_16				0x0257
#define S5M3700X_258_LINE_OFFSET_17				0x0258
#define S5M3700X_259_LINE_OFFSET_18				0x0259
#define S5M3700X_25A_LINE_OFFSET_19				0x025A
#define S5M3700X_25B_LINE_OFFSET_20				0x025B

#define S5M3700X_25C_HPLOFF_S_0					0x025C
#define S5M3700X_25D_HPLOFF_S_1					0x025D
#define S5M3700X_25E_HPLOFF_S_2					0x025E
#define S5M3700X_25F_HPLOFF_S_3					0x025F
#define S5M3700X_260_HPROFF_S_0					0x0260
#define S5M3700X_261_HPROFF_S_1					0x0261
#define S5M3700X_262_HPROFF_S_2					0x0262
#define S5M3700X_263_HPROFF_S_3					0x0263
#define S5M3700X_264_EPOFF_S_0					0x0264
#define S5M3700X_265_EPOFF_S_1					0x0265
#define S5M3700X_266_EPOFF_S_2					0x0266
#define S5M3700X_267_LINEOFF_S_0				0x0267
#define S5M3700X_268_LINEOFF_S_1				0x0268
#define S5M3700X_269_LINEOFF_S_2				0x0269

#define S5M3700X_26A_HPL_OFFMSK_S_0				0x026A
#define S5M3700X_26B_HPL_OFFMSK_S_1				0x026B
#define S5M3700X_26C_HPL_OFFMSK_S_2				0x026C
#define S5M3700X_26D_HPL_OFFMSK_S_3				0x026D
#define S5M3700X_26E_HPR_OFFMSK_S_0				0x026E
#define S5M3700X_26F_HPR_OFFMSK_S_1				0x026F
#define S5M3700X_270_HPR_OFFMSK_S_2				0x0270
#define S5M3700X_271_HPR_OFFMSK_S_3				0x0271
#define S5M3700X_272_EP_OFFMSK_S_0				0x0272
#define S5M3700X_273_EP_OFFMSK_S_1				0x0273
#define S5M3700X_274_EP_OFFMSK_S_2				0x0274
#define S5M3700X_275_LINE_OFFMSK_S_0			0x0275
#define S5M3700X_276_LINE_OFFMSK_S_1			0x0276
#define S5M3700X_277_LINE_OFFMSK_S_2			0x0277

#define S5M3700X_288_IDAC3_OTP					0x0288
#define S5M3700X_289_IDAC4_OTP					0x0289
#define S5M3700X_28A_IDAC5_OTP					0x028A

/* OTP Register for Analog */
#define S5M3700X_2A6_DSM_OFFSETC				0x02A6
#define S5M3700X_2A7_DSM_OFFSET_RANGEC			0x02A7
#define S5M3700X_2A8_CTRL_DAC1					0x02A8
#define S5M3700X_2A9_CTRL_DAC2					0x02A9
#define S5M3700X_2AA_CTRL_DAC3					0x02AA
#define S5M3700X_2AB_CTRL_ADC1					0x02AB
#define S5M3700X_2AC_CTRL_ADC2					0x02AC
#define S5M3700X_2AD_CTRL_ADC3					0x02AD
#define S5M3700X_2AE_HP_DSML					0x02AE
#define S5M3700X_2AF_HP_DSMR					0x02AF
#define S5M3700X_2B0_DSM_OFFSETL				0x02B0
#define S5M3700X_2B1_DSM_OFFSETR				0x02B1
#define S5M3700X_2B2_DSM_OFFSET_RANGE			0x02B2
#define S5M3700X_2B3_CTRL_IHP					0x02B3
#define S5M3700X_2B4_CTRL_HP0					0x02B4
#define S5M3700X_2B5_CTRL_HP1					0x02B5
#define S5M3700X_2B6_CTRL_HP2					0x02B6
#define S5M3700X_2B7_CTRL_EP0					0x02B7
#define S5M3700X_2B8_CTRL_EP1					0x02B8
#define S5M3700X_2B9_CTRL_EP2					0x02B9
#define S5M3700X_2BA_CTRL_LN0					0x02BA
#define S5M3700X_2BB_CTRL_LN1					0x02BB
#define S5M3700X_2BE_IDAC0_OTP					0x02BE
#define S5M3700X_2BF_IDAC1_OTP					0x02BF
#define S5M3700X_2C0_IDAC2_OTP					0x02C0
#define S5M3700X_2C0_EP_DSML					0x02C1
#define S5M3700X_2C0_EP_DSMR					0x02C2

/* OTP Register for CP2 */
#define S5M3700X_2C3_CP2_TH1_32					0x02C3
#define S5M3700X_2C4_CP2_TH2_32					0x02C4
#define S5M3700X_2C5_CP2_TH3_32					0x02C5
#define S5M3700X_2C6_CP2_TH1_16					0x02C6
#define S5M3700X_2C7_CP2_TH2_16					0x02C7
#define S5M3700X_2C8_CP2_TH3_16					0x02C8
#define S5M3700X_2C9_CP2_TH1_06					0x02C9
#define S5M3700X_2CA_CP2_TH2_06					0x02CA
#define S5M3700X_2CB_CP2_TH3_06					0x02CB

/* OTP Register for Jack */
#define S5M3700X_2D0_JACK_OTP00					0x02D0
#define S5M3700X_2D1_JACK_OTP01					0x02D1
#define S5M3700X_2D2_JACK_OTP02					0x02D2
#define S5M3700X_2D3_JACK_OTP03					0x02D3
#define S5M3700X_2D4_JACK_OTP04					0x02D4
#define S5M3700X_2D5_JACK_OTP05					0x02D5
#define S5M3700X_2D6_JACK_OTP06					0x02D6
#define S5M3700X_2D7_JACK_OTP07					0x02D7
#define S5M3700X_2D8_JACK_OTP08					0x02D8
#define S5M3700X_2D9_JACK_OTP09					0x02D9
#define S5M3700X_2DA_JACK_OTP0A					0x02DA
#define S5M3700X_2DB_JACK_OTP0B					0x02DB
#define S5M3700X_2DC_JACK_OTP0C					0x02DC
#define S5M3700X_2DD_JACK_OTP0D					0x02DD
#define S5M3700X_2DE_JACK_OTP0E					0x02DE
#define S5M3700X_2DF_JACK_OTP0F					0x02DF
#define S5M3700X_2E0_JACK_OTP10					0x02E0
#define S5M3700X_2E1_JACK_OTP11					0x02E1
#define S5M3700X_2E2_JACK_OTP12					0x02E2
#define S5M3700X_2E3_JACK_OTP13					0x02E3
#define S5M3700X_2E4_JACK_OTP14					0x02E4
#define S5M3700X_2E5_JACK_OTP15					0x02E5
#define S5M3700X_2E6_JACK_OTP16					0x02E6
#define S5M3700X_2E7_JACK_OTP17					0x02E7
#define S5M3700X_2E8_JACK_OTP18					0x02E8

#define S5M3700X_2E8_RSVD						0x02E9
#define S5M3700X_2EA_RSVD						0x02EA
#define S5M3700X_2EB_RSVD						0x02EB
#define S5M3700X_2EC_RSVD						0x02EC
#define S5M3700X_2ED_RSVD						0x02ED
#define S5M3700X_2EE_RSVD						0x02EE
#define S5M3700X_2EF_RSVD						0x02EF
#define S5M3700X_2F0_RSVD						0x02F0

/* MV register */
#define S5M3700X_300_MV_OTP1					0x0300
#define S5M3700X_301_MV_OTP2					0x0301
#define S5M3700X_302_MV_OTP3					0x0302
#define S5M3700X_303_MV_OTP4					0x0303
#define S5M3700X_304_MV_ACTR1					0x0304
#define S5M3700X_305_MV_ACTR2					0x0305
#define S5M3700X_306_CHIP_ID					0x0306
#define S5M3700X_307_LV_DCTR					0x0307
#define S5M3700X_308_COM_OTP_TEST				0x0308
#define S5M3700X_309_COM_OTP_ADRL				0x0309
#define S5M3700X_30A_COM_OTP_ADRH				0x030A
#define S5M3700X_30B_COM_OTP_DATA				0x030B

/*
 * Helper macros for creating bitmasks
 */
#define MASK(width, shift)	(((0x1 << (width)) - 1) << shift)

/* S5M3700X_001_IRQ1 */
#define ST_JO_R									BIT(7)
#define ST_C_JI_R								BIT(6)
#define ST_S_JI_R								BIT(5)
#define ST_S_JI_TIMO_R							BIT(4)
#define ST_DEC_WTP_R							BIT(3)
#define ST_WT_JI_R								BIT(2)
#define ST_WT_JO_R								BIT(1)
#define ST_IMP_CHK_DONE_R						BIT(0)

/* S5M3700X_002_IRQ2 */
#define ST_DEC_POLE_R							BIT(7)
#define ST_3POLE_R								BIT(6)
#define ST_3POLE_ANT_R							BIT(5)
#define ST_ETC_R								BIT(4)
#define ST_4POLE_R								BIT(3)
#define ST_DEC_BTN_R							BIT(2)
#define GP_AVG_DONE_R							BIT(1)
#define GPADC_EOC_R								BIT(0)

/* S5M3700X_003_IRQ3 */
#define JACK_DET_R								BIT(4)
#define ANT_MDET_R								BIT(3)
#define ANT_LDET_R								BIT(1)
#define BTN_DET_R								BIT(0)

/* S5M3700X_004_IRQ4 */
#define JACK_DET_F								BIT(4)
#define ANT_MDET_F								BIT(3)
#define ANT_LDET_F								BIT(1)
#define BTN_DET_F								BIT(0)

/* S5M3700X_005_IRQ5 */
#define VTS1_SEQ_R								BIT(6)
#define VTS2_SEQ_R								BIT(5)
#define OCP_STAT_IRQ_R							BIT(4)
#define ASEQ_STAT_IRQ_R							BIT(3)
#define I2S_ERR_IRQ_R							BIT(2)
#define NOISE_IRQ_R								BIT(1)
#define ANA_IRQ_R								BIT(0)

/* S5M3700X_006_IRQ6 */
#define VTS1_SEQ_F								BIT(6)
#define VTS2_SEQ_F								BIT(5)
#define OCP_STAT_IRQ_F							BIT(4)
#define ASEQ_STAT_IRQ_F							BIT(3)
#define I2S_ERR_IRQ_F							BIT(2)
#define NOISE_IRQ_F								BIT(1)
#define ANA_IRQ_F								BIT(0)

/* S5M3700X_008_IRQ1M */
#define ST_JO_R_M								BIT(7)
#define ST_C_JI_R_M								BIT(6)
#define ST_S_JI_R_M								BIT(5)
#define ST_S_JI_TIMO_R_M						BIT(4)
#define ST_DEC_WTP_R_M							BIT(3)
#define ST_WT_JI_R_M							BIT(2)
#define ST_WT_JO_R_M							BIT(1)
#define ST_IMP_CHK_DONE_R_M						BIT(0)

/* S5M3700X_009_IRQ2M */
#define ST_DEC_POLE_R_M							BIT(7)
#define ST_3POLE_R_M							BIT(6)
#define ST_3POLE_ANT_R_M						BIT(5)
#define ST_ETC_R_M								BIT(4)
#define ST_4POLE_R_M							BIT(3)
#define ST_DEC_BTN_R_M							BIT(2)
#define GP_AVG_DONE_R_M							BIT(1)
#define GPADC_EOC_R_M							BIT(0)

/* S5M3700X_00A_IRQ3M */
#define JACK_DET_R_M							BIT(4)
#define ANT_MDET_R_M							BIT(3)
#define ANT_LDET_R_M							BIT(1)
#define BTN_DET_R_M								BIT(0)

/* S5M3700X_00B_IRQ4M */
#define JACK_DET_F_M							BIT(4)
#define ANT_MDET_F_M							BIT(3)
#define ANT_LDET_F_M							BIT(1)
#define BTN_DET_F_M								BIT(0)

/* S5M3700X_00C_IRQ5M */
#define VTS1_SEQ_R_M							BIT(6)
#define VTS2_SEQ_R_M							BIT(5)
#define OCP_STAT_IRQ_R_M						BIT(4)
#define ASEQ_STAT_IRQ_R_M						BIT(3)
#define I2S_ERR_IRQ_R_M							BIT(2)
#define NOISE_IRQ_R_M							BIT(1)
#define ANA_IRQ_R_M								BIT(0)

/* S5M3700X_00D_IRQ6M */
#define VTS1_SEQ_F_M							BIT(6)
#define VTS2_SEQ_F_M							BIT(5)
#define OCP_STAT_IRQ_F_M						BIT(4)
#define ASEQ_STAT_IRQ_F_M						BIT(3)
#define I2S_ERR_IRQ_F_M							BIT(2)
#define NOISE_IRQ_F_M							BIT(1)
#define ANA_IRQ_F_M								BIT(0)

/* S5M3700X_010_CLKGATE0 */
#define OVP_CLK_GATE_SHIFT						6
#define OVP_CLK_GATE_MASK						BIT(OVP_CLK_GATE_SHIFT)

#define SEQ_CLK_GATE_SHIFT						5
#define SEQ_CLK_GATE_MASK						BIT(SEQ_CLK_GATE_SHIFT)

#define AVC_CLK_GATE_SHIFT						4
#define AVC_CLK_GATE_MASK						BIT(AVC_CLK_GATE_SHIFT)

#define DMIC_CLK1_GATE_SHIFT					3
#define DMIC_CLK1_GATE_MASK						BIT(DMIC_CLK1_GATE_SHIFT)

#define ADC_CLK_GATE_SHIFT						2
#define ADC_CLK_GATE_MASK						BIT(ADC_CLK_GATE_SHIFT)

#define DAC_CLK_GATE_SHIFT						1
#define DAC_CLK_GATE_MASK						BIT(DAC_CLK_GATE_SHIFT)

#define COM_CLK_GATE_SHIFT						0
#define COM_CLK_GATE_MASK						BIT(COM_CLK_GATE_SHIFT)

/* S5M3700X_011_CLKGATE1 */
#define DMIC_CLK2_GATE_SHIFT					3
#define DMIC_CLK2_GATE_MASK						BIT(DMIC_CLK2_GATE_SHIFT)

#define DAC_CIC_TEMP_SHIFT						2
#define DAC_CIC_TEMP_MASK						BIT(DAC_CIC_TEMP_SHIFT)

#define DAC_CIC_CGLR_SHIFT						1
#define DAC_CIC_CGLR_MASK						BIT(DAC_CIC_CGLR_SHIFT)

#define DAC_CIC_CGC_SHIFT						0
#define DAC_CIC_CGC_MASK						BIT(DAC_CIC_CGC_SHIFT)

/* S5M3700X_012_CLKGATE2 */
#define CED_CLK_GATE_SHIFT						5
#define CED_CLK_GATE_MASK						BIT(CED_CLK_GATE_SHIFT)

#define VTS_CLK_GATE_SHIFT						4
#define VTS_CLK_GATE_MASK						BIT(VTS_CLK_GATE_SHIFT)

#define ADC_CIC_CGL_SHIFT						2
#define ADC_CIC_CGL_MASK						BIT(ADC_CIC_CGL_SHIFT)

#define ADC_CIC_CGR_SHIFT						1
#define ADC_CIC_CGR_MASK						BIT(ADC_CIC_CGR_SHIFT)

#define ADC_CIC_CGC_SHIFT						0
#define ADC_CIC_CGC_MASK						BIT(ADC_CIC_CGC_SHIFT)

/* S5M3700X_014_RESETB0 */
#define AVC_RESETB_SHIFT						7
#define AVC_RESETB_MASK							BIT(AVC_RESETB_SHIFT)

#define ENOF_RESETDAC_SHIFT						6
#define ENOF_RESETDAC_MASK						BIT(ENOF_RESETDAC_SHIFT)

#define RSTB_ADC_SHIFT							5
#define RSTB_ADC_MASK							BIT(RSTB_ADC_SHIFT)

#define RSTB_DAC_DSM_SHIFT						4
#define RSTB_DAC_DSM_MASK						BIT(RSTB_DAC_DSM_SHIFT)

#define ADC_RESETB_SHIFT						3
#define ADC_RESETB_MASK							BIT(ADC_RESETB_SHIFT)

#define DAC_RESETB_SHIFT						2
#define DAC_RESETB_MASK							BIT(DAC_RESETB_SHIFT)

#define CORE_RESETB_SHIFT						1
#define CORE_RESETB_MASK						BIT(CORE_RESETB_SHIFT)

#define SYSTEM_RESETB_SHIFT						0
#define SYSTEM_RESETB_MASK						BIT(SYSTEM_RESETB_SHIFT)

/* S5M3700X_015_RESETB1 */
#define RSTB_DAC_DSM_C_SHIFT					1
#define RSTB_DAC_DSM_C_MASK						BIT(RSTB_DAC_DSM_C_SHIFT)

#define VTS_RESETB_SHIFT						0
#define VTS_RESETB_MASK							BIT(VTS_RESETB_SHIFT)

/* S5M3700X_016_CLK_MODE_SEL1 */
#define ADC_FSEL_SHIFT							4
#define ADC_FSEL_WIDTH							2
#define ADC_FSEL_MASK							MASK(ADC_FSEL_WIDTH, ADC_FSEL_SHIFT)

#define ADC_MODE_STEREO							0
#define ADC_MODE_TRIPLE							1
#define ADC_MODE_MONO							2
#define ADC_MODE_NONE							3

#define DAC_DSEL_SHIFT							2
#define DAC_DSEL_WIDTH							2
#define DAC_DSEL_MASK							MASK(DAC_DSEL_WIDTH, DAC_DSEL_SHIFT)

#define DAC_FSEL_SHIFT							1
#define DAC_FSEL_MASK							BIT(DAC_FSEL_SHIFT)

#define AVC_CLK_SEL_SHIFT						0
#define AVC_CLK_SEL_MASK						BIT(AVC_CLK_SEL_SHIFT)

/* S5M3700X_018_PWAUTO_AD */
#define APW_VTS1_SHIFT							5
#define APW_VTS1_MASK							BIT(APW_VTS1_SHIFT)

#define APW_VTS2_SHIFT							4
#define APW_VTS2_MASK							BIT(APW_VTS2_SHIFT)

#define APW_MIC1L_SHIFT							3
#define APW_MIC1L_MASK							BIT(APW_MIC1L_SHIFT)

#define APW_MIC2C_SHIFT							2
#define APW_MIC2C_MASK							BIT(APW_MIC2C_SHIFT)

#define APW_MIC3R_SHIFT							1
#define APW_MIC3R_MASK							BIT(APW_MIC3R_SHIFT)

#define APW_MIC4R_SHIFT							0
#define APW_MIC4R_MASK							BIT(APW_MIC4R_SHIFT)

/* S5M3700X_019_PWAUTO_DA */
#define APW_LINE_SHIFT							2
#define APW_LINE_MASK							BIT(APW_LINE_SHIFT)

#define APW_HP_SHIFT							1
#define APW_HP_MASK								BIT(APW_HP_SHIFT)

#define APW_RCV_SHIFT							0
#define APW_RCV_MASK							BIT(APW_RCV_SHIFT)

/* S5M3700X_01E_CHOP1 */
#define HP_ON_SHIFT								7
#define HP_ON_MASK								BIT(HP_ON_SHIFT)

#define EP_ON_SHIFT								6
#define EP_ON_MASK								BIT(EP_ON_SHIFT)

#define DAC_ON_SHIFT							6
#define DAC_ON_WIDTH							2
#define DAC_ON_MASK								MASK(DAC_ON_WIDTH, DAC_ON_SHIFT)

#define DMIC2_ON_SHIFT							5
#define DMIC2_ON_MASK							BIT(DMIC2_ON_SHIFT)

#define DMIC1_ON_SHIFT							4
#define DMIC1_ON_MASK							BIT(DMIC1_ON_SHIFT)

#define DMIC_ON_SHIFT							4
#define DMIC_ON_WIDTH							2
#define DMIC_ON_MASK							MASK(DMIC_ON_WIDTH, DMIC_ON_SHIFT)

#define MIC4_ON_SHIFT							3
#define MIC4_ON_MASK							BIT(MIC4_ON_SHIFT)

#define MIC3_ON_SHIFT							2
#define MIC3_ON_MASK							BIT(MIC3_ON_SHIFT)

#define MIC2_ON_SHIFT							1
#define MIC2_ON_MASK							BIT(MIC2_ON_SHIFT)

#define MIC1_ON_SHIFT							0
#define MIC1_ON_MASK							BIT(MIC1_ON_SHIFT)

#define AMIC_ON_SHIFT							0
#define AMIC_ON_WIDTH							4
#define AMIC_ON_MASK							MASK(AMIC_ON_WIDTH, AMIC_ON_SHIFT)

#define AMIC_ZERO								0
#define AMIC_MONO								1
#define AMIC_STEREO								2
#define AMIC_TRIPLE								3

/* S5M3700X_01F_CHOP2 */
#define LINE_ON_SHIFT							0
#define LINE_ON_MASK							BIT(LINE_ON_SHIFT)

/* S5M3700X_020_IF_FORM1 */
#define I2S_DF_SHIFT							4
#define I2S_DF_WIDTH							3
#define I2S_DF_MASK								MASK(I2S_DF_WIDTH, I2S_DF_SHIFT)

#define BCK_POL_SHIFT							1
#define BCK_POL_MASK							BIT(BCK_POL_SHIFT)

#define LRCK_POL_SHIFT							0
#define LRCK_POL_MASK							BIT(LRCK_POL_SHIFT)

/* S5M3700X_021_IF_FORM2 */
#define I2S_DL_SHIFT							0
#define I2S_DL_WIDTH							6
#define I2S_DL_MASK								MASK(I2S_DL_WIDTH, I2S_DL_SHIFT)

#define I2S_DL_16								0x10
#define I2S_DL_20								0x14
#define I2S_DL_24								0x18
#define I2S_DL_32								0x20

/* S5M3700X_022_IF_FORM3 */
#define I2S_XFS_SHIFT							0
#define I2S_XFS_WIDTH							8
#define I2S_XFS_MASK							MASK(I2S_XFS_WIDTH, I2S_XFS_SHIFT)

#define I2S_XFS_32								0x20
#define I2S_XFS_48								0x30
#define I2S_XFS_64								0x40
#define I2S_XFS_96								0x60
#define I2S_XFS_128								0x80

/* S5M3700X_023_IF_FORM4 */
#define SEL_ADC3_SHIFT							6
#define SEL_ADC3_WIDTH							2
#define SEL_ADC3_MASK							MASK(SEL_ADC3_WIDTH, SEL_ADC3_SHIFT)

#define SEL_ADC2_SHIFT							4
#define SEL_ADC2_WIDTH							2
#define SEL_ADC2_MASK							MASK(SEL_ADC2_WIDTH, SEL_ADC2_SHIFT)

#define SEL_ADC1_SHIFT							2
#define SEL_ADC1_WIDTH							2
#define SEL_ADC1_MASK							MASK(SEL_ADC1_WIDTH, SEL_ADC1_SHIFT)

#define SEL_ADC0_SHIFT							0
#define SEL_ADC0_WIDTH							2
#define SEL_ADC0_MASK							MASK(SEL_ADC0_WIDTH, SEL_ADC0_SHIFT)

/* S5M3700X_024_IF_FORM5 */
#define SDIN_TIE0_SHIFT							7
#define SDIN_TIE0_MASK							BIT(SDIN_TIE0_SHIFT)

#define SDOUT_TIE0_SHIFT						6
#define SDOUT_TIE0_MASK							BIT(SDOUT_TIE0_SHIFT)

#define SEL_DAC1_SHIFT							4
#define SEL_DAC1_WIDTH							2
#define SEL_DAC1_MASK							MASK(SEL_DAC1_WIDTH, SEL_DAC1_SHIFT)

#define SEL_DAC0_SHIFT							0
#define SEL_DAC0_WIDTH							2
#define SEL_DAC0_MASK							MASK(SEL_DAC0_WIDTH, SEL_DAC0_SHIFT)

/* S5M3700X_029_IF_FORM6 */
#define ADC_OUT_FORMAT_SEL_SHIFT				0
#define ADC_OUT_FORMAT_SEL_WIDTH				3
#define ADC_OUT_FORMAT_SEL_MASK					MASK(ADC_OUT_FORMAT_SEL_WIDTH, ADC_OUT_FORMAT_SEL_SHIFT)

#define ADC_FM_48K_AT_48K			0
#define ADC_FM_192K_AT_192K			1
#define ADC_FM_48K_ZP_AT_192K		2
#define ADC_FM_48K_4COPY_AT_192K	3
#define ADC_FM_192K_ZP_AT_384K		4
#define ADC_FM_192K_2COPY_AT_384K	5
#define ADC_FM_48K_ZP_AT_384K		6
#define ADC_FM_48K_8COPY_AT_384K	7

/* S5M3700X_02F_DMIC_ST */
#define VTS_DATA_ENB_SHIFT						4
#define VTS_DATA_ENB_MASK						BIT(VTS_DATA_ENB_SHIFT)

#define DMIC_ST_SHIFT							2
#define DMIC_ST_WIDTH							2
#define DMIC_ST_MASK							MASK(DMIC_ST_WIDTH, DMIC_ST_SHIFT)

#define DMIC_IO_4mA								0
#define DMIC_IO_8mA								1
#define DMIC_IO_12mA							2
#define DMIC_IO_16mA							3

#define SDOUT_ST_SHIFT							0
#define SDOUT_ST_WIDTH							2
#define SDOUT_ST_MASK							MASK(SDOUT_ST_WIDTH, SDOUT_ST_SHIFT)

#define SDOUT_IO_4mA							0
#define SDOUT_IO_8mA							1
#define SDOUT_IO_12mA							2
#define SDOUT_IO_16mA							3

/* S5M3700X_030_ADC1 */
#define FS_SEL_SHIFT							6
#define FS_SEL_MASK								BIT(FS_SEL_SHIFT)

#define CH_MODE_SHIFT							4
#define CH_MODE_WIDTH							2
#define CH_MODE_MASK							MASK(CH_MODE_WIDTH, CH_MODE_SHIFT)

#define ADC_CH_STEREO							0
#define ADC_CH_MONO								1
#define ADC_CH_TRIPLE							2

#define MU_TYPE_SHIFT							3
#define MU_TYPE_MASK							BIT(MU_TYPE_SHIFT)

#define ADC_MUTEL_SHIFT							2
#define ADC_MUTEL_MASK							BIT(ADC_MUTEL_SHIFT)

#define ADC_MUTER_SHIFT							1
#define ADC_MUTER_MASK							BIT(ADC_MUTER_SHIFT)

#define ADC_MUTEC_SHIFT							0
#define ADC_MUTEC_MASK							BIT(ADC_MUTEC_SHIFT)

#define ADC_MUTE_DISABLE			0
#define ADC_MUTE_ENABLE				1
#define ADC_MUTE_ALL				7

/* S5M3700X_031_ADC2 */
#define DMIC_POL_SHIFT							7
#define DMIC_POL_MASK							BIT(DMIC_POL_SHIFT)

#define INP_SEL_R_SHIFT							4
#define INP_SEL_R_WIDTH							3
#define INP_SEL_R_MASK							MASK(INP_SEL_R_WIDTH, INP_SEL_R_SHIFT)

#define INP_SEL_L_SHIFT							0
#define INP_SEL_L_WIDTH							3
#define INP_SEL_L_MASK							MASK(INP_SEL_L_WIDTH, INP_SEL_L_SHIFT)

/* S5M3700X_032_ADC3 */
#define DMIC_CLK_ZTIE_SHIFT						7
#define DMIC_CLK_ZTIE_MASK						BIT(DMIC_CLK_ZTIE_SHIFT)

#define DMIC_GAIN_PRE_SHIFT						4
#define DMIC_GAIN_PRE_WIDTH						3
#define DMIC_GAIN_PRE_MASK						MASK(DMIC_GAIN_PRE_WIDTH, DMIC_GAIN_PRE_SHIFT)

#define DMIC_GAIN_1					0
#define DMIC_GAIN_3					1
#define DMIC_GAIN_5					2
#define DMIC_GAIN_7					3
#define DMIC_GAIN_9					4
#define DMIC_GAIN_11				5
#define DMIC_GAIN_13				6
#define DMIC_GAIN_15				7

#define INP_SEL_C_SHIFT							0
#define INP_SEL_C_WIDTH							3
#define INP_SEL_C_MASK							MASK(INP_SEL_C_WIDTH, INP_SEL_C_SHIFT)

/* S5M3700X_033_ADC4 */
#define DMIC_EN2_SHIFT							7
#define DMIC_EN2_MASK							BIT(DMIC_EN2_SHIFT)

#define DMIC_EN1_SHIFT							6
#define DMIC_EN1_MASK							BIT(DMIC_EN1_SHIFT)

#define CP_TYPE_SEL_SHIFT						2
#define CP_TYPE_SEL_WIDTH						3
#define CP_TYPE_SEL_MASK						MASK(CP_TYPE_SEL_WIDTH, CP_TYPE_SEL_SHIFT)

#define FILTER_TYPE_NORMAL_AMIC					0
#define FILTER_TYPE_UHQA_W_LP_AMIC				1
#define FILTER_TYPE_UHQA_WO_LP_AMIC				2
#define FILTER_TYPE_NORMAL_DMIC					3
#define FILTER_TYPE_UHQA_WO_LP_DMIC				4
#define FILTER_TYPE_BYPASS_COMP					6

#define DMIC_OSR_SHIFT							0
#define DMIC_OSR_WIDTH							2
#define DMIC_OSR_MASK							MASK(DMIC_OSR_WIDTH, DMIC_OSR_SHIFT)

#define DMIC_OSR_NO								0
#define DMIC_OSR_64								1
#define DMIC_OSR_32								2
#define DMIC_OSR_16								3

/* S5M3700X_034_AD_VOLL */
/* S5M3700X_035_AD_VOLR */
/* S5M3700X_036_AD_VOLC */
#define DVOL_ADC_SHIFT							0
#define DVOL_ADC_WIDTH							8
#define DVOL_ADC_MASK							MASK(DVOL_ADC_WIDTH, DVOL_ADC_SHIFT)

#define ADC_DVOL_MAXNUM							0xE5

/* S5M3700X_037_AD_HPF */
#define HPF_SEL_SHIFT							4
#define HPF_SEL_WIDTH							2
#define HPF_SEL_MASK							MASK(HPF_SEL_WIDTH, HPF_SEL_SHIFT)

#define HPF_15_15HZ								0
#define HPF_33_31HZ								1
#define HPF_60_61HZ								2
#define HPF_113_117HZ							3

#define HPF_ORDER_SHIFT							3
#define HPF_ORDER_MASK							BIT(HPF_ORDER_SHIFT)

#define HPF_ORDER_2ND							0
#define HPF_ORDER_1ST							1

#define HPF_ENL_SHIFT							2
#define HPF_ENL_MASK							BIT(HPF_ENL_SHIFT)

#define HPF_ENR_SHIFT							1
#define HPF_ENR_MASK							BIT(HPF_ENR_SHIFT)

#define HPF_ENC_SHIFT							0
#define HPF_ENC_MASK							BIT(HPF_ENC_SHIFT)

#define HPF_DISABLE								0
#define HPF_ENABLE								1

/* S5M3700X_03A_AD_VOL */
#define BTN_MUTEL_SHIFT							2
#define BTN_MUTEL_MASK							BIT(BTN_MUTEL_SHIFT)

#define BTN_MUTER_SHIFT							1
#define BTN_MUTER_MASK							BIT(BTN_MUTER_SHIFT)

#define BTN_MUTEC_SHIFT							0
#define BTN_MUTEC_MASK							BIT(BTN_MUTEC_SHIFT)

/* S5M3700X_040_PLAY_MODE */
#define PLAY_MODE_SEL_SHIFT						4
#define PLAY_MODE_SEL_WIDTH						2
#define PLAY_MODE_SEL_MASK						MASK(PLAY_MODE_SEL_WIDTH, PLAY_MODE_SEL_SHIFT)

#define DA_SMUTEL_SHIFT							1
#define DA_SMUTEL_MASK							BIT(DA_SMUTEL_SHIFT)

#define DA_SMUTER_SHIFT							0
#define DA_SMUTER_MASK							BIT(DA_SMUTER_SHIFT)

#define DAC_MUTE_DISABLE						0
#define DAC_MUTE_ENABLE							1
#define DAC_MUTE_ALL							3

/* S5M3700X_041_PLAY_VOLL */
/* S5M3700X_042_PLAY_VOLR */
#define DVOL_DA_SHIFT							0
#define DVOL_DA_WIDTH							8
#define DVOL_DA_MASK							MASK(DVOL_DA_WIDTH, DVOL_DA_SHIFT)

#define DAC_DVOL_MAXNUM				0x00
#define DAC_DVOL_DEFAULT			0x54
#define DAC_DVOL_MINNUM				0xEA

/* S5M3700X_044_PLAY_MIX0 */
#define EP_MODE_SHIFT							7
#define EP_MODE_MASK							BIT(EP_MODE_SHIFT)

#define DAC_MIXL_SHIFT							4
#define DAC_MIXL_WIDTH							3
#define DAC_MIXL_MASK							MASK(DAC_MIXL_WIDTH, DAC_MIXL_SHIFT)

#define DAC_MIXR_SHIFT							0
#define DAC_MIXR_WIDTH							3
#define DAC_MIXR_MASK							MASK(DAC_MIXR_WIDTH, DAC_MIXR_SHIFT)

/* S5M3700X_045_PLAY_MIX1 */
#define LN_RCV_MIX_SHIFT						3
#define LN_RCV_MIX_WIDTH						2
#define LN_RCV_MIX_MASK							MASK(LN_RCV_MIX_WIDTH, LN_RCV_MIX_SHIFT)

/* S5M3700X_050_AVC1 */
#define AVC_CON_FLAG_SHIFT						6
#define AVC_CON_FLAG_MASK						BIT(AVC_CON_FLAG_SHIFT)

#define AVC_VA_FLAG_SHIFT						5
#define AVC_VA_FLAG_MASK						BIT(AVC_VA_FLAG_SHIFT)

#define AVC_MU_FLAG_SHIFT						4
#define AVC_MU_FLAG_MASK						BIT(AVC_MU_FLAG_SHIFT)

#define AVC_BYPS_SHIFT							3
#define AVC_BYPS_MASK							BIT(AVC_BYPS_SHIFT)

/* S5M3700X_053_AVC4 */
#define CTVOL_AVC_PO_GAIN_SHIFT					0
#define CTVOL_AVC_PO_GAIN_WIDTH					4
#define CTVOL_AVC_PO_GAIN_MASK					MASK(CTVOL_AVC_PO_GAIN_WIDTH, CTVOL_AVC_PO_GAIN_SHIFT)

#define AVC_PO_GAIN_0							0
#define AVC_PO_GAIN_15							15

/* S5M3700X_05C_AVC13 */
#define AMUTE_MASKB_SHIFT						7
#define AMUTE_MASKB_MASK						BIT(AMUTE_MASKB_SHIFT)

#define DMUTE_MASKB_SHIFT						3
#define DMUTE_MASKB_MASK						BIT(DMUTE_MASKB_SHIFT)

/* S5M3700X_05F_AVC16 */
/* S5M3700X_061_AVC18 */
/* S5M3700X_063_AVC20 */

#define SIGN_SHIFT								6
#define SIGN_MASK								BIT(SIGN_SHIFT)

#define AVC_AVOL_SHIFT							0
#define AVC_AVOL_WIDTH							6
#define AVC_AVOL_MASK							MASK(AVC_AVOL_WIDTH, AVC_AVOL_SHIFT)

/* S5M3700X_07C_OCPCTRL0 */
#define OCP_ENL_SHIFT							1
#define OCP_ENL_MASK							BIT(OCP_ENL_SHIFT)

#define OCP_ENR_SHIFT							0
#define OCP_ENR_MASK							BIT(OCP_ENR_SHIFT)

/* S5M3700X_0AF_BST_CTR */
#define EN_ARESETB_BST4_SHIFT					0
#define EN_ARESETB_BST4_MASK					BIT(EN_ARESETB_BST4_SHIFT)

/* S5M3700X_0B4_ODSEL5 */
#define EN_DAC1_OUTTIE_SHIFT					3
#define EN_DAC1_OUTTIE_MASK						BIT(EN_DAC1_OUTTIE_SHIFT)
#define EN_DAC2_OUTTIE_SHIFT					0
#define EN_DAC2_OUTTIE_MASK						BIT(EN_DAC2_OUTTIE_SHIFT)

/* S5M3700X_0B5_ODSEL6 */
#define T_EN_OUTTIEL_SHIFT						4
#define T_EN_OUTTIEL_MASK						BIT(T_EN_OUTTIEL_SHIFT)
#define T_EN_OUTTIER_SHIFT						3
#define T_EN_OUTTIER_MASK						BIT(T_EN_OUTTIER_SHIFT)

/* S5M3700X_0BC_AMU_CTR_CP1 */
#define IM_CP1_CLK_SHIFT						4
#define IM_CP1_CLK_WIDTH						3
#define IM_CP1_CLK_MASK							MASK(IM_CP1_CLK_WIDTH, IM_CP1_CLK_SHIFT)

#define IM_CP2_CLK_SHIFT						0
#define IM_CP2_CLK_WIDTH						3
#define IM_CP2_CLK_MASK							MASK(IM_CP2_CLK_WIDTH, IM_CP2_CLK_SHIFT)

/* S5M3700X_0BD_AMU_CTR_CP2 */
#define OM_CP1_CLK_HP_SHIFT						4
#define OM_CP1_CLK_HP_WIDTH						3
#define OM_CP1_CLK_HP_MASK						MASK(OM_CP1_CLK_HP_WIDTH, OM_CP1_CLK_HP_SHIFT)

#define OM_CP2_CLK_HP_SHIFT						0
#define OM_CP2_CLK_HP_WIDTH						3
#define OM_CP2_CLK_HP_MASK						MASK(OM_CP2_CLK_HP_WIDTH, OM_CP2_CLK_HP_SHIFT)

/* S5M3700X_0BE_AMU_CTR_CP3 */
#define OM_CP1_CLK_RCV_LN_SHIFT					4
#define OM_CP1_CLK_RCV_LN_WIDTH					3
#define OM_CP1_CLK_RCV_LN_MASK					MASK(OM_CP1_CLK_RCV_LN_WIDTH, OM_CP1_CLK_RCV_LN_SHIFT)

#define OM_CP2_CLK_RCV_LN_SHIFT					0
#define OM_CP2_CLK_RCV_LN_WIDTH					3
#define OM_CP2_CLK_RCV_LN_MASK					MASK(OM_CP2_CLK_RCV_LN_WIDTH, OM_CP2_CLK_RCV_LN_SHIFT)

/* S5M3700X_0C0_ACTR_JD1 */
#define EN_IN_MDET_SHIFT						5
#define EN_IN_MDET_MASK							BIT(EN_IN_MDET_SHIFT)

#define PDB_BTN_DET_SHIFT						4
#define PDB_BTN_DET_MASK						BIT(PDB_BTN_DET_SHIFT)

#define PDB_ANT_MDET_SHIFT						3
#define PDB_ANT_MDET_MASK						BIT(PDB_ANT_MDET_SHIFT)

#define PDB_ANT_MDET2_SHIFT						2
#define PDB_ANT_MDET2_MASK						BIT(PDB_ANT_MDET2_SHIFT)

#define PDB_ANT_LDET_SHIFT						1
#define PDB_ANT_LDET_MASK						BIT(PDB_ANT_LDET_SHIFT)

#define PDB_JD_SHIFT							0
#define PDB_JD_MASK								BIT(PDB_JD_SHIFT)

/* S5M3700X_0C1_ACTR_JD2 */
#define CTRV_GDET_VTH_SHIFT						4
#define CTRV_GDET_VTH_WIDTH						3
#define CTRV_GDET_VTH_MASK						MASK(CTRV_GDET_VTH_WIDTH, CTRV_GDET_VTH_SHIFT)

#define CTRV_GDET_POP_SHIFT						0
#define CTRV_GDET_POP_WIDTH						3
#define CTRV_GDET_POP_MASK						MASK(CTRV_GDET_POP_WIDTH, CTRV_GDET_POP_SHIFT)

/* S5M3700X_0C2_ACTR_JD3 */
#define CTRV_LDET_VTH_SHIFT						4
#define CTRV_LDET_VTH_WIDTH						3
#define CTRV_LDET_VTH_MASK						MASK(CTRV_GDET_VTH_WIDTH, CTRV_GDET_VTH_SHIFT)

#define CTRV_LDET_POP_SHIFT						0
#define CTRV_LDET_POP_WIDTH						3
#define CTRV_LDET_POP_MASK						MASK(CTRV_GDET_POP_WIDTH, CTRV_GDET_POP_SHIFT)

/* S5M3700X_0C3_ACTR_JD4 */
#define CTRV_BTN_REF_SHIFT						4
#define CTRV_BTN_REF_WIDTH						3
#define CTRV_BTN_REF_MASK						MASK(CTRV_BTN_REF_WIDTH, CTRV_BTN_REF_SHIFT)

#define CTRV_ANT_LDET_VTH_SHIFT					0
#define CTRV_ANT_LDET_VTH_WIDTH					2
#define CTRV_ANT_LDET_VTH_MASK					MASK(CTRV_ANT_LDET_VTH_WIDTH, CTRV_ANT_LDET_VTH_SHIFT)

#define ANT_LDET_VTH_0							0
#define ANT_LDET_VTH_1							1
#define ANT_LDET_VTH_2							2
#define ANT_LDET_VTH_3							3

/* S5M3700X_0C4_ACTR_JD5 */
#define CTRV_ANT_MDET_SHIFT						4
#define CTRV_ANT_MDET_WIDTH						3
#define CTRV_ANT_MDET_MASK						MASK(CTRV_ANT_MDET_WIDTH, CTRV_ANT_MDET_SHIFT)

#define PDB_MCB_LDO_SHIFT						3
#define PDB_MCB_LDO_MASK						BIT(PDB_MCB_LDO_SHIFT)

#define CTRV_MCB_LDO_SHIFT						2
#define CTRV_MCB_LDO_MASK						BIT(CTRV_MCB_LDO_SHIFT)

#define CTPD_MCB_LDO_SHIFT						1
#define CTPD_MCB_LDO_MASK						BIT(CTPD_MCB_LDO_SHIFT)

/* S5M3700X_0C5_ACTR_MCB1 */
#define PDB_MCB1_P_SHIFT						2
#define PDB_MCB1_P_MASK							BIT(PDB_MCB1_P_SHIFT)

#define PDB_MCB2_P_SHIFT						1
#define PDB_MCB2_P_MASK							BIT(PDB_MCB2_P_SHIFT)

#define PDB_MCB3_P_SHIFT						0
#define PDB_MCB3_P_MASK							BIT(PDB_MCB3_P_SHIFT)

/* S5M3700X_0C6_ACTR_MCB2 */
#define PDB_MCB1_SHIFT							6
#define PDB_MCB1_MASK							BIT(PDB_MCB1_P_SHIFT)

#define PDB_MCB2_SHIFT							5
#define PDB_MCB2_MASK							BIT(PDB_MCB2_P_SHIFT)

#define PDB_MCB3_SHIFT							4
#define PDB_MCB3_MASK							BIT(PDB_MCB3_P_SHIFT)

#define EN_MCB1_LPWR_SHIFT						2
#define EN_MCB1_LPWR_MASK						BIT(EN_MCB1_LPWR_SHIFT)

#define EN_MCB2_LPWR_SHIFT						1
#define EN_MCB2_LPWR_MASK						BIT(EN_MCB2_LPWR_SHIFT)

#define EN_MCB3_LPWR_SHIFT						0
#define EN_MCB3_LPWR_MASK						BIT(EN_MCB3_LPWR_SHIFT)

/* S5M3700X_0C7_ACTR_MCB3 */
#define EN_MCB1_BYP_SHIFT						7
#define EN_MCB1_BYP_MASK						BIT(EN_MCB1_BYP_SHIFT)

#define EN_MCB2_BYP_SHIFT						7
#define EN_MCB2_BYP_MASK						BIT(EN_MCB2_BYP_SHIFT)

#define EN_MCB3_BYP_SHIFT						7
#define EN_MCB3_BYP_MASK						BIT(EN_MCB3_BYP_SHIFT)

#define CTPD_MCB1_SHIFT							4
#define CTPD_MCB1_MASK							BIT(CTPD_MCB1_SHIFT)

#define CTPD_MCB2_SHIFT							3
#define CTPD_MCB2_MASK							BIT(CTPD_MCB2_SHIFT)

#define CTPD_MCB3_SHIFT							2
#define CTPD_MCB3_MASK							BIT(CTPD_MCB3_SHIFT)

/* S5M3700X_0C8_ACTR_MCB4 */
#define CTRV_MCB1_SHIFT							0
#define CTRV_MCB1_WIDTH							4
#define CTRV_MCB1_MASK							MASK(CTRV_MCB1_WIDTH, CTRV_MCB1_SHIFT)

/* S5M3700X_0C9_ACTR_MCB5 */
#define CTRV_MCB2_SHIFT							4
#define CTRV_MCB2_WIDTH							4
#define CTRV_MCB2_MASK							MASK(CTRV_MCB2_WIDTH, CTRV_MCB2_SHIFT)

#define CTRV_MCB3_SHIFT							0
#define CTRV_MCB3_WIDTH							4
#define CTRV_MCB3_MASK							MASK(CTRV_MCB3_WIDTH, CTRV_MCB3_SHIFT)

#define MICBIAS_VO_2_8V							0xF
#define MICBIAS_VO_1_8V							0x5
#define MICBIAS_VO_1_5V							0x2

/* S5M3700X_0CA_ACTR_IMP1 */
#define EN_IMP_CAL_SHIFT						4
#define EN_IMP_CAL_MASK							BIT(EN_IMP_CAL_SHIFT)

/* S5M3700X_0D0_DCTR_CM */
#define APW_MCB1_SHIFT							7
#define APW_MCB1_MASK							BIT(APW_MCB1_SHIFT)

#define APW_MCB2_SHIFT							6
#define APW_MCB2_MASK							BIT(APW_MCB2_SHIFT)

#define APW_MCB3_SHIFT							5
#define APW_MCB3_MASK							BIT(APW_MCB3_SHIFT)

#define APW_MCB_SHIFT							5
#define APW_MCB_WIDTH							3
#define APW_MCB_MASK							BIT(APW_MCB_SHIFT)

#define OPT_MCB1_LPWR_SHIFT						4
#define OPT_MCB1_LPWR_MASK						BIT(OPT_MCB1_LPWR_SHIFT)

#define OPT_MCB2_LPWR_SHIFT						3
#define OPT_MCB2_LPWR_MASK						BIT(OPT_MCB2_LPWR_SHIFT)

#define OPT_MCB3_LPWR_SHIFT						2
#define OPT_MCB3_LPWR_MASK						BIT(OPT_MCB3_LPWR_SHIFT)

#define PDB_JD_CLK_EN_SHIFT						0
#define PDB_JD_CLK_EN_MASK						BIT(PDB_JD_CLK_EN_SHIFT)

/* S5M3700X_0D1_DCTR_TEST1 */
#define T_EN_MCB2_LPWR_SHIFT					5
#define T_EN_MCB2_LPWR_MASK						BIT(T_EN_MCB2_LPWR_SHIFT)

#define T_CTRV_LDET_POP_SHIFT					4
#define T_CTRV_LDET_POP_MASK					BIT(T_CTRV_LDET_POP_SHIFT)

#define T_CTRV_GDET_POP_SHIFT					3
#define T_CTRV_GDET_POP_MASK					BIT(T_CTRV_GDET_POP_SHIFT)

/* S5M3700X_0D2_DCTR_TEST2 */
#define T_PDB_MCB_LDO_SHIFT						7
#define T_PDB_MCB_LDO_MASK						BIT(T_PDB_MCB_LDO_SHIFT)

#define T_PDB_MCB2_P_SHIFT						6
#define T_PDB_MCB2_P_MASK						BIT(T_PDB_MCB2_P_SHIFT)

#define T_PDB_MCB2_SHIFT						5
#define T_PDB_MCB2_MASK							BIT(T_PDB_MCB2_SHIFT)

#define T_CTRV_MCB2_SHIFT						4
#define T_CTRV_MCB2_MASK						BIT(T_CTRV_MCB2_SHIFT)

#define T_CTRV_ANT_MDET_SHIFT					3
#define T_CTRV_ANT_MDET_MASK					BIT(T_CTRV_ANT_MDET_SHIFT)

#define T_PDB_ANT_MDET_SHIFT					2
#define T_PDB_ANT_MDET_MASK						BIT(T_PDB_ANT_MDET_SHIFT)

#define T_PDB_ANT_MDET2_SHIFT					1
#define T_PDB_ANT_MDET2_MASK					BIT(T_PDB_ANT_MDET2_SHIFT)

#define T_PDB_BTN_DET_SHIFT						0
#define T_PDB_BTN_DET_MASK						BIT(T_PDB_BTN_DET_SHIFT)

/* S5M3700X_0D4_DCTR_TEST4 */
#define OPT_MCB1_BYP_SHIFT						7
#define OPT_MCB1_BYP_MASK						BIT(OPT_MCB1_BYP_SHIFT)

#define OPT_MCB2_BYP_SHIFT						6
#define OPT_MCB2_BYP_MASK						BIT(OPT_MCB2_BYP_SHIFT)

#define OPT_MCB3_BYP_SHIFT						5
#define OPT_MCB3_BYP_MASK						BIT(OPT_MCB3_BYP_SHIFT)

#define T_CTRV_MCB1_SHIFT						4
#define T_CTRV_MCB1_MASK						BIT(T_CTRV_MCB1_SHIFT)

#define T_CTRV_MCB3_SHIFT						3
#define T_CTRV_MCB3_MASK						BIT(T_CTRV_MCB3_SHIFT)

/* S5M3700X_0D5_DCTR_TEST5 */
#define T_A2D_LDET_OUT_SHIFT					6
#define T_A2D_LDET_OUT_WIDTH					2
#define T_A2D_LDET_OUT_MASK						MASK(T_A2D_LDET_OUT_WIDTH, T_A2D_LDET_OUT_SHIFT)

#define T_A2D_GDET_OUT_SHIFT					4
#define T_A2D_GDET_OUT_WIDTH					2
#define T_A2D_GDET_OUT_MASK						MASK(T_A2D_GDET_OUT_WIDTH, T_A2D_GDET_OUT_SHIFT)

#define T_A2D_BTN_OUT_SHIFT						2
#define T_A2D_BTN_OUT_WIDTH						2
#define T_A2D_BTN_OUT_MASK						MASK(T_A2D_BTN_OUT_WIDTH, T_A2D_BTN_OUT_SHIFT)

#define T_A2D_ANT_LDET_OUT_SHIFT				0
#define T_A2D_ANT_LDET_OUT_WIDTH				2
#define T_A2D_ANT_LDET_OUT_MASK					MASK(T_A2D_ANT_LDET_OUT_WIDTH, T_A2D_ANT_LDET_OUT_SHIFT)

/* S5M3700X_0D6_DCTR_TEST6 */
#define T_A2D_ANT_MDET_OUT_SHIFT				6
#define T_A2D_ANT_MDET_OUT_WIDTH				2
#define T_A2D_ANT_MDET_OUT_MASK					MASK(T_A2D_ANT_MDET_OUT_WIDTH, T_A2D_ANT_MDET_OUT_SHIFT)

#define T_D2D_BTN_DBNC_SHIFT					2
#define T_D2D_BTN_DBNC_WIDTH					2
#define T_D2D_BTN_DBNC_MASK						MASK(T_D2D_BTN_DBNC_WIDTH, T_D2D_BTN_DBNC_SHIFT)

#define T_D2D_ANT_M_SHIFT						0
#define T_D2D_ANT_M_WIDTH						2
#define T_D2D_ANT_M_MASK						MASK(T_D2D_ANT_M_WIDTH, T_D2D_ANT_M_SHIFT)

/* S5M3700X_0D7_DCTR_TEST7 */
#define T_D2A_IN_JD_SHIFT						0
#define T_D2A_IN_JD_WIDTH						2
#define T_D2A_IN_JD_MASK						MASK(T_D2A_IN_JD_WIDTH, T_D2A_IN_JD_SHIFT)

/* S5M3700X_0D8_DCTR_DBNC1 */
#define JACK_DBNC_IN_SHIFT						4
#define JACK_DBNC_IN_WIDTH						4
#define JACK_DBNC_IN_MASK						MASK(JACK_DBNC_IN_WIDTH, JACK_DBNC_IN_SHIFT)

#define JACK_DBNC_OUT_SHIFT						0
#define JACK_DBNC_OUT_WIDTH						4
#define JACK_DBNC_OUT_MASK						MASK(JACK_DBNC_OUT_WIDTH, JACK_DBNC_OUT_SHIFT)

#define JACK_DBNC_MAX							0xF

/* S5M3700X_0D9_DCTR_DBNC2 */
#define JACK_DBNC_INT_IN_SHIFT					4
#define JACK_DBNC_INT_IN_WIDTH					4
#define JACK_DBNC_INT_IN_MASK					MASK(JACK_DBNC_INT_IN_WIDTH, JACK_DBNC_INT_IN_SHIFT)

#define JACK_DBNC_INT_OUT_SHIFT					0
#define JACK_DBNC_INT_OUT_WIDTH					4
#define JACK_DBNC_INT_OUT_MASK					MASK(JACK_DBNC_INT_OUT_WIDTH, JACK_DBNC_INT_OUT_SHIFT)

#define JACK_DBNC_INT_MAX					0xF

/* S5M3700X_0DA_DCTR_DBNC3 */
#define ANT_LDET_DBNC_IN_SHIFT					4
#define ANT_LDET_DBNC_IN_WIDTH					4
#define ANT_LDET_DBNC_IN_MASK					MASK(ANT_LDET_DBNC_IN_WIDTH, ANT_LDET_DBNC_IN_SHIFT)

#define ANT_LDET_DBNC_OUT_SHIFT					0
#define ANT_LDET_DBNC_OUT_WIDTH					4
#define ANT_LDET_DBNC_OUT_MASK					MASK(ANT_LDET_DBNC_OUT_WIDTH, ANT_LDET_DBNC_OUT_SHIFT)

/* S5M3700X_0DB_DCTR_DBNC4 */
#define ANT_MDET_DBNC_IN_SHIFT					4
#define ANT_MDET_DBNC_IN_WIDTH					4
#define ANT_MDET_DBNC_IN_MASK					MASK(ANT_MDET_DBNC_IN_WIDTH, ANT_MDET_DBNC_IN_SHIFT)

#define ANT_MDET_DBNC_OUT_SHIFT					0
#define ANT_MDET_DBNC_OUT_WIDTH					4
#define ANT_MDET_DBNC_OUT_MASK					MASK(ANT_MDET_DBNC_OUT_WIDTH, ANT_MDET_DBNC_OUT_SHIFT)

/* S5M3700X_0DD_DCTR_DBNC6 */
#define CTMD_BTN_DBNC_SHIFT						0
#define CTMD_BTN_DBNC_WIDTH						4
#define CTMD_BTN_DBNC_MASK						MASK(CTMD_BTN_DBNC_WIDTH, CTMD_BTN_DBNC_SHIFT)

/* S5M3700X_0DE_DCTR_DLY1 */
#define D2A_IN_JD_DELAY_SHIFT					2
#define D2A_IN_JD_DELAY_WIDTH					2
#define D2A_IN_JD_DELAY_MASK					MASK(D2A_IN_JD_DELAY_WIDTH, D2A_IN_JD_DELAY_SHIFT)

/* S5M3700X_0DF_DCTR_DLY2 */
#define CNT_POLLING_SHIFT						0
#define CNT_POLLING_WIDTH						2
#define CNT_POLLING_MASK						MASK(CNT_POLLING_WIDTH, CNT_POLLING_SHIFT)

/* S5M3700X_0E0_DCTR_FSM1 */
#define AP_ETC_SHIFT							7
#define AP_ETC_MASK								BIT(AP_ETC_SHIFT)

#define AP_POLLING_SHIFT						6
#define AP_POLLING_MASK							BIT(AP_POLLING_SHIFT)

#define AP_CJI_SHIFT							5
#define AP_CJI_MASK								BIT(AP_CJI_SHIFT)

#define AP_JO_SHIFT								4
#define AP_JO_MASK								BIT(AP_JO_SHIFT)

#define EN_FIVE_SHIFT							1
#define EN_FIVE_MASK							BIT(EN_FIVE_SHIFT)

/* S5M3700X_0E1_DCTR_FSM2 */
#define EN_MDET_JO_SHIFT						0
#define EN_MDET_JO_MASK							BIT(EN_MDET_JO_SHIFT)

/* S5M3700X_0E3_DCTR_FSM4 */
#define T_JACK_STATE_SHIFT						6
#define T_JACK_STATE_MASK						BIT(T_JACK_STATE_SHIFT)

#define POLE_VALUE_SHIFT						4
#define POLE_VALUE_WIDTH						2
#define POLE_VALUE_MASK							MASK(POLE_VALUE_WIDTH, POLE_VALUE_SHIFT)

#define POLE_VALUE_OMTP							1
#define POLE_VALUE_AUX							1
#define POLE_VALUE_3POLE						2
#define POLE_VALUE_4POLE						3

/* S5M3700X_0E4_DCTR_FSM5 */
#define GPMUX_WTP_SHIFT							2
#define GPMUX_WTP_WIDTH							2
#define GPMUX_WTP_MASK							MASK(GPMUX_WTP_WIDTH, GPMUX_WTP_SHIFT)

#define GPMUX_POLE_SHIFT						0
#define GPMUX_POLE_WIDTH						2
#define GPMUX_POLE_MASK							MASK(GPMUX_POLE_WIDTH, GPMUX_POLE_SHIFT)

#define POLE_MIC_DET							0
#define POLE_HPG_DET							1
#define POLE_HPL_DET							2
#define POLE_IMP_DET							3

/* S5M3700X_0E5_DCTR_FSM6 */
#define AP_REREAD_WTP_SHIFT						7
#define AP_REREAD_WTP_MASK						BIT(AP_REREAD_WTP_SHIFT)

#define AP_REREAD_POLE_SHIFT					6
#define AP_REREAD_POLE_MASK						BIT(AP_REREAD_POLE_SHIFT)

#define AP_REREAD_BTN_SHIFT						5
#define AP_REREAD_BTN_MASK						BIT(AP_REREAD_BTN_SHIFT)

/* S5M3700X_0E7_DCTR_IMP1 */
#define CNT_IMP_OPT1_SHIFT						0
#define CNT_IMP_OPT1_WIDTH						3
#define CNT_IMP_OPT1_MASK						MASK(CNT_IMP_OPT1_WIDTH, CNT_IMP_OPT1_SHIFT)

/* S5M3700X_0E9_DCTR_IMP3 */
#define CNT_IMP_OPT5_SHIFT						0
#define CNT_IMP_OPT5_WIDTH						3
#define CNT_IMP_OPT5_MASK						MASK(CNT_IMP_OPT5_WIDTH, CNT_IMP_OPT5_SHIFT)

/* S5M3700X_0EA_DCTR_IMP4 */
#define IMP_SKIP_OPT_SHIFT						7
#define IMP_SKIP_OPT_MASK						BIT(IMP_SKIP_OPT_SHIFT)

#define CNT_IMP_OPT7_SHIFT						0
#define CNT_IMP_OPT7_WIDTH						3
#define CNT_IMP_OPT7_MASK						MASK(CNT_IMP_OPT7_WIDTH, CNT_IMP_OPT7_SHIFT)

/* S5M3700X_0EB_DCTR_IMP5 */
#define CNT_IMP_OPT8_SHIFT						4
#define CNT_IMP_OPT8_WIDTH						3
#define CNT_IMP_OPT8_MASK						MASK(CNT_IMP_OPT8_WIDTH, CNT_IMP_OPT8_SHIFT)

/* S5M3700X_0EC_DCTR_IMP6 */
#define T_IMP_SEQ_SHIFT							7
#define T_IMP_SEQ_MASK							BIT(T_IMP_SEQ_SHIFT)

#define CNT_IMP_OPT10_SHIFT						4
#define CNT_IMP_OPT10_WIDTH                     3
#define CNT_IMP_OPT10_MASK						MASK(CNT_IMP_OPT10_WIDTH, CNT_IMP_OPT10_SHIFT)

#define CNT_IMP_OPT11_SHIFT						0
#define CNT_IMP_OPT11_WIDTH						3
#define CNT_IMP_OPT11_MASK						MASK(CNT_IMP_OPT11_WIDTH, CNT_IMP_OPT11_SHIFT)

/* S5M3700X_0ED_DCTR_IMP7 */
#define EN_IMP_CAL_D_SHIFT						3
#define EN_IMP_CAL_D_MASK						BIT(EN_IMP_CAL_D_SHIFT)

/* S5M3700X_0EE_ACTR_ETC1 */
#define SEL_MDET_JO_SIG_SHIFT					5
#define SEL_MDET_JO_SIG_MASK					BIT(SEL_MDET_JO_SIG_SHIFT)

#define IMP_VAL_SHIFT							0
#define IMP_VAL_WIDTH							2
#define IMP_VAL_MASK							MASK(IMP_VAL_WIDTH, IMP_VAL_SHIFT)

/* S5M3700X_0F0_STATUS1 */
#define JACK_DET_SHIFT							4
#define JACK_DET_MASK							BIT(JACK_DET_SHIFT)

#define ANT_MDET_DET_SHIFT						3
#define ANT_MDET_DET_MASK						BIT(ANT_MDET_DET_SHIFT)

#define BTN_DET_SHIFT							0
#define BTN_DET_MASK							BIT(BTN_DET_SHIFT)

/* S5M3700X_0FA_STATUS11 */
#define BTN_STATE_SHIFT							1
#define BTN_STATE_WIDTH							3
#define BTN_STATE_MASK							MASK(BTN_STATE_WIDTH, BTN_STATE_SHIFT)

/* S5M3700X_0FD_ACTR_GP */
#define T_EN_AVG_START_SHIFT					7
#define T_EN_AVG_START_MASK						BIT(T_EN_AVG_START_SHIFT)

#define EN_AVG_START_SHIFT						6
#define EN_AVG_START_MASK						BIT(EN_AVG_START_SHIFT)

#define T_PDB_GPADC_SHIFT						5
#define T_PDB_GPADC_MASK						BIT(T_PDB_GPADC_SHIFT)

#define PDB_GPADC_SHIFT							4
#define PDB_GPADC_MASK							BIT(PDB_GPADC_SHIFT)

#define T_CTMP_GPADCIN_SHIFT					3
#define T_CTMP_GPADCIN_MASK						BIT(T_CTMP_GPADCIN_SHIFT)

#define CTMP_GPADCIN_SHIFT						0
#define CTMP_GPADCIN_WIDTH						3
#define CTMP_GPADCIN_MASK						MASK(CTMP_GPADCIN_WIDTH, CTMP_GPADCIN_SHIFT)

#define GPADC_HPOUTR							2
#define GPADC_HPOUTL							3
#define GPADC_MDET								4
#define GPADC_GDET								5
#define GPADC_LDET								6
#define GPADC_IMP								7

/* S5M3700X_0FE_DCTR_GP1 */
#define T_CNT_ADC_DIV_SHIFT						7
#define T_CNT_ADC_DIV_MASK						BIT(T_CNT_ADC_DIV_SHIFT)

#define CNT_ADC_DIV_SHIFT						4
#define CNT_ADC_DIV_WIDTH						3
#define CNT_ADC_DIV_MASK						MASK(CNT_ADC_DIV_WIDTH, CNT_ADC_DIV_SHIFT)

#define CNT_ADC_DIV_1							0
#define CNT_ADC_DIV_2							1
#define CNT_ADC_DIV_4							2
#define CNT_ADC_DIV_8							3
#define CNT_ADC_DIV_16							4
#define CNT_ADC_DIV_32							5

#define CNT_GPADC_DUMP_SHIFT					0
#define CNT_GPADC_DUMP_WIDTH					3
#define CNT_GPADC_DUMP_MASK						MASK(CNT_GPADC_DUMP_WIDTH, CNT_GPADC_DUMP_SHIFT)

/* S5M3700X_0FF_DCTR_GP2 */
#define T_ADC_STARTTIME_SHIFT					4
#define T_ADC_STARTTIME_MASK					BIT(T_ADC_STARTTIME_SHIFT)

#define ADC_STARTTIME_SHIFT						0
#define ADC_STARTTIME_WIDTH						4
#define ADC_STARTTIME_MASK						MASK(ADC_STARTTIME_WIDTH, ADC_STARTTIME_SHIFT)

#define ADC_STARTTIME_0							0
#define ADC_STARTTIME_1							1
#define ADC_STARTTIME_2							2
#define ADC_STARTTIME_3							3
#define ADC_STARTTIME_4							4
#define ADC_STARTTIME_5							5
#define ADC_STARTTIME_6							6
#define ADC_STARTTIME_7							7
#define ADC_STARTTIME_8							8
#define ADC_STARTTIME_9							9
#define ADC_STARTTIME_10						10
#define ADC_STARTTIME_11						11
#define ADC_STARTTIME_12						12
#define ADC_STARTTIME_13						13
#define ADC_STARTTIME_14						14
#define ADC_STARTTIME_15						15


/* S5M3700X_108_PD_VTS */
#define PDB_VTS_IGEN_SHIFT						7
#define PDB_VTS_IGEN_MASK						BIT(PDB_VTS_IGEN_SHIFT)

#define PDB_VTS_BST_CH1_SHIFT					6
#define PDB_VTS_BST_CH1_MASK					BIT(PDB_VTS_BST_CH1_SHIFT)

#define PDB_VTS_DSM_CH2_SHIFT					5
#define PDB_VTS_DSM_CH2_MASK					BIT(PDB_VTS_DSM_CH2_SHIFT)

#define RESETB_VTS_DSM_CH1_SHIFT				4
#define RESETB_VTS_DSM_CH1_MASK					BIT(RESETB_VTS_DSM_CH1_SHIFT)

#define RESETB_VTS_DSM_CH2_SHIFT				3
#define RESETB_VTS_DSM_CH2_MASK					BIT(RESETB_VTS_DSM_CH2_SHIFT)

#define VTS_DATA_PHASE_SHIFT					0
#define VTS_DATA_PHASE_MASK						BIT(VTS_DATA_PHASE_SHIFT)

/* S5M3700X_109_CTRL_VTS1 */
#define CTMI_VTS_INT1_SHIFT						5
#define CTMI_VTS_INT1_WIDTH						3
#define CTMI_VTS_INT1_MASK						MASK(CTMI_VTS_INT1_WIDTH, CTMI_VTS_INT1_SHIFT)

#define CTMI_VTS_INT2_SHIFT						1
#define CTMI_VTS_INT2_WIDTH						3
#define CTMI_VTS_INT2_MASK						MASK(CTMI_VTS_INT2_WIDTH, CTMI_VTS_INT2_SHIFT)

/* S5M3700X_10A_CTRL_VTS2 */
#define CTMI_VTS_INT3_SHIFT						5
#define CTMI_VTS_INT3_WIDTH						3
#define CTMI_VTS_INT3_MASK						MASK(CTMI_VTS_INT3_WIDTH, CTMI_VTS_INT3_SHIFT)

#define CTMI_VTS_INT4_SHIFT						1
#define CTMI_VTS_INT4_WIDTH						3
#define CTMI_VTS_INT4_MASK						MASK(CTMI_VTS_INT4_WIDTH, CTMI_VTS_INT4_SHIFT)

#define CTMI_VTS_0								0
#define CTMI_VTS_1								1
#define CTMI_VTS_2								2
#define CTMI_VTS_3								3
#define CTMI_VTS_4								4
#define CTMI_VTS_5								5
#define CTMI_VTS_6								6
#define CTMI_VTS_7								7

/* S5M3700X_10B_CTRL_VTS3 */
#define CTMF_VTS_LPF_CH1_SHIFT					5
#define CTMF_VTS_LPF_CH1_WIDTH					3
#define CTMF_VTS_LPF_CH1_MASK					MASK(CTMF_VTS_LPF_CH1_WIDTH, CTMF_VTS_LPF_CH1_SHIFT)

#define CTMF_VTS_LPF_CH2_SHIFT					1
#define CTMF_VTS_LPF_CH2_WIDTH					3
#define CTMF_VTS_LPF_CH2_MASK					MASK(CTMF_VTS_LPF_CH2_WIDTH, CTMF_VTS_LPF_CH2_SHIFT)

#define VTS_LPF_12K								0
#define VTS_LPF_48K								2
#define VTS_LPF_72K								6

/* S5M3700X_110_BST_PDB */
#define PDB_BST1_SHIFT							7
#define PDB_BST1_MASK							BIT(PDB_BST1_SHIFT)

#define PDB_BST2_SHIFT							6
#define PDB_BST2_MASK							BIT(PDB_BST2_SHIFT)

#define PDB_BST3_SHIFT							5
#define PDB_BST3_MASK							BIT(PDB_BST3_SHIFT)

#define PDB_BST4_SHIFT							4
#define PDB_BST4_MASK							BIT(PDB_BST4_SHIFT)

#define PDB_MIC_IGEN_SHIFT						0
#define PDB_MIC_IGEN_MASK						BIT(PDB_MIC_IGEN_SHIFT)

/* S5M3700X_111_BST1 */
#define EN_BST1_LPM_SHIFT						3
#define EN_BST1_LPM_MASK						BIT(EN_BST1_LPM_SHIFT)

#define EN_BST2_LPM_SHIFT						2
#define EN_BST2_LPM_MASK						BIT(EN_BST2_LPM_SHIFT)

#define EN_BST3_LPM_SHIFT						1
#define EN_BST3_LPM_MASK						BIT(EN_BST3_LPM_SHIFT)

#define EN_BST4_LPM_SHIFT						0
#define EN_BST4_LPM_MASK						BIT(EN_BST4_LPM_SHIFT)

/* S5M3700X_112_BST2 */
#define EN_BST1_FASTSET_SHIFT					3
#define EN_BST1_FASTSET_MASK					BIT(EN_BST1_FASTSET_SHIFT)

#define EN_BST2_FASTSET_SHIFT					2
#define EN_BST2_FASTSET_MASK					BIT(EN_BST2_FASTSET_SHIFT)

#define EN_BST3_FASTSET_SHIFT					1
#define EN_BST3_FASTSET_MASK					BIT(EN_BST3_FASTSET_SHIFT)

#define EN_BST4_FASTSET_SHIFT					0
#define EN_BST4_FASTSET_MASK					BIT(EN_BST4_FASTSET_SHIFT)

/* S5M3700X_113_BST3 */
/* S5M3700X_114_BST4 */
#define CTVOL_BST_SHIFT							4
#define CTVOL_BST_WIDTH							4
#define CTVOL_BST_MASK							MASK(CTVOL_BST_WIDTH, CTVOL_BST_SHIFT)

#define CTVOL_BST_MAXNUM						0x0B

#define CTMR_BSTR1_SHIFT						2
#define CTMR_BSTR1_WIDTH						2
#define CTMR_BSTR1_MASK							MASK(CTMR_BSTR1_WIDTH, CTMR_BSTR1_SHIFT)

#define CTMR_BSTR2_SHIFT						0
#define CTMR_BSTR2_WIDTH						2
#define CTMR_BSTR2_MASK							MASK(CTMR_BSTR2_WIDTH, CTMR_BSTR2_SHIFT)

#define CTMR_BSTR_0								0
#define CTMR_BSTR_1								1
#define CTMR_BSTR_2								2
#define CTMR_BSTR_3								3

/* S5M3700X_115_DSM1 */
#define PDB_DSML_SHIFT							7
#define PDB_DSML_MASK							BIT(PDB_DSML_SHIFT)

#define RESETB_INTL_SHIFT						6
#define RESETB_INTL_MASK						BIT(RESETB_INTL_SHIFT)

#define RESETB_QUANTL_SHIFT						5
#define RESETB_QUANTL_MASK						BIT(RESETB_QUANTL_SHIFT)

#define EN_ISIBLKL_SHIFT						4
#define EN_ISIBLKL_MASK							BIT(EN_ISIBLKL_SHIFT)

#define EN_CHOPL_SHIFT							3
#define EN_CHOPL_MASK							BIT(EN_CHOPL_SHIFT)

#define EN_CHOPC_SHIFT							2
#define EN_CHOPC_MASK							BIT(EN_CHOPC_SHIFT)

#define EN_CHOPR_SHIFT							1
#define EN_CHOPR_MASK							BIT(EN_CHOPR_SHIFT)

#define CAL_SKIP_SHIFT							0
#define CAL_SKIP_MASK							BIT(CAL_SKIP_SHIFT)

/* S5M3700X_117_DSM2 */
#define PDB_DSMC_SHIFT							7
#define PDB_DSMC_MASK							BIT(PDB_DSMC_SHIFT)

#define RESETB_INTC_SHIFT						6
#define RESETB_INTC_MASK						BIT(RESETB_INTC_SHIFT)

#define RESETB_QUANTC_SHIFT						5
#define RESETB_QUANTC_MASK						BIT(RESETB_QUANTC_SHIFT)

#define EN_ISIBLKC_SHIFT						4
#define EN_ISIBLKC_MASK							BIT(EN_ISIBLKC_SHIFT)

/* S5M3700X_119_DSM3 */
#define PDB_DSMR_SHIFT							7
#define PDB_DSMR_MASK							BIT(PDB_DSMR_SHIFT)

#define RESETB_INTR_SHIFT						6
#define RESETB_INTR_MASK						BIT(RESETB_INTR_SHIFT)

#define RESETB_QUANTR_SHIFT						5
#define RESETB_QUANTR_MASK						BIT(RESETB_QUANTR_SHIFT)

#define EN_ISIBLKR_SHIFT						4
#define EN_ISIBLKR_MASK							BIT(EN_ISIBLKR_SHIFT)

/* S5M3700X_11D_BST_OP */
#define SEL_MIC34_SHIFT							2
#define SEL_MIC34_MASK							BIT(SEL_MIC34_SHIFT)

/* S5M3700X_11E_CTRL_MIC_I1 */
#define CTMI_MIC_BST_SHIFT						5
#define CTMI_MIC_BST_WIDTH						3
#define CTMI_MIC_BST_MASK						MASK(CTMI_MIC_BST_WIDTH, CTMI_MIC_BST_SHIFT)

#define CTMI_MIC_INT1_SHIFT						2
#define CTMI_MIC_INT1_WIDTH						3
#define CTMI_MIC_INT1_MASK						MASK(CTMI_MIC_INT1_WIDTH, CTMI_MIC_INT1_SHIFT)

#define MIC_VAL_0								0
#define MIC_VAL_1								1
#define MIC_VAL_2								2
#define MIC_VAL_3								3
#define MIC_VAL_4								4
#define MIC_VAL_5								5
#define MIC_VAL_6								6
#define MIC_VAL_7								7

/* S5M3700X_125_RSVD */
#define RSVD_SHIFT								6
#define RSVD_WIDTH								2
#define RSVD_MASK								MASK(RSVD_WIDTH, RSVD_SHIFT)

#define SEL_CLK_LCP_SHIFT						5
#define SEL_CLK_LCP_MASK						BIT(SEL_CLK_LCP_SHIFT)

#define SEL_BST1_SHIFT							4
#define SEL_BST1_MASK							BIT(SEL_BST1_SHIFT)

#define SEL_BST2_SHIFT							3
#define SEL_BST2_MASK							BIT(SEL_BST2_SHIFT)

#define SEL_BST3_SHIFT							2
#define SEL_BST3_MASK							BIT(SEL_BST3_SHIFT)

#define SEL_BST4_SHIFT							1
#define SEL_BST4_MASK							BIT(SEL_BST4_SHIFT)

#define SEL_BST_IN_VCM_SHIFT					0
#define SEL_BST_IN_VCM_MASK						BIT(SEL_BST_IN_VCM_SHIFT)

/* S5M3700X_130_PD_IDAC1 */
#define EN_IDAC1_OUT_SHIFT						7
#define EN_IDAC1_OUT_MASK						BIT(EN_IDAC1_OUT_SHIFT)

#define EN_IDAC2_OUT_SHIFT						6
#define EN_IDAC2_OUT_MASK						BIT(EN_IDAC2_OUT_SHIFT)

#define EN_IDAC1_LS_SHIFT						5
#define EN_IDAC1_LS_MASK						BIT(EN_IDAC1_LS_SHIFT)

#define EN_IDAC2_LS_SHIFT						4
#define EN_IDAC2_LS_MASK						BIT(EN_IDAC2_LS_SHIFT)

#define PDB_IDAC1_SHIFT							3
#define PDB_IDAC1_MASK							BIT(PDB_IDAC1_SHIFT)

#define PDB_IDAC2_SHIFT							2
#define PDB_IDAC2_MASK							BIT(PDB_IDAC2_SHIFT)

#define PDB_IDAC1_AMP_SHIFT						1
#define PDB_IDAC1_AMP_MASK						BIT(PDB_IDAC1_AMP_SHIFT)

#define PDB_IDAC2_AMP_SHIFT						0
#define PDB_IDAC2_AMP_MASK						BIT(PDB_IDAC2_AMP_SHIFT)

/* S5M3700X_131_PD_IDAC2 */
#define PDB_IDAC12_CH_SHIFT						5
#define PDB_IDAC12_CH_MASK						BIT(PDB_IDAC12_CH_SHIFT)

#define PDB_IDAC12_IGEN_PN_SHIFT				4
#define PDB_IDAC12_IGEN_PN_MASK					BIT(PDB_IDAC12_IGEN_PN_SHIFT)

#define PDB_IDAC12_IGEN_SHIFT					3
#define PDB_IDAC12_IGEN_MASK					BIT(PDB_IDAC12_IGEN_SHIFT)

#define PDB_IDAC12_IGEN_AMP1_SHIFT				2
#define PDB_IDAC12_IGEN_AMP1_MASK				BIT(PDB_IDAC12_IGEN_AMP1_SHIFT)

#define PDB_IDAC12_IGEN_AMP2_SHIFT				1
#define PDB_IDAC12_IGEN_AMP2_MASK				BIT(PDB_IDAC12_IGEN_AMP2_SHIFT)

#define PDB_IDAC12_IGEN_AMP3_SHIFT				0
#define PDB_IDAC12_IGEN_AMP3_MASK				BIT(PDB_IDAC12_IGEN_AMP3_SHIFT)

/* S5M3700X_132_PD_IDAC3 */
#define EN_IDAC3_OUTTIE_SHIFT					7
#define EN_IDAC3_OUTTIE_MASK					BIT(EN_IDAC3_OUTTIE_SHIFT)

#define EN_IDAC3_OUT_SHIFT						6
#define EN_IDAC3_OUT_MASK						BIT(EN_IDAC3_OUT_SHIFT)

#define EN_IDAC3_LS_SHIFT						5
#define EN_IDAC3_LS_MASK						BIT(EN_IDAC3_LS_SHIFT)

#define PDB_IDAC3_IGEN_PN_SHIFT					4
#define PDB_IDAC3_IGEN_PN_MASK					BIT(PDB_IDAC3_IGEN_PN_SHIFT)

#define PDB_IDAC3_IGEN_SHIFT					3
#define PDB_IDAC3_IGEN_MASK						BIT(PDB_IDAC3_IGEN_SHIFT)

#define PDB_IDAC3_IGEN_AMP1_SHIFT				2
#define PDB_IDAC3_IGEN_AMP1_MASK				BIT(PDB_IDAC3_IGEN_AMP1_SHIFT)

#define PDB_IDAC3_IGEN_AMP2_SHIFT				1
#define PDB_IDAC3_IGEN_AMP2_MASK				BIT(PDB_IDAC3_IGEN_AMP2_SHIFT)

#define PDB_IDAC3_IGEN_AMP3_SHIFT				0
#define PDB_IDAC3_IGEN_AMP3_MASK				BIT(PDB_IDAC3_IGEN_AMP3_SHIFT)

/* S5M3700X_135_PD_IDAC4 */
#define EN_IDAC1_OUTTIE_SHIFT					7
#define EN_IDAC1_OUTTIE_MASK					BIT(EN_IDAC1_OUTTIE_SHIFT)

#define EN_IDAC2_OUTTIE_SHIFT					6
#define EN_IDAC2_OUTTIE_MASK					BIT(EN_IDAC2_OUTTIE_SHIFT)

#define EN_OUTTIEL_SHIFT						1
#define EN_OUTTIEL_MASK							BIT(EN_OUTTIEL_SHIFT)

#define EN_OUTTIER_SHIFT						0
#define EN_OUTTIER_MASK							BIT(EN_OUTTIER_SHIFT)

/* S5M3700X_138_PD_HP */
#define PDB_HP_BIAS_SHIFT						7
#define PDB_HP_BIAS_MASK						BIT(PDB_HP_BIAS_SHIFT)

#define PDB_HP_1STL_SHIFT						6
#define PDB_HP_1STL_MASK						BIT(PDB_HP_1STL_SHIFT)

#define PDB_HP_2NDL_SHIFT						5
#define PDB_HP_2NDL_MASK						BIT(PDB_HP_2NDL_SHIFT)

#define PDB_HP_DRVL_SHIFT						4
#define PDB_HP_DRVL_MASK						BIT(PDB_HP_DRVL_SHIFT)

#define PDB_HP_1STR_SHIFT						2
#define PDB_HP_1STR_MASK						BIT(PDB_HP_1STR_SHIFT)

#define PDB_HP_2NDR_SHIFT						1
#define PDB_HP_2NDR_MASK						BIT(PDB_HP_2NDR_SHIFT)

#define PDB_HP_DRVR_SHIFT						0
#define PDB_HP_DRVR_MASK						BIT(PDB_HP_DRVR_SHIFT)

/* S5M3700X_139_PD_SURGE */
#define PDB_SURGE_REGL_SHIFT					7
#define PDB_SURGE_REGL_MASK						BIT(PDB_SURGE_REGL_SHIFT)

#define PDB_SURGE_POS_NEGL_SHIFT				6
#define PDB_SURGE_POS_NEGL_MASK					BIT(PDB_SURGE_POS_NEGL_SHIFT)

#define PDB_SURGE_NEGL_SHIFT					5
#define PDB_SURGE_NEGL_MASK						BIT(PDB_SURGE_NEGL_SHIFT)

#define EN_SURGEL_SHIFT							4
#define EN_SURGEL_MASK							BIT(EN_SURGEL_SHIFT)

#define PDB_SURGE_REGR_SHIFT					3
#define PDB_SURGE_REGR_MASK						BIT(PDB_SURGE_REGR_SHIFT)

#define PDB_SURGE_POS_NEGR_SHIFT				2
#define PDB_SURGE_POS_NEGR_MASK					BIT(PDB_SURGE_POS_NEGR_SHIFT)

#define PDB_SURGE_NEGR_SHIFT					1
#define PDB_SURGE_NEGR_MASK						BIT(PDB_SURGE_NEGR_SHIFT)

#define EN_SURGER_SHIFT							0
#define EN_SURGER_MASK							BIT(EN_SURGER_SHIFT)

/* S5M3700X_13A_POP_HP */
#define EN_UHQA_SHIFT							7
#define EN_UHQA_MASK							BIT(EN_UHQA_SHIFT)

#define EN_HP_BODY_SHIFT						6
#define EN_HP_BODY_MASK							BIT(EN_HP_BODY_SHIFT)

#define SEL_RES_SUB_SHIFT						5
#define SEL_RES_SUB_MASK						BIT(SEL_RES_SUB_SHIFT)

#define CTRF_HPZ_SHIFT							4
#define CTRF_HPZ_MASK							BIT(CTRF_HPZ_SHIFT)

#define EN_HP_PDN_SHIFT							0
#define EN_HP_PDN_MASK							BIT(EN_HP_PDN_SHIFT)

/* S5M3700X_13B_OCP_HP */
#define EN_HP_OCPL_SHIFT						1
#define EN_HP_OCPL_MASK							BIT(EN_HP_OCPL_SHIFT)

#define EN_HP_OCPR_SHIFT						0
#define EN_HP_OCPR_MASK							BIT(EN_HP_OCPR_SHIFT)

/* S5M3700X_142_REF_SURGE */
#define CTRV_SURGE_REFP_SHIFT					5
#define CTRV_SURGE_REFP_WIDTH					3
#define CTRV_SURGE_REFP_MASK					MASK(CTRV_SURGE_REFP_WIDTH, CTRV_SURGE_REFP_SHIFT)

#define CTRV_SURGE_REFN_SHIFT					5
#define CTRV_SURGE_REFN_WIDTH					3
#define CTRV_SURGE_REFN_MASK					MASK(CTRV_SURGE_REFN_WIDTH, CTRV_SURGE_REFN_SHIFT)

/* S5M3700X_149_PD_EP */
#define EN_EP_OCP_SHIFT							5
#define EN_EP_OCP_MASK							BIT(EN_EP_OCP_SHIFT)

#define PDB_EP_BIAS_SHIFT						3
#define PDB_EP_BIAS_MASK						BIT(PDB_EP_BIAS_SHIFT)

#define PDB_EP_1ST_SHIFT						2
#define PDB_EP_1ST_MASK							BIT(PDB_EP_1ST_SHIFT)

#define PDB_EP_2ND_SHIFT						1
#define PDB_EP_2ND_MASK							BIT(PDB_EP_2ND_SHIFT)

#define PDB_EP_DRV_SHIFT						0
#define PDB_EP_DRV_MASK							BIT(PDB_EP_DRV_SHIFT)

/* S5M3700X_14A_PD_LO */
#define PDB_LO_BIAS_SHIFT						3
#define PDB_LO_BIAS_MASK						BIT(PDB_LO_BIAS_SHIFT)

#define PDB_LO_1ST_SHIFT						2
#define PDB_LO_1ST_MASK							BIT(PDB_LO_1ST_SHIFT)

#define PDB_LO_2ND_SHIFT						1
#define PDB_LO_2ND_MASK							BIT(PDB_LO_2ND_SHIFT)

#define PDB_LO_DRV_SHIFT						0
#define PDB_LO_DRV_MASK							BIT(PDB_LO_DRV_SHIFT)

/* S5M3700X_153_DA_CP0 */
#define SEL_AUTO_CP1_SHIFT						7
#define SEL_AUTO_CP1_MASK						BIT(SEL_AUTO_CP1_SHIFT)

#define SEL_AUTO_CP2_SHIFT						3
#define SEL_AUTO_CP2_MASK						BIT(SEL_AUTO_CP2_SHIFT)

#define CTMF_CP_CLK2_SHIFT						0
#define CTMF_CP_CLK2_WIDTH						3
#define CTMF_CP_CLK2_MASK						MASK(CTMF_CP_CLK2_WIDTH, CTMF_CP_CLK2_SHIFT)

/* S5M3700X_2B5_CTRL_HP1 */
#define CTRV_HP_OCP_SHIFT						4
#define CTRV_HP_OCP_WIDTH						2
#define CTRV_HP_OCP_MASK						MASK(CTRV_HP_OCP_WIDTH, CTRV_HP_OCP_SHIFT)

/* S5M3700X_304_MV_ACTR1 */
#define PDB_BGR_SHIFT							0
#define PDB_BGR_MASK							BIT(PDB_BGR_SHIFT)

#define PDB_IBIAS_SHIFT							1
#define PDB_IBIAS_MASK							BIT(PDB_IBIAS_SHIFT)

#define PDB_DIG_LDO_SHIFT						2
#define PDB_DIG_LDO_MASK						BIT(PDB_DIG_LDO_SHIFT)

/* S5M3700X_307_LV_DCTR */
#define COD_RESETB_SHIFT						1
#define COD_RESETB_MASK							BIT(COD_RESETB_SHIFT)

#define EN_LS_AUD_SHIFT							6
#define EN_LS_AUD_MASK							BIT(EN_LS_AUD_SHIFT)

#endif /* _S5M3700X_REGISTER_H */
