`timescale 1ns/1ps
module ControlUnit(input wire[23:0] command_word, input wire clk, input wire rst, input wire ReadyRegFlag, input wire [7:0]PC_current_value, output reg[7:0]PC_load, output reg PC_inc, output reg PC_en, output reg MAR_load, output reg IR_load, output reg [7:0]write_data, output reg[7:0]ALU_sel, output reg [7:0]ADR_1, output reg [7:0]ADR_2, output reg [7:0]ADR_3, output reg regWriteEnable, output reg regReadEnable, output reg [1:0]Path_Type, output reg rd_en, output reg [7:0]current_state_out, output reg[7:0]opcode_out);

//FSM Encoding
localparam FETCH_0 = 8'b0, FETCH_1 = 8'b00000001, FETCH_2 = 8'b00000011, DECODE = 4, STR_IMM_0 = 5, STR_DIR_0 = 6, STR_DIR_1 = 7, LOA_IMM_0 = 8, LOA_DIR_0 = 9, LOA_DIR_1 = 10, MOV_0 = 11, MOV_1 = 12, ARITHMETIC_OPERATION_0 = 13, ARITHMETIC_OPERATION_1 = 14, ARITHMETIC_OPERATION_2 = 15, JMP_0 = 16, JMP_1 = 17, CALL_0 = 18, CALL_1 = 19, RET_0 = 20, READ_0 = 21;

//OPCODE Encoding
localparam 
STR_IMM = 8'b00000001,
STR_DIR = 8'b00000010,
LOA_IMM = 8'b00011000,
LOA_DIR = 8'b00011001,
MOV = 8'b00011010,
ADD = 8'b00000011,
SUB = 8'b00000100,
MULT = 8'b00000101,
DIV = 8'b00000110,
INC = 8'b00010000,
DEC = 8'b00010010,
MOD = 8'b00000111,
SL = 8'b00010100,
SR = 8'b00010101,
L_AND = 8'b00001000,
L_NAND = 8'b00001110,
L_NOR = 8'b00001101,
L_NOT = 8'b00001010,
L_OR = 8'b00001001,
L_XNOR = 8'b00001111,
L_XOR = 8'b00010001,
L_ROL = 8'b00010110,
L_ROR = 8'b00010111,
CMP = 8'b00011000,
JMP = 8'b00011001,
CALL = 8'b00011010,
RET = 8'b00011011,
READ = 8'b00011100;

//Path encoding
localparam alu_path = 2'b00, memory_path = 2'b01, uc_path = 2'b10;

//Registradores de estado
reg[7:0] current_state, next_state; 

//Stack de valores do PC
reg [7:0] pc_stack_reg [0:15];
reg[3:0] stack_pointer;

/* always@(posedge clk)begin
  if(rst)begin
  current_state <= FETCH_0;
  current_state_out <= current_state;
  end
  else begin
  current_state <= next_state;
  current_state_out <= current_state;
  end
end */

always@(posedge clk)begin
  if(rst)begin
  current_state <= FETCH_0;
  current_state_out <= current_state;
  end
  else begin
  current_state <= next_state;
  current_state_out <= current_state;
  end
case(current_state) 
    /*FETCH_0 : next_state <= FETCH_1;
    FETCH_1 : next_state <= FETCH_2;
    FETCH_2 : begin
        if(ReadyRegFlag) next_state <= DECODE;
        else next_state <= FETCH_0;
    end */

    DECODE: begin
            #5
            opcode_out <= command_word[23:16];
            IR_load <= 0;
            #5
            PC_inc <= 0;
            if(command_word[23:16] == STR_IMM) begin
              next_state <= STR_IMM_0;
              Path_Type <= uc_path;
            end

            else if(command_word[23:16] == STR_DIR)   begin
              next_state <= STR_DIR_0;
              Path_Type <= memory_path;
            end

            else if(command_word[23:16] == LOA_IMM)   begin
              next_state <= LOA_IMM_0;
              Path_Type <= uc_path;
            end

            else if(command_word[23:16] == LOA_DIR)   begin
              next_state <= LOA_DIR_0;
              Path_Type <= memory_path;
            end

            else if(command_word[23:16] == MOV)   begin
            next_state <= MOV_0;
            Path_Type <= alu_path;
            end

            else if(command_word[23:16] == ADD)   begin
            next_state <= ARITHMETIC_OPERATION_0;
            Path_Type <= alu_path;
            end

            else if(command_word[23:16] == SUB)   begin
            next_state <= ARITHMETIC_OPERATION_0;
            Path_Type <= alu_path;
            end

            else if(command_word[23:16] == MULT)   begin
            next_state <= ARITHMETIC_OPERATION_0;
            Path_Type <= alu_path;
            end

            else if(command_word[23:16] == DIV)  begin
            next_state <= ARITHMETIC_OPERATION_0;
            Path_Type <= alu_path;
            end

            else if(command_word[23:16] == MOD)   begin
            next_state <= ARITHMETIC_OPERATION_0;
            Path_Type <= alu_path;
            end

            else if(command_word[23:16] == L_AND)   begin
              next_state <= ARITHMETIC_OPERATION_0;
              Path_Type <= alu_path;
            end

            else if(command_word[23:16] == L_OR)   begin
            next_state <= ARITHMETIC_OPERATION_0;
            Path_Type <= alu_path;
            end
            
            else if(command_word[23:16] == L_NOT)   begin
              next_state <= ARITHMETIC_OPERATION_0;
              Path_Type <= alu_path;
            end

            else if(command_word[23:16] == L_XOR)  begin
               next_state <= ARITHMETIC_OPERATION_0;
               Path_Type <= alu_path;
            end

            else if(command_word[23:16] == L_NAND)   begin
              next_state <= ARITHMETIC_OPERATION_0;
              Path_Type <= alu_path;
            end

            else if(command_word[23:16] == L_XNOR)   begin
              next_state <= ARITHMETIC_OPERATION_0;
              Path_Type <= alu_path;
            end

            else if(command_word[23:16] == INC)  begin 
            next_state <= ARITHMETIC_OPERATION_0;
            Path_Type <= alu_path;
            end

            else if(command_word[23:16] == DEC)   begin
            next_state <= ARITHMETIC_OPERATION_0;
            Path_Type <= alu_path;
            end

            else if(command_word[23:16] == SL)  begin 
            next_state <= ARITHMETIC_OPERATION_0;
            Path_Type <= alu_path;
            end

            else if(command_word[23:16] == SR)   begin
            next_state <= ARITHMETIC_OPERATION_0;
            Path_Type <= alu_path;
            end

            else if(command_word[23:16] == L_ROL)  begin
              next_state <= ARITHMETIC_OPERATION_0;
              Path_Type <= alu_path;
            end

            else if(command_word[23:16] == L_ROR)   begin
              next_state <= ARITHMETIC_OPERATION_0;
              Path_Type <= alu_path;
            end
            else if(command_word[23:16] == JMP)   begin
              next_state <= JMP_0;
              Path_Type <= alu_path;
            end
            else if(command_word[23:16] == CALL)  begin
               next_state <= CALL_0;
               Path_Type <= memory_path;
            end
            else if(command_word[23:16] == RET)   begin
              next_state <= RET_0;
              Path_Type <= memory_path;
            end
            else if(command_word[23:16] == READ)   begin
              next_state <= READ_0;
              Path_Type <= memory_path;
            end

    end

    STR_IMM_0: next_state <= FETCH_0;
    LOA_IMM_0: next_state <= FETCH_0;

    STR_DIR_0: next_state <= STR_DIR_1;
    STR_DIR_1: next_state <= FETCH_0;

    LOA_DIR_0: next_state <= LOA_DIR_1;
    LOA_DIR_1: next_state <= FETCH_0;

    MOV_0: next_state <= MOV_1;

    ARITHMETIC_OPERATION_0: next_state <= ARITHMETIC_OPERATION_1;

    ARITHMETIC_OPERATION_1: next_state <= ARITHMETIC_OPERATION_2;

    ARITHMETIC_OPERATION_2: next_state <= FETCH_0;

    JMP_0: next_state <= JMP_1;
    JMP_1: next_state <= FETCH_0;

    CALL_0: next_state <= FETCH_0;
    
    READ_0: next_state <= FETCH_0;

endcase

end

always@(current_state) begin
        /* PC_inc = 0;
        MAR_load = 0;
        IR_load = 0;
        write_data = 8'b0;
        regWriteEnable = 0;
        regReadEnable = 0;
        ADR_1 = 8'b0;
        ADR_2 = 8'b0;
        ADR_3 = 8'b0;
        stack_pointer = 4'b0; */

    case(current_state) 
    FETCH_0: begin
        if(rst) begin
            PC_en <= 1;
            PC_load <= 8'b0;
            //rd_en <= 1;
        end
        MAR_load <= 1;
        //IR_load <= 1;
        //current_state <= FETCH_1;
        next_state <= FETCH_1;
    end
    FETCH_1: begin
        PC_en <= 0;
        PC_inc <= 1;
        IR_load <= 1;
        next_state <= FETCH_2;
    end
    FETCH_2:  
    begin
      //PC_inc <= 0;
        IR_load <= 1;
        if(!ReadyRegFlag) next_state <= DECODE;
        else next_state <= FETCH_0;
    end

    STR_IMM_0: begin //Guarda o valor do operando num registrador
        PC_inc <= 0;
        MAR_load <= 0;
        IR_load <= 0;
        write_data <= command_word[7:0];
        regWriteEnable <= 1;
        regReadEnable <= 0;
        ADR_1 <= 8'b0;
        ADR_2 <= 8'b0;
        ADR_3 <= command_word[15:8];
end

    LOA_IMM_0: begin // Carrega um valor da memÃ³ria num registrador de destino
        PC_inc <= 0;
        MAR_load <= 0;
        IR_load <= 0;
        write_data <= command_word[7:0];
        regWriteEnable <= 0;
        regReadEnable <= 0;
        ADR_1 <= 8'b0;
        ADR_2 <= 8'b0;
        ADR_3 <= command_word[15:8];
end

    STR_DIR_0: begin
        ADR_1 <= command_word[7:0];
        ADR_3 <= command_word[15:8];
        regReadEnable <= 1;
    end

    STR_DIR_1: begin
        regWriteEnable <= 1;
    end

    LOA_DIR_0: begin
        ADR_1 <= command_word[7:0];
        ADR_3 <= command_word[15:8];
        regReadEnable <= 1;
    end

    LOA_DIR_1: begin
        regWriteEnable <= 1;
    end

    MOV_0: begin
        ADR_1 <= command_word[7:0];
        ADR_3 <= command_word[7:0];
        regReadEnable <= 1;
    end

    MOV_1: begin
        regWriteEnable <= 1;
    end

    ARITHMETIC_OPERATION_0: begin
        regReadEnable <= 1;
        ALU_sel <= command_word[23:16];
        ADR_1 <= command_word[15:8];
        ADR_2 <= command_word[7:0];
    end

    ARITHMETIC_OPERATION_1: #5
    begin
        
    end 

    ARITHMETIC_OPERATION_2: begin
        regReadEnable <= 0;
        regWriteEnable <= 1;
        ADR_3 <= 8'b00000010;
    end

JMP_0: begin
    PC_en <= 1;
    PC_load <= command_word[15:8];
end

JMP_1: begin
    PC_en <= 0;
end

CALL_0: begin   
  if(stack_pointer < 15) begin
   pc_stack_reg[stack_pointer] <= PC_current_value;
   stack_pointer <= stack_pointer + 1'b1;
  end
end

RET_0: begin
    PC_en <= 1;
    PC_load <= pc_stack_reg[stack_pointer];
    stack_pointer <= stack_pointer - 1'b1;
end

READ_0: begin
    regReadEnable <= 1'b1;
    regWriteEnable <= 1'b0;
    #10

    ADR_1 <= command_word[15:8];
    ADR_2 <= command_word[15:8];

end

default: begin
    next_state <= FETCH_0;
end


endcase
    end
endmodule