---
layout: post
title: "4-bit Shift Register"
categories: [Verilog]
date: 2025-12-09
---

## ğŸ“Œ Question

Build a 4-bit shift register (right shift), with asynchronous reset, synchronous load, and enable.

* areset: Resets shift register to zero.
* load: Loads shift register with data[3:0] instead of shifting.
* ena: Shift right (q[3] becomes zero, q[0] is shifted out and disappears).
* q: The contents of the shift register.

If both the load and ena inputs are asserted (1), the load input has higher priority.


## ğŸ§‘â€ğŸ’» Code Example

```verilog
module top_module(
    input clk,
    input areset,  // async active-high reset to zero
    input load,
    input ena,
    input [3:0] data,
    output reg [3:0] q); 

    always @ (posedge clk or posedge areset) begin
        if (areset)
           q <= 4'b0; 
        else if (load) // higer priority
            q <= data;
        else if (ena) begin
            q <= {1'b0, q[3], q[2], q[1]};
        end
    end
    
endmodule
```

<!-- ![](/assets/25_1216/result_timing_diagram.png) -->
<img src="{{ '/assets/25_1216/result_timing_diagram.png' | relative_url }}" width="700">

## ğŸ“š Reference
* [HDLBits Problem - Shift4](https://hdlbits.01xz.net/wiki/Shift4)
