
Vaja10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c94  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00011594  08007e74  08007e74  00017e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019408  08019408  00030080  2**0
                  CONTENTS
  4 .ARM          00000000  08019408  08019408  00030080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08019408  08019408  00030080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019408  08019408  00029408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801940c  0801940c  0002940c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08019410  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000069c  20000080  08019490  00030080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000071c  08019490  0003071c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000188e1  00000000  00000000  000300b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004080  00000000  00000000  00048991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001988  00000000  00000000  0004ca18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017a0  00000000  00000000  0004e3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e0d8  00000000  00000000  0004fb40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000193e2  00000000  00000000  0007dc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010798b  00000000  00000000  00096ffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019e985  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071a0  00000000  00000000  0019e9d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000080 	.word	0x20000080
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007e5c 	.word	0x08007e5c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000084 	.word	0x20000084
 800021c:	08007e5c 	.word	0x08007e5c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002c4:	4b04      	ldr	r3, [pc, #16]	; (80002d8 <__NVIC_GetPriorityGrouping+0x18>)
 80002c6:	68db      	ldr	r3, [r3, #12]
 80002c8:	0a1b      	lsrs	r3, r3, #8
 80002ca:	f003 0307 	and.w	r3, r3, #7
}
 80002ce:	4618      	mov	r0, r3
 80002d0:	46bd      	mov	sp, r7
 80002d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d6:	4770      	bx	lr
 80002d8:	e000ed00 	.word	0xe000ed00

080002dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	4603      	mov	r3, r0
 80002e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	db0b      	blt.n	8000306 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002ee:	79fb      	ldrb	r3, [r7, #7]
 80002f0:	f003 021f 	and.w	r2, r3, #31
 80002f4:	4907      	ldr	r1, [pc, #28]	; (8000314 <__NVIC_EnableIRQ+0x38>)
 80002f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002fa:	095b      	lsrs	r3, r3, #5
 80002fc:	2001      	movs	r0, #1
 80002fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000306:	bf00      	nop
 8000308:	370c      	adds	r7, #12
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	e000e100 	.word	0xe000e100

08000318 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	6039      	str	r1, [r7, #0]
 8000322:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000328:	2b00      	cmp	r3, #0
 800032a:	db0a      	blt.n	8000342 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800032c:	683b      	ldr	r3, [r7, #0]
 800032e:	b2da      	uxtb	r2, r3
 8000330:	490c      	ldr	r1, [pc, #48]	; (8000364 <__NVIC_SetPriority+0x4c>)
 8000332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000336:	0112      	lsls	r2, r2, #4
 8000338:	b2d2      	uxtb	r2, r2
 800033a:	440b      	add	r3, r1
 800033c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000340:	e00a      	b.n	8000358 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000342:	683b      	ldr	r3, [r7, #0]
 8000344:	b2da      	uxtb	r2, r3
 8000346:	4908      	ldr	r1, [pc, #32]	; (8000368 <__NVIC_SetPriority+0x50>)
 8000348:	79fb      	ldrb	r3, [r7, #7]
 800034a:	f003 030f 	and.w	r3, r3, #15
 800034e:	3b04      	subs	r3, #4
 8000350:	0112      	lsls	r2, r2, #4
 8000352:	b2d2      	uxtb	r2, r2
 8000354:	440b      	add	r3, r1
 8000356:	761a      	strb	r2, [r3, #24]
}
 8000358:	bf00      	nop
 800035a:	370c      	adds	r7, #12
 800035c:	46bd      	mov	sp, r7
 800035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000362:	4770      	bx	lr
 8000364:	e000e100 	.word	0xe000e100
 8000368:	e000ed00 	.word	0xe000ed00

0800036c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800036c:	b480      	push	{r7}
 800036e:	b089      	sub	sp, #36	; 0x24
 8000370:	af00      	add	r7, sp, #0
 8000372:	60f8      	str	r0, [r7, #12]
 8000374:	60b9      	str	r1, [r7, #8]
 8000376:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000378:	68fb      	ldr	r3, [r7, #12]
 800037a:	f003 0307 	and.w	r3, r3, #7
 800037e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000380:	69fb      	ldr	r3, [r7, #28]
 8000382:	f1c3 0307 	rsb	r3, r3, #7
 8000386:	2b04      	cmp	r3, #4
 8000388:	bf28      	it	cs
 800038a:	2304      	movcs	r3, #4
 800038c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800038e:	69fb      	ldr	r3, [r7, #28]
 8000390:	3304      	adds	r3, #4
 8000392:	2b06      	cmp	r3, #6
 8000394:	d902      	bls.n	800039c <NVIC_EncodePriority+0x30>
 8000396:	69fb      	ldr	r3, [r7, #28]
 8000398:	3b03      	subs	r3, #3
 800039a:	e000      	b.n	800039e <NVIC_EncodePriority+0x32>
 800039c:	2300      	movs	r3, #0
 800039e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003a0:	f04f 32ff 	mov.w	r2, #4294967295
 80003a4:	69bb      	ldr	r3, [r7, #24]
 80003a6:	fa02 f303 	lsl.w	r3, r2, r3
 80003aa:	43da      	mvns	r2, r3
 80003ac:	68bb      	ldr	r3, [r7, #8]
 80003ae:	401a      	ands	r2, r3
 80003b0:	697b      	ldr	r3, [r7, #20]
 80003b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003b4:	f04f 31ff 	mov.w	r1, #4294967295
 80003b8:	697b      	ldr	r3, [r7, #20]
 80003ba:	fa01 f303 	lsl.w	r3, r1, r3
 80003be:	43d9      	mvns	r1, r3
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003c4:	4313      	orrs	r3, r2
         );
}
 80003c6:	4618      	mov	r0, r3
 80003c8:	3724      	adds	r7, #36	; 0x24
 80003ca:	46bd      	mov	sp, r7
 80003cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d0:	4770      	bx	lr

080003d2 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80003d2:	b480      	push	{r7}
 80003d4:	b083      	sub	sp, #12
 80003d6:	af00      	add	r7, sp, #0
 80003d8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	601a      	str	r2, [r3, #0]
}
 80003e6:	bf00      	nop
 80003e8:	370c      	adds	r7, #12
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr
	...

080003f4 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
 80003fc:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80003fe:	683b      	ldr	r3, [r7, #0]
 8000400:	2b01      	cmp	r3, #1
 8000402:	d02e      	beq.n	8000462 <LL_TIM_OC_DisableFast+0x6e>
 8000404:	683b      	ldr	r3, [r7, #0]
 8000406:	2b04      	cmp	r3, #4
 8000408:	d029      	beq.n	800045e <LL_TIM_OC_DisableFast+0x6a>
 800040a:	683b      	ldr	r3, [r7, #0]
 800040c:	2b10      	cmp	r3, #16
 800040e:	d024      	beq.n	800045a <LL_TIM_OC_DisableFast+0x66>
 8000410:	683b      	ldr	r3, [r7, #0]
 8000412:	2b40      	cmp	r3, #64	; 0x40
 8000414:	d01f      	beq.n	8000456 <LL_TIM_OC_DisableFast+0x62>
 8000416:	683b      	ldr	r3, [r7, #0]
 8000418:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800041c:	d019      	beq.n	8000452 <LL_TIM_OC_DisableFast+0x5e>
 800041e:	683b      	ldr	r3, [r7, #0]
 8000420:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000424:	d013      	beq.n	800044e <LL_TIM_OC_DisableFast+0x5a>
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800042c:	d00d      	beq.n	800044a <LL_TIM_OC_DisableFast+0x56>
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000434:	d007      	beq.n	8000446 <LL_TIM_OC_DisableFast+0x52>
 8000436:	683b      	ldr	r3, [r7, #0]
 8000438:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800043c:	d101      	bne.n	8000442 <LL_TIM_OC_DisableFast+0x4e>
 800043e:	2308      	movs	r3, #8
 8000440:	e010      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 8000442:	2309      	movs	r3, #9
 8000444:	e00e      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 8000446:	2307      	movs	r3, #7
 8000448:	e00c      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 800044a:	2306      	movs	r3, #6
 800044c:	e00a      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 800044e:	2305      	movs	r3, #5
 8000450:	e008      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 8000452:	2304      	movs	r3, #4
 8000454:	e006      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 8000456:	2303      	movs	r3, #3
 8000458:	e004      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 800045a:	2302      	movs	r3, #2
 800045c:	e002      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 800045e:	2301      	movs	r3, #1
 8000460:	e000      	b.n	8000464 <LL_TIM_OC_DisableFast+0x70>
 8000462:	2300      	movs	r3, #0
 8000464:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	3318      	adds	r3, #24
 800046a:	4619      	mov	r1, r3
 800046c:	7bfb      	ldrb	r3, [r7, #15]
 800046e:	4a0b      	ldr	r2, [pc, #44]	; (800049c <LL_TIM_OC_DisableFast+0xa8>)
 8000470:	5cd3      	ldrb	r3, [r2, r3]
 8000472:	440b      	add	r3, r1
 8000474:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000476:	68bb      	ldr	r3, [r7, #8]
 8000478:	681a      	ldr	r2, [r3, #0]
 800047a:	7bfb      	ldrb	r3, [r7, #15]
 800047c:	4908      	ldr	r1, [pc, #32]	; (80004a0 <LL_TIM_OC_DisableFast+0xac>)
 800047e:	5ccb      	ldrb	r3, [r1, r3]
 8000480:	4619      	mov	r1, r3
 8000482:	2304      	movs	r3, #4
 8000484:	408b      	lsls	r3, r1
 8000486:	43db      	mvns	r3, r3
 8000488:	401a      	ands	r2, r3
 800048a:	68bb      	ldr	r3, [r7, #8]
 800048c:	601a      	str	r2, [r3, #0]

}
 800048e:	bf00      	nop
 8000490:	3714      	adds	r7, #20
 8000492:	46bd      	mov	sp, r7
 8000494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000498:	4770      	bx	lr
 800049a:	bf00      	nop
 800049c:	08007eb0 	.word	0x08007eb0
 80004a0:	08007ebc 	.word	0x08007ebc

080004a4 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b085      	sub	sp, #20
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80004ae:	683b      	ldr	r3, [r7, #0]
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d02e      	beq.n	8000512 <LL_TIM_OC_EnablePreload+0x6e>
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	2b04      	cmp	r3, #4
 80004b8:	d029      	beq.n	800050e <LL_TIM_OC_EnablePreload+0x6a>
 80004ba:	683b      	ldr	r3, [r7, #0]
 80004bc:	2b10      	cmp	r3, #16
 80004be:	d024      	beq.n	800050a <LL_TIM_OC_EnablePreload+0x66>
 80004c0:	683b      	ldr	r3, [r7, #0]
 80004c2:	2b40      	cmp	r3, #64	; 0x40
 80004c4:	d01f      	beq.n	8000506 <LL_TIM_OC_EnablePreload+0x62>
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80004cc:	d019      	beq.n	8000502 <LL_TIM_OC_EnablePreload+0x5e>
 80004ce:	683b      	ldr	r3, [r7, #0]
 80004d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80004d4:	d013      	beq.n	80004fe <LL_TIM_OC_EnablePreload+0x5a>
 80004d6:	683b      	ldr	r3, [r7, #0]
 80004d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80004dc:	d00d      	beq.n	80004fa <LL_TIM_OC_EnablePreload+0x56>
 80004de:	683b      	ldr	r3, [r7, #0]
 80004e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80004e4:	d007      	beq.n	80004f6 <LL_TIM_OC_EnablePreload+0x52>
 80004e6:	683b      	ldr	r3, [r7, #0]
 80004e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80004ec:	d101      	bne.n	80004f2 <LL_TIM_OC_EnablePreload+0x4e>
 80004ee:	2308      	movs	r3, #8
 80004f0:	e010      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 80004f2:	2309      	movs	r3, #9
 80004f4:	e00e      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 80004f6:	2307      	movs	r3, #7
 80004f8:	e00c      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 80004fa:	2306      	movs	r3, #6
 80004fc:	e00a      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 80004fe:	2305      	movs	r3, #5
 8000500:	e008      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 8000502:	2304      	movs	r3, #4
 8000504:	e006      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 8000506:	2303      	movs	r3, #3
 8000508:	e004      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 800050a:	2302      	movs	r3, #2
 800050c:	e002      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 800050e:	2301      	movs	r3, #1
 8000510:	e000      	b.n	8000514 <LL_TIM_OC_EnablePreload+0x70>
 8000512:	2300      	movs	r3, #0
 8000514:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	3318      	adds	r3, #24
 800051a:	4619      	mov	r1, r3
 800051c:	7bfb      	ldrb	r3, [r7, #15]
 800051e:	4a0a      	ldr	r2, [pc, #40]	; (8000548 <LL_TIM_OC_EnablePreload+0xa4>)
 8000520:	5cd3      	ldrb	r3, [r2, r3]
 8000522:	440b      	add	r3, r1
 8000524:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000526:	68bb      	ldr	r3, [r7, #8]
 8000528:	681a      	ldr	r2, [r3, #0]
 800052a:	7bfb      	ldrb	r3, [r7, #15]
 800052c:	4907      	ldr	r1, [pc, #28]	; (800054c <LL_TIM_OC_EnablePreload+0xa8>)
 800052e:	5ccb      	ldrb	r3, [r1, r3]
 8000530:	4619      	mov	r1, r3
 8000532:	2308      	movs	r3, #8
 8000534:	408b      	lsls	r3, r1
 8000536:	431a      	orrs	r2, r3
 8000538:	68bb      	ldr	r3, [r7, #8]
 800053a:	601a      	str	r2, [r3, #0]
}
 800053c:	bf00      	nop
 800053e:	3714      	adds	r7, #20
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr
 8000548:	08007eb0 	.word	0x08007eb0
 800054c:	08007ebc 	.word	0x08007ebc

08000550 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
 8000558:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	689b      	ldr	r3, [r3, #8]
 800055e:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8000562:	f023 0307 	bic.w	r3, r3, #7
 8000566:	683a      	ldr	r2, [r7, #0]
 8000568:	431a      	orrs	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	609a      	str	r2, [r3, #8]
}
 800056e:	bf00      	nop
 8000570:	370c      	adds	r7, #12
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr

0800057a <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC4REF
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800057a:	b480      	push	{r7}
 800057c:	b083      	sub	sp, #12
 800057e:	af00      	add	r7, sp, #0
 8000580:	6078      	str	r0, [r7, #4]
 8000582:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	685b      	ldr	r3, [r3, #4]
 8000588:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800058c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000590:	683a      	ldr	r2, [r7, #0]
 8000592:	431a      	orrs	r2, r3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	605a      	str	r2, [r3, #4]
}
 8000598:	bf00      	nop
 800059a:	370c      	adds	r7, #12
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr

080005a4 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	689b      	ldr	r3, [r3, #8]
 80005b0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	609a      	str	r2, [r3, #8]
}
 80005b8:	bf00      	nop
 80005ba:	370c      	adds	r7, #12
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr

080005c4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	f043 0201 	orr.w	r2, r3, #1
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	601a      	str	r2, [r3, #0]
}
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	601a      	str	r2, [r3, #0]
}
 80005f8:	bf00      	nop
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr

08000604 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000604:	b480      	push	{r7}
 8000606:	b089      	sub	sp, #36	; 0x24
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	3308      	adds	r3, #8
 8000612:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	e853 3f00 	ldrex	r3, [r3]
 800061a:	60bb      	str	r3, [r7, #8]
   return(result);
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	075b      	lsls	r3, r3, #29
 8000626:	4313      	orrs	r3, r2
 8000628:	61fb      	str	r3, [r7, #28]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	3308      	adds	r3, #8
 800062e:	69fa      	ldr	r2, [r7, #28]
 8000630:	61ba      	str	r2, [r7, #24]
 8000632:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000634:	6979      	ldr	r1, [r7, #20]
 8000636:	69ba      	ldr	r2, [r7, #24]
 8000638:	e841 2300 	strex	r3, r2, [r1]
 800063c:	613b      	str	r3, [r7, #16]
   return(result);
 800063e:	693b      	ldr	r3, [r7, #16]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d1e4      	bne.n	800060e <LL_USART_SetTXFIFOThreshold+0xa>
}
 8000644:	bf00      	nop
 8000646:	bf00      	nop
 8000648:	3724      	adds	r7, #36	; 0x24
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr

08000652 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000652:	b480      	push	{r7}
 8000654:	b089      	sub	sp, #36	; 0x24
 8000656:	af00      	add	r7, sp, #0
 8000658:	6078      	str	r0, [r7, #4]
 800065a:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	3308      	adds	r3, #8
 8000660:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	e853 3f00 	ldrex	r3, [r3]
 8000668:	60bb      	str	r3, [r7, #8]
   return(result);
 800066a:	68bb      	ldr	r3, [r7, #8]
 800066c:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	065b      	lsls	r3, r3, #25
 8000674:	4313      	orrs	r3, r2
 8000676:	61fb      	str	r3, [r7, #28]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	3308      	adds	r3, #8
 800067c:	69fa      	ldr	r2, [r7, #28]
 800067e:	61ba      	str	r2, [r7, #24]
 8000680:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000682:	6979      	ldr	r1, [r7, #20]
 8000684:	69ba      	ldr	r2, [r7, #24]
 8000686:	e841 2300 	strex	r3, r2, [r1]
 800068a:	613b      	str	r3, [r7, #16]
   return(result);
 800068c:	693b      	ldr	r3, [r7, #16]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d1e4      	bne.n	800065c <LL_USART_SetRXFIFOThreshold+0xa>
}
 8000692:	bf00      	nop
 8000694:	bf00      	nop
 8000696:	3724      	adds	r7, #36	; 0x24
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr

080006a0 <LL_USART_DisableOverrunDetect>:
  * @rmtoll CR3          OVRDIS        LL_USART_DisableOverrunDetect
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	689b      	ldr	r3, [r3, #8]
 80006ac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	609a      	str	r2, [r3, #8]
}
 80006b4:	bf00      	nop
 80006b6:	370c      	adds	r7, #12
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr

080006c0 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b083      	sub	sp, #12
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	689b      	ldr	r3, [r3, #8]
 80006d8:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	609a      	str	r2, [r3, #8]
}
 80006e0:	bf00      	nop
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr

080006ec <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	69db      	ldr	r3, [r3, #28]
 80006f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000700:	d101      	bne.n	8000706 <LL_USART_IsActiveFlag_TEACK+0x1a>
 8000702:	2301      	movs	r3, #1
 8000704:	e000      	b.n	8000708 <LL_USART_IsActiveFlag_TEACK+0x1c>
 8000706:	2300      	movs	r3, #0
}
 8000708:	4618      	mov	r0, r3
 800070a:	370c      	adds	r7, #12
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr

08000714 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	69db      	ldr	r3, [r3, #28]
 8000720:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000724:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000728:	d101      	bne.n	800072e <LL_USART_IsActiveFlag_REACK+0x1a>
 800072a:	2301      	movs	r3, #1
 800072c:	e000      	b.n	8000730 <LL_USART_IsActiveFlag_REACK+0x1c>
 800072e:	2300      	movs	r3, #0
}
 8000730:	4618      	mov	r0, r3
 8000732:	370c      	adds	r7, #12
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr

0800073c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	683a      	ldr	r2, [r7, #0]
 800074a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800074c:	bf00      	nop
 800074e:	370c      	adds	r7, #12
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr

08000758 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000758:	b480      	push	{r7}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000760:	4b08      	ldr	r3, [pc, #32]	; (8000784 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000762:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000764:	4907      	ldr	r1, [pc, #28]	; (8000784 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4313      	orrs	r3, r2
 800076a:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800076c:	4b05      	ldr	r3, [pc, #20]	; (8000784 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800076e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4013      	ands	r3, r2
 8000774:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000776:	68fb      	ldr	r3, [r7, #12]
}
 8000778:	bf00      	nop
 800077a:	3714      	adds	r7, #20
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr
 8000784:	40021000 	.word	0x40021000

08000788 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000790:	4b08      	ldr	r3, [pc, #32]	; (80007b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000792:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000794:	4907      	ldr	r1, [pc, #28]	; (80007b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	4313      	orrs	r3, r2
 800079a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800079c:	4b05      	ldr	r3, [pc, #20]	; (80007b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 800079e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4013      	ands	r3, r2
 80007a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007a6:	68fb      	ldr	r3, [r7, #12]
}
 80007a8:	bf00      	nop
 80007aa:	3714      	adds	r7, #20
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr
 80007b4:	40021000 	.word	0x40021000

080007b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007bc:	f000 fe47 	bl	800144e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c0:	f000 f844 	bl	800084c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c4:	f000 fa86 	bl	8000cd4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80007c8:	f000 f974 	bl	8000ab4 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 80007cc:	f000 f938 	bl	8000a40 <MX_TIM6_Init>
  MX_TIM4_Init();
 80007d0:	f000 f8c6 	bl	8000960 <MX_TIM4_Init>
  MX_FMC_Init();
 80007d4:	f000 fa16 	bl	8000c04 <MX_FMC_Init>
  MX_SPI1_Init();
 80007d8:	f000 f884 	bl	80008e4 <MX_SPI1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

/////	INIT FUNCTIONS	 //////////////////////////////////
  LED_init();
 80007dc:	f004 fb3c 	bl	8004e58 <LED_init>
  KBD_init();
 80007e0:	f004 ff3e 	bl	8005660 <KBD_init>
  SCI_init();
 80007e4:	f004 fce2 	bl	80051ac <SCI_init>
  PSERV_init();
 80007e8:	f005 fc04 	bl	8005ff4 <PSERV_init>
  PSERV_enable(); 	//Za≈æene periodic services (branje tipkovnice)
 80007ec:	f005 fc12 	bl	8006014 <PSERV_enable>
  LCD_Init(); 		//Vsebuje tudi init za backlight
 80007f0:	f005 f885 	bl	80058fe <LCD_Init>
  LCD_uGUI_init();
 80007f4:	f005 f8d6 	bl	80059a4 <LCD_uGUI_init>



  //Prvi znak zivljenja
  LEDs_on(0b10101010);
 80007f8:	20aa      	movs	r0, #170	; 0xaa
 80007fa:	f004 fbb3 	bl	8004f64 <LEDs_on>
  HAL_Delay(200);
 80007fe:	20c8      	movs	r0, #200	; 0xc8
 8000800:	f000 fe96 	bl	8001530 <HAL_Delay>
  LEDs_off(LEDs_read());
 8000804:	f004 fc32 	bl	800506c <LEDs_read>
 8000808:	4603      	mov	r3, r0
 800080a:	4618      	mov	r0, r3
 800080c:	f004 fbd8 	bl	8004fc0 <LEDs_off>
  LEDs_on(0b01010101);
 8000810:	2055      	movs	r0, #85	; 0x55
 8000812:	f004 fba7 	bl	8004f64 <LEDs_on>
  HAL_Delay(200);
 8000816:	20c8      	movs	r0, #200	; 0xc8
 8000818:	f000 fe8a 	bl	8001530 <HAL_Delay>
  LEDs_off(LEDs_read());
 800081c:	f004 fc26 	bl	800506c <LEDs_read>
 8000820:	4603      	mov	r3, r0
 8000822:	4618      	mov	r0, r3
 8000824:	f004 fbcc 	bl	8004fc0 <LEDs_off>
  LEDs_on(0b10101010);
 8000828:	20aa      	movs	r0, #170	; 0xaa
 800082a:	f004 fb9b 	bl	8004f64 <LEDs_on>
  HAL_Delay(200);
 800082e:	20c8      	movs	r0, #200	; 0xc8
 8000830:	f000 fe7e 	bl	8001530 <HAL_Delay>
  LEDs_write(0);
 8000834:	2000      	movs	r0, #0
 8000836:	f004 fbf1 	bl	800501c <LEDs_write>


  //LCD_BKLT_demo();

  //LCD_demo_simple();
  LCD_uGUI_demo_Misko3();
 800083a:	f005 f8df 	bl	80059fc <LCD_uGUI_demo_Misko3>

  while (1)
  {


	  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800083e:	2101      	movs	r1, #1
 8000840:	2000      	movs	r0, #0
 8000842:	f001 f8fd 	bl	8001a40 <HAL_PWR_EnterSLEEPMode>
	  LCD_TCH_demo();
 8000846:	f005 f94b 	bl	8005ae0 <LCD_TCH_demo>
	  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800084a:	e7f8      	b.n	800083e <main+0x86>

0800084c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b094      	sub	sp, #80	; 0x50
 8000850:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000852:	f107 0318 	add.w	r3, r7, #24
 8000856:	2238      	movs	r2, #56	; 0x38
 8000858:	2100      	movs	r1, #0
 800085a:	4618      	mov	r0, r3
 800085c:	f006 fa9a 	bl	8006d94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000860:	1d3b      	adds	r3, r7, #4
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800086e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000872:	f001 f917 	bl	8001aa4 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000876:	2302      	movs	r3, #2
 8000878:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800087a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800087e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000880:	2340      	movs	r3, #64	; 0x40
 8000882:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000884:	2302      	movs	r3, #2
 8000886:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000888:	2302      	movs	r3, #2
 800088a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800088c:	2304      	movs	r3, #4
 800088e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000890:	2348      	movs	r3, #72	; 0x48
 8000892:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000894:	2302      	movs	r3, #2
 8000896:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000898:	2302      	movs	r3, #2
 800089a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800089c:	2302      	movs	r3, #2
 800089e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a0:	f107 0318 	add.w	r3, r7, #24
 80008a4:	4618      	mov	r0, r3
 80008a6:	f001 f9f9 	bl	8001c9c <HAL_RCC_OscConfig>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80008b0:	f000 fb52 	bl	8000f58 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b4:	230f      	movs	r3, #15
 80008b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008b8:	2303      	movs	r3, #3
 80008ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008bc:	2300      	movs	r3, #0
 80008be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008c4:	2300      	movs	r3, #0
 80008c6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008c8:	1d3b      	adds	r3, r7, #4
 80008ca:	2104      	movs	r1, #4
 80008cc:	4618      	mov	r0, r3
 80008ce:	f001 fcfd 	bl	80022cc <HAL_RCC_ClockConfig>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80008d8:	f000 fb3e 	bl	8000f58 <Error_Handler>
  }
}
 80008dc:	bf00      	nop
 80008de:	3750      	adds	r7, #80	; 0x50
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}

080008e4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008e8:	4b1b      	ldr	r3, [pc, #108]	; (8000958 <MX_SPI1_Init+0x74>)
 80008ea:	4a1c      	ldr	r2, [pc, #112]	; (800095c <MX_SPI1_Init+0x78>)
 80008ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008ee:	4b1a      	ldr	r3, [pc, #104]	; (8000958 <MX_SPI1_Init+0x74>)
 80008f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008f6:	4b18      	ldr	r3, [pc, #96]	; (8000958 <MX_SPI1_Init+0x74>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008fc:	4b16      	ldr	r3, [pc, #88]	; (8000958 <MX_SPI1_Init+0x74>)
 80008fe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000902:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000904:	4b14      	ldr	r3, [pc, #80]	; (8000958 <MX_SPI1_Init+0x74>)
 8000906:	2200      	movs	r2, #0
 8000908:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800090a:	4b13      	ldr	r3, [pc, #76]	; (8000958 <MX_SPI1_Init+0x74>)
 800090c:	2200      	movs	r2, #0
 800090e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000910:	4b11      	ldr	r3, [pc, #68]	; (8000958 <MX_SPI1_Init+0x74>)
 8000912:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000916:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000918:	4b0f      	ldr	r3, [pc, #60]	; (8000958 <MX_SPI1_Init+0x74>)
 800091a:	2228      	movs	r2, #40	; 0x28
 800091c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800091e:	4b0e      	ldr	r3, [pc, #56]	; (8000958 <MX_SPI1_Init+0x74>)
 8000920:	2200      	movs	r2, #0
 8000922:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000924:	4b0c      	ldr	r3, [pc, #48]	; (8000958 <MX_SPI1_Init+0x74>)
 8000926:	2200      	movs	r2, #0
 8000928:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800092a:	4b0b      	ldr	r3, [pc, #44]	; (8000958 <MX_SPI1_Init+0x74>)
 800092c:	2200      	movs	r2, #0
 800092e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000930:	4b09      	ldr	r3, [pc, #36]	; (8000958 <MX_SPI1_Init+0x74>)
 8000932:	2207      	movs	r2, #7
 8000934:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000936:	4b08      	ldr	r3, [pc, #32]	; (8000958 <MX_SPI1_Init+0x74>)
 8000938:	2200      	movs	r2, #0
 800093a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800093c:	4b06      	ldr	r3, [pc, #24]	; (8000958 <MX_SPI1_Init+0x74>)
 800093e:	2200      	movs	r2, #0
 8000940:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000942:	4805      	ldr	r0, [pc, #20]	; (8000958 <MX_SPI1_Init+0x74>)
 8000944:	f002 f8f4 	bl	8002b30 <HAL_SPI_Init>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800094e:	f000 fb03 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000952:	bf00      	nop
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	2000009c 	.word	0x2000009c
 800095c:	40013000 	.word	0x40013000

08000960 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b094      	sub	sp, #80	; 0x50
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000966:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]
 8000972:	60da      	str	r2, [r3, #12]
 8000974:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000976:	f107 031c 	add.w	r3, r7, #28
 800097a:	2220      	movs	r2, #32
 800097c:	2100      	movs	r1, #0
 800097e:	4618      	mov	r0, r3
 8000980:	f006 fa08 	bl	8006d94 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000984:	1d3b      	adds	r3, r7, #4
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
 800098e:	60da      	str	r2, [r3, #12]
 8000990:	611a      	str	r2, [r3, #16]
 8000992:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8000994:	2004      	movs	r0, #4
 8000996:	f7ff fef7 	bl	8000788 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 14399;
 800099a:	f643 033f 	movw	r3, #14399	; 0x383f
 800099e:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80009a0:	2300      	movs	r3, #0
 80009a2:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 99;
 80009a4:	2363      	movs	r3, #99	; 0x63
 80009a6:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80009a8:	2300      	movs	r3, #0
 80009aa:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80009ac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80009b0:	4619      	mov	r1, r3
 80009b2:	4821      	ldr	r0, [pc, #132]	; (8000a38 <MX_TIM4_Init+0xd8>)
 80009b4:	f003 fce8 	bl	8004388 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 80009b8:	481f      	ldr	r0, [pc, #124]	; (8000a38 <MX_TIM4_Init+0xd8>)
 80009ba:	f7ff fd0a 	bl	80003d2 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 80009be:	2100      	movs	r1, #0
 80009c0:	481d      	ldr	r0, [pc, #116]	; (8000a38 <MX_TIM4_Init+0xd8>)
 80009c2:	f7ff fdc5 	bl	8000550 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 80009c6:	2101      	movs	r1, #1
 80009c8:	481b      	ldr	r0, [pc, #108]	; (8000a38 <MX_TIM4_Init+0xd8>)
 80009ca:	f7ff fd6b 	bl	80004a4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80009ce:	2360      	movs	r3, #96	; 0x60
 80009d0:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80009d2:	2300      	movs	r3, #0
 80009d4:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80009d6:	2300      	movs	r3, #0
 80009d8:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80009de:	2300      	movs	r3, #0
 80009e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80009e2:	f107 031c 	add.w	r3, r7, #28
 80009e6:	461a      	mov	r2, r3
 80009e8:	2101      	movs	r1, #1
 80009ea:	4813      	ldr	r0, [pc, #76]	; (8000a38 <MX_TIM4_Init+0xd8>)
 80009ec:	f003 fd6e 	bl	80044cc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 80009f0:	2101      	movs	r1, #1
 80009f2:	4811      	ldr	r0, [pc, #68]	; (8000a38 <MX_TIM4_Init+0xd8>)
 80009f4:	f7ff fcfe 	bl	80003f4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 80009f8:	2100      	movs	r1, #0
 80009fa:	480f      	ldr	r0, [pc, #60]	; (8000a38 <MX_TIM4_Init+0xd8>)
 80009fc:	f7ff fdbd 	bl	800057a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8000a00:	480d      	ldr	r0, [pc, #52]	; (8000a38 <MX_TIM4_Init+0xd8>)
 8000a02:	f7ff fdcf 	bl	80005a4 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000a06:	2002      	movs	r0, #2
 8000a08:	f7ff fea6 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  */
  GPIO_InitStruct.Pin = LCD_BKLT_Pin;
 8000a0c:	2340      	movs	r3, #64	; 0x40
 8000a0e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000a10:	2302      	movs	r3, #2
 8000a12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000a14:	2300      	movs	r3, #0
 8000a16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8000a20:	2302      	movs	r3, #2
 8000a22:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(LCD_BKLT_GPIO_Port, &GPIO_InitStruct);
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	4619      	mov	r1, r3
 8000a28:	4804      	ldr	r0, [pc, #16]	; (8000a3c <MX_TIM4_Init+0xdc>)
 8000a2a:	f003 f900 	bl	8003c2e <LL_GPIO_Init>

}
 8000a2e:	bf00      	nop
 8000a30:	3750      	adds	r7, #80	; 0x50
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	40000800 	.word	0x40000800
 8000a3c:	48000400 	.word	0x48000400

08000a40 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000a46:	1d3b      	adds	r3, r7, #4
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	60da      	str	r2, [r3, #12]
 8000a52:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8000a54:	2010      	movs	r0, #16
 8000a56:	f7ff fe97 	bl	8000788 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000a5a:	f7ff fc31 	bl	80002c0 <__NVIC_GetPriorityGrouping>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2200      	movs	r2, #0
 8000a62:	210f      	movs	r1, #15
 8000a64:	4618      	mov	r0, r3
 8000a66:	f7ff fc81 	bl	800036c <NVIC_EncodePriority>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	2036      	movs	r0, #54	; 0x36
 8000a70:	f7ff fc52 	bl	8000318 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000a74:	2036      	movs	r0, #54	; 0x36
 8000a76:	f7ff fc31 	bl	80002dc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 143;
 8000a7a:	238f      	movs	r3, #143	; 0x8f
 8000a7c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 49999;
 8000a82:	f24c 334f 	movw	r3, #49999	; 0xc34f
 8000a86:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4808      	ldr	r0, [pc, #32]	; (8000ab0 <MX_TIM6_Init+0x70>)
 8000a8e:	f003 fc7b 	bl	8004388 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8000a92:	4807      	ldr	r0, [pc, #28]	; (8000ab0 <MX_TIM6_Init+0x70>)
 8000a94:	f7ff fc9d 	bl	80003d2 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4805      	ldr	r0, [pc, #20]	; (8000ab0 <MX_TIM6_Init+0x70>)
 8000a9c:	f7ff fd6d 	bl	800057a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8000aa0:	4803      	ldr	r0, [pc, #12]	; (8000ab0 <MX_TIM6_Init+0x70>)
 8000aa2:	f7ff fd7f 	bl	80005a4 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000aa6:	bf00      	nop
 8000aa8:	3718      	adds	r7, #24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40001000 	.word	0x40001000

08000ab4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b0a4      	sub	sp, #144	; 0x90
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000aba:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000abe:	2220      	movs	r2, #32
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f006 f966 	bl	8006d94 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	605a      	str	r2, [r3, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
 8000ad4:	60da      	str	r2, [r3, #12]
 8000ad6:	611a      	str	r2, [r3, #16]
 8000ad8:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ada:	1d3b      	adds	r3, r7, #4
 8000adc:	2254      	movs	r2, #84	; 0x54
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f006 f957 	bl	8006d94 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ae6:	2304      	movs	r3, #4
 8000ae8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000aea:	2300      	movs	r3, #0
 8000aec:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	4618      	mov	r0, r3
 8000af2:	f001 fdcf 	bl	8002694 <HAL_RCCEx_PeriphCLKConfig>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_USART3_UART_Init+0x4c>
  {
    Error_Handler();
 8000afc:	f000 fa2c 	bl	8000f58 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8000b00:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000b04:	f7ff fe40 	bl	8000788 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000b08:	2002      	movs	r0, #2
 8000b0a:	f7ff fe25 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PB8-BOOT0   ------> USART3_RX
  PB9   ------> USART3_TX
  */
  GPIO_InitStruct.Pin = USART_3_RX_Pin;
 8000b0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b12:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000b14:	2302      	movs	r3, #2
 8000b16:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b20:	2300      	movs	r3, #0
 8000b22:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000b24:	2307      	movs	r3, #7
 8000b26:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(USART_3_RX_GPIO_Port, &GPIO_InitStruct);
 8000b28:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4833      	ldr	r0, [pc, #204]	; (8000bfc <MX_USART3_UART_Init+0x148>)
 8000b30:	f003 f87d 	bl	8003c2e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = USART_3_TX_Pin;
 8000b34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b38:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b42:	2300      	movs	r3, #0
 8000b44:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b46:	2300      	movs	r3, #0
 8000b48:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000b4a:	2307      	movs	r3, #7
 8000b4c:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(USART_3_TX_GPIO_Port, &GPIO_InitStruct);
 8000b4e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000b52:	4619      	mov	r1, r3
 8000b54:	4829      	ldr	r0, [pc, #164]	; (8000bfc <MX_USART3_UART_Init+0x148>)
 8000b56:	f003 f86a 	bl	8003c2e <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000b5a:	f7ff fbb1 	bl	80002c0 <__NVIC_GetPriorityGrouping>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2200      	movs	r2, #0
 8000b62:	2100      	movs	r1, #0
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff fc01 	bl	800036c <NVIC_EncodePriority>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	2027      	movs	r0, #39	; 0x27
 8000b70:	f7ff fbd2 	bl	8000318 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8000b74:	2027      	movs	r0, #39	; 0x27
 8000b76:	f7ff fbb1 	bl	80002dc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	673b      	str	r3, [r7, #112]	; 0x70
  USART_InitStruct.BaudRate = 115200;
 8000b7e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000b82:	677b      	str	r3, [r7, #116]	; 0x74
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000b84:	2300      	movs	r3, #0
 8000b86:	67bb      	str	r3, [r7, #120]	; 0x78
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	67fb      	str	r3, [r7, #124]	; 0x7c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000b92:	230c      	movs	r3, #12
 8000b94:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  LL_USART_Init(USART3, &USART_InitStruct);
 8000ba4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4815      	ldr	r0, [pc, #84]	; (8000c00 <MX_USART3_UART_Init+0x14c>)
 8000bac:	f004 f884 	bl	8004cb8 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4813      	ldr	r0, [pc, #76]	; (8000c00 <MX_USART3_UART_Init+0x14c>)
 8000bb4:	f7ff fd26 	bl	8000604 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4811      	ldr	r0, [pc, #68]	; (8000c00 <MX_USART3_UART_Init+0x14c>)
 8000bbc:	f7ff fd49 	bl	8000652 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART3);
 8000bc0:	480f      	ldr	r0, [pc, #60]	; (8000c00 <MX_USART3_UART_Init+0x14c>)
 8000bc2:	f7ff fd0f 	bl	80005e4 <LL_USART_DisableFIFO>
  LL_USART_DisableOverrunDetect(USART3);
 8000bc6:	480e      	ldr	r0, [pc, #56]	; (8000c00 <MX_USART3_UART_Init+0x14c>)
 8000bc8:	f7ff fd6a 	bl	80006a0 <LL_USART_DisableOverrunDetect>
  LL_USART_ConfigAsyncMode(USART3);
 8000bcc:	480c      	ldr	r0, [pc, #48]	; (8000c00 <MX_USART3_UART_Init+0x14c>)
 8000bce:	f7ff fd77 	bl	80006c0 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART3 */

  /* USER CODE END WKUPType USART3 */

  LL_USART_Enable(USART3);
 8000bd2:	480b      	ldr	r0, [pc, #44]	; (8000c00 <MX_USART3_UART_Init+0x14c>)
 8000bd4:	f7ff fcf6 	bl	80005c4 <LL_USART_Enable>

  /* Polling USART3 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART3))) || (!(LL_USART_IsActiveFlag_REACK(USART3))))
 8000bd8:	bf00      	nop
 8000bda:	4809      	ldr	r0, [pc, #36]	; (8000c00 <MX_USART3_UART_Init+0x14c>)
 8000bdc:	f7ff fd86 	bl	80006ec <LL_USART_IsActiveFlag_TEACK>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d0f9      	beq.n	8000bda <MX_USART3_UART_Init+0x126>
 8000be6:	4806      	ldr	r0, [pc, #24]	; (8000c00 <MX_USART3_UART_Init+0x14c>)
 8000be8:	f7ff fd94 	bl	8000714 <LL_USART_IsActiveFlag_REACK>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d0f3      	beq.n	8000bda <MX_USART3_UART_Init+0x126>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bf2:	bf00      	nop
 8000bf4:	bf00      	nop
 8000bf6:	3790      	adds	r7, #144	; 0x90
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	48000400 	.word	0x48000400
 8000c00:	40004800 	.word	0x40004800

08000c04 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b088      	sub	sp, #32
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8000c0a:	463b      	mov	r3, r7
 8000c0c:	2220      	movs	r2, #32
 8000c0e:	2100      	movs	r1, #0
 8000c10:	4618      	mov	r0, r3
 8000c12:	f006 f8bf 	bl	8006d94 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8000c16:	4b2d      	ldr	r3, [pc, #180]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c18:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000c1c:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8000c1e:	4b2b      	ldr	r3, [pc, #172]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c20:	4a2b      	ldr	r2, [pc, #172]	; (8000cd0 <MX_FMC_Init+0xcc>)
 8000c22:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8000c24:	4b29      	ldr	r3, [pc, #164]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8000c2a:	4b28      	ldr	r3, [pc, #160]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8000c30:	4b26      	ldr	r3, [pc, #152]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000c36:	4b25      	ldr	r3, [pc, #148]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c38:	2210      	movs	r2, #16
 8000c3a:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8000c3c:	4b23      	ldr	r3, [pc, #140]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8000c42:	4b22      	ldr	r3, [pc, #136]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8000c48:	4b20      	ldr	r3, [pc, #128]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8000c4e:	4b1f      	ldr	r3, [pc, #124]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c54:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8000c56:	4b1d      	ldr	r3, [pc, #116]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000c5c:	4b1b      	ldr	r3, [pc, #108]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000c62:	4b1a      	ldr	r3, [pc, #104]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8000c68:	4b18      	ldr	r3, [pc, #96]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000c6e:	4b17      	ldr	r3, [pc, #92]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8000c74:	4b15      	ldr	r3, [pc, #84]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8000c7a:	4b14      	ldr	r3, [pc, #80]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000c80:	4b12      	ldr	r3, [pc, #72]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 8000c86:	4b11      	ldr	r3, [pc, #68]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  /* Timing */
  Timing.AddressSetupTime = 1;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8000c92:	230f      	movs	r3, #15
 8000c94:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 1;
 8000c96:	2301      	movs	r3, #1
 8000c98:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 1;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 1;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000ca2:	2310      	movs	r3, #16
 8000ca4:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000ca6:	2311      	movs	r3, #17
 8000ca8:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000caa:	2300      	movs	r3, #0
 8000cac:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000cae:	463b      	mov	r3, r7
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4805      	ldr	r0, [pc, #20]	; (8000ccc <MX_FMC_Init+0xc8>)
 8000cb6:	f002 fccb 	bl	8003650 <HAL_SRAM_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_FMC_Init+0xc0>
  {
    Error_Handler( );
 8000cc0:	f000 f94a 	bl	8000f58 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000cc4:	bf00      	nop
 8000cc6:	3720      	adds	r7, #32
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20000100 	.word	0x20000100
 8000cd0:	a0000104 	.word	0xa0000104

08000cd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cda:	463b      	mov	r3, r7
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
 8000ce8:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000cea:	2004      	movs	r0, #4
 8000cec:	f7ff fd34 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8000cf0:	2020      	movs	r0, #32
 8000cf2:	f7ff fd31 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8000cf6:	2010      	movs	r0, #16
 8000cf8:	f7ff fd2e 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8000cfc:	2008      	movs	r0, #8
 8000cfe:	f7ff fd2b 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
 8000d02:	2040      	movs	r0, #64	; 0x40
 8000d04:	f7ff fd28 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000d08:	2002      	movs	r0, #2
 8000d0a:	f7ff fd25 	bl	8000758 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED_1_GPIO_Port, LED_1_Pin);
 8000d0e:	2108      	movs	r1, #8
 8000d10:	488c      	ldr	r0, [pc, #560]	; (8000f44 <MX_GPIO_Init+0x270>)
 8000d12:	f7ff fd13 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_2_GPIO_Port, LED_2_Pin);
 8000d16:	2110      	movs	r1, #16
 8000d18:	488a      	ldr	r0, [pc, #552]	; (8000f44 <MX_GPIO_Init+0x270>)
 8000d1a:	f7ff fd0f 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_3_GPIO_Port, LED_3_Pin);
 8000d1e:	2120      	movs	r1, #32
 8000d20:	4888      	ldr	r0, [pc, #544]	; (8000f44 <MX_GPIO_Init+0x270>)
 8000d22:	f7ff fd0b 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_4_GPIO_Port, LED_4_Pin);
 8000d26:	2101      	movs	r1, #1
 8000d28:	4887      	ldr	r0, [pc, #540]	; (8000f48 <MX_GPIO_Init+0x274>)
 8000d2a:	f7ff fd07 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_5_GPIO_Port, LED_5_Pin);
 8000d2e:	2102      	movs	r1, #2
 8000d30:	4885      	ldr	r0, [pc, #532]	; (8000f48 <MX_GPIO_Init+0x274>)
 8000d32:	f7ff fd03 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_6_GPIO_Port, LED_6_Pin);
 8000d36:	2104      	movs	r1, #4
 8000d38:	4883      	ldr	r0, [pc, #524]	; (8000f48 <MX_GPIO_Init+0x274>)
 8000d3a:	f7ff fcff 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_7_GPIO_Port, LED_7_Pin);
 8000d3e:	2108      	movs	r1, #8
 8000d40:	4881      	ldr	r0, [pc, #516]	; (8000f48 <MX_GPIO_Init+0x274>)
 8000d42:	f7ff fcfb 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_0_GPIO_Port, LED_0_Pin);
 8000d46:	2104      	movs	r1, #4
 8000d48:	487e      	ldr	r0, [pc, #504]	; (8000f44 <MX_GPIO_Init+0x270>)
 8000d4a:	f7ff fcf7 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LCD_RST_GPIO_Port, LCD_RST_Pin);
 8000d4e:	2108      	movs	r1, #8
 8000d50:	487e      	ldr	r0, [pc, #504]	; (8000f4c <MX_GPIO_Init+0x278>)
 8000d52:	f7ff fcf3 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TCH_pending_request_GPIO_Port, TCH_pending_request_Pin);
 8000d56:	2140      	movs	r1, #64	; 0x40
 8000d58:	487c      	ldr	r0, [pc, #496]	; (8000f4c <MX_GPIO_Init+0x278>)
 8000d5a:	f7ff fcef 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TCH_ChipSelect_GPIO_Port, TCH_ChipSelect_Pin);
 8000d5e:	2102      	movs	r1, #2
 8000d60:	487b      	ldr	r0, [pc, #492]	; (8000f50 <MX_GPIO_Init+0x27c>)
 8000d62:	f7ff fceb 	bl	800073c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = BTN_ESC_Pin;
 8000d66:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000d6a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000d70:	2301      	movs	r3, #1
 8000d72:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_ESC_GPIO_Port, &GPIO_InitStruct);
 8000d74:	463b      	mov	r3, r7
 8000d76:	4619      	mov	r1, r3
 8000d78:	4873      	ldr	r0, [pc, #460]	; (8000f48 <MX_GPIO_Init+0x274>)
 8000d7a:	f002 ff58 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_OK_Pin;
 8000d7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d82:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000d84:	2300      	movs	r3, #0
 8000d86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_OK_GPIO_Port, &GPIO_InitStruct);
 8000d8c:	463b      	mov	r3, r7
 8000d8e:	4619      	mov	r1, r3
 8000d90:	486d      	ldr	r0, [pc, #436]	; (8000f48 <MX_GPIO_Init+0x274>)
 8000d92:	f002 ff4c 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_1_Pin;
 8000d96:	2308      	movs	r3, #8
 8000d98:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000da6:	2300      	movs	r3, #0
 8000da8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8000daa:	463b      	mov	r3, r7
 8000dac:	4619      	mov	r1, r3
 8000dae:	4865      	ldr	r0, [pc, #404]	; (8000f44 <MX_GPIO_Init+0x270>)
 8000db0:	f002 ff3d 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_2_Pin;
 8000db4:	2310      	movs	r3, #16
 8000db6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000db8:	2301      	movs	r3, #1
 8000dba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_2_GPIO_Port, &GPIO_InitStruct);
 8000dc8:	463b      	mov	r3, r7
 8000dca:	4619      	mov	r1, r3
 8000dcc:	485d      	ldr	r0, [pc, #372]	; (8000f44 <MX_GPIO_Init+0x270>)
 8000dce:	f002 ff2e 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_3_Pin;
 8000dd2:	2320      	movs	r3, #32
 8000dd4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000de2:	2300      	movs	r3, #0
 8000de4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_3_GPIO_Port, &GPIO_InitStruct);
 8000de6:	463b      	mov	r3, r7
 8000de8:	4619      	mov	r1, r3
 8000dea:	4856      	ldr	r0, [pc, #344]	; (8000f44 <MX_GPIO_Init+0x270>)
 8000dec:	f002 ff1f 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_4_Pin;
 8000df0:	2301      	movs	r3, #1
 8000df2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000df4:	2301      	movs	r3, #1
 8000df6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e00:	2300      	movs	r3, #0
 8000e02:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_4_GPIO_Port, &GPIO_InitStruct);
 8000e04:	463b      	mov	r3, r7
 8000e06:	4619      	mov	r1, r3
 8000e08:	484f      	ldr	r0, [pc, #316]	; (8000f48 <MX_GPIO_Init+0x274>)
 8000e0a:	f002 ff10 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_5_Pin;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e12:	2301      	movs	r3, #1
 8000e14:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e16:	2300      	movs	r3, #0
 8000e18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_5_GPIO_Port, &GPIO_InitStruct);
 8000e22:	463b      	mov	r3, r7
 8000e24:	4619      	mov	r1, r3
 8000e26:	4848      	ldr	r0, [pc, #288]	; (8000f48 <MX_GPIO_Init+0x274>)
 8000e28:	f002 ff01 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_6_Pin;
 8000e2c:	2304      	movs	r3, #4
 8000e2e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e30:	2301      	movs	r3, #1
 8000e32:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e34:	2300      	movs	r3, #0
 8000e36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_6_GPIO_Port, &GPIO_InitStruct);
 8000e40:	463b      	mov	r3, r7
 8000e42:	4619      	mov	r1, r3
 8000e44:	4840      	ldr	r0, [pc, #256]	; (8000f48 <MX_GPIO_Init+0x274>)
 8000e46:	f002 fef2 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_7_Pin;
 8000e4a:	2308      	movs	r3, #8
 8000e4c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e52:	2300      	movs	r3, #0
 8000e54:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_7_GPIO_Port, &GPIO_InitStruct);
 8000e5e:	463b      	mov	r3, r7
 8000e60:	4619      	mov	r1, r3
 8000e62:	4839      	ldr	r0, [pc, #228]	; (8000f48 <MX_GPIO_Init+0x274>)
 8000e64:	f002 fee3 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_0_Pin;
 8000e68:	2304      	movs	r3, #4
 8000e6a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_0_GPIO_Port, &GPIO_InitStruct);
 8000e7c:	463b      	mov	r3, r7
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4830      	ldr	r0, [pc, #192]	; (8000f44 <MX_GPIO_Init+0x270>)
 8000e82:	f002 fed4 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 8000e86:	2301      	movs	r3, #1
 8000e88:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 8000e92:	463b      	mov	r3, r7
 8000e94:	4619      	mov	r1, r3
 8000e96:	482f      	ldr	r0, [pc, #188]	; (8000f54 <MX_GPIO_Init+0x280>)
 8000e98:	f002 fec9 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_DOWN_Pin;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_DOWN_GPIO_Port, &GPIO_InitStruct);
 8000ea8:	463b      	mov	r3, r7
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4829      	ldr	r0, [pc, #164]	; (8000f54 <MX_GPIO_Init+0x280>)
 8000eae:	f002 febe 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_LEFT_Pin;
 8000eb2:	2340      	movs	r3, #64	; 0x40
 8000eb4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_LEFT_GPIO_Port, &GPIO_InitStruct);
 8000ebe:	463b      	mov	r3, r7
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4824      	ldr	r0, [pc, #144]	; (8000f54 <MX_GPIO_Init+0x280>)
 8000ec4:	f002 feb3 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 8000ec8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ecc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	4619      	mov	r1, r3
 8000eda:	481e      	ldr	r0, [pc, #120]	; (8000f54 <MX_GPIO_Init+0x280>)
 8000edc:	f002 fea7 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8000ee0:	2308      	movs	r3, #8
 8000ee2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8000ef4:	463b      	mov	r3, r7
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4814      	ldr	r0, [pc, #80]	; (8000f4c <MX_GPIO_Init+0x278>)
 8000efa:	f002 fe98 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TCH_pending_request_Pin;
 8000efe:	2340      	movs	r3, #64	; 0x40
 8000f00:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f02:	2301      	movs	r3, #1
 8000f04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f06:	2300      	movs	r3, #0
 8000f08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TCH_pending_request_GPIO_Port, &GPIO_InitStruct);
 8000f12:	463b      	mov	r3, r7
 8000f14:	4619      	mov	r1, r3
 8000f16:	480d      	ldr	r0, [pc, #52]	; (8000f4c <MX_GPIO_Init+0x278>)
 8000f18:	f002 fe89 	bl	8003c2e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TCH_ChipSelect_Pin;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f20:	2301      	movs	r3, #1
 8000f22:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f24:	2300      	movs	r3, #0
 8000f26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TCH_ChipSelect_GPIO_Port, &GPIO_InitStruct);
 8000f30:	463b      	mov	r3, r7
 8000f32:	4619      	mov	r1, r3
 8000f34:	4806      	ldr	r0, [pc, #24]	; (8000f50 <MX_GPIO_Init+0x27c>)
 8000f36:	f002 fe7a 	bl	8003c2e <LL_GPIO_Init>

}
 8000f3a:	bf00      	nop
 8000f3c:	3718      	adds	r7, #24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	48001400 	.word	0x48001400
 8000f48:	48000800 	.word	0x48000800
 8000f4c:	48000c00 	.word	0x48000c00
 8000f50:	48001000 	.word	0x48001000
 8000f54:	48001800 	.word	0x48001800

08000f58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f5c:	b672      	cpsid	i
}
 8000f5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f60:	e7fe      	b.n	8000f60 <Error_Handler+0x8>
	...

08000f64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f6a:	4b0f      	ldr	r3, [pc, #60]	; (8000fa8 <HAL_MspInit+0x44>)
 8000f6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f6e:	4a0e      	ldr	r2, [pc, #56]	; (8000fa8 <HAL_MspInit+0x44>)
 8000f70:	f043 0301 	orr.w	r3, r3, #1
 8000f74:	6613      	str	r3, [r2, #96]	; 0x60
 8000f76:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <HAL_MspInit+0x44>)
 8000f78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f82:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <HAL_MspInit+0x44>)
 8000f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f86:	4a08      	ldr	r2, [pc, #32]	; (8000fa8 <HAL_MspInit+0x44>)
 8000f88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f8c:	6593      	str	r3, [r2, #88]	; 0x58
 8000f8e:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <HAL_MspInit+0x44>)
 8000f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f96:	603b      	str	r3, [r7, #0]
 8000f98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000f9a:	f000 fe6f 	bl	8001c7c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40021000 	.word	0x40021000

08000fac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08a      	sub	sp, #40	; 0x28
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a17      	ldr	r2, [pc, #92]	; (8001028 <HAL_SPI_MspInit+0x7c>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d127      	bne.n	800101e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000fce:	4b17      	ldr	r3, [pc, #92]	; (800102c <HAL_SPI_MspInit+0x80>)
 8000fd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fd2:	4a16      	ldr	r2, [pc, #88]	; (800102c <HAL_SPI_MspInit+0x80>)
 8000fd4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fd8:	6613      	str	r3, [r2, #96]	; 0x60
 8000fda:	4b14      	ldr	r3, [pc, #80]	; (800102c <HAL_SPI_MspInit+0x80>)
 8000fdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fe6:	4b11      	ldr	r3, [pc, #68]	; (800102c <HAL_SPI_MspInit+0x80>)
 8000fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fea:	4a10      	ldr	r2, [pc, #64]	; (800102c <HAL_SPI_MspInit+0x80>)
 8000fec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ff0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	; (800102c <HAL_SPI_MspInit+0x80>)
 8000ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PG2     ------> SPI1_SCK
    PG3     ------> SPI1_MISO
    PG4     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000ffe:	231c      	movs	r3, #28
 8001000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001002:	2302      	movs	r3, #2
 8001004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100a:	2300      	movs	r3, #0
 800100c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800100e:	2305      	movs	r3, #5
 8001010:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001012:	f107 0314 	add.w	r3, r7, #20
 8001016:	4619      	mov	r1, r3
 8001018:	4805      	ldr	r0, [pc, #20]	; (8001030 <HAL_SPI_MspInit+0x84>)
 800101a:	f000 fb8f 	bl	800173c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800101e:	bf00      	nop
 8001020:	3728      	adds	r7, #40	; 0x28
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40013000 	.word	0x40013000
 800102c:	40021000 	.word	0x40021000
 8001030:	48001800 	.word	0x48001800

08001034 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800103a:	1d3b      	adds	r3, r7, #4
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
 8001046:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001048:	4b23      	ldr	r3, [pc, #140]	; (80010d8 <HAL_FMC_MspInit+0xa4>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d13e      	bne.n	80010ce <HAL_FMC_MspInit+0x9a>
    return;
  }
  FMC_Initialized = 1;
 8001050:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <HAL_FMC_MspInit+0xa4>)
 8001052:	2201      	movs	r2, #1
 8001054:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001056:	4b21      	ldr	r3, [pc, #132]	; (80010dc <HAL_FMC_MspInit+0xa8>)
 8001058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800105a:	4a20      	ldr	r2, [pc, #128]	; (80010dc <HAL_FMC_MspInit+0xa8>)
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	6513      	str	r3, [r2, #80]	; 0x50
 8001062:	4b1e      	ldr	r3, [pc, #120]	; (80010dc <HAL_FMC_MspInit+0xa8>)
 8001064:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	603b      	str	r3, [r7, #0]
 800106c:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800106e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001072:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001074:	2302      	movs	r3, #2
 8001076:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107c:	2303      	movs	r3, #3
 800107e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001080:	230c      	movs	r3, #12
 8001082:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	4619      	mov	r1, r3
 8001088:	4815      	ldr	r0, [pc, #84]	; (80010e0 <HAL_FMC_MspInit+0xac>)
 800108a:	f000 fb57 	bl	800173c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800108e:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8001092:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001094:	2302      	movs	r3, #2
 8001096:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109c:	2303      	movs	r3, #3
 800109e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80010a0:	230c      	movs	r3, #12
 80010a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010a4:	1d3b      	adds	r3, r7, #4
 80010a6:	4619      	mov	r1, r3
 80010a8:	480e      	ldr	r0, [pc, #56]	; (80010e4 <HAL_FMC_MspInit+0xb0>)
 80010aa:	f000 fb47 	bl	800173c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80010ae:	2320      	movs	r3, #32
 80010b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b2:	2302      	movs	r3, #2
 80010b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ba:	2303      	movs	r3, #3
 80010bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80010be:	230c      	movs	r3, #12
 80010c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010c2:	1d3b      	adds	r3, r7, #4
 80010c4:	4619      	mov	r1, r3
 80010c6:	4808      	ldr	r0, [pc, #32]	; (80010e8 <HAL_FMC_MspInit+0xb4>)
 80010c8:	f000 fb38 	bl	800173c <HAL_GPIO_Init>
 80010cc:	e000      	b.n	80010d0 <HAL_FMC_MspInit+0x9c>
    return;
 80010ce:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80010d0:	3718      	adds	r7, #24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	20000158 	.word	0x20000158
 80010dc:	40021000 	.word	0x40021000
 80010e0:	48001000 	.word	0x48001000
 80010e4:	48000c00 	.word	0x48000c00
 80010e8:	48001800 	.word	0x48001800

080010ec <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80010f4:	f7ff ff9e 	bl	8001034 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f06f 0201 	mvn.w	r2, #1
 800110e:	611a      	str	r2, [r3, #16]
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	691b      	ldr	r3, [r3, #16]
 8001128:	f003 0301 	and.w	r3, r3, #1
 800112c:	2b01      	cmp	r3, #1
 800112e:	d101      	bne.n	8001134 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8001130:	2301      	movs	r3, #1
 8001132:	e000      	b.n	8001136 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8001134:	2300      	movs	r3, #0
}
 8001136:	4618      	mov	r0, r3
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <LL_TIM_IsEnabledIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
{
 8001142:	b480      	push	{r7}
 8001144:	b083      	sub	sp, #12
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	68db      	ldr	r3, [r3, #12]
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	2b01      	cmp	r3, #1
 8001154:	d101      	bne.n	800115a <LL_TIM_IsEnabledIT_UPDATE+0x18>
 8001156:	2301      	movs	r3, #1
 8001158:	e000      	b.n	800115c <LL_TIM_IsEnabledIT_UPDATE+0x1a>
 800115a:	2300      	movs	r3, #0
}
 800115c:	4618      	mov	r0, r3
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	69db      	ldr	r3, [r3, #28]
 8001174:	f003 0320 	and.w	r3, r3, #32
 8001178:	2b20      	cmp	r3, #32
 800117a:	d101      	bne.n	8001180 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 800117c:	2301      	movs	r3, #1
 800117e:	e000      	b.n	8001182 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8001180:	2300      	movs	r3, #0
}
 8001182:	4618      	mov	r0, r3
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 800118e:	b480      	push	{r7}
 8001190:	b083      	sub	sp, #12
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800119e:	2b80      	cmp	r3, #128	; 0x80
 80011a0:	d101      	bne.n	80011a6 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 80011a2:	2301      	movs	r3, #1
 80011a4:	e000      	b.n	80011a8 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 80011a6:	2300      	movs	r3, #0
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_IsEnabledIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0320 	and.w	r3, r3, #32
 80011c4:	2b20      	cmp	r3, #32
 80011c6:	d101      	bne.n	80011cc <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 80011c8:	2301      	movs	r3, #1
 80011ca:	e000      	b.n	80011ce <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr

080011da <LL_USART_IsEnabledIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_IsEnabledIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 80011da:	b480      	push	{r7}
 80011dc:	b083      	sub	sp, #12
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ea:	2b80      	cmp	r3, #128	; 0x80
 80011ec:	d101      	bne.n	80011f2 <LL_USART_IsEnabledIT_TXE_TXFNF+0x18>
 80011ee:	2301      	movs	r3, #1
 80011f0:	e000      	b.n	80011f4 <LL_USART_IsEnabledIT_TXE_TXFNF+0x1a>
 80011f2:	2300      	movs	r3, #0
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001204:	e7fe      	b.n	8001204 <NMI_Handler+0x4>

08001206 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800120a:	e7fe      	b.n	800120a <HardFault_Handler+0x4>

0800120c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001210:	e7fe      	b.n	8001210 <MemManage_Handler+0x4>

08001212 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001216:	e7fe      	b.n	8001216 <BusFault_Handler+0x4>

08001218 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800121c:	e7fe      	b.n	800121c <UsageFault_Handler+0x4>

0800121e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800121e:	b480      	push	{r7}
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr

0800123a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800123a:	b480      	push	{r7}
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800123e:	bf00      	nop
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800124c:	f000 f952 	bl	80014f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}

08001254 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0

	// ------ Odzivanje na novo-sprejeti podatek (zastavica RXNE = Receive data register not empty) -------


		// Najprej preverimo, ÔøΩ?e je ta specifiÔøΩ?na prekinitev sploh omogoÔøΩ?ena. Uporabimo LL funkcijo.
		if( LL_USART_IsEnabledIT_RXNE_RXFNE(USART3) )		// sploh omogoÔøΩ?ena prekinitev ob RXNE?
 8001258:	480e      	ldr	r0, [pc, #56]	; (8001294 <USART3_IRQHandler+0x40>)
 800125a:	f7ff ffab 	bl	80011b4 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d007      	beq.n	8001274 <USART3_IRQHandler+0x20>
		{
			// ƒåe je prekinitev omogoÔøΩ?ena, potem preverimo ≈°e, ÔøΩ?e je postavljena ustrezna zastavica.
			if( LL_USART_IsActiveFlag_RXNE_RXFNE (USART3) )	// postavljena zastavica RXNE?
 8001264:	480b      	ldr	r0, [pc, #44]	; (8001294 <USART3_IRQHandler+0x40>)
 8001266:	f7ff ff7f 	bl	8001168 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <USART3_IRQHandler+0x20>
			{
				// ƒåe je ta specifiÔøΩ?na prekinitev omogoÔøΩ?ena in ÔøΩ?e je postavljena zastavica tega specifiÔøΩ?nega
				// prekinitvenega dogodka, potem se odzovemo s klicem ustrezne "callback" rutine.

					// DOPOLNI done
				SCI_receive_char_Callback();
 8001270:	f004 f812 	bl	8005298 <SCI_receive_char_Callback>


	// ------ Odzivanje na sprostitev oddajnega podatkovnega registra TDR (zastavica TXE = Transmitter Empty) -------

		// Najprej preverimo, ÔøΩ?e je ta specifiÔøΩ?na prekinitev sploh omogoÔøΩ?ena. Uporabimo LL funkcijo.
		if( LL_USART_IsEnabledIT_TXE_TXFNF (USART3) )		// sploh omogoÔøΩ?ena prekinitev ob TXE?
 8001274:	4807      	ldr	r0, [pc, #28]	; (8001294 <USART3_IRQHandler+0x40>)
 8001276:	f7ff ffb0 	bl	80011da <LL_USART_IsEnabledIT_TXE_TXFNF>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d007      	beq.n	8001290 <USART3_IRQHandler+0x3c>
		{
			// ƒåe je prekinitev omogoÔøΩ?ena, potem preverimo ≈°e, ÔøΩ?e je postavljena ustrezna zastavica.
			if( LL_USART_IsActiveFlag_TXE_TXFNF(USART3) )		// postavljena zastavica TXE?
 8001280:	4804      	ldr	r0, [pc, #16]	; (8001294 <USART3_IRQHandler+0x40>)
 8001282:	f7ff ff84 	bl	800118e <LL_USART_IsActiveFlag_TXE_TXFNF>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <USART3_IRQHandler+0x3c>
			{
				// ƒåe je ta specifiÔøΩ?na prekinitev omogoÔøΩ?ena in ÔøΩ?e je postavljena zastavica tega specifiÔøΩ?nega
				// prekinitvenega dogodka, potem se odzovemo s klicem ustrezne "callback" rutine.

					// DOPOLNI done
				SCI_transmit_char_Callback();
 800128c:	f004 f816 	bl	80052bc <SCI_transmit_char_Callback>

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40004800 	.word	0x40004800

08001298 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	if( LL_TIM_IsEnabledIT_UPDATE (TIM6) )
 800129c:	4809      	ldr	r0, [pc, #36]	; (80012c4 <TIM6_DAC_IRQHandler+0x2c>)
 800129e:	f7ff ff50 	bl	8001142 <LL_TIM_IsEnabledIT_UPDATE>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d00a      	beq.n	80012be <TIM6_DAC_IRQHandler+0x26>
	{

		if( LL_TIM_IsActiveFlag_UPDATE (TIM6) )
 80012a8:	4806      	ldr	r0, [pc, #24]	; (80012c4 <TIM6_DAC_IRQHandler+0x2c>)
 80012aa:	f7ff ff37 	bl	800111c <LL_TIM_IsActiveFlag_UPDATE>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d004      	beq.n	80012be <TIM6_DAC_IRQHandler+0x26>
		{

			PSERV_run_services_Callback();
 80012b4:	f004 feba 	bl	800602c <PSERV_run_services_Callback>
			LL_TIM_ClearFlag_UPDATE(TIM6);
 80012b8:	4802      	ldr	r0, [pc, #8]	; (80012c4 <TIM6_DAC_IRQHandler+0x2c>)
 80012ba:	f7ff ff21 	bl	8001100 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40001000 	.word	0x40001000

080012c8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	60f8      	str	r0, [r7, #12]
 80012d0:	60b9      	str	r1, [r7, #8]
 80012d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]
 80012d8:	e00a      	b.n	80012f0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80012da:	f3af 8000 	nop.w
 80012de:	4601      	mov	r1, r0
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	1c5a      	adds	r2, r3, #1
 80012e4:	60ba      	str	r2, [r7, #8]
 80012e6:	b2ca      	uxtb	r2, r1
 80012e8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	3301      	adds	r3, #1
 80012ee:	617b      	str	r3, [r7, #20]
 80012f0:	697a      	ldr	r2, [r7, #20]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	dbf0      	blt.n	80012da <_read+0x12>
	}

return len;
 80012f8:	687b      	ldr	r3, [r7, #4]
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3718      	adds	r7, #24
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001302:	b480      	push	{r7}
 8001304:	b083      	sub	sp, #12
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
	return -1;
 800130a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800130e:	4618      	mov	r0, r3
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr

0800131a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800131a:	b480      	push	{r7}
 800131c:	b083      	sub	sp, #12
 800131e:	af00      	add	r7, sp, #0
 8001320:	6078      	str	r0, [r7, #4]
 8001322:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800132a:	605a      	str	r2, [r3, #4]
	return 0;
 800132c:	2300      	movs	r3, #0
}
 800132e:	4618      	mov	r0, r3
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr

0800133a <_isatty>:

int _isatty(int file)
{
 800133a:	b480      	push	{r7}
 800133c:	b083      	sub	sp, #12
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
	return 1;
 8001342:	2301      	movs	r3, #1
}
 8001344:	4618      	mov	r0, r3
 8001346:	370c      	adds	r7, #12
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr

08001350 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
	return 0;
 800135c:	2300      	movs	r3, #0
}
 800135e:	4618      	mov	r0, r3
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
	...

0800136c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b086      	sub	sp, #24
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001374:	4a14      	ldr	r2, [pc, #80]	; (80013c8 <_sbrk+0x5c>)
 8001376:	4b15      	ldr	r3, [pc, #84]	; (80013cc <_sbrk+0x60>)
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001380:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <_sbrk+0x64>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d102      	bne.n	800138e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <_sbrk+0x64>)
 800138a:	4a12      	ldr	r2, [pc, #72]	; (80013d4 <_sbrk+0x68>)
 800138c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800138e:	4b10      	ldr	r3, [pc, #64]	; (80013d0 <_sbrk+0x64>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4413      	add	r3, r2
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	429a      	cmp	r2, r3
 800139a:	d207      	bcs.n	80013ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800139c:	f005 fcd0 	bl	8006d40 <__errno>
 80013a0:	4603      	mov	r3, r0
 80013a2:	220c      	movs	r2, #12
 80013a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013a6:	f04f 33ff 	mov.w	r3, #4294967295
 80013aa:	e009      	b.n	80013c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013ac:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <_sbrk+0x64>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013b2:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <_sbrk+0x64>)
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4413      	add	r3, r2
 80013ba:	4a05      	ldr	r2, [pc, #20]	; (80013d0 <_sbrk+0x64>)
 80013bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013be:	68fb      	ldr	r3, [r7, #12]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3718      	adds	r7, #24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20020000 	.word	0x20020000
 80013cc:	00000400 	.word	0x00000400
 80013d0:	2000015c 	.word	0x2000015c
 80013d4:	20000720 	.word	0x20000720

080013d8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80013dc:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <SystemInit+0x20>)
 80013de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013e2:	4a05      	ldr	r2, [pc, #20]	; (80013f8 <SystemInit+0x20>)
 80013e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013fc:	480d      	ldr	r0, [pc, #52]	; (8001434 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013fe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001400:	480d      	ldr	r0, [pc, #52]	; (8001438 <LoopForever+0x6>)
  ldr r1, =_edata
 8001402:	490e      	ldr	r1, [pc, #56]	; (800143c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001404:	4a0e      	ldr	r2, [pc, #56]	; (8001440 <LoopForever+0xe>)
  movs r3, #0
 8001406:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001408:	e002      	b.n	8001410 <LoopCopyDataInit>

0800140a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800140a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800140c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800140e:	3304      	adds	r3, #4

08001410 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001410:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001412:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001414:	d3f9      	bcc.n	800140a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001416:	4a0b      	ldr	r2, [pc, #44]	; (8001444 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001418:	4c0b      	ldr	r4, [pc, #44]	; (8001448 <LoopForever+0x16>)
  movs r3, #0
 800141a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800141c:	e001      	b.n	8001422 <LoopFillZerobss>

0800141e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800141e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001420:	3204      	adds	r2, #4

08001422 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001422:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001424:	d3fb      	bcc.n	800141e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001426:	f7ff ffd7 	bl	80013d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800142a:	f005 fc8f 	bl	8006d4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800142e:	f7ff f9c3 	bl	80007b8 <main>

08001432 <LoopForever>:

LoopForever:
    b LoopForever
 8001432:	e7fe      	b.n	8001432 <LoopForever>
  ldr   r0, =_estack
 8001434:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001438:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800143c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001440:	08019410 	.word	0x08019410
  ldr r2, =_sbss
 8001444:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001448:	2000071c 	.word	0x2000071c

0800144c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800144c:	e7fe      	b.n	800144c <ADC1_2_IRQHandler>

0800144e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001454:	2300      	movs	r3, #0
 8001456:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001458:	2003      	movs	r0, #3
 800145a:	f000 f93d 	bl	80016d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800145e:	200e      	movs	r0, #14
 8001460:	f000 f80e 	bl	8001480 <HAL_InitTick>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d002      	beq.n	8001470 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	71fb      	strb	r3, [r7, #7]
 800146e:	e001      	b.n	8001474 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001470:	f7ff fd78 	bl	8000f64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001474:	79fb      	ldrb	r3, [r7, #7]

}
 8001476:	4618      	mov	r0, r3
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
	...

08001480 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001488:	2300      	movs	r3, #0
 800148a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800148c:	4b16      	ldr	r3, [pc, #88]	; (80014e8 <HAL_InitTick+0x68>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d022      	beq.n	80014da <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001494:	4b15      	ldr	r3, [pc, #84]	; (80014ec <HAL_InitTick+0x6c>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	4b13      	ldr	r3, [pc, #76]	; (80014e8 <HAL_InitTick+0x68>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80014a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80014a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80014a8:	4618      	mov	r0, r3
 80014aa:	f000 f93a 	bl	8001722 <HAL_SYSTICK_Config>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d10f      	bne.n	80014d4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2b0f      	cmp	r3, #15
 80014b8:	d809      	bhi.n	80014ce <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014ba:	2200      	movs	r2, #0
 80014bc:	6879      	ldr	r1, [r7, #4]
 80014be:	f04f 30ff 	mov.w	r0, #4294967295
 80014c2:	f000 f914 	bl	80016ee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014c6:	4a0a      	ldr	r2, [pc, #40]	; (80014f0 <HAL_InitTick+0x70>)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6013      	str	r3, [r2, #0]
 80014cc:	e007      	b.n	80014de <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	73fb      	strb	r3, [r7, #15]
 80014d2:	e004      	b.n	80014de <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	73fb      	strb	r3, [r7, #15]
 80014d8:	e001      	b.n	80014de <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014de:	7bfb      	ldrb	r3, [r7, #15]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000008 	.word	0x20000008
 80014ec:	20000000 	.word	0x20000000
 80014f0:	20000004 	.word	0x20000004

080014f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f8:	4b05      	ldr	r3, [pc, #20]	; (8001510 <HAL_IncTick+0x1c>)
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	4b05      	ldr	r3, [pc, #20]	; (8001514 <HAL_IncTick+0x20>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4413      	add	r3, r2
 8001502:	4a03      	ldr	r2, [pc, #12]	; (8001510 <HAL_IncTick+0x1c>)
 8001504:	6013      	str	r3, [r2, #0]
}
 8001506:	bf00      	nop
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	20000160 	.word	0x20000160
 8001514:	20000008 	.word	0x20000008

08001518 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  return uwTick;
 800151c:	4b03      	ldr	r3, [pc, #12]	; (800152c <HAL_GetTick+0x14>)
 800151e:	681b      	ldr	r3, [r3, #0]
}
 8001520:	4618      	mov	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	20000160 	.word	0x20000160

08001530 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001538:	f7ff ffee 	bl	8001518 <HAL_GetTick>
 800153c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001548:	d004      	beq.n	8001554 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800154a:	4b09      	ldr	r3, [pc, #36]	; (8001570 <HAL_Delay+0x40>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	68fa      	ldr	r2, [r7, #12]
 8001550:	4413      	add	r3, r2
 8001552:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001554:	bf00      	nop
 8001556:	f7ff ffdf 	bl	8001518 <HAL_GetTick>
 800155a:	4602      	mov	r2, r0
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	1ad3      	subs	r3, r2, r3
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	429a      	cmp	r2, r3
 8001564:	d8f7      	bhi.n	8001556 <HAL_Delay+0x26>
  {
  }
}
 8001566:	bf00      	nop
 8001568:	bf00      	nop
 800156a:	3710      	adds	r7, #16
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20000008 	.word	0x20000008

08001574 <__NVIC_SetPriorityGrouping>:
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001584:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800158a:	68ba      	ldr	r2, [r7, #8]
 800158c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001590:	4013      	ands	r3, r2
 8001592:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800159c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015a6:	4a04      	ldr	r2, [pc, #16]	; (80015b8 <__NVIC_SetPriorityGrouping+0x44>)
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	60d3      	str	r3, [r2, #12]
}
 80015ac:	bf00      	nop
 80015ae:	3714      	adds	r7, #20
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <__NVIC_GetPriorityGrouping>:
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <__NVIC_GetPriorityGrouping+0x18>)
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	0a1b      	lsrs	r3, r3, #8
 80015c6:	f003 0307 	and.w	r3, r3, #7
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <__NVIC_SetPriority>:
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	6039      	str	r1, [r7, #0]
 80015e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	db0a      	blt.n	8001602 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	b2da      	uxtb	r2, r3
 80015f0:	490c      	ldr	r1, [pc, #48]	; (8001624 <__NVIC_SetPriority+0x4c>)
 80015f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f6:	0112      	lsls	r2, r2, #4
 80015f8:	b2d2      	uxtb	r2, r2
 80015fa:	440b      	add	r3, r1
 80015fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001600:	e00a      	b.n	8001618 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	b2da      	uxtb	r2, r3
 8001606:	4908      	ldr	r1, [pc, #32]	; (8001628 <__NVIC_SetPriority+0x50>)
 8001608:	79fb      	ldrb	r3, [r7, #7]
 800160a:	f003 030f 	and.w	r3, r3, #15
 800160e:	3b04      	subs	r3, #4
 8001610:	0112      	lsls	r2, r2, #4
 8001612:	b2d2      	uxtb	r2, r2
 8001614:	440b      	add	r3, r1
 8001616:	761a      	strb	r2, [r3, #24]
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	e000e100 	.word	0xe000e100
 8001628:	e000ed00 	.word	0xe000ed00

0800162c <NVIC_EncodePriority>:
{
 800162c:	b480      	push	{r7}
 800162e:	b089      	sub	sp, #36	; 0x24
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	f1c3 0307 	rsb	r3, r3, #7
 8001646:	2b04      	cmp	r3, #4
 8001648:	bf28      	it	cs
 800164a:	2304      	movcs	r3, #4
 800164c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	3304      	adds	r3, #4
 8001652:	2b06      	cmp	r3, #6
 8001654:	d902      	bls.n	800165c <NVIC_EncodePriority+0x30>
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	3b03      	subs	r3, #3
 800165a:	e000      	b.n	800165e <NVIC_EncodePriority+0x32>
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001660:	f04f 32ff 	mov.w	r2, #4294967295
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	fa02 f303 	lsl.w	r3, r2, r3
 800166a:	43da      	mvns	r2, r3
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	401a      	ands	r2, r3
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001674:	f04f 31ff 	mov.w	r1, #4294967295
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	fa01 f303 	lsl.w	r3, r1, r3
 800167e:	43d9      	mvns	r1, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001684:	4313      	orrs	r3, r2
}
 8001686:	4618      	mov	r0, r3
 8001688:	3724      	adds	r7, #36	; 0x24
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
	...

08001694 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	3b01      	subs	r3, #1
 80016a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016a4:	d301      	bcc.n	80016aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016a6:	2301      	movs	r3, #1
 80016a8:	e00f      	b.n	80016ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016aa:	4a0a      	ldr	r2, [pc, #40]	; (80016d4 <SysTick_Config+0x40>)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	3b01      	subs	r3, #1
 80016b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016b2:	210f      	movs	r1, #15
 80016b4:	f04f 30ff 	mov.w	r0, #4294967295
 80016b8:	f7ff ff8e 	bl	80015d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016bc:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <SysTick_Config+0x40>)
 80016be:	2200      	movs	r2, #0
 80016c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016c2:	4b04      	ldr	r3, [pc, #16]	; (80016d4 <SysTick_Config+0x40>)
 80016c4:	2207      	movs	r2, #7
 80016c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	e000e010 	.word	0xe000e010

080016d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7ff ff47 	bl	8001574 <__NVIC_SetPriorityGrouping>
}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b086      	sub	sp, #24
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	4603      	mov	r3, r0
 80016f6:	60b9      	str	r1, [r7, #8]
 80016f8:	607a      	str	r2, [r7, #4]
 80016fa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016fc:	f7ff ff5e 	bl	80015bc <__NVIC_GetPriorityGrouping>
 8001700:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	68b9      	ldr	r1, [r7, #8]
 8001706:	6978      	ldr	r0, [r7, #20]
 8001708:	f7ff ff90 	bl	800162c <NVIC_EncodePriority>
 800170c:	4602      	mov	r2, r0
 800170e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001712:	4611      	mov	r1, r2
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff ff5f 	bl	80015d8 <__NVIC_SetPriority>
}
 800171a:	bf00      	nop
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7ff ffb2 	bl	8001694 <SysTick_Config>
 8001730:	4603      	mov	r3, r0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800173c:	b480      	push	{r7}
 800173e:	b087      	sub	sp, #28
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800174a:	e15a      	b.n	8001a02 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	2101      	movs	r1, #1
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	fa01 f303 	lsl.w	r3, r1, r3
 8001758:	4013      	ands	r3, r2
 800175a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2b00      	cmp	r3, #0
 8001760:	f000 814c 	beq.w	80019fc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f003 0303 	and.w	r3, r3, #3
 800176c:	2b01      	cmp	r3, #1
 800176e:	d005      	beq.n	800177c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001778:	2b02      	cmp	r3, #2
 800177a:	d130      	bne.n	80017de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	2203      	movs	r2, #3
 8001788:	fa02 f303 	lsl.w	r3, r2, r3
 800178c:	43db      	mvns	r3, r3
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	4013      	ands	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	68da      	ldr	r2, [r3, #12]
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017b2:	2201      	movs	r2, #1
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ba:	43db      	mvns	r3, r3
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	4013      	ands	r3, r2
 80017c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	091b      	lsrs	r3, r3, #4
 80017c8:	f003 0201 	and.w	r2, r3, #1
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	f003 0303 	and.w	r3, r3, #3
 80017e6:	2b03      	cmp	r3, #3
 80017e8:	d017      	beq.n	800181a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	2203      	movs	r2, #3
 80017f6:	fa02 f303 	lsl.w	r3, r2, r3
 80017fa:	43db      	mvns	r3, r3
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	4013      	ands	r3, r2
 8001800:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	689a      	ldr	r2, [r3, #8]
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	4313      	orrs	r3, r2
 8001812:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f003 0303 	and.w	r3, r3, #3
 8001822:	2b02      	cmp	r3, #2
 8001824:	d123      	bne.n	800186e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	08da      	lsrs	r2, r3, #3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	3208      	adds	r2, #8
 800182e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001832:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	f003 0307 	and.w	r3, r3, #7
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	220f      	movs	r2, #15
 800183e:	fa02 f303 	lsl.w	r3, r2, r3
 8001842:	43db      	mvns	r3, r3
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	4013      	ands	r3, r2
 8001848:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	691a      	ldr	r2, [r3, #16]
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	f003 0307 	and.w	r3, r3, #7
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	4313      	orrs	r3, r2
 800185e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	08da      	lsrs	r2, r3, #3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	3208      	adds	r2, #8
 8001868:	6939      	ldr	r1, [r7, #16]
 800186a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	2203      	movs	r2, #3
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	43db      	mvns	r3, r3
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	4013      	ands	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f003 0203 	and.w	r2, r3, #3
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	4313      	orrs	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	f000 80a6 	beq.w	80019fc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018b0:	4b5b      	ldr	r3, [pc, #364]	; (8001a20 <HAL_GPIO_Init+0x2e4>)
 80018b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018b4:	4a5a      	ldr	r2, [pc, #360]	; (8001a20 <HAL_GPIO_Init+0x2e4>)
 80018b6:	f043 0301 	orr.w	r3, r3, #1
 80018ba:	6613      	str	r3, [r2, #96]	; 0x60
 80018bc:	4b58      	ldr	r3, [pc, #352]	; (8001a20 <HAL_GPIO_Init+0x2e4>)
 80018be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	60bb      	str	r3, [r7, #8]
 80018c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018c8:	4a56      	ldr	r2, [pc, #344]	; (8001a24 <HAL_GPIO_Init+0x2e8>)
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	089b      	lsrs	r3, r3, #2
 80018ce:	3302      	adds	r3, #2
 80018d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	f003 0303 	and.w	r3, r3, #3
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	220f      	movs	r2, #15
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	43db      	mvns	r3, r3
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	4013      	ands	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80018f2:	d01f      	beq.n	8001934 <HAL_GPIO_Init+0x1f8>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a4c      	ldr	r2, [pc, #304]	; (8001a28 <HAL_GPIO_Init+0x2ec>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d019      	beq.n	8001930 <HAL_GPIO_Init+0x1f4>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4a4b      	ldr	r2, [pc, #300]	; (8001a2c <HAL_GPIO_Init+0x2f0>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d013      	beq.n	800192c <HAL_GPIO_Init+0x1f0>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4a4a      	ldr	r2, [pc, #296]	; (8001a30 <HAL_GPIO_Init+0x2f4>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d00d      	beq.n	8001928 <HAL_GPIO_Init+0x1ec>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a49      	ldr	r2, [pc, #292]	; (8001a34 <HAL_GPIO_Init+0x2f8>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d007      	beq.n	8001924 <HAL_GPIO_Init+0x1e8>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4a48      	ldr	r2, [pc, #288]	; (8001a38 <HAL_GPIO_Init+0x2fc>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d101      	bne.n	8001920 <HAL_GPIO_Init+0x1e4>
 800191c:	2305      	movs	r3, #5
 800191e:	e00a      	b.n	8001936 <HAL_GPIO_Init+0x1fa>
 8001920:	2306      	movs	r3, #6
 8001922:	e008      	b.n	8001936 <HAL_GPIO_Init+0x1fa>
 8001924:	2304      	movs	r3, #4
 8001926:	e006      	b.n	8001936 <HAL_GPIO_Init+0x1fa>
 8001928:	2303      	movs	r3, #3
 800192a:	e004      	b.n	8001936 <HAL_GPIO_Init+0x1fa>
 800192c:	2302      	movs	r3, #2
 800192e:	e002      	b.n	8001936 <HAL_GPIO_Init+0x1fa>
 8001930:	2301      	movs	r3, #1
 8001932:	e000      	b.n	8001936 <HAL_GPIO_Init+0x1fa>
 8001934:	2300      	movs	r3, #0
 8001936:	697a      	ldr	r2, [r7, #20]
 8001938:	f002 0203 	and.w	r2, r2, #3
 800193c:	0092      	lsls	r2, r2, #2
 800193e:	4093      	lsls	r3, r2
 8001940:	693a      	ldr	r2, [r7, #16]
 8001942:	4313      	orrs	r3, r2
 8001944:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001946:	4937      	ldr	r1, [pc, #220]	; (8001a24 <HAL_GPIO_Init+0x2e8>)
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	089b      	lsrs	r3, r3, #2
 800194c:	3302      	adds	r3, #2
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001954:	4b39      	ldr	r3, [pc, #228]	; (8001a3c <HAL_GPIO_Init+0x300>)
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	43db      	mvns	r3, r3
 800195e:	693a      	ldr	r2, [r7, #16]
 8001960:	4013      	ands	r3, r2
 8001962:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d003      	beq.n	8001978 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	4313      	orrs	r3, r2
 8001976:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001978:	4a30      	ldr	r2, [pc, #192]	; (8001a3c <HAL_GPIO_Init+0x300>)
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800197e:	4b2f      	ldr	r3, [pc, #188]	; (8001a3c <HAL_GPIO_Init+0x300>)
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	43db      	mvns	r3, r3
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	4013      	ands	r3, r2
 800198c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	4313      	orrs	r3, r2
 80019a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80019a2:	4a26      	ldr	r2, [pc, #152]	; (8001a3c <HAL_GPIO_Init+0x300>)
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80019a8:	4b24      	ldr	r3, [pc, #144]	; (8001a3c <HAL_GPIO_Init+0x300>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	43db      	mvns	r3, r3
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	4013      	ands	r3, r2
 80019b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d003      	beq.n	80019cc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80019cc:	4a1b      	ldr	r2, [pc, #108]	; (8001a3c <HAL_GPIO_Init+0x300>)
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80019d2:	4b1a      	ldr	r3, [pc, #104]	; (8001a3c <HAL_GPIO_Init+0x300>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	43db      	mvns	r3, r3
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	4013      	ands	r3, r2
 80019e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019f6:	4a11      	ldr	r2, [pc, #68]	; (8001a3c <HAL_GPIO_Init+0x300>)
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	3301      	adds	r3, #1
 8001a00:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	fa22 f303 	lsr.w	r3, r2, r3
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	f47f ae9d 	bne.w	800174c <HAL_GPIO_Init+0x10>
  }
}
 8001a12:	bf00      	nop
 8001a14:	bf00      	nop
 8001a16:	371c      	adds	r7, #28
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr
 8001a20:	40021000 	.word	0x40021000
 8001a24:	40010000 	.word	0x40010000
 8001a28:	48000400 	.word	0x48000400
 8001a2c:	48000800 	.word	0x48000800
 8001a30:	48000c00 	.word	0x48000c00
 8001a34:	48001000 	.word	0x48001000
 8001a38:	48001400 	.word	0x48001400
 8001a3c:	40010400 	.word	0x40010400

08001a40 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	460b      	mov	r3, r1
 8001a4a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d109      	bne.n	8001a66 <HAL_PWR_EnterSLEEPMode+0x26>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8001a52:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <HAL_PWR_EnterSLEEPMode+0x5c>)
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a5e:	d10b      	bne.n	8001a78 <HAL_PWR_EnterSLEEPMode+0x38>
    {
      (void)HAL_PWREx_DisableLowPowerRunMode();
 8001a60:	f000 f8d4 	bl	8001c0c <HAL_PWREx_DisableLowPowerRunMode>
 8001a64:	e008      	b.n	8001a78 <HAL_PWR_EnterSLEEPMode+0x38>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == 0U)
 8001a66:	4b0d      	ldr	r3, [pc, #52]	; (8001a9c <HAL_PWR_EnterSLEEPMode+0x5c>)
 8001a68:	695b      	ldr	r3, [r3, #20]
 8001a6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a72:	d001      	beq.n	8001a78 <HAL_PWR_EnterSLEEPMode+0x38>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8001a74:	f000 f8ba 	bl	8001bec <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001a78:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <HAL_PWR_EnterSLEEPMode+0x60>)
 8001a7a:	691b      	ldr	r3, [r3, #16]
 8001a7c:	4a08      	ldr	r2, [pc, #32]	; (8001aa0 <HAL_PWR_EnterSLEEPMode+0x60>)
 8001a7e:	f023 0304 	bic.w	r3, r3, #4
 8001a82:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8001a84:	78fb      	ldrb	r3, [r7, #3]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d101      	bne.n	8001a8e <HAL_PWR_EnterSLEEPMode+0x4e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001a8a:	bf30      	wfi
    __SEV();
    __WFE();
    __WFE();
  }

}
 8001a8c:	e002      	b.n	8001a94 <HAL_PWR_EnterSLEEPMode+0x54>
    __SEV();
 8001a8e:	bf40      	sev
    __WFE();
 8001a90:	bf20      	wfe
    __WFE();
 8001a92:	bf20      	wfe
}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40007000 	.word	0x40007000
 8001aa0:	e000ed00 	.word	0xe000ed00

08001aa4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d141      	bne.n	8001b36 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ab2:	4b4b      	ldr	r3, [pc, #300]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001aba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001abe:	d131      	bne.n	8001b24 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ac0:	4b47      	ldr	r3, [pc, #284]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ac6:	4a46      	ldr	r2, [pc, #280]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ac8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001acc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ad0:	4b43      	ldr	r3, [pc, #268]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ad8:	4a41      	ldr	r2, [pc, #260]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ada:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ade:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ae0:	4b40      	ldr	r3, [pc, #256]	; (8001be4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2232      	movs	r2, #50	; 0x32
 8001ae6:	fb02 f303 	mul.w	r3, r2, r3
 8001aea:	4a3f      	ldr	r2, [pc, #252]	; (8001be8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001aec:	fba2 2303 	umull	r2, r3, r2, r3
 8001af0:	0c9b      	lsrs	r3, r3, #18
 8001af2:	3301      	adds	r3, #1
 8001af4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001af6:	e002      	b.n	8001afe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	3b01      	subs	r3, #1
 8001afc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001afe:	4b38      	ldr	r3, [pc, #224]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b00:	695b      	ldr	r3, [r3, #20]
 8001b02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b0a:	d102      	bne.n	8001b12 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1f2      	bne.n	8001af8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b12:	4b33      	ldr	r3, [pc, #204]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b14:	695b      	ldr	r3, [r3, #20]
 8001b16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b1e:	d158      	bne.n	8001bd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001b20:	2303      	movs	r3, #3
 8001b22:	e057      	b.n	8001bd4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b24:	4b2e      	ldr	r3, [pc, #184]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b2a:	4a2d      	ldr	r2, [pc, #180]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b30:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001b34:	e04d      	b.n	8001bd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b3c:	d141      	bne.n	8001bc2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b3e:	4b28      	ldr	r3, [pc, #160]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001b46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b4a:	d131      	bne.n	8001bb0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b4c:	4b24      	ldr	r3, [pc, #144]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b52:	4a23      	ldr	r2, [pc, #140]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b58:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b5c:	4b20      	ldr	r3, [pc, #128]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001b64:	4a1e      	ldr	r2, [pc, #120]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b6c:	4b1d      	ldr	r3, [pc, #116]	; (8001be4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2232      	movs	r2, #50	; 0x32
 8001b72:	fb02 f303 	mul.w	r3, r2, r3
 8001b76:	4a1c      	ldr	r2, [pc, #112]	; (8001be8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001b78:	fba2 2303 	umull	r2, r3, r2, r3
 8001b7c:	0c9b      	lsrs	r3, r3, #18
 8001b7e:	3301      	adds	r3, #1
 8001b80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b82:	e002      	b.n	8001b8a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	3b01      	subs	r3, #1
 8001b88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b8a:	4b15      	ldr	r3, [pc, #84]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b8c:	695b      	ldr	r3, [r3, #20]
 8001b8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b96:	d102      	bne.n	8001b9e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d1f2      	bne.n	8001b84 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b9e:	4b10      	ldr	r3, [pc, #64]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ba0:	695b      	ldr	r3, [r3, #20]
 8001ba2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ba6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001baa:	d112      	bne.n	8001bd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e011      	b.n	8001bd4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001bb0:	4b0b      	ldr	r3, [pc, #44]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001bb6:	4a0a      	ldr	r2, [pc, #40]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bbc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001bc0:	e007      	b.n	8001bd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001bc2:	4b07      	ldr	r3, [pc, #28]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001bca:	4a05      	ldr	r2, [pc, #20]	; (8001be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bcc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bd0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001bd2:	2300      	movs	r3, #0
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3714      	adds	r7, #20
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	40007000 	.word	0x40007000
 8001be4:	20000000 	.word	0x20000000
 8001be8:	431bde83 	.word	0x431bde83

08001bec <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8001bf0:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a04      	ldr	r2, [pc, #16]	; (8001c08 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8001bf6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bfa:	6013      	str	r3, [r2, #0]
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	40007000 	.word	0x40007000

08001c0c <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8001c12:	4b17      	ldr	r3, [pc, #92]	; (8001c70 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a16      	ldr	r2, [pc, #88]	; (8001c70 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8001c18:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c1c:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000U));
 8001c1e:	4b15      	ldr	r3, [pc, #84]	; (8001c74 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a15      	ldr	r2, [pc, #84]	; (8001c78 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8001c24:	fba2 2303 	umull	r2, r3, r2, r3
 8001c28:	0c9b      	lsrs	r3, r3, #18
 8001c2a:	2232      	movs	r2, #50	; 0x32
 8001c2c:	fb02 f303 	mul.w	r3, r2, r3
 8001c30:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8001c32:	e002      	b.n	8001c3a <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8001c3a:	4b0d      	ldr	r3, [pc, #52]	; (8001c70 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c46:	d102      	bne.n	8001c4e <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d1f2      	bne.n	8001c34 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8001c4e:	4b08      	ldr	r3, [pc, #32]	; (8001c70 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8001c50:	695b      	ldr	r3, [r3, #20]
 8001c52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c5a:	d101      	bne.n	8001c60 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	e000      	b.n	8001c62 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40007000 	.word	0x40007000
 8001c74:	20000000 	.word	0x20000000
 8001c78:	431bde83 	.word	0x431bde83

08001c7c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001c80:	4b05      	ldr	r3, [pc, #20]	; (8001c98 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	4a04      	ldr	r2, [pc, #16]	; (8001c98 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001c86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c8a:	6093      	str	r3, [r2, #8]
}
 8001c8c:	bf00      	nop
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	40007000 	.word	0x40007000

08001c9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b088      	sub	sp, #32
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d101      	bne.n	8001cae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e306      	b.n	80022bc <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d075      	beq.n	8001da6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cba:	4b97      	ldr	r3, [pc, #604]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f003 030c 	and.w	r3, r3, #12
 8001cc2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cc4:	4b94      	ldr	r3, [pc, #592]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	f003 0303 	and.w	r3, r3, #3
 8001ccc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	2b0c      	cmp	r3, #12
 8001cd2:	d102      	bne.n	8001cda <HAL_RCC_OscConfig+0x3e>
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	2b03      	cmp	r3, #3
 8001cd8:	d002      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x44>
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	2b08      	cmp	r3, #8
 8001cde:	d10b      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ce0:	4b8d      	ldr	r3, [pc, #564]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d05b      	beq.n	8001da4 <HAL_RCC_OscConfig+0x108>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d157      	bne.n	8001da4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e2e1      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d00:	d106      	bne.n	8001d10 <HAL_RCC_OscConfig+0x74>
 8001d02:	4b85      	ldr	r3, [pc, #532]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a84      	ldr	r2, [pc, #528]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001d08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d0c:	6013      	str	r3, [r2, #0]
 8001d0e:	e01d      	b.n	8001d4c <HAL_RCC_OscConfig+0xb0>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d18:	d10c      	bne.n	8001d34 <HAL_RCC_OscConfig+0x98>
 8001d1a:	4b7f      	ldr	r3, [pc, #508]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a7e      	ldr	r2, [pc, #504]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001d20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	4b7c      	ldr	r3, [pc, #496]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a7b      	ldr	r2, [pc, #492]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d30:	6013      	str	r3, [r2, #0]
 8001d32:	e00b      	b.n	8001d4c <HAL_RCC_OscConfig+0xb0>
 8001d34:	4b78      	ldr	r3, [pc, #480]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a77      	ldr	r2, [pc, #476]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001d3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d3e:	6013      	str	r3, [r2, #0]
 8001d40:	4b75      	ldr	r3, [pc, #468]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a74      	ldr	r2, [pc, #464]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001d46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d013      	beq.n	8001d7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d54:	f7ff fbe0 	bl	8001518 <HAL_GetTick>
 8001d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d5c:	f7ff fbdc 	bl	8001518 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b64      	cmp	r3, #100	; 0x64
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e2a6      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d6e:	4b6a      	ldr	r3, [pc, #424]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d0f0      	beq.n	8001d5c <HAL_RCC_OscConfig+0xc0>
 8001d7a:	e014      	b.n	8001da6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d7c:	f7ff fbcc 	bl	8001518 <HAL_GetTick>
 8001d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d84:	f7ff fbc8 	bl	8001518 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b64      	cmp	r3, #100	; 0x64
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e292      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d96:	4b60      	ldr	r3, [pc, #384]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d1f0      	bne.n	8001d84 <HAL_RCC_OscConfig+0xe8>
 8001da2:	e000      	b.n	8001da6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d075      	beq.n	8001e9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001db2:	4b59      	ldr	r3, [pc, #356]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 030c 	and.w	r3, r3, #12
 8001dba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dbc:	4b56      	ldr	r3, [pc, #344]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	f003 0303 	and.w	r3, r3, #3
 8001dc4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	2b0c      	cmp	r3, #12
 8001dca:	d102      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x136>
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d002      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x13c>
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	2b04      	cmp	r3, #4
 8001dd6:	d11f      	bne.n	8001e18 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dd8:	4b4f      	ldr	r3, [pc, #316]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d005      	beq.n	8001df0 <HAL_RCC_OscConfig+0x154>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d101      	bne.n	8001df0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e265      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001df0:	4b49      	ldr	r3, [pc, #292]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	061b      	lsls	r3, r3, #24
 8001dfe:	4946      	ldr	r1, [pc, #280]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001e00:	4313      	orrs	r3, r2
 8001e02:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e04:	4b45      	ldr	r3, [pc, #276]	; (8001f1c <HAL_RCC_OscConfig+0x280>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fb39 	bl	8001480 <HAL_InitTick>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d043      	beq.n	8001e9c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e251      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d023      	beq.n	8001e68 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e20:	4b3d      	ldr	r3, [pc, #244]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a3c      	ldr	r2, [pc, #240]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001e26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e2c:	f7ff fb74 	bl	8001518 <HAL_GetTick>
 8001e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e32:	e008      	b.n	8001e46 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e34:	f7ff fb70 	bl	8001518 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e23a      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e46:	4b34      	ldr	r3, [pc, #208]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d0f0      	beq.n	8001e34 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e52:	4b31      	ldr	r3, [pc, #196]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	061b      	lsls	r3, r3, #24
 8001e60:	492d      	ldr	r1, [pc, #180]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001e62:	4313      	orrs	r3, r2
 8001e64:	604b      	str	r3, [r1, #4]
 8001e66:	e01a      	b.n	8001e9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e68:	4b2b      	ldr	r3, [pc, #172]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a2a      	ldr	r2, [pc, #168]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001e6e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e74:	f7ff fb50 	bl	8001518 <HAL_GetTick>
 8001e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e7a:	e008      	b.n	8001e8e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e7c:	f7ff fb4c 	bl	8001518 <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e216      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e8e:	4b22      	ldr	r3, [pc, #136]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1f0      	bne.n	8001e7c <HAL_RCC_OscConfig+0x1e0>
 8001e9a:	e000      	b.n	8001e9e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e9c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0308 	and.w	r3, r3, #8
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d041      	beq.n	8001f2e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	695b      	ldr	r3, [r3, #20]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d01c      	beq.n	8001eec <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eb2:	4b19      	ldr	r3, [pc, #100]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eb8:	4a17      	ldr	r2, [pc, #92]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001eba:	f043 0301 	orr.w	r3, r3, #1
 8001ebe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ec2:	f7ff fb29 	bl	8001518 <HAL_GetTick>
 8001ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ec8:	e008      	b.n	8001edc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eca:	f7ff fb25 	bl	8001518 <HAL_GetTick>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d901      	bls.n	8001edc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e1ef      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001edc:	4b0e      	ldr	r3, [pc, #56]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001ede:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d0ef      	beq.n	8001eca <HAL_RCC_OscConfig+0x22e>
 8001eea:	e020      	b.n	8001f2e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eec:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ef2:	4a09      	ldr	r2, [pc, #36]	; (8001f18 <HAL_RCC_OscConfig+0x27c>)
 8001ef4:	f023 0301 	bic.w	r3, r3, #1
 8001ef8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001efc:	f7ff fb0c 	bl	8001518 <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f02:	e00d      	b.n	8001f20 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f04:	f7ff fb08 	bl	8001518 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d906      	bls.n	8001f20 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e1d2      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
 8001f16:	bf00      	nop
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f20:	4b8c      	ldr	r3, [pc, #560]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001f22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d1ea      	bne.n	8001f04 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0304 	and.w	r3, r3, #4
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	f000 80a6 	beq.w	8002088 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f40:	4b84      	ldr	r3, [pc, #528]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d101      	bne.n	8001f50 <HAL_RCC_OscConfig+0x2b4>
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e000      	b.n	8001f52 <HAL_RCC_OscConfig+0x2b6>
 8001f50:	2300      	movs	r3, #0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00d      	beq.n	8001f72 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f56:	4b7f      	ldr	r3, [pc, #508]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f5a:	4a7e      	ldr	r2, [pc, #504]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f60:	6593      	str	r3, [r2, #88]	; 0x58
 8001f62:	4b7c      	ldr	r3, [pc, #496]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f6a:	60fb      	str	r3, [r7, #12]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f72:	4b79      	ldr	r3, [pc, #484]	; (8002158 <HAL_RCC_OscConfig+0x4bc>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d118      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f7e:	4b76      	ldr	r3, [pc, #472]	; (8002158 <HAL_RCC_OscConfig+0x4bc>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a75      	ldr	r2, [pc, #468]	; (8002158 <HAL_RCC_OscConfig+0x4bc>)
 8001f84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f8a:	f7ff fac5 	bl	8001518 <HAL_GetTick>
 8001f8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f90:	e008      	b.n	8001fa4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f92:	f7ff fac1 	bl	8001518 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d901      	bls.n	8001fa4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e18b      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fa4:	4b6c      	ldr	r3, [pc, #432]	; (8002158 <HAL_RCC_OscConfig+0x4bc>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d0f0      	beq.n	8001f92 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d108      	bne.n	8001fca <HAL_RCC_OscConfig+0x32e>
 8001fb8:	4b66      	ldr	r3, [pc, #408]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fbe:	4a65      	ldr	r2, [pc, #404]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fc8:	e024      	b.n	8002014 <HAL_RCC_OscConfig+0x378>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	2b05      	cmp	r3, #5
 8001fd0:	d110      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x358>
 8001fd2:	4b60      	ldr	r3, [pc, #384]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fd8:	4a5e      	ldr	r2, [pc, #376]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001fda:	f043 0304 	orr.w	r3, r3, #4
 8001fde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fe2:	4b5c      	ldr	r3, [pc, #368]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fe8:	4a5a      	ldr	r2, [pc, #360]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001fea:	f043 0301 	orr.w	r3, r3, #1
 8001fee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ff2:	e00f      	b.n	8002014 <HAL_RCC_OscConfig+0x378>
 8001ff4:	4b57      	ldr	r3, [pc, #348]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ffa:	4a56      	ldr	r2, [pc, #344]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8001ffc:	f023 0301 	bic.w	r3, r3, #1
 8002000:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002004:	4b53      	ldr	r3, [pc, #332]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8002006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800200a:	4a52      	ldr	r2, [pc, #328]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 800200c:	f023 0304 	bic.w	r3, r3, #4
 8002010:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d016      	beq.n	800204a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800201c:	f7ff fa7c 	bl	8001518 <HAL_GetTick>
 8002020:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002022:	e00a      	b.n	800203a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002024:	f7ff fa78 	bl	8001518 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002032:	4293      	cmp	r3, r2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e140      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800203a:	4b46      	ldr	r3, [pc, #280]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 800203c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d0ed      	beq.n	8002024 <HAL_RCC_OscConfig+0x388>
 8002048:	e015      	b.n	8002076 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800204a:	f7ff fa65 	bl	8001518 <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002050:	e00a      	b.n	8002068 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002052:	f7ff fa61 	bl	8001518 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002060:	4293      	cmp	r3, r2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e129      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002068:	4b3a      	ldr	r3, [pc, #232]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 800206a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d1ed      	bne.n	8002052 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002076:	7ffb      	ldrb	r3, [r7, #31]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d105      	bne.n	8002088 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800207c:	4b35      	ldr	r3, [pc, #212]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 800207e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002080:	4a34      	ldr	r2, [pc, #208]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8002082:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002086:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0320 	and.w	r3, r3, #32
 8002090:	2b00      	cmp	r3, #0
 8002092:	d03c      	beq.n	800210e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d01c      	beq.n	80020d6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800209c:	4b2d      	ldr	r3, [pc, #180]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 800209e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020a2:	4a2c      	ldr	r2, [pc, #176]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020ac:	f7ff fa34 	bl	8001518 <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80020b2:	e008      	b.n	80020c6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020b4:	f7ff fa30 	bl	8001518 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e0fa      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80020c6:	4b23      	ldr	r3, [pc, #140]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 80020c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020cc:	f003 0302 	and.w	r3, r3, #2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d0ef      	beq.n	80020b4 <HAL_RCC_OscConfig+0x418>
 80020d4:	e01b      	b.n	800210e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80020d6:	4b1f      	ldr	r3, [pc, #124]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 80020d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020dc:	4a1d      	ldr	r2, [pc, #116]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 80020de:	f023 0301 	bic.w	r3, r3, #1
 80020e2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e6:	f7ff fa17 	bl	8001518 <HAL_GetTick>
 80020ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80020ec:	e008      	b.n	8002100 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020ee:	f7ff fa13 	bl	8001518 <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d901      	bls.n	8002100 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e0dd      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002100:	4b14      	ldr	r3, [pc, #80]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8002102:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d1ef      	bne.n	80020ee <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	69db      	ldr	r3, [r3, #28]
 8002112:	2b00      	cmp	r3, #0
 8002114:	f000 80d1 	beq.w	80022ba <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002118:	4b0e      	ldr	r3, [pc, #56]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f003 030c 	and.w	r3, r3, #12
 8002120:	2b0c      	cmp	r3, #12
 8002122:	f000 808b 	beq.w	800223c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	2b02      	cmp	r3, #2
 800212c:	d15e      	bne.n	80021ec <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800212e:	4b09      	ldr	r3, [pc, #36]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a08      	ldr	r2, [pc, #32]	; (8002154 <HAL_RCC_OscConfig+0x4b8>)
 8002134:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002138:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800213a:	f7ff f9ed 	bl	8001518 <HAL_GetTick>
 800213e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002140:	e00c      	b.n	800215c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002142:	f7ff f9e9 	bl	8001518 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b02      	cmp	r3, #2
 800214e:	d905      	bls.n	800215c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e0b3      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
 8002154:	40021000 	.word	0x40021000
 8002158:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800215c:	4b59      	ldr	r3, [pc, #356]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d1ec      	bne.n	8002142 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002168:	4b56      	ldr	r3, [pc, #344]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 800216a:	68da      	ldr	r2, [r3, #12]
 800216c:	4b56      	ldr	r3, [pc, #344]	; (80022c8 <HAL_RCC_OscConfig+0x62c>)
 800216e:	4013      	ands	r3, r2
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	6a11      	ldr	r1, [r2, #32]
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002178:	3a01      	subs	r2, #1
 800217a:	0112      	lsls	r2, r2, #4
 800217c:	4311      	orrs	r1, r2
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002182:	0212      	lsls	r2, r2, #8
 8002184:	4311      	orrs	r1, r2
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800218a:	0852      	lsrs	r2, r2, #1
 800218c:	3a01      	subs	r2, #1
 800218e:	0552      	lsls	r2, r2, #21
 8002190:	4311      	orrs	r1, r2
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002196:	0852      	lsrs	r2, r2, #1
 8002198:	3a01      	subs	r2, #1
 800219a:	0652      	lsls	r2, r2, #25
 800219c:	4311      	orrs	r1, r2
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80021a2:	06d2      	lsls	r2, r2, #27
 80021a4:	430a      	orrs	r2, r1
 80021a6:	4947      	ldr	r1, [pc, #284]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 80021a8:	4313      	orrs	r3, r2
 80021aa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021ac:	4b45      	ldr	r3, [pc, #276]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a44      	ldr	r2, [pc, #272]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 80021b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021b6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021b8:	4b42      	ldr	r3, [pc, #264]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	4a41      	ldr	r2, [pc, #260]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 80021be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021c2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c4:	f7ff f9a8 	bl	8001518 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021cc:	f7ff f9a4 	bl	8001518 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e06e      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021de:	4b39      	ldr	r3, [pc, #228]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x530>
 80021ea:	e066      	b.n	80022ba <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ec:	4b35      	ldr	r3, [pc, #212]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a34      	ldr	r2, [pc, #208]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 80021f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021f6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80021f8:	4b32      	ldr	r3, [pc, #200]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	4a31      	ldr	r2, [pc, #196]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 80021fe:	f023 0303 	bic.w	r3, r3, #3
 8002202:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002204:	4b2f      	ldr	r3, [pc, #188]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	4a2e      	ldr	r2, [pc, #184]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 800220a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800220e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002212:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002214:	f7ff f980 	bl	8001518 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800221c:	f7ff f97c 	bl	8001518 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b02      	cmp	r3, #2
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e046      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800222e:	4b25      	ldr	r3, [pc, #148]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d1f0      	bne.n	800221c <HAL_RCC_OscConfig+0x580>
 800223a:	e03e      	b.n	80022ba <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	69db      	ldr	r3, [r3, #28]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d101      	bne.n	8002248 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e039      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002248:	4b1e      	ldr	r3, [pc, #120]	; (80022c4 <HAL_RCC_OscConfig+0x628>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	f003 0203 	and.w	r2, r3, #3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6a1b      	ldr	r3, [r3, #32]
 8002258:	429a      	cmp	r2, r3
 800225a:	d12c      	bne.n	80022b6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002266:	3b01      	subs	r3, #1
 8002268:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800226a:	429a      	cmp	r2, r3
 800226c:	d123      	bne.n	80022b6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002278:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800227a:	429a      	cmp	r2, r3
 800227c:	d11b      	bne.n	80022b6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002288:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800228a:	429a      	cmp	r2, r3
 800228c:	d113      	bne.n	80022b6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002298:	085b      	lsrs	r3, r3, #1
 800229a:	3b01      	subs	r3, #1
 800229c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800229e:	429a      	cmp	r2, r3
 80022a0:	d109      	bne.n	80022b6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022ac:	085b      	lsrs	r3, r3, #1
 80022ae:	3b01      	subs	r3, #1
 80022b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d001      	beq.n	80022ba <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e000      	b.n	80022bc <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3720      	adds	r7, #32
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40021000 	.word	0x40021000
 80022c8:	019f800c 	.word	0x019f800c

080022cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80022d6:	2300      	movs	r3, #0
 80022d8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d101      	bne.n	80022e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e11e      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022e4:	4b91      	ldr	r3, [pc, #580]	; (800252c <HAL_RCC_ClockConfig+0x260>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 030f 	and.w	r3, r3, #15
 80022ec:	683a      	ldr	r2, [r7, #0]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d910      	bls.n	8002314 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022f2:	4b8e      	ldr	r3, [pc, #568]	; (800252c <HAL_RCC_ClockConfig+0x260>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f023 020f 	bic.w	r2, r3, #15
 80022fa:	498c      	ldr	r1, [pc, #560]	; (800252c <HAL_RCC_ClockConfig+0x260>)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	4313      	orrs	r3, r2
 8002300:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002302:	4b8a      	ldr	r3, [pc, #552]	; (800252c <HAL_RCC_ClockConfig+0x260>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 030f 	and.w	r3, r3, #15
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	429a      	cmp	r2, r3
 800230e:	d001      	beq.n	8002314 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e106      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	2b00      	cmp	r3, #0
 800231e:	d073      	beq.n	8002408 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2b03      	cmp	r3, #3
 8002326:	d129      	bne.n	800237c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002328:	4b81      	ldr	r3, [pc, #516]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d101      	bne.n	8002338 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e0f4      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002338:	f000 f966 	bl	8002608 <RCC_GetSysClockFreqFromPLLSource>
 800233c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	4a7c      	ldr	r2, [pc, #496]	; (8002534 <HAL_RCC_ClockConfig+0x268>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d93f      	bls.n	80023c6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002346:	4b7a      	ldr	r3, [pc, #488]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d009      	beq.n	8002366 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800235a:	2b00      	cmp	r3, #0
 800235c:	d033      	beq.n	80023c6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002362:	2b00      	cmp	r3, #0
 8002364:	d12f      	bne.n	80023c6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002366:	4b72      	ldr	r3, [pc, #456]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800236e:	4a70      	ldr	r2, [pc, #448]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002374:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002376:	2380      	movs	r3, #128	; 0x80
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	e024      	b.n	80023c6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	2b02      	cmp	r3, #2
 8002382:	d107      	bne.n	8002394 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002384:	4b6a      	ldr	r3, [pc, #424]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d109      	bne.n	80023a4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e0c6      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002394:	4b66      	ldr	r3, [pc, #408]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800239c:	2b00      	cmp	r3, #0
 800239e:	d101      	bne.n	80023a4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e0be      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80023a4:	f000 f8ce 	bl	8002544 <HAL_RCC_GetSysClockFreq>
 80023a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	4a61      	ldr	r2, [pc, #388]	; (8002534 <HAL_RCC_ClockConfig+0x268>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d909      	bls.n	80023c6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80023b2:	4b5f      	ldr	r3, [pc, #380]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023ba:	4a5d      	ldr	r2, [pc, #372]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 80023bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023c0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80023c2:	2380      	movs	r3, #128	; 0x80
 80023c4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80023c6:	4b5a      	ldr	r3, [pc, #360]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f023 0203 	bic.w	r2, r3, #3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	4957      	ldr	r1, [pc, #348]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023d8:	f7ff f89e 	bl	8001518 <HAL_GetTick>
 80023dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023de:	e00a      	b.n	80023f6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023e0:	f7ff f89a 	bl	8001518 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e095      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f6:	4b4e      	ldr	r3, [pc, #312]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f003 020c 	and.w	r2, r3, #12
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	429a      	cmp	r2, r3
 8002406:	d1eb      	bne.n	80023e0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0302 	and.w	r3, r3, #2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d023      	beq.n	800245c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	2b00      	cmp	r3, #0
 800241e:	d005      	beq.n	800242c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002420:	4b43      	ldr	r3, [pc, #268]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	4a42      	ldr	r2, [pc, #264]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002426:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800242a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	2b00      	cmp	r3, #0
 8002436:	d007      	beq.n	8002448 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002438:	4b3d      	ldr	r3, [pc, #244]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002440:	4a3b      	ldr	r2, [pc, #236]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002442:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002446:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002448:	4b39      	ldr	r3, [pc, #228]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	4936      	ldr	r1, [pc, #216]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002456:	4313      	orrs	r3, r2
 8002458:	608b      	str	r3, [r1, #8]
 800245a:	e008      	b.n	800246e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	2b80      	cmp	r3, #128	; 0x80
 8002460:	d105      	bne.n	800246e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002462:	4b33      	ldr	r3, [pc, #204]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	4a32      	ldr	r2, [pc, #200]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 8002468:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800246c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800246e:	4b2f      	ldr	r3, [pc, #188]	; (800252c <HAL_RCC_ClockConfig+0x260>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 030f 	and.w	r3, r3, #15
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	429a      	cmp	r2, r3
 800247a:	d21d      	bcs.n	80024b8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800247c:	4b2b      	ldr	r3, [pc, #172]	; (800252c <HAL_RCC_ClockConfig+0x260>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f023 020f 	bic.w	r2, r3, #15
 8002484:	4929      	ldr	r1, [pc, #164]	; (800252c <HAL_RCC_ClockConfig+0x260>)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	4313      	orrs	r3, r2
 800248a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800248c:	f7ff f844 	bl	8001518 <HAL_GetTick>
 8002490:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002492:	e00a      	b.n	80024aa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002494:	f7ff f840 	bl	8001518 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	f241 3288 	movw	r2, #5000	; 0x1388
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e03b      	b.n	8002522 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024aa:	4b20      	ldr	r3, [pc, #128]	; (800252c <HAL_RCC_ClockConfig+0x260>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	683a      	ldr	r2, [r7, #0]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d1ed      	bne.n	8002494 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0304 	and.w	r3, r3, #4
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d008      	beq.n	80024d6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024c4:	4b1a      	ldr	r3, [pc, #104]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	4917      	ldr	r1, [pc, #92]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0308 	and.w	r3, r3, #8
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d009      	beq.n	80024f6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024e2:	4b13      	ldr	r3, [pc, #76]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	00db      	lsls	r3, r3, #3
 80024f0:	490f      	ldr	r1, [pc, #60]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 80024f2:	4313      	orrs	r3, r2
 80024f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024f6:	f000 f825 	bl	8002544 <HAL_RCC_GetSysClockFreq>
 80024fa:	4602      	mov	r2, r0
 80024fc:	4b0c      	ldr	r3, [pc, #48]	; (8002530 <HAL_RCC_ClockConfig+0x264>)
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	091b      	lsrs	r3, r3, #4
 8002502:	f003 030f 	and.w	r3, r3, #15
 8002506:	490c      	ldr	r1, [pc, #48]	; (8002538 <HAL_RCC_ClockConfig+0x26c>)
 8002508:	5ccb      	ldrb	r3, [r1, r3]
 800250a:	f003 031f 	and.w	r3, r3, #31
 800250e:	fa22 f303 	lsr.w	r3, r2, r3
 8002512:	4a0a      	ldr	r2, [pc, #40]	; (800253c <HAL_RCC_ClockConfig+0x270>)
 8002514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002516:	4b0a      	ldr	r3, [pc, #40]	; (8002540 <HAL_RCC_ClockConfig+0x274>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7fe ffb0 	bl	8001480 <HAL_InitTick>
 8002520:	4603      	mov	r3, r0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3718      	adds	r7, #24
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40022000 	.word	0x40022000
 8002530:	40021000 	.word	0x40021000
 8002534:	04c4b400 	.word	0x04c4b400
 8002538:	08007ec8 	.word	0x08007ec8
 800253c:	20000000 	.word	0x20000000
 8002540:	20000004 	.word	0x20000004

08002544 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002544:	b480      	push	{r7}
 8002546:	b087      	sub	sp, #28
 8002548:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800254a:	4b2c      	ldr	r3, [pc, #176]	; (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f003 030c 	and.w	r3, r3, #12
 8002552:	2b04      	cmp	r3, #4
 8002554:	d102      	bne.n	800255c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002556:	4b2a      	ldr	r3, [pc, #168]	; (8002600 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002558:	613b      	str	r3, [r7, #16]
 800255a:	e047      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800255c:	4b27      	ldr	r3, [pc, #156]	; (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f003 030c 	and.w	r3, r3, #12
 8002564:	2b08      	cmp	r3, #8
 8002566:	d102      	bne.n	800256e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002568:	4b26      	ldr	r3, [pc, #152]	; (8002604 <HAL_RCC_GetSysClockFreq+0xc0>)
 800256a:	613b      	str	r3, [r7, #16]
 800256c:	e03e      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800256e:	4b23      	ldr	r3, [pc, #140]	; (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f003 030c 	and.w	r3, r3, #12
 8002576:	2b0c      	cmp	r3, #12
 8002578:	d136      	bne.n	80025e8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800257a:	4b20      	ldr	r3, [pc, #128]	; (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	f003 0303 	and.w	r3, r3, #3
 8002582:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002584:	4b1d      	ldr	r3, [pc, #116]	; (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	091b      	lsrs	r3, r3, #4
 800258a:	f003 030f 	and.w	r3, r3, #15
 800258e:	3301      	adds	r3, #1
 8002590:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2b03      	cmp	r3, #3
 8002596:	d10c      	bne.n	80025b2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002598:	4a1a      	ldr	r2, [pc, #104]	; (8002604 <HAL_RCC_GetSysClockFreq+0xc0>)
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a0:	4a16      	ldr	r2, [pc, #88]	; (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80025a2:	68d2      	ldr	r2, [r2, #12]
 80025a4:	0a12      	lsrs	r2, r2, #8
 80025a6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025aa:	fb02 f303 	mul.w	r3, r2, r3
 80025ae:	617b      	str	r3, [r7, #20]
      break;
 80025b0:	e00c      	b.n	80025cc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025b2:	4a13      	ldr	r2, [pc, #76]	; (8002600 <HAL_RCC_GetSysClockFreq+0xbc>)
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ba:	4a10      	ldr	r2, [pc, #64]	; (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80025bc:	68d2      	ldr	r2, [r2, #12]
 80025be:	0a12      	lsrs	r2, r2, #8
 80025c0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025c4:	fb02 f303 	mul.w	r3, r2, r3
 80025c8:	617b      	str	r3, [r7, #20]
      break;
 80025ca:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80025cc:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	0e5b      	lsrs	r3, r3, #25
 80025d2:	f003 0303 	and.w	r3, r3, #3
 80025d6:	3301      	adds	r3, #1
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80025dc:	697a      	ldr	r2, [r7, #20]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e4:	613b      	str	r3, [r7, #16]
 80025e6:	e001      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80025e8:	2300      	movs	r3, #0
 80025ea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80025ec:	693b      	ldr	r3, [r7, #16]
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	371c      	adds	r7, #28
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	40021000 	.word	0x40021000
 8002600:	00f42400 	.word	0x00f42400
 8002604:	007a1200 	.word	0x007a1200

08002608 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002608:	b480      	push	{r7}
 800260a:	b087      	sub	sp, #28
 800260c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800260e:	4b1e      	ldr	r3, [pc, #120]	; (8002688 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	f003 0303 	and.w	r3, r3, #3
 8002616:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002618:	4b1b      	ldr	r3, [pc, #108]	; (8002688 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	091b      	lsrs	r3, r3, #4
 800261e:	f003 030f 	and.w	r3, r3, #15
 8002622:	3301      	adds	r3, #1
 8002624:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	2b03      	cmp	r3, #3
 800262a:	d10c      	bne.n	8002646 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800262c:	4a17      	ldr	r2, [pc, #92]	; (800268c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	fbb2 f3f3 	udiv	r3, r2, r3
 8002634:	4a14      	ldr	r2, [pc, #80]	; (8002688 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002636:	68d2      	ldr	r2, [r2, #12]
 8002638:	0a12      	lsrs	r2, r2, #8
 800263a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800263e:	fb02 f303 	mul.w	r3, r2, r3
 8002642:	617b      	str	r3, [r7, #20]
    break;
 8002644:	e00c      	b.n	8002660 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002646:	4a12      	ldr	r2, [pc, #72]	; (8002690 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	fbb2 f3f3 	udiv	r3, r2, r3
 800264e:	4a0e      	ldr	r2, [pc, #56]	; (8002688 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002650:	68d2      	ldr	r2, [r2, #12]
 8002652:	0a12      	lsrs	r2, r2, #8
 8002654:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002658:	fb02 f303 	mul.w	r3, r2, r3
 800265c:	617b      	str	r3, [r7, #20]
    break;
 800265e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002660:	4b09      	ldr	r3, [pc, #36]	; (8002688 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	0e5b      	lsrs	r3, r3, #25
 8002666:	f003 0303 	and.w	r3, r3, #3
 800266a:	3301      	adds	r3, #1
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002670:	697a      	ldr	r2, [r7, #20]
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	fbb2 f3f3 	udiv	r3, r2, r3
 8002678:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800267a:	687b      	ldr	r3, [r7, #4]
}
 800267c:	4618      	mov	r0, r3
 800267e:	371c      	adds	r7, #28
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	40021000 	.word	0x40021000
 800268c:	007a1200 	.word	0x007a1200
 8002690:	00f42400 	.word	0x00f42400

08002694 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800269c:	2300      	movs	r3, #0
 800269e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026a0:	2300      	movs	r3, #0
 80026a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	f000 8098 	beq.w	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026b2:	2300      	movs	r3, #0
 80026b4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026b6:	4b43      	ldr	r3, [pc, #268]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10d      	bne.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026c2:	4b40      	ldr	r3, [pc, #256]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026c6:	4a3f      	ldr	r2, [pc, #252]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026cc:	6593      	str	r3, [r2, #88]	; 0x58
 80026ce:	4b3d      	ldr	r3, [pc, #244]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026d6:	60bb      	str	r3, [r7, #8]
 80026d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026da:	2301      	movs	r3, #1
 80026dc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026de:	4b3a      	ldr	r3, [pc, #232]	; (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a39      	ldr	r2, [pc, #228]	; (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80026e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80026ea:	f7fe ff15 	bl	8001518 <HAL_GetTick>
 80026ee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80026f0:	e009      	b.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f2:	f7fe ff11 	bl	8001518 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d902      	bls.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	74fb      	strb	r3, [r7, #19]
        break;
 8002704:	e005      	b.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002706:	4b30      	ldr	r3, [pc, #192]	; (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800270e:	2b00      	cmp	r3, #0
 8002710:	d0ef      	beq.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002712:	7cfb      	ldrb	r3, [r7, #19]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d159      	bne.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002718:	4b2a      	ldr	r3, [pc, #168]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800271a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800271e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002722:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d01e      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800272e:	697a      	ldr	r2, [r7, #20]
 8002730:	429a      	cmp	r2, r3
 8002732:	d019      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002734:	4b23      	ldr	r3, [pc, #140]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800273a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800273e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002740:	4b20      	ldr	r3, [pc, #128]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002742:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002746:	4a1f      	ldr	r2, [pc, #124]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002748:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800274c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002750:	4b1c      	ldr	r3, [pc, #112]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002752:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002756:	4a1b      	ldr	r2, [pc, #108]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002758:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800275c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002760:	4a18      	ldr	r2, [pc, #96]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	2b00      	cmp	r3, #0
 8002770:	d016      	beq.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002772:	f7fe fed1 	bl	8001518 <HAL_GetTick>
 8002776:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002778:	e00b      	b.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800277a:	f7fe fecd 	bl	8001518 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	f241 3288 	movw	r2, #5000	; 0x1388
 8002788:	4293      	cmp	r3, r2
 800278a:	d902      	bls.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	74fb      	strb	r3, [r7, #19]
            break;
 8002790:	e006      	b.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002792:	4b0c      	ldr	r3, [pc, #48]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002794:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0ec      	beq.n	800277a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80027a0:	7cfb      	ldrb	r3, [r7, #19]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d10b      	bne.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027a6:	4b07      	ldr	r3, [pc, #28]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027b4:	4903      	ldr	r1, [pc, #12]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80027bc:	e008      	b.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80027be:	7cfb      	ldrb	r3, [r7, #19]
 80027c0:	74bb      	strb	r3, [r7, #18]
 80027c2:	e005      	b.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80027c4:	40021000 	.word	0x40021000
 80027c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027cc:	7cfb      	ldrb	r3, [r7, #19]
 80027ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027d0:	7c7b      	ldrb	r3, [r7, #17]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d105      	bne.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027d6:	4ba7      	ldr	r3, [pc, #668]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027da:	4aa6      	ldr	r2, [pc, #664]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027e0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d00a      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027ee:	4ba1      	ldr	r3, [pc, #644]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f4:	f023 0203 	bic.w	r2, r3, #3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	499d      	ldr	r1, [pc, #628]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0302 	and.w	r3, r3, #2
 800280c:	2b00      	cmp	r3, #0
 800280e:	d00a      	beq.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002810:	4b98      	ldr	r3, [pc, #608]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002816:	f023 020c 	bic.w	r2, r3, #12
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	4995      	ldr	r1, [pc, #596]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002820:	4313      	orrs	r3, r2
 8002822:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0304 	and.w	r3, r3, #4
 800282e:	2b00      	cmp	r3, #0
 8002830:	d00a      	beq.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002832:	4b90      	ldr	r3, [pc, #576]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002838:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	498c      	ldr	r1, [pc, #560]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002842:	4313      	orrs	r3, r2
 8002844:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0308 	and.w	r3, r3, #8
 8002850:	2b00      	cmp	r3, #0
 8002852:	d00a      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002854:	4b87      	ldr	r3, [pc, #540]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800285a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	4984      	ldr	r1, [pc, #528]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002864:	4313      	orrs	r3, r2
 8002866:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0310 	and.w	r3, r3, #16
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00a      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002876:	4b7f      	ldr	r3, [pc, #508]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	695b      	ldr	r3, [r3, #20]
 8002884:	497b      	ldr	r1, [pc, #492]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002886:	4313      	orrs	r3, r2
 8002888:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0320 	and.w	r3, r3, #32
 8002894:	2b00      	cmp	r3, #0
 8002896:	d00a      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002898:	4b76      	ldr	r3, [pc, #472]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800289a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	4973      	ldr	r1, [pc, #460]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d00a      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028ba:	4b6e      	ldr	r3, [pc, #440]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	496a      	ldr	r1, [pc, #424]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ca:	4313      	orrs	r3, r2
 80028cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d00a      	beq.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80028dc:	4b65      	ldr	r3, [pc, #404]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028e2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a1b      	ldr	r3, [r3, #32]
 80028ea:	4962      	ldr	r1, [pc, #392]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d00a      	beq.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80028fe:	4b5d      	ldr	r3, [pc, #372]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002900:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002904:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290c:	4959      	ldr	r1, [pc, #356]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800290e:	4313      	orrs	r3, r2
 8002910:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291c:	2b00      	cmp	r3, #0
 800291e:	d00a      	beq.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002920:	4b54      	ldr	r3, [pc, #336]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002922:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002926:	f023 0203 	bic.w	r2, r3, #3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800292e:	4951      	ldr	r1, [pc, #324]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002930:	4313      	orrs	r3, r2
 8002932:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00a      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002942:	4b4c      	ldr	r3, [pc, #304]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002944:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002948:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002950:	4948      	ldr	r1, [pc, #288]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002952:	4313      	orrs	r3, r2
 8002954:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002960:	2b00      	cmp	r3, #0
 8002962:	d015      	beq.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002964:	4b43      	ldr	r3, [pc, #268]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800296a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002972:	4940      	ldr	r1, [pc, #256]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002974:	4313      	orrs	r3, r2
 8002976:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002982:	d105      	bne.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002984:	4b3b      	ldr	r3, [pc, #236]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	4a3a      	ldr	r2, [pc, #232]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800298a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800298e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002998:	2b00      	cmp	r3, #0
 800299a:	d015      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800299c:	4b35      	ldr	r3, [pc, #212]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800299e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029aa:	4932      	ldr	r1, [pc, #200]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029ba:	d105      	bne.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029bc:	4b2d      	ldr	r3, [pc, #180]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	4a2c      	ldr	r2, [pc, #176]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029c6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d015      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80029d4:	4b27      	ldr	r3, [pc, #156]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029da:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e2:	4924      	ldr	r1, [pc, #144]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029f2:	d105      	bne.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029f4:	4b1f      	ldr	r3, [pc, #124]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	4a1e      	ldr	r2, [pc, #120]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029fe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d015      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a0c:	4b19      	ldr	r3, [pc, #100]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a12:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a1a:	4916      	ldr	r1, [pc, #88]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a2a:	d105      	bne.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a2c:	4b11      	ldr	r3, [pc, #68]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	4a10      	ldr	r2, [pc, #64]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a36:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d019      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002a44:	4b0b      	ldr	r3, [pc, #44]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a4a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a52:	4908      	ldr	r1, [pc, #32]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a62:	d109      	bne.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a64:	4b03      	ldr	r3, [pc, #12]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	4a02      	ldr	r2, [pc, #8]	; (8002a74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a6e:	60d3      	str	r3, [r2, #12]
 8002a70:	e002      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002a72:	bf00      	nop
 8002a74:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d015      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002a84:	4b29      	ldr	r3, [pc, #164]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a8a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a92:	4926      	ldr	r1, [pc, #152]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002aa2:	d105      	bne.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002aa4:	4b21      	ldr	r3, [pc, #132]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	4a20      	ldr	r2, [pc, #128]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002aaa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aae:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d015      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002abc:	4b1b      	ldr	r3, [pc, #108]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ac2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aca:	4918      	ldr	r1, [pc, #96]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ada:	d105      	bne.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002adc:	4b13      	ldr	r3, [pc, #76]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	4a12      	ldr	r2, [pc, #72]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ae2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d015      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002af4:	4b0d      	ldr	r3, [pc, #52]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002af6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002afa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b02:	490a      	ldr	r1, [pc, #40]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b0e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002b12:	d105      	bne.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b14:	4b05      	ldr	r3, [pc, #20]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	4a04      	ldr	r2, [pc, #16]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002b1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b1e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002b20:	7cbb      	ldrb	r3, [r7, #18]
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3718      	adds	r7, #24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40021000 	.word	0x40021000

08002b30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d101      	bne.n	8002b42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e09d      	b.n	8002c7e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d108      	bne.n	8002b5c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b52:	d009      	beq.n	8002b68 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	61da      	str	r2, [r3, #28]
 8002b5a:	e005      	b.n	8002b68 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d106      	bne.n	8002b88 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f7fe fa12 	bl	8000fac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b9e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002ba8:	d902      	bls.n	8002bb0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002baa:	2300      	movs	r3, #0
 8002bac:	60fb      	str	r3, [r7, #12]
 8002bae:	e002      	b.n	8002bb6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002bb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bb4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002bbe:	d007      	beq.n	8002bd0 <HAL_SPI_Init+0xa0>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002bc8:	d002      	beq.n	8002bd0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002be0:	431a      	orrs	r2, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	f003 0302 	and.w	r3, r3, #2
 8002bea:	431a      	orrs	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	431a      	orrs	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	699b      	ldr	r3, [r3, #24]
 8002bfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bfe:	431a      	orrs	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	69db      	ldr	r3, [r3, #28]
 8002c04:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a1b      	ldr	r3, [r3, #32]
 8002c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c12:	ea42 0103 	orr.w	r1, r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	430a      	orrs	r2, r1
 8002c24:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	0c1b      	lsrs	r3, r3, #16
 8002c2c:	f003 0204 	and.w	r2, r3, #4
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c34:	f003 0310 	and.w	r3, r3, #16
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c3e:	f003 0308 	and.w	r3, r3, #8
 8002c42:	431a      	orrs	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002c4c:	ea42 0103 	orr.w	r1, r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	69da      	ldr	r2, [r3, #28]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c86:	b580      	push	{r7, lr}
 8002c88:	b088      	sub	sp, #32
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	60f8      	str	r0, [r7, #12]
 8002c8e:	60b9      	str	r1, [r7, #8]
 8002c90:	603b      	str	r3, [r7, #0]
 8002c92:	4613      	mov	r3, r2
 8002c94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002c96:	2300      	movs	r3, #0
 8002c98:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d101      	bne.n	8002ca8 <HAL_SPI_Transmit+0x22>
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	e158      	b.n	8002f5a <HAL_SPI_Transmit+0x2d4>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002cb0:	f7fe fc32 	bl	8001518 <HAL_GetTick>
 8002cb4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002cb6:	88fb      	ldrh	r3, [r7, #6]
 8002cb8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d002      	beq.n	8002ccc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002cca:	e13d      	b.n	8002f48 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d002      	beq.n	8002cd8 <HAL_SPI_Transmit+0x52>
 8002cd2:	88fb      	ldrh	r3, [r7, #6]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d102      	bne.n	8002cde <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002cdc:	e134      	b.n	8002f48 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2203      	movs	r2, #3
 8002ce2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	68ba      	ldr	r2, [r7, #8]
 8002cf0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	88fa      	ldrh	r2, [r7, #6]
 8002cf6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	88fa      	ldrh	r2, [r7, #6]
 8002cfc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2200      	movs	r2, #0
 8002d02:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d28:	d10f      	bne.n	8002d4a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d38:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d48:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d54:	2b40      	cmp	r3, #64	; 0x40
 8002d56:	d007      	beq.n	8002d68 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d66:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002d70:	d94b      	bls.n	8002e0a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d002      	beq.n	8002d80 <HAL_SPI_Transmit+0xfa>
 8002d7a:	8afb      	ldrh	r3, [r7, #22]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d13e      	bne.n	8002dfe <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d84:	881a      	ldrh	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d90:	1c9a      	adds	r2, r3, #2
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002da4:	e02b      	b.n	8002dfe <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	f003 0302 	and.w	r3, r3, #2
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d112      	bne.n	8002dda <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db8:	881a      	ldrh	r2, [r3, #0]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc4:	1c9a      	adds	r2, r3, #2
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002dd8:	e011      	b.n	8002dfe <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002dda:	f7fe fb9d 	bl	8001518 <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d803      	bhi.n	8002df2 <HAL_SPI_Transmit+0x16c>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df0:	d102      	bne.n	8002df8 <HAL_SPI_Transmit+0x172>
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d102      	bne.n	8002dfe <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002dfc:	e0a4      	b.n	8002f48 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d1ce      	bne.n	8002da6 <HAL_SPI_Transmit+0x120>
 8002e08:	e07c      	b.n	8002f04 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d002      	beq.n	8002e18 <HAL_SPI_Transmit+0x192>
 8002e12:	8afb      	ldrh	r3, [r7, #22]
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d170      	bne.n	8002efa <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d912      	bls.n	8002e48 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e26:	881a      	ldrh	r2, [r3, #0]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e32:	1c9a      	adds	r2, r3, #2
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	3b02      	subs	r3, #2
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002e46:	e058      	b.n	8002efa <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	330c      	adds	r3, #12
 8002e52:	7812      	ldrb	r2, [r2, #0]
 8002e54:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e5a:	1c5a      	adds	r2, r3, #1
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	3b01      	subs	r3, #1
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002e6e:	e044      	b.n	8002efa <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d12b      	bne.n	8002ed6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d912      	bls.n	8002eae <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e8c:	881a      	ldrh	r2, [r3, #0]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e98:	1c9a      	adds	r2, r3, #2
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	3b02      	subs	r3, #2
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002eac:	e025      	b.n	8002efa <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	330c      	adds	r3, #12
 8002eb8:	7812      	ldrb	r2, [r2, #0]
 8002eba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ec0:	1c5a      	adds	r2, r3, #1
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002ed4:	e011      	b.n	8002efa <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ed6:	f7fe fb1f 	bl	8001518 <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	683a      	ldr	r2, [r7, #0]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d803      	bhi.n	8002eee <HAL_SPI_Transmit+0x268>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eec:	d102      	bne.n	8002ef4 <HAL_SPI_Transmit+0x26e>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d102      	bne.n	8002efa <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002ef8:	e026      	b.n	8002f48 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1b5      	bne.n	8002e70 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	6839      	ldr	r1, [r7, #0]
 8002f08:	68f8      	ldr	r0, [r7, #12]
 8002f0a:	f000 fb5b 	bl	80035c4 <SPI_EndRxTxTransaction>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d002      	beq.n	8002f1a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2220      	movs	r2, #32
 8002f18:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10a      	bne.n	8002f38 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f22:	2300      	movs	r3, #0
 8002f24:	613b      	str	r3, [r7, #16]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	613b      	str	r3, [r7, #16]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	613b      	str	r3, [r7, #16]
 8002f36:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d002      	beq.n	8002f46 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	77fb      	strb	r3, [r7, #31]
 8002f44:	e000      	b.n	8002f48 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8002f46:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002f58:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3720      	adds	r7, #32
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b08a      	sub	sp, #40	; 0x28
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	60f8      	str	r0, [r7, #12]
 8002f6a:	60b9      	str	r1, [r7, #8]
 8002f6c:	607a      	str	r2, [r7, #4]
 8002f6e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002f70:	2301      	movs	r3, #1
 8002f72:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002f74:	2300      	movs	r3, #0
 8002f76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d101      	bne.n	8002f88 <HAL_SPI_TransmitReceive+0x26>
 8002f84:	2302      	movs	r3, #2
 8002f86:	e1fb      	b.n	8003380 <HAL_SPI_TransmitReceive+0x41e>
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f90:	f7fe fac2 	bl	8001518 <HAL_GetTick>
 8002f94:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002f9c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002fa4:	887b      	ldrh	r3, [r7, #2]
 8002fa6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002fa8:	887b      	ldrh	r3, [r7, #2]
 8002faa:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002fac:	7efb      	ldrb	r3, [r7, #27]
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d00e      	beq.n	8002fd0 <HAL_SPI_TransmitReceive+0x6e>
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fb8:	d106      	bne.n	8002fc8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d102      	bne.n	8002fc8 <HAL_SPI_TransmitReceive+0x66>
 8002fc2:	7efb      	ldrb	r3, [r7, #27]
 8002fc4:	2b04      	cmp	r3, #4
 8002fc6:	d003      	beq.n	8002fd0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002fc8:	2302      	movs	r3, #2
 8002fca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002fce:	e1cd      	b.n	800336c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d005      	beq.n	8002fe2 <HAL_SPI_TransmitReceive+0x80>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d002      	beq.n	8002fe2 <HAL_SPI_TransmitReceive+0x80>
 8002fdc:	887b      	ldrh	r3, [r7, #2]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d103      	bne.n	8002fea <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002fe8:	e1c0      	b.n	800336c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b04      	cmp	r3, #4
 8002ff4:	d003      	beq.n	8002ffe <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2205      	movs	r2, #5
 8002ffa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2200      	movs	r2, #0
 8003002:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	887a      	ldrh	r2, [r7, #2]
 800300e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	887a      	ldrh	r2, [r7, #2]
 8003016:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	68ba      	ldr	r2, [r7, #8]
 800301e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	887a      	ldrh	r2, [r7, #2]
 8003024:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	887a      	ldrh	r2, [r7, #2]
 800302a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003040:	d802      	bhi.n	8003048 <HAL_SPI_TransmitReceive+0xe6>
 8003042:	8a3b      	ldrh	r3, [r7, #16]
 8003044:	2b01      	cmp	r3, #1
 8003046:	d908      	bls.n	800305a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	685a      	ldr	r2, [r3, #4]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003056:	605a      	str	r2, [r3, #4]
 8003058:	e007      	b.n	800306a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	685a      	ldr	r2, [r3, #4]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003068:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003074:	2b40      	cmp	r3, #64	; 0x40
 8003076:	d007      	beq.n	8003088 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003086:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003090:	d97c      	bls.n	800318c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d002      	beq.n	80030a0 <HAL_SPI_TransmitReceive+0x13e>
 800309a:	8a7b      	ldrh	r3, [r7, #18]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d169      	bne.n	8003174 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a4:	881a      	ldrh	r2, [r3, #0]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b0:	1c9a      	adds	r2, r3, #2
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	3b01      	subs	r3, #1
 80030be:	b29a      	uxth	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030c4:	e056      	b.n	8003174 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d11b      	bne.n	800310c <HAL_SPI_TransmitReceive+0x1aa>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030d8:	b29b      	uxth	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d016      	beq.n	800310c <HAL_SPI_TransmitReceive+0x1aa>
 80030de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d113      	bne.n	800310c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e8:	881a      	ldrh	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f4:	1c9a      	adds	r2, r3, #2
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030fe:	b29b      	uxth	r3, r3
 8003100:	3b01      	subs	r3, #1
 8003102:	b29a      	uxth	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003108:	2300      	movs	r3, #0
 800310a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b01      	cmp	r3, #1
 8003118:	d11c      	bne.n	8003154 <HAL_SPI_TransmitReceive+0x1f2>
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003120:	b29b      	uxth	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d016      	beq.n	8003154 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68da      	ldr	r2, [r3, #12]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003130:	b292      	uxth	r2, r2
 8003132:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003138:	1c9a      	adds	r2, r3, #2
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003144:	b29b      	uxth	r3, r3
 8003146:	3b01      	subs	r3, #1
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003150:	2301      	movs	r3, #1
 8003152:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003154:	f7fe f9e0 	bl	8001518 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003160:	429a      	cmp	r2, r3
 8003162:	d807      	bhi.n	8003174 <HAL_SPI_TransmitReceive+0x212>
 8003164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800316a:	d003      	beq.n	8003174 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003172:	e0fb      	b.n	800336c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003178:	b29b      	uxth	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d1a3      	bne.n	80030c6 <HAL_SPI_TransmitReceive+0x164>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003184:	b29b      	uxth	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d19d      	bne.n	80030c6 <HAL_SPI_TransmitReceive+0x164>
 800318a:	e0df      	b.n	800334c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d003      	beq.n	800319c <HAL_SPI_TransmitReceive+0x23a>
 8003194:	8a7b      	ldrh	r3, [r7, #18]
 8003196:	2b01      	cmp	r3, #1
 8003198:	f040 80cb 	bne.w	8003332 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d912      	bls.n	80031cc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031aa:	881a      	ldrh	r2, [r3, #0]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031b6:	1c9a      	adds	r2, r3, #2
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	3b02      	subs	r3, #2
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80031ca:	e0b2      	b.n	8003332 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	330c      	adds	r3, #12
 80031d6:	7812      	ldrb	r2, [r2, #0]
 80031d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031de:	1c5a      	adds	r2, r3, #1
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	3b01      	subs	r3, #1
 80031ec:	b29a      	uxth	r2, r3
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031f2:	e09e      	b.n	8003332 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d134      	bne.n	800326c <HAL_SPI_TransmitReceive+0x30a>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003206:	b29b      	uxth	r3, r3
 8003208:	2b00      	cmp	r3, #0
 800320a:	d02f      	beq.n	800326c <HAL_SPI_TransmitReceive+0x30a>
 800320c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320e:	2b01      	cmp	r3, #1
 8003210:	d12c      	bne.n	800326c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003216:	b29b      	uxth	r3, r3
 8003218:	2b01      	cmp	r3, #1
 800321a:	d912      	bls.n	8003242 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003220:	881a      	ldrh	r2, [r3, #0]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800322c:	1c9a      	adds	r2, r3, #2
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003236:	b29b      	uxth	r3, r3
 8003238:	3b02      	subs	r3, #2
 800323a:	b29a      	uxth	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003240:	e012      	b.n	8003268 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	330c      	adds	r3, #12
 800324c:	7812      	ldrb	r2, [r2, #0]
 800324e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003254:	1c5a      	adds	r2, r3, #1
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800325e:	b29b      	uxth	r3, r3
 8003260:	3b01      	subs	r3, #1
 8003262:	b29a      	uxth	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003268:	2300      	movs	r3, #0
 800326a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f003 0301 	and.w	r3, r3, #1
 8003276:	2b01      	cmp	r3, #1
 8003278:	d148      	bne.n	800330c <HAL_SPI_TransmitReceive+0x3aa>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003280:	b29b      	uxth	r3, r3
 8003282:	2b00      	cmp	r3, #0
 8003284:	d042      	beq.n	800330c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800328c:	b29b      	uxth	r3, r3
 800328e:	2b01      	cmp	r3, #1
 8003290:	d923      	bls.n	80032da <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	68da      	ldr	r2, [r3, #12]
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329c:	b292      	uxth	r2, r2
 800329e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a4:	1c9a      	adds	r2, r3, #2
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	3b02      	subs	r3, #2
 80032b4:	b29a      	uxth	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d81f      	bhi.n	8003308 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	685a      	ldr	r2, [r3, #4]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80032d6:	605a      	str	r2, [r3, #4]
 80032d8:	e016      	b.n	8003308 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f103 020c 	add.w	r2, r3, #12
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e6:	7812      	ldrb	r2, [r2, #0]
 80032e8:	b2d2      	uxtb	r2, r2
 80032ea:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f0:	1c5a      	adds	r2, r3, #1
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	3b01      	subs	r3, #1
 8003300:	b29a      	uxth	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003308:	2301      	movs	r3, #1
 800330a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800330c:	f7fe f904 	bl	8001518 <HAL_GetTick>
 8003310:	4602      	mov	r2, r0
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003318:	429a      	cmp	r2, r3
 800331a:	d803      	bhi.n	8003324 <HAL_SPI_TransmitReceive+0x3c2>
 800331c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800331e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003322:	d102      	bne.n	800332a <HAL_SPI_TransmitReceive+0x3c8>
 8003324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003326:	2b00      	cmp	r3, #0
 8003328:	d103      	bne.n	8003332 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003330:	e01c      	b.n	800336c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003336:	b29b      	uxth	r3, r3
 8003338:	2b00      	cmp	r3, #0
 800333a:	f47f af5b 	bne.w	80031f4 <HAL_SPI_TransmitReceive+0x292>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003344:	b29b      	uxth	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	f47f af54 	bne.w	80031f4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800334c:	69fa      	ldr	r2, [r7, #28]
 800334e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 f937 	bl	80035c4 <SPI_EndRxTxTransaction>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d006      	beq.n	800336a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2220      	movs	r2, #32
 8003366:	661a      	str	r2, [r3, #96]	; 0x60
 8003368:	e000      	b.n	800336c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800336a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800337c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003380:	4618      	mov	r0, r3
 8003382:	3728      	adds	r7, #40	; 0x28
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b088      	sub	sp, #32
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	603b      	str	r3, [r7, #0]
 8003394:	4613      	mov	r3, r2
 8003396:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003398:	f7fe f8be 	bl	8001518 <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033a0:	1a9b      	subs	r3, r3, r2
 80033a2:	683a      	ldr	r2, [r7, #0]
 80033a4:	4413      	add	r3, r2
 80033a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80033a8:	f7fe f8b6 	bl	8001518 <HAL_GetTick>
 80033ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80033ae:	4b39      	ldr	r3, [pc, #228]	; (8003494 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	015b      	lsls	r3, r3, #5
 80033b4:	0d1b      	lsrs	r3, r3, #20
 80033b6:	69fa      	ldr	r2, [r7, #28]
 80033b8:	fb02 f303 	mul.w	r3, r2, r3
 80033bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033be:	e054      	b.n	800346a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c6:	d050      	beq.n	800346a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80033c8:	f7fe f8a6 	bl	8001518 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	69fa      	ldr	r2, [r7, #28]
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d902      	bls.n	80033de <SPI_WaitFlagStateUntilTimeout+0x56>
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d13d      	bne.n	800345a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	685a      	ldr	r2, [r3, #4]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80033ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80033f6:	d111      	bne.n	800341c <SPI_WaitFlagStateUntilTimeout+0x94>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003400:	d004      	beq.n	800340c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800340a:	d107      	bne.n	800341c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800341a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003420:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003424:	d10f      	bne.n	8003446 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003444:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2201      	movs	r2, #1
 800344a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e017      	b.n	800348a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d101      	bne.n	8003464 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003460:	2300      	movs	r3, #0
 8003462:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	3b01      	subs	r3, #1
 8003468:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689a      	ldr	r2, [r3, #8]
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	4013      	ands	r3, r2
 8003474:	68ba      	ldr	r2, [r7, #8]
 8003476:	429a      	cmp	r2, r3
 8003478:	bf0c      	ite	eq
 800347a:	2301      	moveq	r3, #1
 800347c:	2300      	movne	r3, #0
 800347e:	b2db      	uxtb	r3, r3
 8003480:	461a      	mov	r2, r3
 8003482:	79fb      	ldrb	r3, [r7, #7]
 8003484:	429a      	cmp	r2, r3
 8003486:	d19b      	bne.n	80033c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3720      	adds	r7, #32
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	20000000 	.word	0x20000000

08003498 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b08a      	sub	sp, #40	; 0x28
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	607a      	str	r2, [r7, #4]
 80034a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80034a6:	2300      	movs	r3, #0
 80034a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80034aa:	f7fe f835 	bl	8001518 <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b2:	1a9b      	subs	r3, r3, r2
 80034b4:	683a      	ldr	r2, [r7, #0]
 80034b6:	4413      	add	r3, r2
 80034b8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80034ba:	f7fe f82d 	bl	8001518 <HAL_GetTick>
 80034be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	330c      	adds	r3, #12
 80034c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80034c8:	4b3d      	ldr	r3, [pc, #244]	; (80035c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	4613      	mov	r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	4413      	add	r3, r2
 80034d2:	00da      	lsls	r2, r3, #3
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	0d1b      	lsrs	r3, r3, #20
 80034d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034da:	fb02 f303 	mul.w	r3, r2, r3
 80034de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80034e0:	e060      	b.n	80035a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80034e8:	d107      	bne.n	80034fa <SPI_WaitFifoStateUntilTimeout+0x62>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d104      	bne.n	80034fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80034f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003500:	d050      	beq.n	80035a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003502:	f7fe f809 	bl	8001518 <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	6a3b      	ldr	r3, [r7, #32]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800350e:	429a      	cmp	r2, r3
 8003510:	d902      	bls.n	8003518 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003514:	2b00      	cmp	r3, #0
 8003516:	d13d      	bne.n	8003594 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685a      	ldr	r2, [r3, #4]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003526:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003530:	d111      	bne.n	8003556 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800353a:	d004      	beq.n	8003546 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003544:	d107      	bne.n	8003556 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003554:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800355e:	d10f      	bne.n	8003580 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800356e:	601a      	str	r2, [r3, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800357e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e010      	b.n	80035b6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d101      	bne.n	800359e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800359a:	2300      	movs	r3, #0
 800359c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	3b01      	subs	r3, #1
 80035a2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	689a      	ldr	r2, [r3, #8]
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	4013      	ands	r3, r2
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d196      	bne.n	80034e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3728      	adds	r7, #40	; 0x28
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	20000000 	.word	0x20000000

080035c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af02      	add	r7, sp, #8
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	9300      	str	r3, [sp, #0]
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f7ff ff5b 	bl	8003498 <SPI_WaitFifoStateUntilTimeout>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d007      	beq.n	80035f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035ec:	f043 0220 	orr.w	r2, r3, #32
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e027      	b.n	8003648 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	9300      	str	r3, [sp, #0]
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	2200      	movs	r2, #0
 8003600:	2180      	movs	r1, #128	; 0x80
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f7ff fec0 	bl	8003388 <SPI_WaitFlagStateUntilTimeout>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d007      	beq.n	800361e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003612:	f043 0220 	orr.w	r2, r3, #32
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800361a:	2303      	movs	r3, #3
 800361c:	e014      	b.n	8003648 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	2200      	movs	r2, #0
 8003626:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f7ff ff34 	bl	8003498 <SPI_WaitFifoStateUntilTimeout>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d007      	beq.n	8003646 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800363a:	f043 0220 	orr.w	r2, r3, #32
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e000      	b.n	8003648 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	3710      	adds	r7, #16
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}

08003650 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e038      	b.n	80036d8 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d106      	bne.n	8003680 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f7fd fd36 	bl	80010ec <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	3308      	adds	r3, #8
 8003688:	4619      	mov	r1, r3
 800368a:	4610      	mov	r0, r2
 800368c:	f000 f828 	bl	80036e0 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6818      	ldr	r0, [r3, #0]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	461a      	mov	r2, r3
 800369a:	68b9      	ldr	r1, [r7, #8]
 800369c:	f000 f8f0 	bl	8003880 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6858      	ldr	r0, [r3, #4]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ac:	6879      	ldr	r1, [r7, #4]
 80036ae:	f000 f939 	bl	8003924 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	6892      	ldr	r2, [r2, #8]
 80036ba:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	6892      	ldr	r2, [r2, #8]
 80036c6:	f041 0101 	orr.w	r1, r1, #1
 80036ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80036d6:	2300      	movs	r3, #0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3710      	adds	r7, #16
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b087      	sub	sp, #28
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036f4:	683a      	ldr	r2, [r7, #0]
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	f023 0101 	bic.w	r1, r3, #1
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	2b08      	cmp	r3, #8
 8003708:	d102      	bne.n	8003710 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800370a:	2340      	movs	r3, #64	; 0x40
 800370c:	617b      	str	r3, [r7, #20]
 800370e:	e001      	b.n	8003714 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8003710:	2300      	movs	r3, #0
 8003712:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8003720:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8003726:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800372c:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8003732:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8003738:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800373e:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8003744:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 800374a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 8003750:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 8003756:	4313      	orrs	r3, r2
 8003758:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	4313      	orrs	r3, r2
 8003762:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	4313      	orrs	r3, r2
 8003776:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	4313      	orrs	r3, r2
 8003780:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8003782:	4b3e      	ldr	r3, [pc, #248]	; (800387c <FMC_NORSRAM_Init+0x19c>)
 8003784:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800378c:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003794:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 800379c:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80037a4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	43db      	mvns	r3, r3
 80037b4:	ea02 0103 	and.w	r1, r2, r3
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	4319      	orrs	r1, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037ce:	d10c      	bne.n	80037ea <FMC_NORSRAM_Init+0x10a>
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d008      	beq.n	80037ea <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e4:	431a      	orrs	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d006      	beq.n	8003800 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037fa:	431a      	orrs	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003806:	2b01      	cmp	r3, #1
 8003808:	d12f      	bne.n	800386a <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a1b      	ldr	r3, [r3, #32]
 800380e:	0c1b      	lsrs	r3, r3, #16
 8003810:	041b      	lsls	r3, r3, #16
 8003812:	683a      	ldr	r2, [r7, #0]
 8003814:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003816:	431a      	orrs	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2b04      	cmp	r3, #4
 8003822:	d014      	beq.n	800384e <FMC_NORSRAM_Init+0x16e>
 8003824:	2b04      	cmp	r3, #4
 8003826:	d819      	bhi.n	800385c <FMC_NORSRAM_Init+0x17c>
 8003828:	2b00      	cmp	r3, #0
 800382a:	d002      	beq.n	8003832 <FMC_NORSRAM_Init+0x152>
 800382c:	2b02      	cmp	r3, #2
 800382e:	d007      	beq.n	8003840 <FMC_NORSRAM_Init+0x160>
 8003830:	e014      	b.n	800385c <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a1b      	ldr	r3, [r3, #32]
 8003836:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	621a      	str	r2, [r3, #32]
        break;
 800383e:	e015      	b.n	800386c <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a1b      	ldr	r3, [r3, #32]
 8003844:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	621a      	str	r2, [r3, #32]
        break;
 800384c:	e00e      	b.n	800386c <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6a1b      	ldr	r3, [r3, #32]
 8003852:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	621a      	str	r2, [r3, #32]
        break;
 800385a:	e007      	b.n	800386c <FMC_NORSRAM_Init+0x18c>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a1b      	ldr	r3, [r3, #32]
 8003860:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	621a      	str	r2, [r3, #32]
        break;
 8003868:	e000      	b.n	800386c <FMC_NORSRAM_Init+0x18c>
    }
  }
 800386a:	bf00      	nop

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	371c      	adds	r7, #28
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	0008fb7f 	.word	0x0008fb7f

08003880 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8003880:	b480      	push	{r7}
 8003882:	b087      	sub	sp, #28
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	1c5a      	adds	r2, r3, #1
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	011b      	lsls	r3, r3, #4
 80038a0:	431a      	orrs	r2, r3
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	021b      	lsls	r3, r3, #8
 80038a8:	431a      	orrs	r2, r3
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	079b      	lsls	r3, r3, #30
 80038b0:	431a      	orrs	r2, r3
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	041b      	lsls	r3, r3, #16
 80038b8:	431a      	orrs	r2, r3
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	3b01      	subs	r3, #1
 80038c0:	051b      	lsls	r3, r3, #20
 80038c2:	431a      	orrs	r2, r3
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	699b      	ldr	r3, [r3, #24]
 80038c8:	3b02      	subs	r3, #2
 80038ca:	061b      	lsls	r3, r3, #24
 80038cc:	ea42 0103 	orr.w	r1, r2, r3
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	69db      	ldr	r3, [r3, #28]
 80038d4:	687a      	ldr	r2, [r7, #4]
 80038d6:	3201      	adds	r2, #1
 80038d8:	4319      	orrs	r1, r3
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038ec:	d113      	bne.n	8003916 <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80038f6:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	3b01      	subs	r3, #1
 80038fe:	051b      	lsls	r3, r3, #20
 8003900:	697a      	ldr	r2, [r7, #20]
 8003902:	4313      	orrs	r3, r2
 8003904:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	431a      	orrs	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	371c      	adds	r7, #28
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8003924:	b480      	push	{r7}
 8003926:	b085      	sub	sp, #20
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
 8003930:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003938:	d121      	bne.n	800397e <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003942:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	6819      	ldr	r1, [r3, #0]
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	011b      	lsls	r3, r3, #4
 8003950:	4319      	orrs	r1, r3
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	021b      	lsls	r3, r3, #8
 8003958:	4319      	orrs	r1, r3
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	079b      	lsls	r3, r3, #30
 8003960:	4319      	orrs	r1, r3
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	69db      	ldr	r3, [r3, #28]
 8003966:	4319      	orrs	r1, r3
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	691b      	ldr	r3, [r3, #16]
 800396c:	041b      	lsls	r3, r3, #16
 800396e:	430b      	orrs	r3, r1
 8003970:	ea42 0103 	orr.w	r1, r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800397c:	e005      	b.n	800398a <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8003986:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	3714      	adds	r7, #20
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <LL_GPIO_SetPinMode>:
{
 8003998:	b480      	push	{r7}
 800399a:	b08b      	sub	sp, #44	; 0x2c
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	60b9      	str	r1, [r7, #8]
 80039a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	fa93 f3a3 	rbit	r3, r3
 80039b2:	613b      	str	r3, [r7, #16]
  return result;
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80039be:	2320      	movs	r3, #32
 80039c0:	e003      	b.n	80039ca <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	fab3 f383 	clz	r3, r3
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	2103      	movs	r1, #3
 80039ce:	fa01 f303 	lsl.w	r3, r1, r3
 80039d2:	43db      	mvns	r3, r3
 80039d4:	401a      	ands	r2, r3
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039da:	6a3b      	ldr	r3, [r7, #32]
 80039dc:	fa93 f3a3 	rbit	r3, r3
 80039e0:	61fb      	str	r3, [r7, #28]
  return result;
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80039e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d101      	bne.n	80039f0 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80039ec:	2320      	movs	r3, #32
 80039ee:	e003      	b.n	80039f8 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80039f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f2:	fab3 f383 	clz	r3, r3
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	6879      	ldr	r1, [r7, #4]
 80039fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003a00:	431a      	orrs	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	601a      	str	r2, [r3, #0]
}
 8003a06:	bf00      	nop
 8003a08:	372c      	adds	r7, #44	; 0x2c
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr

08003a12 <LL_GPIO_SetPinOutputType>:
{
 8003a12:	b480      	push	{r7}
 8003a14:	b085      	sub	sp, #20
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	60f8      	str	r0, [r7, #12]
 8003a1a:	60b9      	str	r1, [r7, #8]
 8003a1c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	43db      	mvns	r3, r3
 8003a26:	401a      	ands	r2, r3
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	6879      	ldr	r1, [r7, #4]
 8003a2c:	fb01 f303 	mul.w	r3, r1, r3
 8003a30:	431a      	orrs	r2, r3
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	605a      	str	r2, [r3, #4]
}
 8003a36:	bf00      	nop
 8003a38:	3714      	adds	r7, #20
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr

08003a42 <LL_GPIO_SetPinSpeed>:
{
 8003a42:	b480      	push	{r7}
 8003a44:	b08b      	sub	sp, #44	; 0x2c
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	60f8      	str	r0, [r7, #12]
 8003a4a:	60b9      	str	r1, [r7, #8]
 8003a4c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	689a      	ldr	r2, [r3, #8]
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	fa93 f3a3 	rbit	r3, r3
 8003a5c:	613b      	str	r3, [r7, #16]
  return result;
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d101      	bne.n	8003a6c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8003a68:	2320      	movs	r3, #32
 8003a6a:	e003      	b.n	8003a74 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	fab3 f383 	clz	r3, r3
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	2103      	movs	r1, #3
 8003a78:	fa01 f303 	lsl.w	r3, r1, r3
 8003a7c:	43db      	mvns	r3, r3
 8003a7e:	401a      	ands	r2, r3
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a84:	6a3b      	ldr	r3, [r7, #32]
 8003a86:	fa93 f3a3 	rbit	r3, r3
 8003a8a:	61fb      	str	r3, [r7, #28]
  return result;
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8003a96:	2320      	movs	r3, #32
 8003a98:	e003      	b.n	8003aa2 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9c:	fab3 f383 	clz	r3, r3
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	6879      	ldr	r1, [r7, #4]
 8003aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8003aaa:	431a      	orrs	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	609a      	str	r2, [r3, #8]
}
 8003ab0:	bf00      	nop
 8003ab2:	372c      	adds	r7, #44	; 0x2c
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <LL_GPIO_SetPinPull>:
{
 8003abc:	b480      	push	{r7}
 8003abe:	b08b      	sub	sp, #44	; 0x2c
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	68da      	ldr	r2, [r3, #12]
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	fa93 f3a3 	rbit	r3, r3
 8003ad6:	613b      	str	r3, [r7, #16]
  return result;
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d101      	bne.n	8003ae6 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8003ae2:	2320      	movs	r3, #32
 8003ae4:	e003      	b.n	8003aee <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	fab3 f383 	clz	r3, r3
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	005b      	lsls	r3, r3, #1
 8003af0:	2103      	movs	r1, #3
 8003af2:	fa01 f303 	lsl.w	r3, r1, r3
 8003af6:	43db      	mvns	r3, r3
 8003af8:	401a      	ands	r2, r3
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afe:	6a3b      	ldr	r3, [r7, #32]
 8003b00:	fa93 f3a3 	rbit	r3, r3
 8003b04:	61fb      	str	r3, [r7, #28]
  return result;
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d101      	bne.n	8003b14 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8003b10:	2320      	movs	r3, #32
 8003b12:	e003      	b.n	8003b1c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8003b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b16:	fab3 f383 	clz	r3, r3
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	005b      	lsls	r3, r3, #1
 8003b1e:	6879      	ldr	r1, [r7, #4]
 8003b20:	fa01 f303 	lsl.w	r3, r1, r3
 8003b24:	431a      	orrs	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	60da      	str	r2, [r3, #12]
}
 8003b2a:	bf00      	nop
 8003b2c:	372c      	adds	r7, #44	; 0x2c
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr

08003b36 <LL_GPIO_SetAFPin_0_7>:
{
 8003b36:	b480      	push	{r7}
 8003b38:	b08b      	sub	sp, #44	; 0x2c
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	60f8      	str	r0, [r7, #12]
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6a1a      	ldr	r2, [r3, #32]
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	fa93 f3a3 	rbit	r3, r3
 8003b50:	613b      	str	r3, [r7, #16]
  return result;
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8003b5c:	2320      	movs	r3, #32
 8003b5e:	e003      	b.n	8003b68 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	fab3 f383 	clz	r3, r3
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	210f      	movs	r1, #15
 8003b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b70:	43db      	mvns	r3, r3
 8003b72:	401a      	ands	r2, r3
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b78:	6a3b      	ldr	r3, [r7, #32]
 8003b7a:	fa93 f3a3 	rbit	r3, r3
 8003b7e:	61fb      	str	r3, [r7, #28]
  return result;
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d101      	bne.n	8003b8e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8003b8a:	2320      	movs	r3, #32
 8003b8c:	e003      	b.n	8003b96 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8003b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b90:	fab3 f383 	clz	r3, r3
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	6879      	ldr	r1, [r7, #4]
 8003b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	621a      	str	r2, [r3, #32]
}
 8003ba4:	bf00      	nop
 8003ba6:	372c      	adds	r7, #44	; 0x2c
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <LL_GPIO_SetAFPin_8_15>:
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b08b      	sub	sp, #44	; 0x2c
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	0a1b      	lsrs	r3, r3, #8
 8003bc4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	fa93 f3a3 	rbit	r3, r3
 8003bcc:	613b      	str	r3, [r7, #16]
  return result;
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d101      	bne.n	8003bdc <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8003bd8:	2320      	movs	r3, #32
 8003bda:	e003      	b.n	8003be4 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	fab3 f383 	clz	r3, r3
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	210f      	movs	r1, #15
 8003be8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bec:	43db      	mvns	r3, r3
 8003bee:	401a      	ands	r2, r3
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	0a1b      	lsrs	r3, r3, #8
 8003bf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf6:	6a3b      	ldr	r3, [r7, #32]
 8003bf8:	fa93 f3a3 	rbit	r3, r3
 8003bfc:	61fb      	str	r3, [r7, #28]
  return result;
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d101      	bne.n	8003c0c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8003c08:	2320      	movs	r3, #32
 8003c0a:	e003      	b.n	8003c14 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8003c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0e:	fab3 f383 	clz	r3, r3
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	6879      	ldr	r1, [r7, #4]
 8003c18:	fa01 f303 	lsl.w	r3, r1, r3
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003c22:	bf00      	nop
 8003c24:	372c      	adds	r7, #44	; 0x2c
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr

08003c2e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b088      	sub	sp, #32
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
 8003c36:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	fa93 f3a3 	rbit	r3, r3
 8003c44:	60fb      	str	r3, [r7, #12]
  return result;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d101      	bne.n	8003c54 <LL_GPIO_Init+0x26>
    return 32U;
 8003c50:	2320      	movs	r3, #32
 8003c52:	e003      	b.n	8003c5c <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	fab3 f383 	clz	r3, r3
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003c5e:	e048      	b.n	8003cf2 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	2101      	movs	r1, #1
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	fa01 f303 	lsl.w	r3, r1, r3
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d03a      	beq.n	8003cec <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d003      	beq.n	8003c86 <LL_GPIO_Init+0x58>
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d10e      	bne.n	8003ca4 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	69b9      	ldr	r1, [r7, #24]
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f7ff fed7 	bl	8003a42 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	6819      	ldr	r1, [r3, #0]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f7ff feb7 	bl	8003a12 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	461a      	mov	r2, r3
 8003caa:	69b9      	ldr	r1, [r7, #24]
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f7ff ff05 	bl	8003abc <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d111      	bne.n	8003cde <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	2bff      	cmp	r3, #255	; 0xff
 8003cbe:	d807      	bhi.n	8003cd0 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	69b9      	ldr	r1, [r7, #24]
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f7ff ff34 	bl	8003b36 <LL_GPIO_SetAFPin_0_7>
 8003cce:	e006      	b.n	8003cde <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	69b9      	ldr	r1, [r7, #24]
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f7ff ff69 	bl	8003bb0 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	69b9      	ldr	r1, [r7, #24]
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f7ff fe56 	bl	8003998 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	3301      	adds	r3, #1
 8003cf0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1af      	bne.n	8003c60 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3720      	adds	r7, #32
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
	...

08003d0c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003d10:	4b07      	ldr	r3, [pc, #28]	; (8003d30 <LL_RCC_HSI_IsReady+0x24>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d1c:	d101      	bne.n	8003d22 <LL_RCC_HSI_IsReady+0x16>
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e000      	b.n	8003d24 <LL_RCC_HSI_IsReady+0x18>
 8003d22:	2300      	movs	r3, #0
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	40021000 	.word	0x40021000

08003d34 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8003d34:	b480      	push	{r7}
 8003d36:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003d38:	4b07      	ldr	r3, [pc, #28]	; (8003d58 <LL_RCC_LSE_IsReady+0x24>)
 8003d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d101      	bne.n	8003d4a <LL_RCC_LSE_IsReady+0x16>
 8003d46:	2301      	movs	r3, #1
 8003d48:	e000      	b.n	8003d4c <LL_RCC_LSE_IsReady+0x18>
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	40021000 	.word	0x40021000

08003d5c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003d60:	4b04      	ldr	r3, [pc, #16]	; (8003d74 <LL_RCC_GetSysClkSource+0x18>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f003 030c 	and.w	r3, r3, #12
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	40021000 	.word	0x40021000

08003d78 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003d7c:	4b04      	ldr	r3, [pc, #16]	; (8003d90 <LL_RCC_GetAHBPrescaler+0x18>)
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	40021000 	.word	0x40021000

08003d94 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003d98:	4b04      	ldr	r3, [pc, #16]	; (8003dac <LL_RCC_GetAPB1Prescaler+0x18>)
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	40021000 	.word	0x40021000

08003db0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003db0:	b480      	push	{r7}
 8003db2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003db4:	4b04      	ldr	r3, [pc, #16]	; (8003dc8 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	40021000 	.word	0x40021000

08003dcc <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8003dd4:	4b06      	ldr	r3, [pc, #24]	; (8003df0 <LL_RCC_GetUSARTClockSource+0x24>)
 8003dd6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	401a      	ands	r2, r3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	041b      	lsls	r3, r3, #16
 8003de2:	4313      	orrs	r3, r2
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr
 8003df0:	40021000 	.word	0x40021000

08003df4 <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8003dfc:	4b06      	ldr	r3, [pc, #24]	; (8003e18 <LL_RCC_GetUARTClockSource+0x24>)
 8003dfe:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	401a      	ands	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	041b      	lsls	r3, r3, #16
 8003e0a:	4313      	orrs	r3, r2
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr
 8003e18:	40021000 	.word	0x40021000

08003e1c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003e20:	4b04      	ldr	r3, [pc, #16]	; (8003e34 <LL_RCC_PLL_GetMainSource+0x18>)
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	f003 0303 	and.w	r3, r3, #3
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr
 8003e32:	bf00      	nop
 8003e34:	40021000 	.word	0x40021000

08003e38 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003e3c:	4b04      	ldr	r3, [pc, #16]	; (8003e50 <LL_RCC_PLL_GetN+0x18>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	0a1b      	lsrs	r3, r3, #8
 8003e42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr
 8003e50:	40021000 	.word	0x40021000

08003e54 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8003e54:	b480      	push	{r7}
 8003e56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003e58:	4b04      	ldr	r3, [pc, #16]	; (8003e6c <LL_RCC_PLL_GetR+0x18>)
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	40021000 	.word	0x40021000

08003e70 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_14
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003e70:	b480      	push	{r7}
 8003e72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003e74:	4b04      	ldr	r3, [pc, #16]	; (8003e88 <LL_RCC_PLL_GetDivider+0x18>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	40021000 	.word	0x40021000

08003e8c <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003e94:	2300      	movs	r3, #0
 8003e96:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2b03      	cmp	r3, #3
 8003e9c:	d132      	bne.n	8003f04 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f7ff ff94 	bl	8003dcc <LL_RCC_GetUSARTClockSource>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8003eaa:	d016      	beq.n	8003eda <LL_RCC_GetUSARTClockFreq+0x4e>
 8003eac:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8003eb0:	d81c      	bhi.n	8003eec <LL_RCC_GetUSARTClockFreq+0x60>
 8003eb2:	4a52      	ldr	r2, [pc, #328]	; (8003ffc <LL_RCC_GetUSARTClockFreq+0x170>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d003      	beq.n	8003ec0 <LL_RCC_GetUSARTClockFreq+0x34>
 8003eb8:	4a51      	ldr	r2, [pc, #324]	; (8004000 <LL_RCC_GetUSARTClockFreq+0x174>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d004      	beq.n	8003ec8 <LL_RCC_GetUSARTClockFreq+0x3c>
 8003ebe:	e015      	b.n	8003eec <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003ec0:	f000 f934 	bl	800412c <RCC_GetSystemClockFreq>
 8003ec4:	60f8      	str	r0, [r7, #12]
        break;
 8003ec6:	e094      	b.n	8003ff2 <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003ec8:	f7ff ff20 	bl	8003d0c <LL_RCC_HSI_IsReady>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f000 8082 	beq.w	8003fd8 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 8003ed4:	4b4b      	ldr	r3, [pc, #300]	; (8004004 <LL_RCC_GetUSARTClockFreq+0x178>)
 8003ed6:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003ed8:	e07e      	b.n	8003fd8 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003eda:	f7ff ff2b 	bl	8003d34 <LL_RCC_LSE_IsReady>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d07b      	beq.n	8003fdc <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 8003ee4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ee8:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003eea:	e077      	b.n	8003fdc <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003eec:	f000 f91e 	bl	800412c <RCC_GetSystemClockFreq>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 f940 	bl	8004178 <RCC_GetHCLKClockFreq>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	4618      	mov	r0, r3
 8003efc:	f000 f96a 	bl	80041d4 <RCC_GetPCLK2ClockFreq>
 8003f00:	60f8      	str	r0, [r7, #12]
        break;
 8003f02:	e076      	b.n	8003ff2 <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b0c      	cmp	r3, #12
 8003f08:	d131      	bne.n	8003f6e <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f7ff ff5e 	bl	8003dcc <LL_RCC_GetUSARTClockSource>
 8003f10:	4603      	mov	r3, r0
 8003f12:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8003f16:	d015      	beq.n	8003f44 <LL_RCC_GetUSARTClockFreq+0xb8>
 8003f18:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8003f1c:	d81b      	bhi.n	8003f56 <LL_RCC_GetUSARTClockFreq+0xca>
 8003f1e:	4a3a      	ldr	r2, [pc, #232]	; (8004008 <LL_RCC_GetUSARTClockFreq+0x17c>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d003      	beq.n	8003f2c <LL_RCC_GetUSARTClockFreq+0xa0>
 8003f24:	4a39      	ldr	r2, [pc, #228]	; (800400c <LL_RCC_GetUSARTClockFreq+0x180>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d004      	beq.n	8003f34 <LL_RCC_GetUSARTClockFreq+0xa8>
 8003f2a:	e014      	b.n	8003f56 <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003f2c:	f000 f8fe 	bl	800412c <RCC_GetSystemClockFreq>
 8003f30:	60f8      	str	r0, [r7, #12]
        break;
 8003f32:	e05e      	b.n	8003ff2 <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003f34:	f7ff feea 	bl	8003d0c <LL_RCC_HSI_IsReady>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d050      	beq.n	8003fe0 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 8003f3e:	4b31      	ldr	r3, [pc, #196]	; (8004004 <LL_RCC_GetUSARTClockFreq+0x178>)
 8003f40:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003f42:	e04d      	b.n	8003fe0 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003f44:	f7ff fef6 	bl	8003d34 <LL_RCC_LSE_IsReady>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d04a      	beq.n	8003fe4 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 8003f4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f52:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003f54:	e046      	b.n	8003fe4 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003f56:	f000 f8e9 	bl	800412c <RCC_GetSystemClockFreq>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f000 f90b 	bl	8004178 <RCC_GetHCLKClockFreq>
 8003f62:	4603      	mov	r3, r0
 8003f64:	4618      	mov	r0, r3
 8003f66:	f000 f91f 	bl	80041a8 <RCC_GetPCLK1ClockFreq>
 8003f6a:	60f8      	str	r0, [r7, #12]
        break;
 8003f6c:	e041      	b.n	8003ff2 <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2b30      	cmp	r3, #48	; 0x30
 8003f72:	d139      	bne.n	8003fe8 <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f7ff ff29 	bl	8003dcc <LL_RCC_GetUSARTClockSource>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8003f80:	d015      	beq.n	8003fae <LL_RCC_GetUSARTClockFreq+0x122>
 8003f82:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8003f86:	d81b      	bhi.n	8003fc0 <LL_RCC_GetUSARTClockFreq+0x134>
 8003f88:	4a21      	ldr	r2, [pc, #132]	; (8004010 <LL_RCC_GetUSARTClockFreq+0x184>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d003      	beq.n	8003f96 <LL_RCC_GetUSARTClockFreq+0x10a>
 8003f8e:	4a21      	ldr	r2, [pc, #132]	; (8004014 <LL_RCC_GetUSARTClockFreq+0x188>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d004      	beq.n	8003f9e <LL_RCC_GetUSARTClockFreq+0x112>
 8003f94:	e014      	b.n	8003fc0 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8003f96:	f000 f8c9 	bl	800412c <RCC_GetSystemClockFreq>
 8003f9a:	60f8      	str	r0, [r7, #12]
          break;
 8003f9c:	e029      	b.n	8003ff2 <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8003f9e:	f7ff feb5 	bl	8003d0c <LL_RCC_HSI_IsReady>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d021      	beq.n	8003fec <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 8003fa8:	4b16      	ldr	r3, [pc, #88]	; (8004004 <LL_RCC_GetUSARTClockFreq+0x178>)
 8003faa:	60fb      	str	r3, [r7, #12]
          }
          break;
 8003fac:	e01e      	b.n	8003fec <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8003fae:	f7ff fec1 	bl	8003d34 <LL_RCC_LSE_IsReady>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d01b      	beq.n	8003ff0 <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 8003fb8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fbc:	60fb      	str	r3, [r7, #12]
          }
          break;
 8003fbe:	e017      	b.n	8003ff0 <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003fc0:	f000 f8b4 	bl	800412c <RCC_GetSystemClockFreq>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 f8d6 	bl	8004178 <RCC_GetHCLKClockFreq>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f000 f8ea 	bl	80041a8 <RCC_GetPCLK1ClockFreq>
 8003fd4:	60f8      	str	r0, [r7, #12]
          break;
 8003fd6:	e00c      	b.n	8003ff2 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8003fd8:	bf00      	nop
 8003fda:	e00a      	b.n	8003ff2 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8003fdc:	bf00      	nop
 8003fde:	e008      	b.n	8003ff2 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8003fe0:	bf00      	nop
 8003fe2:	e006      	b.n	8003ff2 <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8003fe4:	bf00      	nop
 8003fe6:	e004      	b.n	8003ff2 <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 8003fe8:	bf00      	nop
 8003fea:	e002      	b.n	8003ff2 <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8003fec:	bf00      	nop
 8003fee:	e000      	b.n	8003ff2 <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8003ff0:	bf00      	nop
  }
  return usart_frequency;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	00030001 	.word	0x00030001
 8004000:	00030002 	.word	0x00030002
 8004004:	00f42400 	.word	0x00f42400
 8004008:	000c0004 	.word	0x000c0004
 800400c:	000c0008 	.word	0x000c0008
 8004010:	00300010 	.word	0x00300010
 8004014:	00300020 	.word	0x00300020

08004018 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8004020:	2300      	movs	r3, #0
 8004022:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2bc0      	cmp	r3, #192	; 0xc0
 8004028:	d131      	bne.n	800408e <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f7ff fee2 	bl	8003df4 <LL_RCC_GetUARTClockSource>
 8004030:	4603      	mov	r3, r0
 8004032:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8004036:	d015      	beq.n	8004064 <LL_RCC_GetUARTClockFreq+0x4c>
 8004038:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800403c:	d81b      	bhi.n	8004076 <LL_RCC_GetUARTClockFreq+0x5e>
 800403e:	4a36      	ldr	r2, [pc, #216]	; (8004118 <LL_RCC_GetUARTClockFreq+0x100>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d003      	beq.n	800404c <LL_RCC_GetUARTClockFreq+0x34>
 8004044:	4a35      	ldr	r2, [pc, #212]	; (800411c <LL_RCC_GetUARTClockFreq+0x104>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d004      	beq.n	8004054 <LL_RCC_GetUARTClockFreq+0x3c>
 800404a:	e014      	b.n	8004076 <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800404c:	f000 f86e 	bl	800412c <RCC_GetSystemClockFreq>
 8004050:	60f8      	str	r0, [r7, #12]
        break;
 8004052:	e021      	b.n	8004098 <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8004054:	f7ff fe5a 	bl	8003d0c <LL_RCC_HSI_IsReady>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d019      	beq.n	8004092 <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 800405e:	4b30      	ldr	r3, [pc, #192]	; (8004120 <LL_RCC_GetUARTClockFreq+0x108>)
 8004060:	60fb      	str	r3, [r7, #12]
        }
        break;
 8004062:	e016      	b.n	8004092 <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8004064:	f7ff fe66 	bl	8003d34 <LL_RCC_LSE_IsReady>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d013      	beq.n	8004096 <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 800406e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004072:	60fb      	str	r3, [r7, #12]
        }
        break;
 8004074:	e00f      	b.n	8004096 <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8004076:	f000 f859 	bl	800412c <RCC_GetSystemClockFreq>
 800407a:	4603      	mov	r3, r0
 800407c:	4618      	mov	r0, r3
 800407e:	f000 f87b 	bl	8004178 <RCC_GetHCLKClockFreq>
 8004082:	4603      	mov	r3, r0
 8004084:	4618      	mov	r0, r3
 8004086:	f000 f88f 	bl	80041a8 <RCC_GetPCLK1ClockFreq>
 800408a:	60f8      	str	r0, [r7, #12]
        break;
 800408c:	e004      	b.n	8004098 <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 800408e:	bf00      	nop
 8004090:	e002      	b.n	8004098 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8004092:	bf00      	nop
 8004094:	e000      	b.n	8004098 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8004096:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800409e:	d131      	bne.n	8004104 <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f7ff fea7 	bl	8003df4 <LL_RCC_GetUARTClockSource>
 80040a6:	4603      	mov	r3, r0
 80040a8:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80040ac:	d015      	beq.n	80040da <LL_RCC_GetUARTClockFreq+0xc2>
 80040ae:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80040b2:	d81b      	bhi.n	80040ec <LL_RCC_GetUARTClockFreq+0xd4>
 80040b4:	4a1b      	ldr	r2, [pc, #108]	; (8004124 <LL_RCC_GetUARTClockFreq+0x10c>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d003      	beq.n	80040c2 <LL_RCC_GetUARTClockFreq+0xaa>
 80040ba:	4a1b      	ldr	r2, [pc, #108]	; (8004128 <LL_RCC_GetUARTClockFreq+0x110>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d004      	beq.n	80040ca <LL_RCC_GetUARTClockFreq+0xb2>
 80040c0:	e014      	b.n	80040ec <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80040c2:	f000 f833 	bl	800412c <RCC_GetSystemClockFreq>
 80040c6:	60f8      	str	r0, [r7, #12]
        break;
 80040c8:	e021      	b.n	800410e <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80040ca:	f7ff fe1f 	bl	8003d0c <LL_RCC_HSI_IsReady>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d019      	beq.n	8004108 <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 80040d4:	4b12      	ldr	r3, [pc, #72]	; (8004120 <LL_RCC_GetUARTClockFreq+0x108>)
 80040d6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80040d8:	e016      	b.n	8004108 <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80040da:	f7ff fe2b 	bl	8003d34 <LL_RCC_LSE_IsReady>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d013      	beq.n	800410c <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 80040e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040e8:	60fb      	str	r3, [r7, #12]
        }
        break;
 80040ea:	e00f      	b.n	800410c <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80040ec:	f000 f81e 	bl	800412c <RCC_GetSystemClockFreq>
 80040f0:	4603      	mov	r3, r0
 80040f2:	4618      	mov	r0, r3
 80040f4:	f000 f840 	bl	8004178 <RCC_GetHCLKClockFreq>
 80040f8:	4603      	mov	r3, r0
 80040fa:	4618      	mov	r0, r3
 80040fc:	f000 f854 	bl	80041a8 <RCC_GetPCLK1ClockFreq>
 8004100:	60f8      	str	r0, [r7, #12]
        break;
 8004102:	e004      	b.n	800410e <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 8004104:	bf00      	nop
 8004106:	e002      	b.n	800410e <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 8004108:	bf00      	nop
 800410a:	e000      	b.n	800410e <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 800410c:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800410e:	68fb      	ldr	r3, [r7, #12]
}
 8004110:	4618      	mov	r0, r3
 8004112:	3710      	adds	r7, #16
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	00c00040 	.word	0x00c00040
 800411c:	00c00080 	.word	0x00c00080
 8004120:	00f42400 	.word	0x00f42400
 8004124:	03000100 	.word	0x03000100
 8004128:	03000200 	.word	0x03000200

0800412c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8004132:	f7ff fe13 	bl	8003d5c <LL_RCC_GetSysClkSource>
 8004136:	4603      	mov	r3, r0
 8004138:	2b0c      	cmp	r3, #12
 800413a:	d00c      	beq.n	8004156 <RCC_GetSystemClockFreq+0x2a>
 800413c:	2b0c      	cmp	r3, #12
 800413e:	d80e      	bhi.n	800415e <RCC_GetSystemClockFreq+0x32>
 8004140:	2b04      	cmp	r3, #4
 8004142:	d002      	beq.n	800414a <RCC_GetSystemClockFreq+0x1e>
 8004144:	2b08      	cmp	r3, #8
 8004146:	d003      	beq.n	8004150 <RCC_GetSystemClockFreq+0x24>
 8004148:	e009      	b.n	800415e <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800414a:	4b09      	ldr	r3, [pc, #36]	; (8004170 <RCC_GetSystemClockFreq+0x44>)
 800414c:	607b      	str	r3, [r7, #4]
      break;
 800414e:	e009      	b.n	8004164 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8004150:	4b08      	ldr	r3, [pc, #32]	; (8004174 <RCC_GetSystemClockFreq+0x48>)
 8004152:	607b      	str	r3, [r7, #4]
      break;
 8004154:	e006      	b.n	8004164 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8004156:	f000 f853 	bl	8004200 <RCC_PLL_GetFreqDomain_SYS>
 800415a:	6078      	str	r0, [r7, #4]
      break;
 800415c:	e002      	b.n	8004164 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 800415e:	4b04      	ldr	r3, [pc, #16]	; (8004170 <RCC_GetSystemClockFreq+0x44>)
 8004160:	607b      	str	r3, [r7, #4]
      break;
 8004162:	bf00      	nop
  }

  return frequency;
 8004164:	687b      	ldr	r3, [r7, #4]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3708      	adds	r7, #8
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	00f42400 	.word	0x00f42400
 8004174:	007a1200 	.word	0x007a1200

08004178 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8004180:	f7ff fdfa 	bl	8003d78 <LL_RCC_GetAHBPrescaler>
 8004184:	4603      	mov	r3, r0
 8004186:	091b      	lsrs	r3, r3, #4
 8004188:	f003 030f 	and.w	r3, r3, #15
 800418c:	4a05      	ldr	r2, [pc, #20]	; (80041a4 <RCC_GetHCLKClockFreq+0x2c>)
 800418e:	5cd3      	ldrb	r3, [r2, r3]
 8004190:	f003 031f 	and.w	r3, r3, #31
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	fa22 f303 	lsr.w	r3, r2, r3
}
 800419a:	4618      	mov	r0, r3
 800419c:	3708      	adds	r7, #8
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	08007ec8 	.word	0x08007ec8

080041a8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80041b0:	f7ff fdf0 	bl	8003d94 <LL_RCC_GetAPB1Prescaler>
 80041b4:	4603      	mov	r3, r0
 80041b6:	0a1b      	lsrs	r3, r3, #8
 80041b8:	4a05      	ldr	r2, [pc, #20]	; (80041d0 <RCC_GetPCLK1ClockFreq+0x28>)
 80041ba:	5cd3      	ldrb	r3, [r2, r3]
 80041bc:	f003 031f 	and.w	r3, r3, #31
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	08007ed8 	.word	0x08007ed8

080041d4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80041dc:	f7ff fde8 	bl	8003db0 <LL_RCC_GetAPB2Prescaler>
 80041e0:	4603      	mov	r3, r0
 80041e2:	0adb      	lsrs	r3, r3, #11
 80041e4:	4a05      	ldr	r2, [pc, #20]	; (80041fc <RCC_GetPCLK2ClockFreq+0x28>)
 80041e6:	5cd3      	ldrb	r3, [r2, r3]
 80041e8:	f003 031f 	and.w	r3, r3, #31
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3708      	adds	r7, #8
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	08007ed8 	.word	0x08007ed8

08004200 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8004200:	b590      	push	{r4, r7, lr}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004206:	f7ff fe09 	bl	8003e1c <LL_RCC_PLL_GetMainSource>
 800420a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	2b02      	cmp	r3, #2
 8004210:	d003      	beq.n	800421a <RCC_PLL_GetFreqDomain_SYS+0x1a>
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	2b03      	cmp	r3, #3
 8004216:	d003      	beq.n	8004220 <RCC_PLL_GetFreqDomain_SYS+0x20>
 8004218:	e005      	b.n	8004226 <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800421a:	4b11      	ldr	r3, [pc, #68]	; (8004260 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800421c:	607b      	str	r3, [r7, #4]
      break;
 800421e:	e005      	b.n	800422c <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8004220:	4b10      	ldr	r3, [pc, #64]	; (8004264 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8004222:	607b      	str	r3, [r7, #4]
      break;
 8004224:	e002      	b.n	800422c <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 8004226:	4b0e      	ldr	r3, [pc, #56]	; (8004260 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8004228:	607b      	str	r3, [r7, #4]
      break;
 800422a:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800422c:	f7ff fe04 	bl	8003e38 <LL_RCC_PLL_GetN>
 8004230:	4602      	mov	r2, r0
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	fb03 f402 	mul.w	r4, r3, r2
 8004238:	f7ff fe1a 	bl	8003e70 <LL_RCC_PLL_GetDivider>
 800423c:	4603      	mov	r3, r0
 800423e:	091b      	lsrs	r3, r3, #4
 8004240:	3301      	adds	r3, #1
 8004242:	fbb4 f4f3 	udiv	r4, r4, r3
 8004246:	f7ff fe05 	bl	8003e54 <LL_RCC_PLL_GetR>
 800424a:	4603      	mov	r3, r0
 800424c:	0e5b      	lsrs	r3, r3, #25
 800424e:	3301      	adds	r3, #1
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8004256:	4618      	mov	r0, r3
 8004258:	370c      	adds	r7, #12
 800425a:	46bd      	mov	sp, r7
 800425c:	bd90      	pop	{r4, r7, pc}
 800425e:	bf00      	nop
 8004260:	00f42400 	.word	0x00f42400
 8004264:	007a1200 	.word	0x007a1200

08004268 <LL_TIM_SetPrescaler>:
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	683a      	ldr	r2, [r7, #0]
 8004276:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004278:	bf00      	nop
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <LL_TIM_SetAutoReload>:
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <LL_TIM_SetRepetitionCounter>:
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	683a      	ldr	r2, [r7, #0]
 80042ae:	631a      	str	r2, [r3, #48]	; 0x30
}
 80042b0:	bf00      	nop
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <LL_TIM_OC_SetCompareCH1>:
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	683a      	ldr	r2, [r7, #0]
 80042ca:	635a      	str	r2, [r3, #52]	; 0x34
}
 80042cc:	bf00      	nop
 80042ce:	370c      	adds	r7, #12
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr

080042d8 <LL_TIM_OC_SetCompareCH2>:
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	639a      	str	r2, [r3, #56]	; 0x38
}
 80042e8:	bf00      	nop
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <LL_TIM_OC_SetCompareCH3>:
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	683a      	ldr	r2, [r7, #0]
 8004302:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <LL_TIM_OC_SetCompareCH4>:
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	683a      	ldr	r2, [r7, #0]
 800431e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004320:	bf00      	nop
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <LL_TIM_OC_SetCompareCH5>:
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	649a      	str	r2, [r3, #72]	; 0x48
}
 8004340:	bf00      	nop
 8004342:	370c      	adds	r7, #12
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr

0800434c <LL_TIM_OC_SetCompareCH6>:
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800435c:	bf00      	nop
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	f043 0201 	orr.w	r2, r3, #1
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	615a      	str	r2, [r3, #20]
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a43      	ldr	r2, [pc, #268]	; (80044a8 <LL_TIM_Init+0x120>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d017      	beq.n	80043d0 <LL_TIM_Init+0x48>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043a6:	d013      	beq.n	80043d0 <LL_TIM_Init+0x48>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	4a40      	ldr	r2, [pc, #256]	; (80044ac <LL_TIM_Init+0x124>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d00f      	beq.n	80043d0 <LL_TIM_Init+0x48>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a3f      	ldr	r2, [pc, #252]	; (80044b0 <LL_TIM_Init+0x128>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d00b      	beq.n	80043d0 <LL_TIM_Init+0x48>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	4a3e      	ldr	r2, [pc, #248]	; (80044b4 <LL_TIM_Init+0x12c>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d007      	beq.n	80043d0 <LL_TIM_Init+0x48>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	4a3d      	ldr	r2, [pc, #244]	; (80044b8 <LL_TIM_Init+0x130>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d003      	beq.n	80043d0 <LL_TIM_Init+0x48>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	4a3c      	ldr	r2, [pc, #240]	; (80044bc <LL_TIM_Init+0x134>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d106      	bne.n	80043de <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	4313      	orrs	r3, r2
 80043dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a31      	ldr	r2, [pc, #196]	; (80044a8 <LL_TIM_Init+0x120>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d023      	beq.n	800442e <LL_TIM_Init+0xa6>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043ec:	d01f      	beq.n	800442e <LL_TIM_Init+0xa6>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a2e      	ldr	r2, [pc, #184]	; (80044ac <LL_TIM_Init+0x124>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d01b      	beq.n	800442e <LL_TIM_Init+0xa6>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a2d      	ldr	r2, [pc, #180]	; (80044b0 <LL_TIM_Init+0x128>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d017      	beq.n	800442e <LL_TIM_Init+0xa6>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a2c      	ldr	r2, [pc, #176]	; (80044b4 <LL_TIM_Init+0x12c>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d013      	beq.n	800442e <LL_TIM_Init+0xa6>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a2b      	ldr	r2, [pc, #172]	; (80044b8 <LL_TIM_Init+0x130>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d00f      	beq.n	800442e <LL_TIM_Init+0xa6>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a2b      	ldr	r2, [pc, #172]	; (80044c0 <LL_TIM_Init+0x138>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d00b      	beq.n	800442e <LL_TIM_Init+0xa6>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a2a      	ldr	r2, [pc, #168]	; (80044c4 <LL_TIM_Init+0x13c>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d007      	beq.n	800442e <LL_TIM_Init+0xa6>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a29      	ldr	r2, [pc, #164]	; (80044c8 <LL_TIM_Init+0x140>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d003      	beq.n	800442e <LL_TIM_Init+0xa6>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a24      	ldr	r2, [pc, #144]	; (80044bc <LL_TIM_Init+0x134>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d106      	bne.n	800443c <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	4313      	orrs	r3, r2
 800443a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	4619      	mov	r1, r3
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f7ff ff1b 	bl	8004284 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	881b      	ldrh	r3, [r3, #0]
 8004452:	4619      	mov	r1, r3
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f7ff ff07 	bl	8004268 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a12      	ldr	r2, [pc, #72]	; (80044a8 <LL_TIM_Init+0x120>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d013      	beq.n	800448a <LL_TIM_Init+0x102>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a14      	ldr	r2, [pc, #80]	; (80044b8 <LL_TIM_Init+0x130>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d00f      	beq.n	800448a <LL_TIM_Init+0x102>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a14      	ldr	r2, [pc, #80]	; (80044c0 <LL_TIM_Init+0x138>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d00b      	beq.n	800448a <LL_TIM_Init+0x102>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a13      	ldr	r2, [pc, #76]	; (80044c4 <LL_TIM_Init+0x13c>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d007      	beq.n	800448a <LL_TIM_Init+0x102>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a12      	ldr	r2, [pc, #72]	; (80044c8 <LL_TIM_Init+0x140>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d003      	beq.n	800448a <LL_TIM_Init+0x102>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a0d      	ldr	r2, [pc, #52]	; (80044bc <LL_TIM_Init+0x134>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d105      	bne.n	8004496 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	4619      	mov	r1, r3
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f7ff ff05 	bl	80042a0 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f7ff ff66 	bl	8004368 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	40012c00 	.word	0x40012c00
 80044ac:	40000400 	.word	0x40000400
 80044b0:	40000800 	.word	0x40000800
 80044b4:	40000c00 	.word	0x40000c00
 80044b8:	40013400 	.word	0x40013400
 80044bc:	40015000 	.word	0x40015000
 80044c0:	40014000 	.word	0x40014000
 80044c4:	40014400 	.word	0x40014400
 80044c8:	40014800 	.word	0x40014800

080044cc <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b086      	sub	sp, #24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044e2:	d045      	beq.n	8004570 <LL_TIM_OC_Init+0xa4>
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044ea:	d848      	bhi.n	800457e <LL_TIM_OC_Init+0xb2>
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044f2:	d036      	beq.n	8004562 <LL_TIM_OC_Init+0x96>
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044fa:	d840      	bhi.n	800457e <LL_TIM_OC_Init+0xb2>
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004502:	d027      	beq.n	8004554 <LL_TIM_OC_Init+0x88>
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800450a:	d838      	bhi.n	800457e <LL_TIM_OC_Init+0xb2>
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004512:	d018      	beq.n	8004546 <LL_TIM_OC_Init+0x7a>
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800451a:	d830      	bhi.n	800457e <LL_TIM_OC_Init+0xb2>
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d003      	beq.n	800452a <LL_TIM_OC_Init+0x5e>
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	2b10      	cmp	r3, #16
 8004526:	d007      	beq.n	8004538 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8004528:	e029      	b.n	800457e <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800452a:	6879      	ldr	r1, [r7, #4]
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f000 f82d 	bl	800458c <OC1Config>
 8004532:	4603      	mov	r3, r0
 8004534:	75fb      	strb	r3, [r7, #23]
      break;
 8004536:	e023      	b.n	8004580 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8004538:	6879      	ldr	r1, [r7, #4]
 800453a:	68f8      	ldr	r0, [r7, #12]
 800453c:	f000 f8ac 	bl	8004698 <OC2Config>
 8004540:	4603      	mov	r3, r0
 8004542:	75fb      	strb	r3, [r7, #23]
      break;
 8004544:	e01c      	b.n	8004580 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8004546:	6879      	ldr	r1, [r7, #4]
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 f92f 	bl	80047ac <OC3Config>
 800454e:	4603      	mov	r3, r0
 8004550:	75fb      	strb	r3, [r7, #23]
      break;
 8004552:	e015      	b.n	8004580 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8004554:	6879      	ldr	r1, [r7, #4]
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f000 f9b2 	bl	80048c0 <OC4Config>
 800455c:	4603      	mov	r3, r0
 800455e:	75fb      	strb	r3, [r7, #23]
      break;
 8004560:	e00e      	b.n	8004580 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8004562:	6879      	ldr	r1, [r7, #4]
 8004564:	68f8      	ldr	r0, [r7, #12]
 8004566:	f000 fa35 	bl	80049d4 <OC5Config>
 800456a:	4603      	mov	r3, r0
 800456c:	75fb      	strb	r3, [r7, #23]
      break;
 800456e:	e007      	b.n	8004580 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8004570:	6879      	ldr	r1, [r7, #4]
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f000 fa98 	bl	8004aa8 <OC6Config>
 8004578:	4603      	mov	r3, r0
 800457a:	75fb      	strb	r3, [r7, #23]
      break;
 800457c:	e000      	b.n	8004580 <LL_TIM_OC_Init+0xb4>
      break;
 800457e:	bf00      	nop
  }

  return result;
 8004580:	7dfb      	ldrb	r3, [r7, #23]
}
 8004582:	4618      	mov	r0, r3
 8004584:	3718      	adds	r7, #24
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
	...

0800458c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	f023 0201 	bic.w	r2, r3, #1
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a1b      	ldr	r3, [r3, #32]
 80045a6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	699b      	ldr	r3, [r3, #24]
 80045b2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f023 0303 	bic.w	r3, r3, #3
 80045ba:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	6812      	ldr	r2, [r2, #0]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	f023 0202 	bic.w	r2, r3, #2
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	4313      	orrs	r3, r2
 80045da:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	f023 0201 	bic.w	r2, r3, #1
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a24      	ldr	r2, [pc, #144]	; (8004680 <OC1Config+0xf4>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d013      	beq.n	800461a <OC1Config+0x8e>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a23      	ldr	r2, [pc, #140]	; (8004684 <OC1Config+0xf8>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d00f      	beq.n	800461a <OC1Config+0x8e>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a22      	ldr	r2, [pc, #136]	; (8004688 <OC1Config+0xfc>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d00b      	beq.n	800461a <OC1Config+0x8e>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a21      	ldr	r2, [pc, #132]	; (800468c <OC1Config+0x100>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d007      	beq.n	800461a <OC1Config+0x8e>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a20      	ldr	r2, [pc, #128]	; (8004690 <OC1Config+0x104>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d003      	beq.n	800461a <OC1Config+0x8e>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a1f      	ldr	r2, [pc, #124]	; (8004694 <OC1Config+0x108>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d11e      	bne.n	8004658 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f023 0208 	bic.w	r2, r3, #8
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	695b      	ldr	r3, [r3, #20]
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	4313      	orrs	r3, r2
 8004628:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f023 0204 	bic.w	r2, r3, #4
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	4313      	orrs	r3, r2
 8004638:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	699b      	ldr	r3, [r3, #24]
 8004644:	4313      	orrs	r3, r2
 8004646:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	005b      	lsls	r3, r3, #1
 8004654:	4313      	orrs	r3, r2
 8004656:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68fa      	ldr	r2, [r7, #12]
 8004662:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	4619      	mov	r1, r3
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f7ff fe26 	bl	80042bc <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	3718      	adds	r7, #24
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	40012c00 	.word	0x40012c00
 8004684:	40013400 	.word	0x40013400
 8004688:	40014000 	.word	0x40014000
 800468c:	40014400 	.word	0x40014400
 8004690:	40014800 	.word	0x40014800
 8004694:	40015000 	.word	0x40015000

08004698 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	f023 0210 	bic.w	r2, r3, #16
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a1b      	ldr	r3, [r3, #32]
 80046b2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	699b      	ldr	r3, [r3, #24]
 80046be:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	6812      	ldr	r2, [r2, #0]
 80046d6:	0212      	lsls	r2, r2, #8
 80046d8:	4313      	orrs	r3, r2
 80046da:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	f023 0220 	bic.w	r2, r3, #32
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	011b      	lsls	r3, r3, #4
 80046e8:	4313      	orrs	r3, r2
 80046ea:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	f023 0210 	bic.w	r2, r3, #16
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	011b      	lsls	r3, r3, #4
 80046f8:	4313      	orrs	r3, r2
 80046fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a25      	ldr	r2, [pc, #148]	; (8004794 <OC2Config+0xfc>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d013      	beq.n	800472c <OC2Config+0x94>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a24      	ldr	r2, [pc, #144]	; (8004798 <OC2Config+0x100>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d00f      	beq.n	800472c <OC2Config+0x94>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a23      	ldr	r2, [pc, #140]	; (800479c <OC2Config+0x104>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d00b      	beq.n	800472c <OC2Config+0x94>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a22      	ldr	r2, [pc, #136]	; (80047a0 <OC2Config+0x108>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d007      	beq.n	800472c <OC2Config+0x94>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a21      	ldr	r2, [pc, #132]	; (80047a4 <OC2Config+0x10c>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d003      	beq.n	800472c <OC2Config+0x94>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a20      	ldr	r2, [pc, #128]	; (80047a8 <OC2Config+0x110>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d11f      	bne.n	800476c <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	019b      	lsls	r3, r3, #6
 8004738:	4313      	orrs	r3, r2
 800473a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	019b      	lsls	r3, r3, #6
 8004748:	4313      	orrs	r3, r2
 800474a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	699b      	ldr	r3, [r3, #24]
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	4313      	orrs	r3, r2
 800475a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	69db      	ldr	r3, [r3, #28]
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	4313      	orrs	r3, r2
 800476a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	4619      	mov	r1, r3
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f7ff fdaa 	bl	80042d8 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	697a      	ldr	r2, [r7, #20]
 8004788:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3718      	adds	r7, #24
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	40012c00 	.word	0x40012c00
 8004798:	40013400 	.word	0x40013400
 800479c:	40014000 	.word	0x40014000
 80047a0:	40014400 	.word	0x40014400
 80047a4:	40014800 	.word	0x40014800
 80047a8:	40015000 	.word	0x40015000

080047ac <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b086      	sub	sp, #24
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a1b      	ldr	r3, [r3, #32]
 80047ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	69db      	ldr	r3, [r3, #28]
 80047d2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f023 0303 	bic.w	r3, r3, #3
 80047da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047e6:	683a      	ldr	r2, [r7, #0]
 80047e8:	6812      	ldr	r2, [r2, #0]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	691b      	ldr	r3, [r3, #16]
 80047f8:	021b      	lsls	r3, r3, #8
 80047fa:	4313      	orrs	r3, r2
 80047fc:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	021b      	lsls	r3, r3, #8
 800480a:	4313      	orrs	r3, r2
 800480c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a25      	ldr	r2, [pc, #148]	; (80048a8 <OC3Config+0xfc>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d013      	beq.n	800483e <OC3Config+0x92>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a24      	ldr	r2, [pc, #144]	; (80048ac <OC3Config+0x100>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d00f      	beq.n	800483e <OC3Config+0x92>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a23      	ldr	r2, [pc, #140]	; (80048b0 <OC3Config+0x104>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d00b      	beq.n	800483e <OC3Config+0x92>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a22      	ldr	r2, [pc, #136]	; (80048b4 <OC3Config+0x108>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d007      	beq.n	800483e <OC3Config+0x92>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a21      	ldr	r2, [pc, #132]	; (80048b8 <OC3Config+0x10c>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d003      	beq.n	800483e <OC3Config+0x92>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a20      	ldr	r2, [pc, #128]	; (80048bc <OC3Config+0x110>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d11f      	bne.n	800487e <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	695b      	ldr	r3, [r3, #20]
 8004848:	029b      	lsls	r3, r3, #10
 800484a:	4313      	orrs	r3, r2
 800484c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	029b      	lsls	r3, r3, #10
 800485a:	4313      	orrs	r3, r2
 800485c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	699b      	ldr	r3, [r3, #24]
 8004868:	011b      	lsls	r3, r3, #4
 800486a:	4313      	orrs	r3, r2
 800486c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	69db      	ldr	r3, [r3, #28]
 8004878:	015b      	lsls	r3, r3, #5
 800487a:	4313      	orrs	r3, r2
 800487c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	4619      	mov	r1, r3
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f7ff fd2f 	bl	80042f4 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3718      	adds	r7, #24
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	40012c00 	.word	0x40012c00
 80048ac:	40013400 	.word	0x40013400
 80048b0:	40014000 	.word	0x40014000
 80048b4:	40014400 	.word	0x40014400
 80048b8:	40014800 	.word	0x40014800
 80048bc:	40015000 	.word	0x40015000

080048c0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b086      	sub	sp, #24
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a1b      	ldr	r3, [r3, #32]
 80048da:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	69db      	ldr	r3, [r3, #28]
 80048e6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	6812      	ldr	r2, [r2, #0]
 80048fe:	0212      	lsls	r2, r2, #8
 8004900:	4313      	orrs	r3, r2
 8004902:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	031b      	lsls	r3, r3, #12
 8004910:	4313      	orrs	r3, r2
 8004912:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	031b      	lsls	r3, r3, #12
 8004920:	4313      	orrs	r3, r2
 8004922:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a25      	ldr	r2, [pc, #148]	; (80049bc <OC4Config+0xfc>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d013      	beq.n	8004954 <OC4Config+0x94>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a24      	ldr	r2, [pc, #144]	; (80049c0 <OC4Config+0x100>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d00f      	beq.n	8004954 <OC4Config+0x94>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a23      	ldr	r2, [pc, #140]	; (80049c4 <OC4Config+0x104>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d00b      	beq.n	8004954 <OC4Config+0x94>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4a22      	ldr	r2, [pc, #136]	; (80049c8 <OC4Config+0x108>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d007      	beq.n	8004954 <OC4Config+0x94>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4a21      	ldr	r2, [pc, #132]	; (80049cc <OC4Config+0x10c>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d003      	beq.n	8004954 <OC4Config+0x94>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	4a20      	ldr	r2, [pc, #128]	; (80049d0 <OC4Config+0x110>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d11f      	bne.n	8004994 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	039b      	lsls	r3, r3, #14
 8004960:	4313      	orrs	r3, r2
 8004962:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	039b      	lsls	r3, r3, #14
 8004970:	4313      	orrs	r3, r2
 8004972:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	019b      	lsls	r3, r3, #6
 8004980:	4313      	orrs	r3, r2
 8004982:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	69db      	ldr	r3, [r3, #28]
 800498e:	01db      	lsls	r3, r3, #7
 8004990:	4313      	orrs	r3, r2
 8004992:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	4619      	mov	r1, r3
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f7ff fcb2 	bl	8004310 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	697a      	ldr	r2, [r7, #20]
 80049b0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80049b2:	2300      	movs	r3, #0
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3718      	adds	r7, #24
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	40012c00 	.word	0x40012c00
 80049c0:	40013400 	.word	0x40013400
 80049c4:	40014000 	.word	0x40014000
 80049c8:	40014400 	.word	0x40014400
 80049cc:	40014800 	.word	0x40014800
 80049d0:	40015000 	.word	0x40015000

080049d4 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049f4:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a00:	683a      	ldr	r2, [r7, #0]
 8004a02:	6812      	ldr	r2, [r2, #0]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	041b      	lsls	r3, r3, #16
 8004a14:	4313      	orrs	r3, r2
 8004a16:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	041b      	lsls	r3, r3, #16
 8004a24:	4313      	orrs	r3, r2
 8004a26:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a19      	ldr	r2, [pc, #100]	; (8004a90 <OC5Config+0xbc>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d013      	beq.n	8004a58 <OC5Config+0x84>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a18      	ldr	r2, [pc, #96]	; (8004a94 <OC5Config+0xc0>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d00f      	beq.n	8004a58 <OC5Config+0x84>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a17      	ldr	r2, [pc, #92]	; (8004a98 <OC5Config+0xc4>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d00b      	beq.n	8004a58 <OC5Config+0x84>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a16      	ldr	r2, [pc, #88]	; (8004a9c <OC5Config+0xc8>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d007      	beq.n	8004a58 <OC5Config+0x84>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a15      	ldr	r2, [pc, #84]	; (8004aa0 <OC5Config+0xcc>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d003      	beq.n	8004a58 <OC5Config+0x84>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a14      	ldr	r2, [pc, #80]	; (8004aa4 <OC5Config+0xd0>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d109      	bne.n	8004a6c <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	021b      	lsls	r3, r3, #8
 8004a66:	431a      	orrs	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	68ba      	ldr	r2, [r7, #8]
 8004a70:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	4619      	mov	r1, r3
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f7ff fc57 	bl	800432c <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3710      	adds	r7, #16
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	40012c00 	.word	0x40012c00
 8004a94:	40013400 	.word	0x40013400
 8004a98:	40014000 	.word	0x40014000
 8004a9c:	40014400 	.word	0x40014400
 8004aa0:	40014800 	.word	0x40014800
 8004aa4:	40015000 	.word	0x40015000

08004aa8 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ac8:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ad0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ad4:	683a      	ldr	r2, [r7, #0]
 8004ad6:	6812      	ldr	r2, [r2, #0]
 8004ad8:	0212      	lsls	r2, r2, #8
 8004ada:	4313      	orrs	r3, r2
 8004adc:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	051b      	lsls	r3, r3, #20
 8004aea:	4313      	orrs	r3, r2
 8004aec:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	051b      	lsls	r3, r3, #20
 8004afa:	4313      	orrs	r3, r2
 8004afc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a18      	ldr	r2, [pc, #96]	; (8004b64 <OC6Config+0xbc>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d013      	beq.n	8004b2e <OC6Config+0x86>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a17      	ldr	r2, [pc, #92]	; (8004b68 <OC6Config+0xc0>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d00f      	beq.n	8004b2e <OC6Config+0x86>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a16      	ldr	r2, [pc, #88]	; (8004b6c <OC6Config+0xc4>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d00b      	beq.n	8004b2e <OC6Config+0x86>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a15      	ldr	r2, [pc, #84]	; (8004b70 <OC6Config+0xc8>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d007      	beq.n	8004b2e <OC6Config+0x86>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a14      	ldr	r2, [pc, #80]	; (8004b74 <OC6Config+0xcc>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d003      	beq.n	8004b2e <OC6Config+0x86>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a13      	ldr	r2, [pc, #76]	; (8004b78 <OC6Config+0xd0>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d109      	bne.n	8004b42 <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	029b      	lsls	r3, r3, #10
 8004b3c:	431a      	orrs	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	68ba      	ldr	r2, [r7, #8]
 8004b46:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f7ff fbfc 	bl	800434c <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004b5a:	2300      	movs	r3, #0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	40012c00 	.word	0x40012c00
 8004b68:	40013400 	.word	0x40013400
 8004b6c:	40014000 	.word	0x40014000
 8004b70:	40014400 	.word	0x40014400
 8004b74:	40014800 	.word	0x40014800
 8004b78:	40015000 	.word	0x40015000

08004b7c <LL_USART_IsEnabled>:
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d101      	bne.n	8004b94 <LL_USART_IsEnabled+0x18>
 8004b90:	2301      	movs	r3, #1
 8004b92:	e000      	b.n	8004b96 <LL_USART_IsEnabled+0x1a>
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	370c      	adds	r7, #12
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr

08004ba2 <LL_USART_SetPrescaler>:
{
 8004ba2:	b480      	push	{r7}
 8004ba4:	b083      	sub	sp, #12
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	6078      	str	r0, [r7, #4]
 8004baa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb0:	f023 030f 	bic.w	r3, r3, #15
 8004bb4:	683a      	ldr	r2, [r7, #0]
 8004bb6:	b292      	uxth	r2, r2
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004bbe:	bf00      	nop
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr

08004bca <LL_USART_SetStopBitsLength>:
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b083      	sub	sp, #12
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
 8004bd2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	431a      	orrs	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	605a      	str	r2, [r3, #4]
}
 8004be4:	bf00      	nop
 8004be6:	370c      	adds	r7, #12
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr

08004bf0 <LL_USART_SetHWFlowCtrl>:
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	431a      	orrs	r2, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	609a      	str	r2, [r3, #8]
}
 8004c0a:	bf00      	nop
 8004c0c:	370c      	adds	r7, #12
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
	...

08004c18 <LL_USART_SetBaudRate>:
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b087      	sub	sp, #28
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
 8004c24:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2b0b      	cmp	r3, #11
 8004c2a:	d83c      	bhi.n	8004ca6 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8004c2c:	6a3b      	ldr	r3, [r7, #32]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d039      	beq.n	8004ca6 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c38:	d122      	bne.n	8004c80 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	461a      	mov	r2, r3
 8004c40:	4b1c      	ldr	r3, [pc, #112]	; (8004cb4 <LL_USART_SetBaudRate+0x9c>)
 8004c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c4c:	005a      	lsls	r2, r3, #1
 8004c4e:	6a3b      	ldr	r3, [r7, #32]
 8004c50:	085b      	lsrs	r3, r3, #1
 8004c52:	441a      	add	r2, r3
 8004c54:	6a3b      	ldr	r3, [r7, #32]
 8004c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8004c64:	4013      	ands	r3, r2
 8004c66:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	085b      	lsrs	r3, r3, #1
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	f003 0307 	and.w	r3, r3, #7
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	60da      	str	r2, [r3, #12]
}
 8004c7e:	e012      	b.n	8004ca6 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	461a      	mov	r2, r3
 8004c86:	4b0b      	ldr	r3, [pc, #44]	; (8004cb4 <LL_USART_SetBaudRate+0x9c>)
 8004c88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c92:	6a3b      	ldr	r3, [r7, #32]
 8004c94:	085b      	lsrs	r3, r3, #1
 8004c96:	441a      	add	r2, r3
 8004c98:	6a3b      	ldr	r3, [r7, #32]
 8004c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	60da      	str	r2, [r3, #12]
}
 8004ca6:	bf00      	nop
 8004ca8:	371c      	adds	r7, #28
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	08007ee0 	.word	0x08007ee0

08004cb8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b086      	sub	sp, #24
 8004cbc:	af02      	add	r7, sp, #8
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f7ff ff56 	bl	8004b7c <LL_USART_IsEnabled>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d165      	bne.n	8004da2 <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	4b34      	ldr	r3, [pc, #208]	; (8004dac <LL_USART_Init+0xf4>)
 8004cdc:	4013      	ands	r3, r2
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	6891      	ldr	r1, [r2, #8]
 8004ce2:	683a      	ldr	r2, [r7, #0]
 8004ce4:	6912      	ldr	r2, [r2, #16]
 8004ce6:	4311      	orrs	r1, r2
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	6952      	ldr	r2, [r2, #20]
 8004cec:	4311      	orrs	r1, r2
 8004cee:	683a      	ldr	r2, [r7, #0]
 8004cf0:	69d2      	ldr	r2, [r2, #28]
 8004cf2:	430a      	orrs	r2, r1
 8004cf4:	431a      	orrs	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	4619      	mov	r1, r3
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f7ff ff62 	bl	8004bca <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	699b      	ldr	r3, [r3, #24]
 8004d0a:	4619      	mov	r1, r3
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f7ff ff6f 	bl	8004bf0 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a26      	ldr	r2, [pc, #152]	; (8004db0 <LL_USART_Init+0xf8>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d104      	bne.n	8004d24 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8004d1a:	2003      	movs	r0, #3
 8004d1c:	f7ff f8b6 	bl	8003e8c <LL_RCC_GetUSARTClockFreq>
 8004d20:	60b8      	str	r0, [r7, #8]
 8004d22:	e023      	b.n	8004d6c <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a23      	ldr	r2, [pc, #140]	; (8004db4 <LL_USART_Init+0xfc>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d104      	bne.n	8004d36 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8004d2c:	200c      	movs	r0, #12
 8004d2e:	f7ff f8ad 	bl	8003e8c <LL_RCC_GetUSARTClockFreq>
 8004d32:	60b8      	str	r0, [r7, #8]
 8004d34:	e01a      	b.n	8004d6c <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a1f      	ldr	r2, [pc, #124]	; (8004db8 <LL_USART_Init+0x100>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d104      	bne.n	8004d48 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8004d3e:	2030      	movs	r0, #48	; 0x30
 8004d40:	f7ff f8a4 	bl	8003e8c <LL_RCC_GetUSARTClockFreq>
 8004d44:	60b8      	str	r0, [r7, #8]
 8004d46:	e011      	b.n	8004d6c <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a1c      	ldr	r2, [pc, #112]	; (8004dbc <LL_USART_Init+0x104>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d104      	bne.n	8004d5a <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8004d50:	20c0      	movs	r0, #192	; 0xc0
 8004d52:	f7ff f961 	bl	8004018 <LL_RCC_GetUARTClockFreq>
 8004d56:	60b8      	str	r0, [r7, #8]
 8004d58:	e008      	b.n	8004d6c <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a18      	ldr	r2, [pc, #96]	; (8004dc0 <LL_USART_Init+0x108>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d104      	bne.n	8004d6c <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8004d62:	f44f 7040 	mov.w	r0, #768	; 0x300
 8004d66:	f7ff f957 	bl	8004018 <LL_RCC_GetUARTClockFreq>
 8004d6a:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d011      	beq.n	8004d96 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d00d      	beq.n	8004d96 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	69d9      	ldr	r1, [r3, #28]
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	9300      	str	r3, [sp, #0]
 8004d8c:	460b      	mov	r3, r1
 8004d8e:	68b9      	ldr	r1, [r7, #8]
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f7ff ff41 	bl	8004c18 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f7ff ff00 	bl	8004ba2 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8004da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3710      	adds	r7, #16
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	efff69f3 	.word	0xefff69f3
 8004db0:	40013800 	.word	0x40013800
 8004db4:	40004400 	.word	0x40004400
 8004db8:	40004800 	.word	0x40004800
 8004dbc:	40004c00 	.word	0x40004c00
 8004dc0:	40005000 	.word	0x40005000

08004dc4 <LL_GPIO_IsOutputPinSet>:
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	695a      	ldr	r2, [r3, #20]
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	683a      	ldr	r2, [r7, #0]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d101      	bne.n	8004de0 <LL_GPIO_IsOutputPinSet+0x1c>
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e000      	b.n	8004de2 <LL_GPIO_IsOutputPinSet+0x1e>
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr

08004dee <LL_GPIO_SetOutputPin>:
{
 8004dee:	b480      	push	{r7}
 8004df0:	b083      	sub	sp, #12
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
 8004df6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	683a      	ldr	r2, [r7, #0]
 8004dfc:	619a      	str	r2, [r3, #24]
}
 8004dfe:	bf00      	nop
 8004e00:	370c      	adds	r7, #12
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr

08004e0a <LL_GPIO_ResetOutputPin>:
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	b083      	sub	sp, #12
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	6078      	str	r0, [r7, #4]
 8004e12:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	683a      	ldr	r2, [r7, #0]
 8004e18:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004e1a:	bf00      	nop
 8004e1c:	370c      	adds	r7, #12
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr

08004e26 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8004e26:	b480      	push	{r7}
 8004e28:	b085      	sub	sp, #20
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
 8004e2e:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	695b      	ldr	r3, [r3, #20]
 8004e34:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	041a      	lsls	r2, r3, #16
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	43d9      	mvns	r1, r3
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	400b      	ands	r3, r1
 8004e46:	431a      	orrs	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	619a      	str	r2, [r3, #24]
}
 8004e4c:	bf00      	nop
 8004e4e:	3714      	adds	r7, #20
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <LED_init>:


// Funkcija LED_init() poskrbi, da se pravilno inicializira LED_group_handle_t struktura.
// Poskrbi tudi, da se doloƒçi zaƒçetno stanje LEDic.
void LED_init(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knji≈ænice.
		// Spodaj imate primer za inicializacijo LEDice LED0.


		// LEDice na portu F
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8004e5c:	4b1a      	ldr	r3, [pc, #104]	; (8004ec8 <LED_init+0x70>)
 8004e5e:	2204      	movs	r2, #4
 8004e60:	605a      	str	r2, [r3, #4]
		LED_group.LEDs[LED0].port = GPIOF;
 8004e62:	4b19      	ldr	r3, [pc, #100]	; (8004ec8 <LED_init+0x70>)
 8004e64:	4a19      	ldr	r2, [pc, #100]	; (8004ecc <LED_init+0x74>)
 8004e66:	601a      	str	r2, [r3, #0]

		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 8004e68:	4b17      	ldr	r3, [pc, #92]	; (8004ec8 <LED_init+0x70>)
 8004e6a:	2208      	movs	r2, #8
 8004e6c:	60da      	str	r2, [r3, #12]
		LED_group.LEDs[LED1].port = GPIOF;
 8004e6e:	4b16      	ldr	r3, [pc, #88]	; (8004ec8 <LED_init+0x70>)
 8004e70:	4a16      	ldr	r2, [pc, #88]	; (8004ecc <LED_init+0x74>)
 8004e72:	609a      	str	r2, [r3, #8]

		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 8004e74:	4b14      	ldr	r3, [pc, #80]	; (8004ec8 <LED_init+0x70>)
 8004e76:	2210      	movs	r2, #16
 8004e78:	615a      	str	r2, [r3, #20]
		LED_group.LEDs[LED2].port = GPIOF;
 8004e7a:	4b13      	ldr	r3, [pc, #76]	; (8004ec8 <LED_init+0x70>)
 8004e7c:	4a13      	ldr	r2, [pc, #76]	; (8004ecc <LED_init+0x74>)
 8004e7e:	611a      	str	r2, [r3, #16]

		LED_group.LEDs[LED3].pin = LL_GPIO_PIN_5;
 8004e80:	4b11      	ldr	r3, [pc, #68]	; (8004ec8 <LED_init+0x70>)
 8004e82:	2220      	movs	r2, #32
 8004e84:	61da      	str	r2, [r3, #28]
		LED_group.LEDs[LED3].port = GPIOF;
 8004e86:	4b10      	ldr	r3, [pc, #64]	; (8004ec8 <LED_init+0x70>)
 8004e88:	4a10      	ldr	r2, [pc, #64]	; (8004ecc <LED_init+0x74>)
 8004e8a:	619a      	str	r2, [r3, #24]
	//-----------------------------------------------------------
		// LEDice na portu C
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8004e8c:	4b0e      	ldr	r3, [pc, #56]	; (8004ec8 <LED_init+0x70>)
 8004e8e:	2201      	movs	r2, #1
 8004e90:	625a      	str	r2, [r3, #36]	; 0x24
		LED_group.LEDs[LED4].port = GPIOC;
 8004e92:	4b0d      	ldr	r3, [pc, #52]	; (8004ec8 <LED_init+0x70>)
 8004e94:	4a0e      	ldr	r2, [pc, #56]	; (8004ed0 <LED_init+0x78>)
 8004e96:	621a      	str	r2, [r3, #32]

		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8004e98:	4b0b      	ldr	r3, [pc, #44]	; (8004ec8 <LED_init+0x70>)
 8004e9a:	2202      	movs	r2, #2
 8004e9c:	62da      	str	r2, [r3, #44]	; 0x2c
		LED_group.LEDs[LED5].port = GPIOC;
 8004e9e:	4b0a      	ldr	r3, [pc, #40]	; (8004ec8 <LED_init+0x70>)
 8004ea0:	4a0b      	ldr	r2, [pc, #44]	; (8004ed0 <LED_init+0x78>)
 8004ea2:	629a      	str	r2, [r3, #40]	; 0x28

		LED_group.LEDs[LED6].pin = LL_GPIO_PIN_2;
 8004ea4:	4b08      	ldr	r3, [pc, #32]	; (8004ec8 <LED_init+0x70>)
 8004ea6:	2204      	movs	r2, #4
 8004ea8:	635a      	str	r2, [r3, #52]	; 0x34
		LED_group.LEDs[LED6].port = GPIOC;
 8004eaa:	4b07      	ldr	r3, [pc, #28]	; (8004ec8 <LED_init+0x70>)
 8004eac:	4a08      	ldr	r2, [pc, #32]	; (8004ed0 <LED_init+0x78>)
 8004eae:	631a      	str	r2, [r3, #48]	; 0x30

		LED_group.LEDs[LED7].pin = LL_GPIO_PIN_3;
 8004eb0:	4b05      	ldr	r3, [pc, #20]	; (8004ec8 <LED_init+0x70>)
 8004eb2:	2208      	movs	r2, #8
 8004eb4:	63da      	str	r2, [r3, #60]	; 0x3c
		LED_group.LEDs[LED7].port = GPIOC;
 8004eb6:	4b04      	ldr	r3, [pc, #16]	; (8004ec8 <LED_init+0x70>)
 8004eb8:	4a05      	ldr	r2, [pc, #20]	; (8004ed0 <LED_init+0x78>)
 8004eba:	639a      	str	r2, [r3, #56]	; 0x38

	// 2. Nastavite zaƒçetno stanje LEDic (t.i. privzeto stanje (angl. default state)).

		// Na zaƒçetku po inicializaciji ≈æelimo imeti vse LEDice ugasnjene.
		// Uporabi se lahko kar LEDs_write() funkcijo.
		LEDs_write(0x00);
 8004ebc:	2000      	movs	r0, #0
 8004ebe:	f000 f8ad 	bl	800501c <LEDs_write>

}
 8004ec2:	bf00      	nop
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	20000164 	.word	0x20000164
 8004ecc:	48001400 	.word	0x48001400
 8004ed0:	48000800 	.word	0x48000800

08004ed4 <LED_on>:

// Funkcija LED_on() pri≈æge tisto LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama na≈°tevnega tipa LEDs_enum_t.
void LED_on(LEDs_enum_t LEDn)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b082      	sub	sp, #8
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	4603      	mov	r3, r0
 8004edc:	71fb      	strb	r3, [r7, #7]
	// Za pri≈æig LEDice uporabimo sledeƒço nizko-nivojsko LL funkcijo:
	//
	//		void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
	//
	LL_GPIO_SetOutputPin(LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 8004ede:	79fb      	ldrb	r3, [r7, #7]
 8004ee0:	4a07      	ldr	r2, [pc, #28]	; (8004f00 <LED_on+0x2c>)
 8004ee2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8004ee6:	79fb      	ldrb	r3, [r7, #7]
 8004ee8:	4905      	ldr	r1, [pc, #20]	; (8004f00 <LED_on+0x2c>)
 8004eea:	00db      	lsls	r3, r3, #3
 8004eec:	440b      	add	r3, r1
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	4610      	mov	r0, r2
 8004ef4:	f7ff ff7b 	bl	8004dee <LL_GPIO_SetOutputPin>
	// zamenjate z npr. LED3 iz seznama na≈°tevnega tipa; in tako boste s klicem zgornje
	// funkcijo postavili na visoko stanje prav tisti digitalni izhod, ki pripada
	// portu in pinu LEDice LED3.


}
 8004ef8:	bf00      	nop
 8004efa:	3708      	adds	r7, #8
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	20000164 	.word	0x20000164

08004f04 <LED_off>:

// Funkcija LED_on() ugasne tisto LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama na≈°tevnega tipa LEDs_enum_t.
void LED_off(LEDs_enum_t LEDn)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin( LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 8004f0e:	79fb      	ldrb	r3, [r7, #7]
 8004f10:	4a07      	ldr	r2, [pc, #28]	; (8004f30 <LED_off+0x2c>)
 8004f12:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8004f16:	79fb      	ldrb	r3, [r7, #7]
 8004f18:	4905      	ldr	r1, [pc, #20]	; (8004f30 <LED_off+0x2c>)
 8004f1a:	00db      	lsls	r3, r3, #3
 8004f1c:	440b      	add	r3, r1
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	4619      	mov	r1, r3
 8004f22:	4610      	mov	r0, r2
 8004f24:	f7ff ff71 	bl	8004e0a <LL_GPIO_ResetOutputPin>
}
 8004f28:	bf00      	nop
 8004f2a:	3708      	adds	r7, #8
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	20000164 	.word	0x20000164

08004f34 <LED_toggle>:

// Funkcija LED_toggle() invertira stanje tiste LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama na≈°tevnega tipa LEDs_enum_t.
void LED_toggle( LEDs_enum_t LEDn )
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_TogglePin( LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 8004f3e:	79fb      	ldrb	r3, [r7, #7]
 8004f40:	4a07      	ldr	r2, [pc, #28]	; (8004f60 <LED_toggle+0x2c>)
 8004f42:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8004f46:	79fb      	ldrb	r3, [r7, #7]
 8004f48:	4905      	ldr	r1, [pc, #20]	; (8004f60 <LED_toggle+0x2c>)
 8004f4a:	00db      	lsls	r3, r3, #3
 8004f4c:	440b      	add	r3, r1
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	4619      	mov	r1, r3
 8004f52:	4610      	mov	r0, r2
 8004f54:	f7ff ff67 	bl	8004e26 <LL_GPIO_TogglePin>
}
 8004f58:	bf00      	nop
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	20000164 	.word	0x20000164

08004f64 <LEDs_on>:
// S funkcijo "LEDs_on()" pri≈ægemo le tiste LEDice v LED skupini, ki jih doloƒça vhodni argument
// bitna maska "LED_bitmask": ƒçe je postavljen i-ti bit maske "LED_bitmask", potem pri≈ægemo i-to
// LEDico v skupini; sicer ne spreminjamo stanja LEDice. Pri tem se upo≈°teva enak vrstni red LEDic,
// kot je bil definiran v na≈°tevnem tipu LEDs_enum_t.
void LEDs_on(uint8_t LED_bitmask)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	71fb      	strb	r3, [r7, #7]

	// Pomo≈æna bitna maska, s katero bomo "brali" vrednosti posameznih bitov
	// vhodnega argumenta "LED_bitmask" od LSB bita proti MSB bitu.
	uint8_t bitmask = 0x01;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8004f72:	2300      	movs	r3, #0
 8004f74:	73bb      	strb	r3, [r7, #14]
 8004f76:	e018      	b.n	8004faa <LEDs_on+0x46>
	{
		// S pomoƒçjo pomo≈æne maske "bitmask" preberemo stanje i-tega bita v vhodnem argumentu "LED_bitmask".
		if ( LED_bitmask & bitmask )
 8004f78:	79fa      	ldrb	r2, [r7, #7]
 8004f7a:	7bfb      	ldrb	r3, [r7, #15]
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00c      	beq.n	8004f9e <LEDs_on+0x3a>
		{
			// In ƒçe je i-ti bit v vhodnem argumentu "LED_bitmask" postavljen, pri≈ægemo i-to LEDico.
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004f84:	7bbb      	ldrb	r3, [r7, #14]
 8004f86:	4a0d      	ldr	r2, [pc, #52]	; (8004fbc <LEDs_on+0x58>)
 8004f88:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8004f8c:	7bbb      	ldrb	r3, [r7, #14]
 8004f8e:	490b      	ldr	r1, [pc, #44]	; (8004fbc <LEDs_on+0x58>)
 8004f90:	00db      	lsls	r3, r3, #3
 8004f92:	440b      	add	r3, r1
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	4619      	mov	r1, r3
 8004f98:	4610      	mov	r0, r2
 8004f9a:	f7ff ff28 	bl	8004dee <LL_GPIO_SetOutputPin>
		}

		// In nato si pripravimo novo pomo≈æno bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 8004f9e:	7bfb      	ldrb	r3, [r7, #15]
 8004fa0:	005b      	lsls	r3, r3, #1
 8004fa2:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8004fa4:	7bbb      	ldrb	r3, [r7, #14]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	73bb      	strb	r3, [r7, #14]
 8004faa:	7bbb      	ldrb	r3, [r7, #14]
 8004fac:	2b07      	cmp	r3, #7
 8004fae:	d9e3      	bls.n	8004f78 <LEDs_on+0x14>
	}
}
 8004fb0:	bf00      	nop
 8004fb2:	bf00      	nop
 8004fb4:	3710      	adds	r7, #16
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	20000164 	.word	0x20000164

08004fc0 <LEDs_off>:
// S funkcijo "LEDs_off()" uga≈°amo le tiste LEDice v LED skupini, ki jih doloƒça vhodni argument
// bitna maska "LED_bitmask": ƒçe je postavljen i-ti bit maske "LED_bitmask", potem ugasnemo i-to
// LEDico v skupini; sicer ne spreminjamo stanja LEDice. Pri tem se upo≈°teva enak vrstni red LEDic,
// kot je bil definiran v na≈°tevnem tipu LEDs_enum_t.
void LEDs_off(uint8_t LED_bitmask)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8004fce:	2300      	movs	r3, #0
 8004fd0:	73bb      	strb	r3, [r7, #14]
 8004fd2:	e018      	b.n	8005006 <LEDs_off+0x46>
		{
			// S pomoƒçjo pomo≈æne maske "bitmask" preberemo stanje i-tega bita v vhodnem argumentu "LED_bitmask".
			if ( LED_bitmask & bitmask )
 8004fd4:	79fa      	ldrb	r2, [r7, #7]
 8004fd6:	7bfb      	ldrb	r3, [r7, #15]
 8004fd8:	4013      	ands	r3, r2
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00c      	beq.n	8004ffa <LEDs_off+0x3a>
			{
				// In ƒçe je i-ti bit v vhodnem argumentu "LED_bitmask" postavljen, pri≈ægemo i-to LEDico.
				LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004fe0:	7bbb      	ldrb	r3, [r7, #14]
 8004fe2:	4a0d      	ldr	r2, [pc, #52]	; (8005018 <LEDs_off+0x58>)
 8004fe4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8004fe8:	7bbb      	ldrb	r3, [r7, #14]
 8004fea:	490b      	ldr	r1, [pc, #44]	; (8005018 <LEDs_off+0x58>)
 8004fec:	00db      	lsls	r3, r3, #3
 8004fee:	440b      	add	r3, r1
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	4610      	mov	r0, r2
 8004ff6:	f7ff ff08 	bl	8004e0a <LL_GPIO_ResetOutputPin>
			}

			// In nato si pripravimo novo pomo≈æno bitno masko za branje naslednjega bita v vhodnem argumentu.
			bitmask <<= 1;
 8004ffa:	7bfb      	ldrb	r3, [r7, #15]
 8004ffc:	005b      	lsls	r3, r3, #1
 8004ffe:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8005000:	7bbb      	ldrb	r3, [r7, #14]
 8005002:	3301      	adds	r3, #1
 8005004:	73bb      	strb	r3, [r7, #14]
 8005006:	7bbb      	ldrb	r3, [r7, #14]
 8005008:	2b07      	cmp	r3, #7
 800500a:	d9e3      	bls.n	8004fd4 <LEDs_off+0x14>




	// DOPOLNI. Re≈°i se na enak naƒçin kot LEDs_on().
}
 800500c:	bf00      	nop
 800500e:	bf00      	nop
 8005010:	3710      	adds	r7, #16
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop
 8005018:	20000164 	.word	0x20000164

0800501c <LEDs_write>:
// V primeru funkcije LEDs_write() pa vrednost vhodnega argumenta "value"
// neposredno doloƒça, katere LEDice v LED skupini bodo pri≈ægane ter katere
// ugasnjene po ideji: ƒçe postavljen i-ti bit vrednosti "value", potem naj
// bo pri≈ægana i-ta LEDica; sicer naj bo ugasnjena.
void LEDs_write(uint8_t value)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	4603      	mov	r3, r0
 8005024:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 8005026:	2301      	movs	r3, #1
 8005028:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 800502a:	2300      	movs	r3, #0
 800502c:	73bb      	strb	r3, [r7, #14]
 800502e:	e014      	b.n	800505a <LEDs_write+0x3e>
	{
		// Preveri vrednost i-tega bita vhodnega argumenta "value".
		if (value & bitmask)
 8005030:	79fa      	ldrb	r2, [r7, #7]
 8005032:	7bfb      	ldrb	r3, [r7, #15]
 8005034:	4013      	ands	r3, r2
 8005036:	b2db      	uxtb	r3, r3
 8005038:	2b00      	cmp	r3, #0
 800503a:	d004      	beq.n	8005046 <LEDs_write+0x2a>
		{
			// ƒåe je i-ti bit enak 1, potem naj se pri≈æge i-ta LEDica, pri ƒçemer se pa
			// upo≈°teva vrstni red LEDic, kot je bil definiran v na≈°tevnem tipu LEDs_enum_t;

			LED_on(i);
 800503c:	7bbb      	ldrb	r3, [r7, #14]
 800503e:	4618      	mov	r0, r3
 8005040:	f7ff ff48 	bl	8004ed4 <LED_on>
 8005044:	e003      	b.n	800504e <LEDs_write+0x32>
		}
		else
		{
			// sicer pa naj se i-ta LEDica ugasne.

			LED_off(i);
 8005046:	7bbb      	ldrb	r3, [r7, #14]
 8005048:	4618      	mov	r0, r3
 800504a:	f7ff ff5b 	bl	8004f04 <LED_off>

		}


		// In nato si pripravimo novo pomo≈æno bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 800504e:	7bfb      	ldrb	r3, [r7, #15]
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8005054:	7bbb      	ldrb	r3, [r7, #14]
 8005056:	3301      	adds	r3, #1
 8005058:	73bb      	strb	r3, [r7, #14]
 800505a:	7bbb      	ldrb	r3, [r7, #14]
 800505c:	2b07      	cmp	r3, #7
 800505e:	d9e7      	bls.n	8005030 <LEDs_write+0x14>
	}
}
 8005060:	bf00      	nop
 8005062:	bf00      	nop
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
	...

0800506c <LEDs_read>:


// Funkcija LEDs_read() vrne 8-bitno vrednost, kjer i-ti bit odra≈æa stanje
// i-te LEDice v LED skupini.
uint8_t LEDs_read(void)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
	uint8_t value = 0;
 8005072:	2300      	movs	r3, #0
 8005074:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 8005076:	2301      	movs	r3, #1
 8005078:	71bb      	strb	r3, [r7, #6]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 800507a:	2300      	movs	r3, #0
 800507c:	717b      	strb	r3, [r7, #5]
 800507e:	e019      	b.n	80050b4 <LEDs_read+0x48>
	{
		if ( LL_GPIO_IsOutputPinSet( LED_group.LEDs[i].port, LED_group.LEDs[i].pin ) )
 8005080:	797b      	ldrb	r3, [r7, #5]
 8005082:	4a10      	ldr	r2, [pc, #64]	; (80050c4 <LEDs_read+0x58>)
 8005084:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8005088:	797b      	ldrb	r3, [r7, #5]
 800508a:	490e      	ldr	r1, [pc, #56]	; (80050c4 <LEDs_read+0x58>)
 800508c:	00db      	lsls	r3, r3, #3
 800508e:	440b      	add	r3, r1
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	4619      	mov	r1, r3
 8005094:	4610      	mov	r0, r2
 8005096:	f7ff fe95 	bl	8004dc4 <LL_GPIO_IsOutputPinSet>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d003      	beq.n	80050a8 <LEDs_read+0x3c>
			value |= bitmask;
 80050a0:	79fa      	ldrb	r2, [r7, #7]
 80050a2:	79bb      	ldrb	r3, [r7, #6]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	71fb      	strb	r3, [r7, #7]

		bitmask <<= 1;
 80050a8:	79bb      	ldrb	r3, [r7, #6]
 80050aa:	005b      	lsls	r3, r3, #1
 80050ac:	71bb      	strb	r3, [r7, #6]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 80050ae:	797b      	ldrb	r3, [r7, #5]
 80050b0:	3301      	adds	r3, #1
 80050b2:	717b      	strb	r3, [r7, #5]
 80050b4:	797b      	ldrb	r3, [r7, #5]
 80050b6:	2b07      	cmp	r3, #7
 80050b8:	d9e2      	bls.n	8005080 <LEDs_read+0x14>
	}

	return value;
 80050ba:	79fb      	ldrb	r3, [r7, #7]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3708      	adds	r7, #8
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	20000164 	.word	0x20000164

080050c8 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	69db      	ldr	r3, [r3, #28]
 80050d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050d8:	2b80      	cmp	r3, #128	; 0x80
 80050da:	d101      	bne.n	80050e0 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 80050dc:	2301      	movs	r3, #1
 80050de:	e000      	b.n	80050e2 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	370c      	adds	r7, #12
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr

080050ee <LL_USART_EnableIT_RXNE_RXFNE>:
{
 80050ee:	b480      	push	{r7}
 80050f0:	b089      	sub	sp, #36	; 0x24
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	e853 3f00 	ldrex	r3, [r3]
 8005100:	60bb      	str	r3, [r7, #8]
   return(result);
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	f043 0320 	orr.w	r3, r3, #32
 8005108:	61fb      	str	r3, [r7, #28]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	69fa      	ldr	r2, [r7, #28]
 800510e:	61ba      	str	r2, [r7, #24]
 8005110:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005112:	6979      	ldr	r1, [r7, #20]
 8005114:	69ba      	ldr	r2, [r7, #24]
 8005116:	e841 2300 	strex	r3, r2, [r1]
 800511a:	613b      	str	r3, [r7, #16]
   return(result);
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d1e9      	bne.n	80050f6 <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 8005122:	bf00      	nop
 8005124:	bf00      	nop
 8005126:	3724      	adds	r7, #36	; 0x24
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <LL_USART_DisableIT_TXE_TXFNF>:
{
 8005130:	b480      	push	{r7}
 8005132:	b089      	sub	sp, #36	; 0x24
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	e853 3f00 	ldrex	r3, [r3]
 8005142:	60bb      	str	r3, [r7, #8]
   return(result);
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800514a:	61fb      	str	r3, [r7, #28]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	69fa      	ldr	r2, [r7, #28]
 8005150:	61ba      	str	r2, [r7, #24]
 8005152:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005154:	6979      	ldr	r1, [r7, #20]
 8005156:	69ba      	ldr	r2, [r7, #24]
 8005158:	e841 2300 	strex	r3, r2, [r1]
 800515c:	613b      	str	r3, [r7, #16]
   return(result);
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d1e9      	bne.n	8005138 <LL_USART_DisableIT_TXE_TXFNF+0x8>
}
 8005164:	bf00      	nop
 8005166:	bf00      	nop
 8005168:	3724      	adds	r7, #36	; 0x24
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8005172:	b480      	push	{r7}
 8005174:	b083      	sub	sp, #12
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517e:	b2db      	uxtb	r3, r3
}
 8005180:	4618      	mov	r0, r3
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	460b      	mov	r3, r1
 8005196:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8005198:	78fa      	ldrb	r2, [r7, #3]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800519e:	bf00      	nop
 80051a0:	370c      	adds	r7, #12
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr
	...

080051ac <SCI_init>:


// Funkcija SCI_init() poskrbi za inicializacijo SCI "handle" strukture SCI
// in modificira dol≈æino medpomnilnika printf() funkcije.
void SCI_init(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	af00      	add	r7, sp, #0

		// USART vmesnik specificiramo s pred-definiranim makrojem iz LL knji≈ænice, podobno kot
		// smo to storili za specifikacijo GPIO porta v prej≈°njih vajah.

			// DOPOLNI done
	SCI.USARTx = USART3;
 80051b0:	4b0e      	ldr	r3, [pc, #56]	; (80051ec <SCI_init+0x40>)
 80051b2:	4a0f      	ldr	r2, [pc, #60]	; (80051f0 <SCI_init+0x44>)
 80051b4:	601a      	str	r2, [r3, #0]
		// standardni izhod "stdout" s pomoƒçjo printf() funkcije,
		// bomo nastavili na 0. Na ta naƒçin dose≈æemo najbolj≈°o odzivnost
		// printf() funkcije, saj se tako ne ƒçaka, da se medpomnilnik napolne,
		// preden se po≈°lje sporoƒçilo. Sporoƒçila bodo tako poslana takoj, ko se
		// prejme vsaj en znak.
		setvbuf(stdout, NULL, _IONBF, 0);
 80051b6:	4b0f      	ldr	r3, [pc, #60]	; (80051f4 <SCI_init+0x48>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	6898      	ldr	r0, [r3, #8]
 80051bc:	2300      	movs	r3, #0
 80051be:	2202      	movs	r2, #2
 80051c0:	2100      	movs	r1, #0
 80051c2:	f001 fe07 	bl	8006dd4 <setvbuf>

		// ----- Dodati je potrebno ≈°e dva koraka v inizializaciji:


			// 3. Inicializacija SCI medpomnilnikov  (RX and TX)
				BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);	// RX SCI medpomnilnik
 80051c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051ca:	490b      	ldr	r1, [pc, #44]	; (80051f8 <SCI_init+0x4c>)
 80051cc:	480b      	ldr	r0, [pc, #44]	; (80051fc <SCI_init+0x50>)
 80051ce:	f000 f98a 	bl	80054e6 <BUF_init>
				BUF_init( &SCI_TX_buf_handle, SCI_TX_buffer, SCI_TX_BUF_LEN);	// TX SCI medpomnilnik
 80051d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051d6:	490a      	ldr	r1, [pc, #40]	; (8005200 <SCI_init+0x54>)
 80051d8:	480a      	ldr	r0, [pc, #40]	; (8005204 <SCI_init+0x58>)
 80051da:	f000 f984 	bl	80054e6 <BUF_init>
				// prekinitve ob sprejemu novega podatka presko USART enote, s katero
				// implementiramo SCI vmesnik. Uporabimo seveda primerno LL funkcijo,
				// ki omogoƒçi prekinitve ob postavitvi RXNE zastavice.

					// DOPOLNI
				LL_USART_EnableIT_RXNE_RXFNE(SCI.USARTx);
 80051de:	4b03      	ldr	r3, [pc, #12]	; (80051ec <SCI_init+0x40>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4618      	mov	r0, r3
 80051e4:	f7ff ff83 	bl	80050ee <LL_USART_EnableIT_RXNE_RXFNE>
				// ko ≈æe imamo pripravljen sprejemni RX medpomnilnik, kamor se bodo ob
				// prekinitvah shranjevali novoprejeti podatki.



}
 80051e8:	bf00      	nop
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	200005d4 	.word	0x200005d4
 80051f0:	40004800 	.word	0x40004800
 80051f4:	2000001c 	.word	0x2000001c
 80051f8:	200001a4 	.word	0x200001a4
 80051fc:	200003a4 	.word	0x200003a4
 8005200:	200003bc 	.word	0x200003bc
 8005204:	200005bc 	.word	0x200005bc

08005208 <SCI_send_byte>:

// Funkcija SCI_send_byte() po≈°lje en sam BAJT preko SCI vmesnika (uporabno, kadar po≈°iljamo binarne podatke).
// Ker SCI vmesnik implementiramo z USART vmesnikom, je potrebno pravzaprav bajt podatkov poslati z oddajnikom USART enote.
// Pri tem si pomagamo z LL funkcijo.
void SCI_send_byte(uint8_t data)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0
 800520e:	4603      	mov	r3, r0
 8005210:	71fb      	strb	r3, [r7, #7]
	// S ƒçakanjem v zanki zagotovimo, da lahko USART oddajnik sprejme nov bajt v oddajni register.
	// Za ugotavljanje, ali je ≈æe mogoƒçe pisati v oddajni register USART vmesnika, uporabimo ustrezno
	// nizko-nivojsko LL funkcijo za delo z USART-om.

		//	DOPOLNI done
	while(! LL_USART_IsActiveFlag_TXE_TXFNF(SCI.USARTx) );
 8005212:	bf00      	nop
 8005214:	4b09      	ldr	r3, [pc, #36]	; (800523c <SCI_send_byte+0x34>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4618      	mov	r0, r3
 800521a:	f7ff ff55 	bl	80050c8 <LL_USART_IsActiveFlag_TXE_TXFNF>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d0f7      	beq.n	8005214 <SCI_send_byte+0xc>

	// In nato z uporabo USART vmesnika po≈°ljemo en bajt podatkov "data". Za po≈°iljane podatka preko USART vmesnika
	// prav tako uporabimo ustrezno nizko-nivojsko LL funkcijo.

		//	DOPOLNI done
	LL_USART_TransmitData8 (SCI.USARTx, data);
 8005224:	4b05      	ldr	r3, [pc, #20]	; (800523c <SCI_send_byte+0x34>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	79fa      	ldrb	r2, [r7, #7]
 800522a:	4611      	mov	r1, r2
 800522c:	4618      	mov	r0, r3
 800522e:	f7ff ffad 	bl	800518c <LL_USART_TransmitData8>
}
 8005232:	bf00      	nop
 8005234:	3708      	adds	r7, #8
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	200005d4 	.word	0x200005d4

08005240 <SCI_send_bytes>:

// Funkcija SCI_send_bytes() po≈°lje zaporedje bajtov preko SCI vmesnika.
// Lokacija podatkov zapo≈°iljanje je podana z vhodnim argumentom "*data",
// dol≈æina podatkov za po≈°iljanje pa je podano z vhodnim argumentom "size".
void SCI_send_bytes(uint8_t *data, uint32_t size)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
	for( int i = 0; i < size; i++ )
 800524a:	2300      	movs	r3, #0
 800524c:	60fb      	str	r3, [r7, #12]
 800524e:	e009      	b.n	8005264 <SCI_send_bytes+0x24>
	{
		SCI_send_byte(data[i]);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	687a      	ldr	r2, [r7, #4]
 8005254:	4413      	add	r3, r2
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	4618      	mov	r0, r3
 800525a:	f7ff ffd5 	bl	8005208 <SCI_send_byte>
	for( int i = 0; i < size; i++ )
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	3301      	adds	r3, #1
 8005262:	60fb      	str	r3, [r7, #12]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	683a      	ldr	r2, [r7, #0]
 8005268:	429a      	cmp	r2, r3
 800526a:	d8f1      	bhi.n	8005250 <SCI_send_bytes+0x10>
	}
}
 800526c:	bf00      	nop
 800526e:	bf00      	nop
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <_write>:
// redefiniramo _write() funkcijo pravzaprav priredimo uporabo printf() funkcije
// tako, da po≈°ilja sporoƒçila na toƒçno tak naƒçin, kakor to sami ≈æelimo.
// In mi ≈æelimo uporabljati funkcijo printf() tako, da bomo s pomoƒçjo nje
// po≈°iljali formatirana sporoƒçila preko SCI vmesnika.
int _write(int file, char *ptr, int len)
{
 8005276:	b580      	push	{r7, lr}
 8005278:	b084      	sub	sp, #16
 800527a:	af00      	add	r7, sp, #0
 800527c:	60f8      	str	r0, [r7, #12]
 800527e:	60b9      	str	r1, [r7, #8]
 8005280:	607a      	str	r2, [r7, #4]
	// Sedaj pa uporabimo na≈°o SCI sistemsko funkcijo SCI_send_bytes()
	// da z njo po≈°ljemo te podatke, na katere ka≈æe "ptr".
	// Ker na≈°a funkcija SCI_send_bytes() uporablja drugaƒçen tip
	// vhodnih argumentov, je potrebno poskrbeti za eksplicitno
	// pretvorbo med tipi (angl. type-casting).
	SCI_send_bytes( (uint8_t*) ptr, (uint32_t) len );
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4619      	mov	r1, r3
 8005286:	68b8      	ldr	r0, [r7, #8]
 8005288:	f7ff ffda 	bl	8005240 <SCI_send_bytes>


	// Funkcija _write() mora vrniti ≈°tevilo uspe≈°no poslanih
	// znakov. Tu poenostavimo in privzamemo, da je bilo uspe≈°no
	// poslanih vseh "len" znakov.
	return len;
 800528c:	687b      	ldr	r3, [r7, #4]
}
 800528e:	4618      	mov	r0, r3
 8005290:	3710      	adds	r7, #16
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
	...

08005298 <SCI_receive_char_Callback>:
// ------- "callback" funkcije, ki implementirajo prekinitvene rutine ---------

// Funkcija SCI_receive_char_Callback() je "callback" funkcija, ki jo bomo poklicali
// ob prekinitvah, ko bo sprejet nov znak preko USARTa, s katerim implementiramo sistemski SCI vmesnik.
void SCI_receive_char_Callback(void)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	af00      	add	r7, sp, #0
	// Nato pa ta podatek shranimo v sprejemni RX medpomnilnik SCI vmesnika za nadaljno obdelavo kasneje.
	BUF_store_byte( &SCI_TX_buf_handle, received_data );
	*/

	//v eni vrstici
	BUF_store_byte( &SCI_RX_buf_handle, LL_USART_ReceiveData8(SCI.USARTx) );
 800529c:	4b05      	ldr	r3, [pc, #20]	; (80052b4 <SCI_receive_char_Callback+0x1c>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4618      	mov	r0, r3
 80052a2:	f7ff ff66 	bl	8005172 <LL_USART_ReceiveData8>
 80052a6:	4603      	mov	r3, r0
 80052a8:	4619      	mov	r1, r3
 80052aa:	4803      	ldr	r0, [pc, #12]	; (80052b8 <SCI_receive_char_Callback+0x20>)
 80052ac:	f000 f946 	bl	800553c <BUF_store_byte>
}
 80052b0:	bf00      	nop
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	200005d4 	.word	0x200005d4
 80052b8:	200003a4 	.word	0x200003a4

080052bc <SCI_transmit_char_Callback>:


// Funkcija SCI_transmit_char_Callback() je "callback" funkcija, ki jo bomo poklicali
// ob prekinitvah, ko bo oddajni register USART vmesnika prost (tj. bo lahko sprejel nov podatek).
void SCI_transmit_char_Callback(void)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
	buf_rtrn_codes_t	return_code;			// sem shranimo rezultat poskusa branja iz medpomnilnika


	// Najprej poskusimo prebrati naslednji podatek, ki ga ≈æelimo poslati.
	// Zapomnimo si "vrnjeno kodo" (angl. return code), ki jo vrne BUF_ funkcija.
	return_code = BUF_get_byte( &SCI_TX_buf_handle, &data_to_transmit );
 80052c2:	1dbb      	adds	r3, r7, #6
 80052c4:	4619      	mov	r1, r3
 80052c6:	480f      	ldr	r0, [pc, #60]	; (8005304 <SCI_transmit_char_Callback+0x48>)
 80052c8:	f000 f977 	bl	80055ba <BUF_get_byte>
 80052cc:	4603      	mov	r3, r0
 80052ce:	71fb      	strb	r3, [r7, #7]

	// S pomoƒçjo "vrnjene kode" ugotovimo, ƒçe sedaj imamo na voljo naslednji podatek za po≈°iljanje.
	if ( return_code == BUFFER_OK )
 80052d0:	79fb      	ldrb	r3, [r7, #7]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d106      	bne.n	80052e4 <SCI_transmit_char_Callback+0x28>
	{
		// In ƒçe je na voljo naslednji podatek, ga kar vpi≈°emo v oddajni podatkovni register
		// USART vmesnika s pomoƒçjo LL funkcije.

			// DOPOLNI done
		LL_USART_TransmitData8 (SCI.USARTx, data_to_transmit);
 80052d6:	4b0c      	ldr	r3, [pc, #48]	; (8005308 <SCI_transmit_char_Callback+0x4c>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	79ba      	ldrb	r2, [r7, #6]
 80052dc:	4611      	mov	r1, r2
 80052de:	4618      	mov	r0, r3
 80052e0:	f7ff ff54 	bl	800518c <LL_USART_TransmitData8>


	// Po vsakem podatku, ki ga po≈°ljemo, je potrebno preveriti, ƒçe smo morda
	// poslali zadnji podatek. To je pomembno, saj moramo v tem primeru ustaviti
	// "avtomatsko" po≈°iljanje podatkov s pomoƒçjo prekinitev.
	if ( BUF_get_data_size( &SCI_TX_buf_handle ) == 0)
 80052e4:	4807      	ldr	r0, [pc, #28]	; (8005304 <SCI_transmit_char_Callback+0x48>)
 80052e6:	f000 f99a 	bl	800561e <BUF_get_data_size>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d104      	bne.n	80052fa <SCI_transmit_char_Callback+0x3e>
		// saj nimamo veƒç kaj po≈°iljati. Tako onemogoƒçimo avtomatsko
		// po≈°iljanje iz oddajnega TX medpomnilnika SCI vmesnika s pomoƒçjo prekinitev.
		// Uporabimo ustrezno LL funkcijo za onemogoƒçitev prekinitve.

			//	DOPOLNI done
		LL_USART_DisableIT_TXE_TXFNF (SCI.USARTx);
 80052f0:	4b05      	ldr	r3, [pc, #20]	; (8005308 <SCI_transmit_char_Callback+0x4c>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7ff ff1b 	bl	8005130 <LL_USART_DisableIT_TXE_TXFNF>
	}

}
 80052fa:	bf00      	nop
 80052fc:	3708      	adds	r7, #8
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	200005bc 	.word	0x200005bc
 8005308:	200005d4 	.word	0x200005d4

0800530c <XPT2046_TouchSelect>:

#endif


static void XPT2046_TouchSelect()
{
 800530c:	b480      	push	{r7}
 800530e:	af00      	add	r7, sp, #0
	WRITE_REG(XPT2046_CS_GPIO_Port->BRR, XPT2046_CS_Pin);
 8005310:	4b03      	ldr	r3, [pc, #12]	; (8005320 <XPT2046_TouchSelect+0x14>)
 8005312:	2202      	movs	r2, #2
 8005314:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005316:	bf00      	nop
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr
 8005320:	48001000 	.word	0x48001000

08005324 <XPT2046_TouchUnselect>:


static void XPT2046_TouchUnselect()
{
 8005324:	b480      	push	{r7}
 8005326:	af00      	add	r7, sp, #0
	WRITE_REG(XPT2046_CS_GPIO_Port->BSRR, XPT2046_CS_Pin);
 8005328:	4b03      	ldr	r3, [pc, #12]	; (8005338 <XPT2046_TouchUnselect+0x14>)
 800532a:	2202      	movs	r2, #2
 800532c:	619a      	str	r2, [r3, #24]
}
 800532e:	bf00      	nop
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr
 8005338:	48001000 	.word	0x48001000

0800533c <XPT2046_touch_pressed>:


bool XPT2046_touch_pressed()
{
 800533c:	b480      	push	{r7}
 800533e:	af00      	add	r7, sp, #0
    return READ_BIT(XPT2046_IRQ_GPIO_Port->IDR, XPT2046_IRQ_Pin) == 0;
 8005340:	4b06      	ldr	r3, [pc, #24]	; (800535c <XPT2046_touch_pressed+0x20>)
 8005342:	691b      	ldr	r3, [r3, #16]
 8005344:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005348:	2b00      	cmp	r3, #0
 800534a:	bf0c      	ite	eq
 800534c:	2301      	moveq	r3, #1
 800534e:	2300      	movne	r3, #0
 8005350:	b2db      	uxtb	r3, r3
}
 8005352:	4618      	mov	r0, r3
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr
 800535c:	48000c00 	.word	0x48000c00

08005360 <XPT2046_touch_get_coordinates>:




void XPT2046_touch_get_coordinates(uint16_t* x, uint16_t* y)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b08c      	sub	sp, #48	; 0x30
 8005364:	af02      	add	r7, sp, #8
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]

	static const uint8_t cmd_read_x[] = { READ_X };
    static const uint8_t cmd_read_y[] = { READ_Y };
    static const uint8_t zeroes_tx[] = { 0x00, 0x00 };

    XPT2046_TouchSelect();
 800536a:	f7ff ffcf 	bl	800530c <XPT2046_TouchSelect>

    uint32_t avg_x = 0;
 800536e:	2300      	movs	r3, #0
 8005370:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t avg_y = 0;
 8005372:	2300      	movs	r3, #0
 8005374:	623b      	str	r3, [r7, #32]


    for(uint8_t i = 0; i < XPT2046_AVERAGING_LENGTH; i++)
 8005376:	2300      	movs	r3, #0
 8005378:	77fb      	strb	r3, [r7, #31]
 800537a:	e034      	b.n	80053e6 <XPT2046_touch_get_coordinates+0x86>
    {


        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_y, sizeof(cmd_read_y), HAL_MAX_DELAY);
 800537c:	f04f 33ff 	mov.w	r3, #4294967295
 8005380:	2201      	movs	r2, #1
 8005382:	4947      	ldr	r1, [pc, #284]	; (80054a0 <XPT2046_touch_get_coordinates+0x140>)
 8005384:	4847      	ldr	r0, [pc, #284]	; (80054a4 <XPT2046_touch_get_coordinates+0x144>)
 8005386:	f7fd fc7e 	bl	8002c86 <HAL_SPI_Transmit>
        uint8_t y_raw[2];

        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, y_raw, sizeof(y_raw), HAL_MAX_DELAY);
 800538a:	f107 0210 	add.w	r2, r7, #16
 800538e:	f04f 33ff 	mov.w	r3, #4294967295
 8005392:	9300      	str	r3, [sp, #0]
 8005394:	2302      	movs	r3, #2
 8005396:	4944      	ldr	r1, [pc, #272]	; (80054a8 <XPT2046_touch_get_coordinates+0x148>)
 8005398:	4842      	ldr	r0, [pc, #264]	; (80054a4 <XPT2046_touch_get_coordinates+0x144>)
 800539a:	f7fd fde2 	bl	8002f62 <HAL_SPI_TransmitReceive>

        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_x, sizeof(cmd_read_x), HAL_MAX_DELAY);
 800539e:	f04f 33ff 	mov.w	r3, #4294967295
 80053a2:	2201      	movs	r2, #1
 80053a4:	4941      	ldr	r1, [pc, #260]	; (80054ac <XPT2046_touch_get_coordinates+0x14c>)
 80053a6:	483f      	ldr	r0, [pc, #252]	; (80054a4 <XPT2046_touch_get_coordinates+0x144>)
 80053a8:	f7fd fc6d 	bl	8002c86 <HAL_SPI_Transmit>
        uint8_t x_raw[2];

        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, x_raw, sizeof(x_raw), HAL_MAX_DELAY);
 80053ac:	f107 020c 	add.w	r2, r7, #12
 80053b0:	f04f 33ff 	mov.w	r3, #4294967295
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	2302      	movs	r3, #2
 80053b8:	493b      	ldr	r1, [pc, #236]	; (80054a8 <XPT2046_touch_get_coordinates+0x148>)
 80053ba:	483a      	ldr	r0, [pc, #232]	; (80054a4 <XPT2046_touch_get_coordinates+0x144>)
 80053bc:	f7fd fdd1 	bl	8002f62 <HAL_SPI_TransmitReceive>

        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 80053c0:	7b3b      	ldrb	r3, [r7, #12]
 80053c2:	021b      	lsls	r3, r3, #8
 80053c4:	7b7a      	ldrb	r2, [r7, #13]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	461a      	mov	r2, r3
 80053ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053cc:	4413      	add	r3, r2
 80053ce:	627b      	str	r3, [r7, #36]	; 0x24
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 80053d0:	7c3b      	ldrb	r3, [r7, #16]
 80053d2:	021b      	lsls	r3, r3, #8
 80053d4:	7c7a      	ldrb	r2, [r7, #17]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	461a      	mov	r2, r3
 80053da:	6a3b      	ldr	r3, [r7, #32]
 80053dc:	4413      	add	r3, r2
 80053de:	623b      	str	r3, [r7, #32]
    for(uint8_t i = 0; i < XPT2046_AVERAGING_LENGTH; i++)
 80053e0:	7ffb      	ldrb	r3, [r7, #31]
 80053e2:	3301      	adds	r3, #1
 80053e4:	77fb      	strb	r3, [r7, #31]
 80053e6:	7ffb      	ldrb	r3, [r7, #31]
 80053e8:	2bc7      	cmp	r3, #199	; 0xc7
 80053ea:	d9c7      	bls.n	800537c <XPT2046_touch_get_coordinates+0x1c>
    }

    XPT2046_TouchUnselect();
 80053ec:	f7ff ff9a 	bl	8005324 <XPT2046_TouchUnselect>


    uint32_t raw_x = (avg_x / XPT2046_AVERAGING_LENGTH);
 80053f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f2:	4a2f      	ldr	r2, [pc, #188]	; (80054b0 <XPT2046_touch_get_coordinates+0x150>)
 80053f4:	fba2 2303 	umull	r2, r3, r2, r3
 80053f8:	099b      	lsrs	r3, r3, #6
 80053fa:	61bb      	str	r3, [r7, #24]
    uint32_t raw_y = (avg_y / XPT2046_AVERAGING_LENGTH);
 80053fc:	6a3b      	ldr	r3, [r7, #32]
 80053fe:	4a2c      	ldr	r2, [pc, #176]	; (80054b0 <XPT2046_touch_get_coordinates+0x150>)
 8005400:	fba2 2303 	umull	r2, r3, r2, r3
 8005404:	099b      	lsrs	r3, r3, #6
 8005406:	617b      	str	r3, [r7, #20]

	#ifdef XPT2046_ORIENTATION_LANDSCAPE_ROT180
		raw_y=32768-raw_y;
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	f5c3 4300 	rsb	r3, r3, #32768	; 0x8000
 800540e:	617b      	str	r3, [r7, #20]
    	*x = (uint16_t) raw_x;
		*y = (uint16_t) raw_y;
    }
    else
    {
    	if(raw_x < XPT2046_MIN_RAW_X) raw_x = XPT2046_MIN_RAW_X;
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	f240 62db 	movw	r2, #1755	; 0x6db
 8005416:	4293      	cmp	r3, r2
 8005418:	d802      	bhi.n	8005420 <XPT2046_touch_get_coordinates+0xc0>
 800541a:	f240 63dc 	movw	r3, #1756	; 0x6dc
 800541e:	61bb      	str	r3, [r7, #24]
   	    if(raw_x > XPT2046_MAX_RAW_X) raw_x = XPT2046_MAX_RAW_X;
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	f247 02e3 	movw	r2, #28899	; 0x70e3
 8005426:	4293      	cmp	r3, r2
 8005428:	d902      	bls.n	8005430 <XPT2046_touch_get_coordinates+0xd0>
 800542a:	f247 03e3 	movw	r3, #28899	; 0x70e3
 800542e:	61bb      	str	r3, [r7, #24]

   	    if(raw_y < XPT2046_MIN_RAW_Y) raw_y = XPT2046_MIN_RAW_Y;
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	f640 42fe 	movw	r2, #3326	; 0xcfe
 8005436:	4293      	cmp	r3, r2
 8005438:	d802      	bhi.n	8005440 <XPT2046_touch_get_coordinates+0xe0>
 800543a:	f640 43ff 	movw	r3, #3327	; 0xcff
 800543e:	617b      	str	r3, [r7, #20]
   	    if(raw_y > XPT2046_MAX_RAW_Y) raw_y = XPT2046_MAX_RAW_Y;
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	f247 52f6 	movw	r2, #30198	; 0x75f6
 8005446:	4293      	cmp	r3, r2
 8005448:	d902      	bls.n	8005450 <XPT2046_touch_get_coordinates+0xf0>
 800544a:	f247 53f6 	movw	r3, #30198	; 0x75f6
 800544e:	617b      	str	r3, [r7, #20]

   	    *x = (raw_x - XPT2046_MIN_RAW_X) * XPT2046_SCALE_X / (XPT2046_MAX_RAW_X - XPT2046_MIN_RAW_X);
 8005450:	69ba      	ldr	r2, [r7, #24]
 8005452:	4613      	mov	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	4413      	add	r3, r2
 8005458:	019b      	lsls	r3, r3, #6
 800545a:	f5a3 2309 	sub.w	r3, r3, #561152	; 0x89000
 800545e:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 8005462:	4a14      	ldr	r2, [pc, #80]	; (80054b4 <XPT2046_touch_get_coordinates+0x154>)
 8005464:	fba2 1203 	umull	r1, r2, r2, r3
 8005468:	1a9b      	subs	r3, r3, r2
 800546a:	085b      	lsrs	r3, r3, #1
 800546c:	4413      	add	r3, r2
 800546e:	0b9b      	lsrs	r3, r3, #14
 8005470:	b29a      	uxth	r2, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	801a      	strh	r2, [r3, #0]
  	    *y = (raw_y - XPT2046_MIN_RAW_Y) * XPT2046_SCALE_Y / (XPT2046_MAX_RAW_Y - XPT2046_MIN_RAW_Y);
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	4613      	mov	r3, r2
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	1a9b      	subs	r3, r3, r2
 800547e:	011b      	lsls	r3, r3, #4
 8005480:	f5a3 2342 	sub.w	r3, r3, #794624	; 0xc2000
 8005484:	f5a3 6371 	sub.w	r3, r3, #3856	; 0xf10
 8005488:	4a0b      	ldr	r2, [pc, #44]	; (80054b8 <XPT2046_touch_get_coordinates+0x158>)
 800548a:	fba2 2303 	umull	r2, r3, r2, r3
 800548e:	0b5b      	lsrs	r3, r3, #13
 8005490:	b29a      	uxth	r2, r3
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	801a      	strh	r2, [r3, #0]
    }

}
 8005496:	bf00      	nop
 8005498:	3728      	adds	r7, #40	; 0x28
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	08007f10 	.word	0x08007f10
 80054a4:	2000009c 	.word	0x2000009c
 80054a8:	08007f14 	.word	0x08007f14
 80054ac:	08007f18 	.word	0x08007f18
 80054b0:	51eb851f 	.word	0x51eb851f
 80054b4:	350d66f7 	.word	0x350d66f7
 80054b8:	4e0b90d7 	.word	0x4e0b90d7

080054bc <XPT2046_touch_get_coordinates_if_pressed>:




bool XPT2046_touch_get_coordinates_if_pressed(uint16_t* x, uint16_t* y)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b082      	sub	sp, #8
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
	if( XPT2046_touch_pressed() )
 80054c6:	f7ff ff39 	bl	800533c <XPT2046_touch_pressed>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d005      	beq.n	80054dc <XPT2046_touch_get_coordinates_if_pressed+0x20>
	{
		XPT2046_touch_get_coordinates( x, y );
 80054d0:	6839      	ldr	r1, [r7, #0]
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f7ff ff44 	bl	8005360 <XPT2046_touch_get_coordinates>
		return true;
 80054d8:	2301      	movs	r3, #1
 80054da:	e000      	b.n	80054de <XPT2046_touch_get_coordinates_if_pressed+0x22>
	}
	else
	{
		return false;
 80054dc:	2300      	movs	r3, #0
	}
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3708      	adds	r7, #8
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <BUF_init>:


// -------------- Public function implementations --------------

void BUF_init(buf_handle_t *buf_handle, uint8_t *buffer_ptr, uint32_t buf_length)
{
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b084      	sub	sp, #16
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	60f8      	str	r0, [r7, #12]
 80054ee:	60b9      	str	r1, [r7, #8]
 80054f0:	607a      	str	r2, [r7, #4]
	// Initialize the buffer handle according to given parameters.
	buf_handle->buffer = buffer_ptr;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	68ba      	ldr	r2, [r7, #8]
 80054f6:	601a      	str	r2, [r3, #0]
	buf_handle->length = buf_length;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	605a      	str	r2, [r3, #4]


	// And flush the buffer.
	BUF_flush(buf_handle);
 80054fe:	68f8      	ldr	r0, [r7, #12]
 8005500:	f000 f804 	bl	800550c <BUF_flush>
}
 8005504:	bf00      	nop
 8005506:	3710      	adds	r7, #16
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}

0800550c <BUF_flush>:


buf_rtrn_codes_t BUF_flush(buf_handle_t *buf_handle)
{
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
	buf_handle->front = 0;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	60da      	str	r2, [r3, #12]
	buf_handle->rear = 0;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	609a      	str	r2, [r3, #8]
	buf_handle->data_size = 0;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	611a      	str	r2, [r3, #16]
	buf_handle->free_size = buf_handle->length;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685a      	ldr	r2, [r3, #4]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	615a      	str	r2, [r3, #20]

	return BUFFER_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <BUF_store_byte>:



// Store one byte of data.
buf_rtrn_codes_t BUF_store_byte(buf_handle_t *buf_handle, uint8_t data)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	460b      	mov	r3, r1
 8005546:	70fb      	strb	r3, [r7, #3]
	// check if buffer already full
	if (buf_handle->data_size >= buf_handle->length)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	691a      	ldr	r2, [r3, #16]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	429a      	cmp	r2, r3
 8005552:	d301      	bcc.n	8005558 <BUF_store_byte+0x1c>
	{
		return BUFFER_FULL;	//-> if so, return error
 8005554:	2301      	movs	r3, #1
 8005556:	e02a      	b.n	80055ae <BUF_store_byte+0x72>
	}
	else // Ta else je fucking useless!!
	{
		// check special case: buffer empty
		if (buf_handle->data_size == 0)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	691b      	ldr	r3, [r3, #16]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d106      	bne.n	800556e <BUF_store_byte+0x32>
		{
			buf_handle->front = 0;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	60da      	str	r2, [r3, #12]
			buf_handle->rear = 0;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	609a      	str	r2, [r3, #8]
 800556c:	e00d      	b.n	800558a <BUF_store_byte+0x4e>
		}
		else
		{
			// increase rear pointer and apply modular arithmetics
			buf_handle->rear++;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	1c5a      	adds	r2, r3, #1
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	609a      	str	r2, [r3, #8]

			if (buf_handle->rear >= buf_handle->length)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	689a      	ldr	r2, [r3, #8]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	429a      	cmp	r2, r3
 8005582:	d302      	bcc.n	800558a <BUF_store_byte+0x4e>
			{
				buf_handle->rear = 0;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	609a      	str	r2, [r3, #8]
			}
		}


		// by now rear pointer is ready for new data -> store data
		buf_handle->buffer[buf_handle->rear] = data;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	4413      	add	r3, r2
 8005594:	78fa      	ldrb	r2, [r7, #3]
 8005596:	701a      	strb	r2, [r3, #0]

		// update data size and free size
		buf_handle->data_size++;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	1c5a      	adds	r2, r3, #1
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	611a      	str	r2, [r3, #16]
		buf_handle->free_size--;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	1e5a      	subs	r2, r3, #1
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	615a      	str	r2, [r3, #20]

		return BUFFER_OK;
 80055ac:	2300      	movs	r3, #0
	}

}
 80055ae:	4618      	mov	r0, r3
 80055b0:	370c      	adds	r7, #12
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <BUF_get_byte>:



// Read one byte of data and store it to the given location.
buf_rtrn_codes_t BUF_get_byte(buf_handle_t *buf_handle, uint8_t *data)
{
 80055ba:	b480      	push	{r7}
 80055bc:	b083      	sub	sp, #12
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	6039      	str	r1, [r7, #0]
	// first check if buffer empty
	if (buf_handle->data_size == 0)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	691b      	ldr	r3, [r3, #16]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <BUF_get_byte+0x16>
	{
		return BUFFER_EMPTY;	// return error code and exit this function
 80055cc:	2302      	movs	r3, #2
 80055ce:	e020      	b.n	8005612 <BUF_get_byte+0x58>
	}

	// else read and return data from the buffer "front"
	*data = buf_handle->buffer[buf_handle->front];	//Get data from the queue "front"
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	4413      	add	r3, r2
 80055da:	781a      	ldrb	r2, [r3, #0]
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	701a      	strb	r2, [r3, #0]

	// update data size and free size
	buf_handle->data_size--;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	691b      	ldr	r3, [r3, #16]
 80055e4:	1e5a      	subs	r2, r3, #1
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	611a      	str	r2, [r3, #16]
	buf_handle->free_size++;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	695b      	ldr	r3, [r3, #20]
 80055ee:	1c5a      	adds	r2, r3, #1
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	615a      	str	r2, [r3, #20]


	// update the "front" value NOT using the modulo arithmetics but
	// using if-then instead because it is faster on uC
	buf_handle->front++;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	1c5a      	adds	r2, r3, #1
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	60da      	str	r2, [r3, #12]

	if (buf_handle->front >= buf_handle->length)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	68da      	ldr	r2, [r3, #12]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	429a      	cmp	r2, r3
 8005608:	d302      	bcc.n	8005610 <BUF_get_byte+0x56>
	{
		buf_handle->front = 0;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	60da      	str	r2, [r3, #12]
	}

	return BUFFER_OK;	// return BUFFER_OK error code
 8005610:	2300      	movs	r3, #0

}
 8005612:	4618      	mov	r0, r3
 8005614:	370c      	adds	r7, #12
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr

0800561e <BUF_get_data_size>:



// Get the number of bytes currently in the buffer queue.
uint32_t BUF_get_data_size(buf_handle_t *buf_handle)
{
 800561e:	b480      	push	{r7}
 8005620:	b083      	sub	sp, #12
 8005622:	af00      	add	r7, sp, #0
 8005624:	6078      	str	r0, [r7, #4]
	return buf_handle->data_size;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	691b      	ldr	r3, [r3, #16]
}
 800562a:	4618      	mov	r0, r3
 800562c:	370c      	adds	r7, #12
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr

08005636 <LL_GPIO_IsInputPinSet>:
{
 8005636:	b480      	push	{r7}
 8005638:	b083      	sub	sp, #12
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
 800563e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	691a      	ldr	r2, [r3, #16]
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	4013      	ands	r3, r2
 8005648:	683a      	ldr	r2, [r7, #0]
 800564a:	429a      	cmp	r2, r3
 800564c:	d101      	bne.n	8005652 <LL_GPIO_IsInputPinSet+0x1c>
 800564e:	2301      	movs	r3, #1
 8005650:	e000      	b.n	8005654 <LL_GPIO_IsInputPinSet+0x1e>
 8005652:	2300      	movs	r3, #0
}
 8005654:	4618      	mov	r0, r3
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr

08005660 <KBD_init>:

// Funkcija KBD_init() poskrbi, da se pravilno inicializira keyboard_handle_t strukturna spremenljivka.
// Poskrbi tudi za inicializacijo medpomnilnika tipkovnice.
//
void KBD_init(void)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b082      	sub	sp, #8
 8005664:	af00      	add	r7, sp, #0
		// To storite tako, da pravilno inicializirate "handle" strukture posameznih tipk.
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knji≈ænice.


		// buttons on port C
		keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 8005666:	4b26      	ldr	r3, [pc, #152]	; (8005700 <KBD_init+0xa0>)
 8005668:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800566c:	605a      	str	r2, [r3, #4]
		keyboard.buttons[ BTN_ESC ].port = GPIOC;
 800566e:	4b24      	ldr	r3, [pc, #144]	; (8005700 <KBD_init+0xa0>)
 8005670:	4a24      	ldr	r2, [pc, #144]	; (8005704 <KBD_init+0xa4>)
 8005672:	601a      	str	r2, [r3, #0]

		keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 8005674:	4b22      	ldr	r3, [pc, #136]	; (8005700 <KBD_init+0xa0>)
 8005676:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800567a:	611a      	str	r2, [r3, #16]
		keyboard.buttons[ BTN_OK ].port = GPIOC;
 800567c:	4b20      	ldr	r3, [pc, #128]	; (8005700 <KBD_init+0xa0>)
 800567e:	4a21      	ldr	r2, [pc, #132]	; (8005704 <KBD_init+0xa4>)
 8005680:	60da      	str	r2, [r3, #12]

			// DOPOLNI done


		// buttons on port G
		keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 8005682:	4b1f      	ldr	r3, [pc, #124]	; (8005700 <KBD_init+0xa0>)
 8005684:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005688:	61da      	str	r2, [r3, #28]
		keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
 800568a:	4b1d      	ldr	r3, [pc, #116]	; (8005700 <KBD_init+0xa0>)
 800568c:	4a1e      	ldr	r2, [pc, #120]	; (8005708 <KBD_init+0xa8>)
 800568e:	619a      	str	r2, [r3, #24]

		keyboard.buttons[ BTN_LEFT ].pin = LL_GPIO_PIN_6 ;
 8005690:	4b1b      	ldr	r3, [pc, #108]	; (8005700 <KBD_init+0xa0>)
 8005692:	2240      	movs	r2, #64	; 0x40
 8005694:	629a      	str	r2, [r3, #40]	; 0x28
		keyboard.buttons[ BTN_LEFT ].port = GPIOG;
 8005696:	4b1a      	ldr	r3, [pc, #104]	; (8005700 <KBD_init+0xa0>)
 8005698:	4a1b      	ldr	r2, [pc, #108]	; (8005708 <KBD_init+0xa8>)
 800569a:	625a      	str	r2, [r3, #36]	; 0x24

		keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 800569c:	4b18      	ldr	r3, [pc, #96]	; (8005700 <KBD_init+0xa0>)
 800569e:	2202      	movs	r2, #2
 80056a0:	635a      	str	r2, [r3, #52]	; 0x34
		keyboard.buttons[ BTN_DOWN ].port = GPIOG;
 80056a2:	4b17      	ldr	r3, [pc, #92]	; (8005700 <KBD_init+0xa0>)
 80056a4:	4a18      	ldr	r2, [pc, #96]	; (8005708 <KBD_init+0xa8>)
 80056a6:	631a      	str	r2, [r3, #48]	; 0x30

		keyboard.buttons[ BTN_UP ].pin = LL_GPIO_PIN_0 ;
 80056a8:	4b15      	ldr	r3, [pc, #84]	; (8005700 <KBD_init+0xa0>)
 80056aa:	2201      	movs	r2, #1
 80056ac:	641a      	str	r2, [r3, #64]	; 0x40
		keyboard.buttons[ BTN_UP ].port = GPIOG;
 80056ae:	4b14      	ldr	r3, [pc, #80]	; (8005700 <KBD_init+0xa0>)
 80056b0:	4a15      	ldr	r2, [pc, #84]	; (8005708 <KBD_init+0xa8>)
 80056b2:	63da      	str	r2, [r3, #60]	; 0x3c

	// 2. Inicializirajte zaƒçetne vrednosti "handle" strukture za posamezne tipke v tipkovnici na sistemskem nivoju


		// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
		for(int i=0; i < NUM_OF_BTN; i++)
 80056b4:	2300      	movs	r3, #0
 80056b6:	607b      	str	r3, [r7, #4]
 80056b8:	e016      	b.n	80056e8 <KBD_init+0x88>
			// Ne pozabite, da v "handle" strukturah za posamezne tipke hranimo tudi vrednost prej≈°njega
			// in trenutnega stanja tipk! In te vrednosti je potrebno na zaƒçetku nastaviti.
			// Smiselno jih je nastaviti na tako vrednost, kot da so tipke na zaƒçetku v spro≈°ƒçenem,
			// nestisnjenem stanju. In tu si lahko pomagate s pomo≈ænim na≈°tevnim tipom button_sig_value_t.

			keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 80056ba:	4911      	ldr	r1, [pc, #68]	; (8005700 <KBD_init+0xa0>)
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	4613      	mov	r3, r2
 80056c0:	005b      	lsls	r3, r3, #1
 80056c2:	4413      	add	r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	440b      	add	r3, r1
 80056c8:	3308      	adds	r3, #8
 80056ca:	2201      	movs	r2, #1
 80056cc:	701a      	strb	r2, [r3, #0]
			keyboard.buttons[i].state_new = BTN_SIG_VALUE_RELEASED;
 80056ce:	490c      	ldr	r1, [pc, #48]	; (8005700 <KBD_init+0xa0>)
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	4613      	mov	r3, r2
 80056d4:	005b      	lsls	r3, r3, #1
 80056d6:	4413      	add	r3, r2
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	440b      	add	r3, r1
 80056dc:	3309      	adds	r3, #9
 80056de:	2201      	movs	r2, #1
 80056e0:	701a      	strb	r2, [r3, #0]
		for(int i=0; i < NUM_OF_BTN; i++)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	3301      	adds	r3, #1
 80056e6:	607b      	str	r3, [r7, #4]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2b05      	cmp	r3, #5
 80056ec:	dde5      	ble.n	80056ba <KBD_init+0x5a>

	// 3. Inicializiramo ≈°e medpomnilnik tipkovnice.

		// Uporabimo funkcijo BUF_init(), ki doloƒçi, katera tabela se bo uporabljala kot
		// cikliƒçni medpomnilnik ter kako dolg bo ta medpomnilnik.
		BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 80056ee:	2220      	movs	r2, #32
 80056f0:	4906      	ldr	r1, [pc, #24]	; (800570c <KBD_init+0xac>)
 80056f2:	4807      	ldr	r0, [pc, #28]	; (8005710 <KBD_init+0xb0>)
 80056f4:	f7ff fef7 	bl	80054e6 <BUF_init>

}
 80056f8:	bf00      	nop
 80056fa:	3708      	adds	r7, #8
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	200005d8 	.word	0x200005d8
 8005704:	48000800 	.word	0x48000800
 8005708:	48001800 	.word	0x48001800
 800570c:	20000620 	.word	0x20000620
 8005710:	20000640 	.word	0x20000640

08005714 <KBD_scan>:
// Funkcija KBD_scan() prebere trenutno stanje tipk v tipkovnici; ugotovi,
// katere tipke so bile pritisnjene ter shrani to informacijo v medpomnilnik
// tipkovnice, da se bo kasneje lahko sistem odzval na pritisk teh tipk.
//
void KBD_scan(void)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
	// in ugotovi, ali je bila pritisnjena. ƒåe je bila pritisnjena,
	// shrani to informacijo v medpomnilnik tipkovnice, da se bo
	// kasneje lahko sistem odzval na pritisk te tipke.

	// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
	for(int i=0; i < NUM_OF_BTN; i++)
 800571a:	2300      	movs	r3, #0
 800571c:	607b      	str	r3, [r7, #4]
 800571e:	e051      	b.n	80057c4 <KBD_scan+0xb0>
	{
		// Znotraj zanke delamo trenutno z i-to tipko. Spremenljivka "i" je pomo≈æni ≈°tevec zanke.

		// Trenutno, novo stanje tipke postane sedaj staro stanje tipke
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 8005720:	492c      	ldr	r1, [pc, #176]	; (80057d4 <KBD_scan+0xc0>)
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	4613      	mov	r3, r2
 8005726:	005b      	lsls	r3, r3, #1
 8005728:	4413      	add	r3, r2
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	440b      	add	r3, r1
 800572e:	3309      	adds	r3, #9
 8005730:	7818      	ldrb	r0, [r3, #0]
 8005732:	4928      	ldr	r1, [pc, #160]	; (80057d4 <KBD_scan+0xc0>)
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	4613      	mov	r3, r2
 8005738:	005b      	lsls	r3, r3, #1
 800573a:	4413      	add	r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	440b      	add	r3, r1
 8005740:	3308      	adds	r3, #8
 8005742:	4602      	mov	r2, r0
 8005744:	701a      	strb	r2, [r3, #0]

		// in novo, trenutno stanje tipke se prebere iz ustreznega digitalne GPIO vhoda.
		//DOPOLNI half done
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet(keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8005746:	4923      	ldr	r1, [pc, #140]	; (80057d4 <KBD_scan+0xc0>)
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	4613      	mov	r3, r2
 800574c:	005b      	lsls	r3, r3, #1
 800574e:	4413      	add	r3, r2
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	440b      	add	r3, r1
 8005754:	6818      	ldr	r0, [r3, #0]
 8005756:	491f      	ldr	r1, [pc, #124]	; (80057d4 <KBD_scan+0xc0>)
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	4613      	mov	r3, r2
 800575c:	005b      	lsls	r3, r3, #1
 800575e:	4413      	add	r3, r2
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	440b      	add	r3, r1
 8005764:	3304      	adds	r3, #4
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4619      	mov	r1, r3
 800576a:	f7ff ff64 	bl	8005636 <LL_GPIO_IsInputPinSet>
 800576e:	4603      	mov	r3, r0
 8005770:	b2d8      	uxtb	r0, r3
 8005772:	4918      	ldr	r1, [pc, #96]	; (80057d4 <KBD_scan+0xc0>)
 8005774:	687a      	ldr	r2, [r7, #4]
 8005776:	4613      	mov	r3, r2
 8005778:	005b      	lsls	r3, r3, #1
 800577a:	4413      	add	r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	440b      	add	r3, r1
 8005780:	3309      	adds	r3, #9
 8005782:	4602      	mov	r2, r0
 8005784:	701a      	strb	r2, [r3, #0]


		// Sedaj je potrebno preveriti, ali se je za i-to tipko zgodil pritisk. Pri tem si pomagajte s starim in
		// trenutnim stanjem tipke. Pomaga vam lahko tudi pomo≈æni na≈°tevni tip button_sig_value_t.
		if ( keyboard.buttons[i].state_new == BTN_SIG_VALUE_PRESSED && keyboard.buttons[i].state_old == BTN_SIG_VALUE_RELEASED)
 8005786:	4913      	ldr	r1, [pc, #76]	; (80057d4 <KBD_scan+0xc0>)
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	4613      	mov	r3, r2
 800578c:	005b      	lsls	r3, r3, #1
 800578e:	4413      	add	r3, r2
 8005790:	009b      	lsls	r3, r3, #2
 8005792:	440b      	add	r3, r1
 8005794:	3309      	adds	r3, #9
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d110      	bne.n	80057be <KBD_scan+0xaa>
 800579c:	490d      	ldr	r1, [pc, #52]	; (80057d4 <KBD_scan+0xc0>)
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	4613      	mov	r3, r2
 80057a2:	005b      	lsls	r3, r3, #1
 80057a4:	4413      	add	r3, r2
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	440b      	add	r3, r1
 80057aa:	3308      	adds	r3, #8
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d105      	bne.n	80057be <KBD_scan+0xaa>
		{

			// In ƒçe zaznamo pritisk i-te tipke, shranimo to informacijo v medpomnilnik tipkovnice.
			// Shranimo seveda kar vrednost elementa na≈°tevnega tipa, ki pripada obravnavani i-ti tipki.
			// In to je seveda kar vrednost pomo≈æne spremenljivke "i". Uporabimo funkcijo BUF_store_byte().
			BUF_store_byte( &kbd_buf_handle, i);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	4619      	mov	r1, r3
 80057b8:	4807      	ldr	r0, [pc, #28]	; (80057d8 <KBD_scan+0xc4>)
 80057ba:	f7ff febf 	bl	800553c <BUF_store_byte>
	for(int i=0; i < NUM_OF_BTN; i++)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	3301      	adds	r3, #1
 80057c2:	607b      	str	r3, [r7, #4]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b05      	cmp	r3, #5
 80057c8:	ddaa      	ble.n	8005720 <KBD_scan+0xc>

		}

	}

}
 80057ca:	bf00      	nop
 80057cc:	bf00      	nop
 80057ce:	3708      	adds	r7, #8
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	200005d8 	.word	0x200005d8
 80057d8:	20000640 	.word	0x20000640

080057dc <KBD_get_pressed_key>:
// Funkcija KBD_get_pressed_key() iz medpomnilnika tipkovnice vrne
// informacijo o tem, katera je naslednja pritisnjena tipka, na katero
// se ≈°e nismo odzvali (tj. je nismo obdelali, "sprocesirali").
//
buttons_enum_t KBD_get_pressed_key(void)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b082      	sub	sp, #8
 80057e0:	af00      	add	r7, sp, #0
	// V nasprotnem primeru sklepamo, da je bilo branje elementa iz
	// medpomnilnika neuspe≈°no, ker je medpomnilnik prazen.


	// Torej poskusimo prebrati nov element iz medpomnilnika in ga shraniti v spremenljivko "pressed_button".
	if ( BUF_get_byte( &kbd_buf_handle, &pressed_button ) == BUFFER_OK )
 80057e2:	1dfb      	adds	r3, r7, #7
 80057e4:	4619      	mov	r1, r3
 80057e6:	4806      	ldr	r0, [pc, #24]	; (8005800 <KBD_get_pressed_key+0x24>)
 80057e8:	f7ff fee7 	bl	80055ba <BUF_get_byte>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <KBD_get_pressed_key+0x1a>
	{
		// ƒåe je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// uspe≈°no (tj. vrnjen BUFFER_OK), potem je vrednost, ki jo mora funkcija
		// KBD_get_pressed_key() vrniti kar enaka vrednosti pomo≈æne spremenljivke "pressed_button".

		return pressed_button;
 80057f2:	79fb      	ldrb	r3, [r7, #7]
 80057f4:	e000      	b.n	80057f8 <KBD_get_pressed_key+0x1c>
		// ƒåe pa je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// neuspe≈°no (tj. ni bil vrnjen BUFFER_OK), potem pa sklepamo, da je medpomnilnik
		// prazen in da pravzaprav ni bila pritisnjena nobena nova tipka.
		// Funkcija KBD_get_pressed_key() mora vrniti kodo "BTN_NONE".

		return BTN_NONE;
 80057f6:	2307      	movs	r3, #7
	}

}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3708      	adds	r7, #8
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	20000640 	.word	0x20000640

08005804 <KBD_demo_toggle_LEDs_if_buttons_pressed>:
// in se na te pritiske odzove s spremembo stanja ustrezne LEDice ("toggle").
//
// PAZITE: demo funkcija ne izvaja skeniranja tipkovnice! To je potrebno
// izvesti zunaj te funkcije.
void KBD_demo_toggle_LEDs_if_buttons_pressed(void)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b082      	sub	sp, #8
 8005808:	af00      	add	r7, sp, #0
	buttons_enum_t pressed_key;


	// Preberemo, katera tipka je bila pritisnjena nazadnje
	// (uporabite ustrezno KBD_ funkcijo).
	pressed_key = KBD_get_pressed_key() ;
 800580a:	f7ff ffe7 	bl	80057dc <KBD_get_pressed_key>
 800580e:	4603      	mov	r3, r0
 8005810:	71fb      	strb	r3, [r7, #7]


	// ƒåe je v pomo≈æni spremenljivki informacija o pritisku dejanske tipke,
	while (pressed_key != BTN_NONE)
 8005812:	e02e      	b.n	8005872 <KBD_demo_toggle_LEDs_if_buttons_pressed+0x6e>
	{
		// spremenimo stanje ustrezne LEDice glede na to, katera tipka
		// je bila pritisnjena.
		switch ( pressed_key )
 8005814:	79fb      	ldrb	r3, [r7, #7]
 8005816:	2b05      	cmp	r3, #5
 8005818:	d826      	bhi.n	8005868 <KBD_demo_toggle_LEDs_if_buttons_pressed+0x64>
 800581a:	a201      	add	r2, pc, #4	; (adr r2, 8005820 <KBD_demo_toggle_LEDs_if_buttons_pressed+0x1c>)
 800581c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005820:	08005841 	.word	0x08005841
 8005824:	08005839 	.word	0x08005839
 8005828:	08005851 	.word	0x08005851
 800582c:	08005861 	.word	0x08005861
 8005830:	08005859 	.word	0x08005859
 8005834:	08005849 	.word	0x08005849
		{
		  case BTN_OK:
			  LED_toggle(LED4);
 8005838:	2004      	movs	r0, #4
 800583a:	f7ff fb7b 	bl	8004f34 <LED_toggle>
			  break;
 800583e:	e014      	b.n	800586a <KBD_demo_toggle_LEDs_if_buttons_pressed+0x66>

		  case BTN_ESC:
			  LED_toggle(LED5);
 8005840:	2005      	movs	r0, #5
 8005842:	f7ff fb77 	bl	8004f34 <LED_toggle>
			  break;
 8005846:	e010      	b.n	800586a <KBD_demo_toggle_LEDs_if_buttons_pressed+0x66>

		  case BTN_UP:
			  LED_toggle(LED0);
 8005848:	2000      	movs	r0, #0
 800584a:	f7ff fb73 	bl	8004f34 <LED_toggle>
			  break;
 800584e:	e00c      	b.n	800586a <KBD_demo_toggle_LEDs_if_buttons_pressed+0x66>

		  case BTN_RIGHT:
			  LED_toggle(LED1);
 8005850:	2001      	movs	r0, #1
 8005852:	f7ff fb6f 	bl	8004f34 <LED_toggle>
			  break;
 8005856:	e008      	b.n	800586a <KBD_demo_toggle_LEDs_if_buttons_pressed+0x66>

		  case BTN_DOWN:
			  LED_toggle(LED2);
 8005858:	2002      	movs	r0, #2
 800585a:	f7ff fb6b 	bl	8004f34 <LED_toggle>
			  break;
 800585e:	e004      	b.n	800586a <KBD_demo_toggle_LEDs_if_buttons_pressed+0x66>

		  case BTN_LEFT:
			  LED_toggle(LED3);
 8005860:	2003      	movs	r0, #3
 8005862:	f7ff fb67 	bl	8004f34 <LED_toggle>
			  break;
 8005866:	e000      	b.n	800586a <KBD_demo_toggle_LEDs_if_buttons_pressed+0x66>
		  // DOPOLNITE ≈°e za ostale tipke


		  default:
			  break;
 8005868:	bf00      	nop
		}


		// Preberemo, ƒçe je bila morda pritisnjena ≈°e kaka tipka,
		// ki ≈°e ni bila obdelana.
		pressed_key =  KBD_get_pressed_key() ;
 800586a:	f7ff ffb7 	bl	80057dc <KBD_get_pressed_key>
 800586e:	4603      	mov	r3, r0
 8005870:	71fb      	strb	r3, [r7, #7]
	while (pressed_key != BTN_NONE)
 8005872:	79fb      	ldrb	r3, [r7, #7]
 8005874:	2b07      	cmp	r3, #7
 8005876:	d1cd      	bne.n	8005814 <KBD_demo_toggle_LEDs_if_buttons_pressed+0x10>

	}

}
 8005878:	bf00      	nop
 800587a:	bf00      	nop
 800587c:	3708      	adds	r7, #8
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop

08005884 <LCD_IO_Init>:
/*!
 * @brief Nizkonivojska inicializacija zaslona
 * @internal
 */
static void LCD_IO_Init()
{
 8005884:	b580      	push	{r7, lr}
 8005886:	af00      	add	r7, sp, #0
	LCD_RST_LOW();
 8005888:	4b06      	ldr	r3, [pc, #24]	; (80058a4 <LCD_IO_Init+0x20>)
 800588a:	2208      	movs	r2, #8
 800588c:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(120);
 800588e:	2078      	movs	r0, #120	; 0x78
 8005890:	f7fb fe4e 	bl	8001530 <HAL_Delay>
	LCD_RST_HIGH();
 8005894:	4b03      	ldr	r3, [pc, #12]	; (80058a4 <LCD_IO_Init+0x20>)
 8005896:	2208      	movs	r2, #8
 8005898:	619a      	str	r2, [r3, #24]
	HAL_Delay(120);
 800589a:	2078      	movs	r0, #120	; 0x78
 800589c:	f7fb fe48 	bl	8001530 <HAL_Delay>
}
 80058a0:	bf00      	nop
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	48000c00 	.word	0x48000c00

080058a8 <LCD_FillRect>:
 *
 * Funkcija izbere ≈æeleno obmoƒçje, potem pa tolikokrat po≈°lje izbrano barvo,
 * kolikor slikovnih toƒçk je potrebnih.
 */
void LCD_FillRect(uint32_t x, uint32_t y, uint32_t w, uint32_t h, uint16_t c)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]
 80058b4:	603b      	str	r3, [r7, #0]
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* ≈†t. vseh pikslov     */
 80058b6:	2002      	movs	r0, #2
 80058b8:	f000 fb4c 	bl	8005f54 <ILI9341_GetParam>
 80058bc:	6138      	str	r0, [r7, #16]
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko ≈°t. pikslov */
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	3301      	adds	r3, #1
 80058c6:	6839      	ldr	r1, [r7, #0]
 80058c8:	68ba      	ldr	r2, [r7, #8]
 80058ca:	1a8a      	subs	r2, r1, r2
 80058cc:	3201      	adds	r2, #1
 80058ce:	fb02 f303 	mul.w	r3, r2, r3
 80058d2:	617b      	str	r3, [r7, #20]

	if(pixel_count > max_count)
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d901      	bls.n	80058e0 <LCD_FillRect+0x38>
		pixel_count = max_count;
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	617b      	str	r3, [r7, #20]

	// Izbor koordinat piksla
	ILI9341_SetDisplayWindow(x, y, w, h);
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	68b9      	ldr	r1, [r7, #8]
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f000 fa48 	bl	8005d7c <ILI9341_SetDisplayWindow>

	ILI9341_SendRepeatedData(c, pixel_count);
 80058ec:	8c3b      	ldrh	r3, [r7, #32]
 80058ee:	6979      	ldr	r1, [r7, #20]
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 f9ec 	bl	8005cce <ILI9341_SendRepeatedData>
	//while (pixel_count) {
	//	LCD_IO_SendData((uint16_t *)&c, LCD_IO_DATA_WRITE_CYCLES);
	//	pixel_count--;
	//}
}
 80058f6:	bf00      	nop
 80058f8:	3718      	adds	r7, #24
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}

080058fe <LCD_Init>:
 * Inicializacija nastavi privzet barvni prostor (RGB565), orientacijo zaslona, vklopi osvetlitev,
 * zapolni zaslon s ƒçrno barvo in nastavi bel tekst na ƒçrni podlagi.
 * @note Za inicializacijo posameznih strojnih enot mora poskrbeti uporabnik (npr. FMC)
 */
void LCD_Init()
{
 80058fe:	b580      	push	{r7, lr}
 8005900:	af00      	add	r7, sp, #0
	// Resetiraj V/I linijo zaslona
	LCD_IO_Init();
 8005902:	f7ff ffbf 	bl	8005884 <LCD_IO_Init>

	// Inicializiraj krmilnik Ili9341 v barvnem prostoru RBG565 in brez zasuka slike
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 8005906:	2103      	movs	r1, #3
 8005908:	2055      	movs	r0, #85	; 0x55
 800590a:	f000 fa99 	bl	8005e40 <ILI9341_Init>
	ILI9341_DisplayOn();
 800590e:	f000 fb14 	bl	8005f3a <ILI9341_DisplayOn>

	LCD_ClearScreen();
 8005912:	f000 f806 	bl	8005922 <LCD_ClearScreen>
	// Gornja funkcija se bo zakljuƒçila pred izbrisom celega zaslona, ker si FMC zapomni vse
	// ukaze in sporoƒçi, da se je zakljuƒçil prenos, ne pa po≈°iljanje.
	// Brez zamika bo zaslon za trenutek utripnil belo. Prej:  HAL_Delay(25);
	ILI9341_WaitTransfer();
 8005916:	f000 fb09 	bl	8005f2c <ILI9341_WaitTransfer>

	// Inicializiramo ≈°e osvetlitev LCD zaslona.
	LCD_BKLT_init();
 800591a:	f000 f94b 	bl	8005bb4 <LCD_BKLT_init>
}
 800591e:	bf00      	nop
 8005920:	bd80      	pop	{r7, pc}

08005922 <LCD_ClearScreen>:

/*!
 * @brief Poƒçisti zaslon (prebarvaj s ƒçrno barvo)
 */
void LCD_ClearScreen()
{
 8005922:	b590      	push	{r4, r7, lr}
 8005924:	b083      	sub	sp, #12
 8005926:	af02      	add	r7, sp, #8
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 8005928:	2000      	movs	r0, #0
 800592a:	f000 fb13 	bl	8005f54 <ILI9341_GetParam>
 800592e:	4604      	mov	r4, r0
 8005930:	2001      	movs	r0, #1
 8005932:	f000 fb0f 	bl	8005f54 <ILI9341_GetParam>
 8005936:	4603      	mov	r3, r0
 8005938:	2200      	movs	r2, #0
 800593a:	9200      	str	r2, [sp, #0]
 800593c:	4622      	mov	r2, r4
 800593e:	2100      	movs	r1, #0
 8005940:	2000      	movs	r0, #0
 8005942:	f7ff ffb1 	bl	80058a8 <LCD_FillRect>
}
 8005946:	bf00      	nop
 8005948:	3704      	adds	r7, #4
 800594a:	46bd      	mov	sp, r7
 800594c:	bd90      	pop	{r4, r7, pc}

0800594e <UserPixelSetFunction>:
// ------ Definicija dveh temeljnih funkcij za risanje na zaslon -------


// Implementacija funkcije za izris enega samega piksla na zaslon.
void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 800594e:	b580      	push	{r7, lr}
 8005950:	b084      	sub	sp, #16
 8005952:	af00      	add	r7, sp, #0
 8005954:	60f8      	str	r0, [r7, #12]
 8005956:	60b9      	str	r1, [r7, #8]
 8005958:	607a      	str	r2, [r7, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	68b9      	ldr	r1, [r7, #8]
 800595e:	2301      	movs	r3, #1
 8005960:	2201      	movs	r2, #1
 8005962:	f000 fa0b 	bl	8005d7c <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 8005966:	1d3b      	adds	r3, r7, #4
 8005968:	2101      	movs	r1, #1
 800596a:	4618      	mov	r0, r3
 800596c:	f000 f98d 	bl	8005c8a <ILI9341_SendData>
}
 8005970:	bf00      	nop
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <_HW_FillFrame_>:


// Implementacija funkcije za izris pravokotnika na zaslon.
UG_RESULT _HW_FillFrame_(UG_S16 x, UG_S16 y, UG_S16 w, UG_S16 h, UG_COLOR c)
{
 8005978:	b590      	push	{r4, r7, lr}
 800597a:	b087      	sub	sp, #28
 800597c:	af02      	add	r7, sp, #8
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]
 8005984:	603b      	str	r3, [r7, #0]
	LCD_FillRect(x, y, w, h, c);
 8005986:	68f8      	ldr	r0, [r7, #12]
 8005988:	68b9      	ldr	r1, [r7, #8]
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	683c      	ldr	r4, [r7, #0]
 800598e:	6a3b      	ldr	r3, [r7, #32]
 8005990:	b29b      	uxth	r3, r3
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	4623      	mov	r3, r4
 8005996:	f7ff ff87 	bl	80058a8 <LCD_FillRect>

	return UG_RESULT_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3714      	adds	r7, #20
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd90      	pop	{r4, r7, pc}

080059a4 <LCD_uGUI_init>:
// ------------ Inicializacija uGUI za delo z na≈°im zaslonom -------------------


// Inicializacija uGUI knji≈ænice za delo z na≈°im LCD zaslonom.
void LCD_uGUI_init(void)
{
 80059a4:	b598      	push	{r3, r4, r7, lr}
 80059a6:	af00      	add	r7, sp, #0


	// Inicializacija uGUI knji≈ænice: registracija funkcije za izris enega piksla na zaslon,
	// specifikacija resolucije zaslona.
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 80059a8:	2000      	movs	r0, #0
 80059aa:	f000 fad3 	bl	8005f54 <ILI9341_GetParam>
 80059ae:	4603      	mov	r3, r0
 80059b0:	461c      	mov	r4, r3
 80059b2:	2001      	movs	r0, #1
 80059b4:	f000 face 	bl	8005f54 <ILI9341_GetParam>
 80059b8:	4603      	mov	r3, r0
 80059ba:	4622      	mov	r2, r4
 80059bc:	490b      	ldr	r1, [pc, #44]	; (80059ec <LCD_uGUI_init+0x48>)
 80059be:	480c      	ldr	r0, [pc, #48]	; (80059f0 <LCD_uGUI_init+0x4c>)
 80059c0:	f000 fb3c 	bl	800603c <UG_Init>

	// Nastavitev "default" fontov in barv za besedilo in ozadje.
	UG_FontSelect(&FONT_8X12);
 80059c4:	480b      	ldr	r0, [pc, #44]	; (80059f4 <LCD_uGUI_init+0x50>)
 80059c6:	f000 fbb9 	bl	800613c <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 80059ca:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80059ce:	f000 fea3 	bl	8006718 <UG_SetForecolor>
	UG_SetBackcolor(C_BLACK);
 80059d2:	2000      	movs	r0, #0
 80059d4:	f000 feb0 	bl	8006738 <UG_SetBackcolor>

	// Registracija funkcij za izris pravokotnika.
	UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
 80059d8:	4907      	ldr	r1, [pc, #28]	; (80059f8 <LCD_uGUI_init+0x54>)
 80059da:	2001      	movs	r0, #1
 80059dc:	f001 f960 	bl	8006ca0 <UG_DriverRegister>
	UG_DriverEnable(DRIVER_FILL_FRAME);
 80059e0:	2001      	movs	r0, #1
 80059e2:	f001 f97f 	bl	8006ce4 <UG_DriverEnable>
}
 80059e6:	bf00      	nop
 80059e8:	bd98      	pop	{r3, r4, r7, pc}
 80059ea:	bf00      	nop
 80059ec:	0800594f 	.word	0x0800594f
 80059f0:	20000658 	.word	0x20000658
 80059f4:	0801931c 	.word	0x0801931c
 80059f8:	08005979 	.word	0x08005979

080059fc <LCD_uGUI_demo_Misko3>:



// Demonstracija izrisa grafike na zalon s pomoƒçjo uGUI knji≈ænice.
void LCD_uGUI_demo_Misko3(void)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b082      	sub	sp, #8
 8005a00:	af00      	add	r7, sp, #0

	UG_FillScreen(C_BLACK);
 8005a02:	2000      	movs	r0, #0
 8005a04:	f000 fbb2 	bl	800616c <UG_FillScreen>

	uint16_t pozicija_y=35, pozicija_x=150;
 8005a08:	2323      	movs	r3, #35	; 0x23
 8005a0a:	80fb      	strh	r3, [r7, #6]
 8005a0c:	2396      	movs	r3, #150	; 0x96
 8005a0e:	80bb      	strh	r3, [r7, #4]

	UG_FontSelect(&FONT_32X53);
 8005a10:	482a      	ldr	r0, [pc, #168]	; (8005abc <LCD_uGUI_demo_Misko3+0xc0>)
 8005a12:	f000 fb93 	bl	800613c <UG_FontSelect>
	UG_SetForecolor(C_VIOLET);
 8005a16:	f64e 401d 	movw	r0, #60445	; 0xec1d
 8005a1a:	f000 fe7d 	bl	8006718 <UG_SetForecolor>
	UG_PutString(pozicija_x-90,pozicija_y,"M");
 8005a1e:	88bb      	ldrh	r3, [r7, #4]
 8005a20:	3b5a      	subs	r3, #90	; 0x5a
 8005a22:	88f9      	ldrh	r1, [r7, #6]
 8005a24:	4a26      	ldr	r2, [pc, #152]	; (8005ac0 <LCD_uGUI_demo_Misko3+0xc4>)
 8005a26:	4618      	mov	r0, r3
 8005a28:	f000 fdec 	bl	8006604 <UG_PutString>

	UG_SetForecolor(C_BLUE);
 8005a2c:	201f      	movs	r0, #31
 8005a2e:	f000 fe73 	bl	8006718 <UG_SetForecolor>
	UG_PutString(pozicija_x-60,pozicija_y,"i");
 8005a32:	88bb      	ldrh	r3, [r7, #4]
 8005a34:	3b3c      	subs	r3, #60	; 0x3c
 8005a36:	88f9      	ldrh	r1, [r7, #6]
 8005a38:	4a22      	ldr	r2, [pc, #136]	; (8005ac4 <LCD_uGUI_demo_Misko3+0xc8>)
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f000 fde2 	bl	8006604 <UG_PutString>

	UG_SetForecolor(C_CYAN);
 8005a40:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8005a44:	f000 fe68 	bl	8006718 <UG_SetForecolor>
	UG_PutString(pozicija_x-30,pozicija_y,"S");
 8005a48:	88bb      	ldrh	r3, [r7, #4]
 8005a4a:	3b1e      	subs	r3, #30
 8005a4c:	88f9      	ldrh	r1, [r7, #6]
 8005a4e:	4a1e      	ldr	r2, [pc, #120]	; (8005ac8 <LCD_uGUI_demo_Misko3+0xcc>)
 8005a50:	4618      	mov	r0, r3
 8005a52:	f000 fdd7 	bl	8006604 <UG_PutString>

	UG_SetForecolor(C_GREEN);
 8005a56:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8005a5a:	f000 fe5d 	bl	8006718 <UG_SetForecolor>
	UG_PutString(pozicija_x,pozicija_y,"K");
 8005a5e:	88bb      	ldrh	r3, [r7, #4]
 8005a60:	88f9      	ldrh	r1, [r7, #6]
 8005a62:	4a1a      	ldr	r2, [pc, #104]	; (8005acc <LCD_uGUI_demo_Misko3+0xd0>)
 8005a64:	4618      	mov	r0, r3
 8005a66:	f000 fdcd 	bl	8006604 <UG_PutString>

	UG_SetForecolor(C_YELLOW);
 8005a6a:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8005a6e:	f000 fe53 	bl	8006718 <UG_SetForecolor>
	UG_PutString(pozicija_x+30,pozicija_y,"o");
 8005a72:	88bb      	ldrh	r3, [r7, #4]
 8005a74:	331e      	adds	r3, #30
 8005a76:	88f9      	ldrh	r1, [r7, #6]
 8005a78:	4a15      	ldr	r2, [pc, #84]	; (8005ad0 <LCD_uGUI_demo_Misko3+0xd4>)
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f000 fdc2 	bl	8006604 <UG_PutString>

	UG_SetForecolor(C_RED);
 8005a80:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8005a84:	f000 fe48 	bl	8006718 <UG_SetForecolor>
	UG_PutString(pozicija_x+70,pozicija_y,"3");
 8005a88:	88bb      	ldrh	r3, [r7, #4]
 8005a8a:	3346      	adds	r3, #70	; 0x46
 8005a8c:	88f9      	ldrh	r1, [r7, #6]
 8005a8e:	4a11      	ldr	r2, [pc, #68]	; (8005ad4 <LCD_uGUI_demo_Misko3+0xd8>)
 8005a90:	4618      	mov	r0, r3
 8005a92:	f000 fdb7 	bl	8006604 <UG_PutString>

	UG_SetForecolor(C_WHITE);
 8005a96:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005a9a:	f000 fe3d 	bl	8006718 <UG_SetForecolor>
	UG_FontSelect(&FONT_16X26);
 8005a9e:	480e      	ldr	r0, [pc, #56]	; (8005ad8 <LCD_uGUI_demo_Misko3+0xdc>)
 8005aa0:	f000 fb4c 	bl	800613c <UG_FontSelect>
	UG_PutString(10, pozicija_y+50,"To mi deli, Borut!");
 8005aa4:	88fb      	ldrh	r3, [r7, #6]
 8005aa6:	3332      	adds	r3, #50	; 0x32
 8005aa8:	4a0c      	ldr	r2, [pc, #48]	; (8005adc <LCD_uGUI_demo_Misko3+0xe0>)
 8005aaa:	4619      	mov	r1, r3
 8005aac:	200a      	movs	r0, #10
 8005aae:	f000 fda9 	bl	8006604 <UG_PutString>

}
 8005ab2:	bf00      	nop
 8005ab4:	3708      	adds	r7, #8
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	08019354 	.word	0x08019354
 8005ac0:	08007e74 	.word	0x08007e74
 8005ac4:	08007e78 	.word	0x08007e78
 8005ac8:	08007e7c 	.word	0x08007e7c
 8005acc:	08007e80 	.word	0x08007e80
 8005ad0:	08007e84 	.word	0x08007e84
 8005ad4:	08007e88 	.word	0x08007e88
 8005ad8:	08019338 	.word	0x08019338
 8005adc:	08007e8c 	.word	0x08007e8c

08005ae0 <LCD_TCH_demo>:

// Demonstracija detekcije pritiska na LCD zaslon. Funkcija je nastavljena tako,
// da s pomoƒçjo "polling" pristopa zaznavamo pritisk na zaslon ter nato na to
// mesto izri≈°emo krogec s pomoƒçjo uGUI knji≈ænice.
void LCD_TCH_demo(void)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b082      	sub	sp, #8
 8005ae4:	af00      	add	r7, sp, #0
	// Pomo≈æni spremenljivki, za hranjenje koordinat pritiska.
	uint16_t x = 0, y = 0;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	80fb      	strh	r3, [r7, #6]
 8005aea:	2300      	movs	r3, #0
 8005aec:	80bb      	strh	r3, [r7, #4]


	// Poskusimo prebrati koordinate pritiska. Branje bo uspe≈°no le,
	// ƒçe je trenutno prisoten pritisk na zaslon.
	if ( XPT2046_touch_get_coordinates_if_pressed(&x, &y) )
 8005aee:	1d3a      	adds	r2, r7, #4
 8005af0:	1dbb      	adds	r3, r7, #6
 8005af2:	4611      	mov	r1, r2
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7ff fce1 	bl	80054bc <XPT2046_touch_get_coordinates_if_pressed>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d012      	beq.n	8005b26 <LCD_TCH_demo+0x46>
	{

		// in na to mesto pritiska nari≈°emo krogec s pomoƒçjo uGUI funkcij.
		UG_FillCircle(x,y, 2, C_GREEN);
 8005b00:	88fb      	ldrh	r3, [r7, #6]
 8005b02:	4618      	mov	r0, r3
 8005b04:	88bb      	ldrh	r3, [r7, #4]
 8005b06:	4619      	mov	r1, r3
 8005b08:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8005b0c:	2202      	movs	r2, #2
 8005b0e:	f000 fc3d 	bl	800638c <UG_FillCircle>

		// Izpi≈°emo lokacijo ≈°e preko SCI vmesnika.
		printf("x = %d\n", x);
 8005b12:	88fb      	ldrh	r3, [r7, #6]
 8005b14:	4619      	mov	r1, r3
 8005b16:	4807      	ldr	r0, [pc, #28]	; (8005b34 <LCD_TCH_demo+0x54>)
 8005b18:	f001 f944 	bl	8006da4 <iprintf>
		printf("y = %d\n", y);
 8005b1c:	88bb      	ldrh	r3, [r7, #4]
 8005b1e:	4619      	mov	r1, r3
 8005b20:	4805      	ldr	r0, [pc, #20]	; (8005b38 <LCD_TCH_demo+0x58>)
 8005b22:	f001 f93f 	bl	8006da4 <iprintf>

	}

	// Dodamo nekoliko ƒçasovne zakasnitve pred morebitnim naslednjim
	// poizvedovanjem o lokaciji pritiska.
	HAL_Delay(10);
 8005b26:	200a      	movs	r0, #10
 8005b28:	f7fb fd02 	bl	8001530 <HAL_Delay>
}
 8005b2c:	bf00      	nop
 8005b2e:	3708      	adds	r7, #8
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}
 8005b34:	08007ea0 	.word	0x08007ea0
 8005b38:	08007ea8 	.word	0x08007ea8

08005b3c <LL_TIM_EnableCounter>:
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f043 0201 	orr.w	r2, r3, #1
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	601a      	str	r2, [r3, #0]
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <LL_TIM_CC_EnableChannel>:
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a1a      	ldr	r2, [r3, #32]
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	431a      	orrs	r2, r3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	621a      	str	r2, [r3, #32]
}
 8005b72:	bf00      	nop
 8005b74:	370c      	adds	r7, #12
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr

08005b7e <LL_TIM_OC_SetCompareCH1>:
{
 8005b7e:	b480      	push	{r7}
 8005b80:	b083      	sub	sp, #12
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
 8005b86:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	683a      	ldr	r2, [r7, #0]
 8005b8c:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005b8e:	bf00      	nop
 8005b90:	370c      	adds	r7, #12
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr

08005b9a <LL_TIM_OC_GetCompareCH1>:
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b083      	sub	sp, #12
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	370c      	adds	r7, #12
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr
	...

08005bb4 <LCD_BKLT_init>:

// Funkcija LCD_BKLT_init() poskrbi za inicializacijo "handle" strukture za upravljanje LCD osvetlitve,
// za omogoƒçitev delovanja ƒçasovnika, omogoƒçitev delovanja kanala ƒçasovnika ter za doloƒçitev zaƒçetne
// vrednosti jakosti osvetlitve LCD zaslona ob inicializaciji sistema.
void LCD_BKLT_init(void)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	af00      	add	r7, sp, #0
		// --- Specifikacija ƒçasovnika ter kanala ƒçasovnika ---
		//
		// Ti dva parametra strukture doloƒçimo s pred-definiranima makrojema iz LL knji≈ænice,
		// podobno kot smo to storili v prej≈°njih vajah.
		// Pozor: kanala ne podamo s ≈°tevilko, temveƒç z masko.
		LCD_backlight.timer = TIM4 ;
 8005bb8:	4b0f      	ldr	r3, [pc, #60]	; (8005bf8 <LCD_BKLT_init+0x44>)
 8005bba:	4a10      	ldr	r2, [pc, #64]	; (8005bfc <LCD_BKLT_init+0x48>)
 8005bbc:	601a      	str	r2, [r3, #0]
		LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		// namig: poglejte komentar pri implementaciji funkcije LL_TIM_CC_EnableChannel()
 8005bbe:	4b0e      	ldr	r3, [pc, #56]	; (8005bf8 <LCD_BKLT_init+0x44>)
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	605a      	str	r2, [r3, #4]

		// --- Specifikacija LL funkcij za delo s kanalom ƒçasovnika ---
		//
		// Kazalca na funkciji inicializiramo s pomoƒçjo imen LL funkcij za nastavitev in
		// branje vrednosti za primerjavo (angl. compare value).
		LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
 8005bc4:	4b0c      	ldr	r3, [pc, #48]	; (8005bf8 <LCD_BKLT_init+0x44>)
 8005bc6:	4a0e      	ldr	r2, [pc, #56]	; (8005c00 <LCD_BKLT_init+0x4c>)
 8005bc8:	609a      	str	r2, [r3, #8]
		LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 8005bca:	4b0b      	ldr	r3, [pc, #44]	; (8005bf8 <LCD_BKLT_init+0x44>)
 8005bcc:	4a0d      	ldr	r2, [pc, #52]	; (8005c04 <LCD_BKLT_init+0x50>)
 8005bce:	60da      	str	r2, [r3, #12]


		// --- Specifikacija privzete vrednosti za osvetlitev zaslona ---
		//
		LCD_backlight.default_brightness = 75;		// podano v procentih
 8005bd0:	4b09      	ldr	r3, [pc, #36]	; (8005bf8 <LCD_BKLT_init+0x44>)
 8005bd2:	224b      	movs	r2, #75	; 0x4b
 8005bd4:	741a      	strb	r2, [r3, #16]
	// 2. Omogoƒçitev delovanja ƒçasovnika, da priƒçne s ≈°tetjem.

		// Uporabimo ustrezno LL funkcijo.

			// DOPOLNI done
		LL_TIM_EnableCounter (LCD_backlight.timer);
 8005bd6:	4b08      	ldr	r3, [pc, #32]	; (8005bf8 <LCD_BKLT_init+0x44>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7ff ffae 	bl	8005b3c <LL_TIM_EnableCounter>
	// 3. Vklop osvetlitve LCD zaslona s privzeto jakostjo osvetlitve.

		// Tu si lahko pomagamo kar z ustrezno LCD_BKLT_ za vklop osvetlitve.

			// DOPOLNI done
		LCD_BKLT_on();
 8005be0:	f000 f812 	bl	8005c08 <LCD_BKLT_on>
		// Ta kanal ƒçasovnika bo poskrbel za generacijo PWM signala na pinu mikrokrmilnika
		// po principu primerjanja vrednosti (angl. output compare functionality).
		// Uporabite ustrezno LL funkcijo.

			// DOPOLNI ???????????
		LL_TIM_CC_EnableChannel (LCD_backlight.timer, LCD_backlight.timer_channel);
 8005be4:	4b04      	ldr	r3, [pc, #16]	; (8005bf8 <LCD_BKLT_init+0x44>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a03      	ldr	r2, [pc, #12]	; (8005bf8 <LCD_BKLT_init+0x44>)
 8005bea:	6852      	ldr	r2, [r2, #4]
 8005bec:	4611      	mov	r1, r2
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7ff ffb4 	bl	8005b5c <LL_TIM_CC_EnableChannel>

}
 8005bf4:	bf00      	nop
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	200006e4 	.word	0x200006e4
 8005bfc:	40000800 	.word	0x40000800
 8005c00:	08005b7f 	.word	0x08005b7f
 8005c04:	08005b9b 	.word	0x08005b9b

08005c08 <LCD_BKLT_on>:


// Funkcija LCD_BKLT_on() pri≈æge osvetlitev LED zaslona in nastavi jakost
// osvetlitve na specificirano privzeto vrednost ("default value").
void LCD_BKLT_on(void)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	af00      	add	r7, sp, #0
	// DOPOLNI	done

	LCD_backlight.SetCompare( LCD_backlight.timer,  LCD_backlight.default_brightness );
 8005c0c:	4b04      	ldr	r3, [pc, #16]	; (8005c20 <LCD_BKLT_on+0x18>)
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	4a03      	ldr	r2, [pc, #12]	; (8005c20 <LCD_BKLT_on+0x18>)
 8005c12:	6812      	ldr	r2, [r2, #0]
 8005c14:	4902      	ldr	r1, [pc, #8]	; (8005c20 <LCD_BKLT_on+0x18>)
 8005c16:	7c09      	ldrb	r1, [r1, #16]
 8005c18:	4610      	mov	r0, r2
 8005c1a:	4798      	blx	r3
}
 8005c1c:	bf00      	nop
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	200006e4 	.word	0x200006e4

08005c24 <FMC_BANK1_SetAddress>:
 * @brief Nastavi spominski naslov enote FSMC
 * @param address ≈æelen naslov
 * @internal
 */
static inline void FMC_BANK1_SetAddress (LCD_IO_Data_t address)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005c2e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8005c32:	88fb      	ldrh	r3, [r7, #6]
 8005c34:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005c36:	f3bf 8f4f 	dsb	sy
}
 8005c3a:	bf00      	nop

	// Poƒçakaj na sinhronizacijo pomnilnika
	__DSB();
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <FMC_BANK1_WriteData>:
 * @brief Pi≈°i v register enote FSMC
 * @param data ≈æelen podatek
 * @internal
 */
static inline void FMC_BANK1_WriteData(LCD_IO_Data_t data)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	4603      	mov	r3, r0
 8005c50:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8005c52:	4a06      	ldr	r2, [pc, #24]	; (8005c6c <FMC_BANK1_WriteData+0x24>)
 8005c54:	88fb      	ldrh	r3, [r7, #6]
 8005c56:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005c58:	f3bf 8f4f 	dsb	sy
}
 8005c5c:	bf00      	nop

	// Poƒçakaj na sinhronizacijo pomnilnika
	__DSB();
}
 8005c5e:	bf00      	nop
 8005c60:	370c      	adds	r7, #12
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
 8005c6a:	bf00      	nop
 8005c6c:	60010000 	.word	0x60010000

08005c70 <ILI9341_SetAddress>:
/*!
 * @brief Podaj spominski naslov LCD krmilniku
 * @param *address *naslov* spremenljivke, v kateri je zapisan ukaz (register)
 */
void ILI9341_SetAddress(LCD_IO_Data_t *address)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b082      	sub	sp, #8
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
	// Ukazni register je le eden, zato podajanje dol≈æine podatka ni potrebno
	FMC_BANK1_SetAddress(*address);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	881b      	ldrh	r3, [r3, #0]
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f7ff ffd1 	bl	8005c24 <FMC_BANK1_SetAddress>
}
 8005c82:	bf00      	nop
 8005c84:	3708      	adds	r7, #8
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}

08005c8a <ILI9341_SendData>:
 * @brief Pi≈°i tabelo v grafiƒçni pomnilnik (GRAM) LCD krmilnika
 * @param *data  *naslov* tabele, v kateri so zapisani podatki
 * @param length dol≈æina tabele podatkov
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
 8005c8a:	b580      	push	{r7, lr}
 8005c8c:	b084      	sub	sp, #16
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
 8005c92:	6039      	str	r1, [r7, #0]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 8005c94:	2301      	movs	r3, #1
 8005c96:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (length/increment); i += increment)
 8005c98:	2300      	movs	r3, #0
 8005c9a:	60fb      	str	r3, [r7, #12]
 8005c9c:	e00b      	b.n	8005cb6 <ILI9341_SendData+0x2c>
		FMC_BANK1_WriteData(data[i]);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	005b      	lsls	r3, r3, #1
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	4413      	add	r3, r2
 8005ca6:	881b      	ldrh	r3, [r3, #0]
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f7ff ffcd 	bl	8005c48 <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8005cae:	7afb      	ldrb	r3, [r7, #11]
 8005cb0:	68fa      	ldr	r2, [r7, #12]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]
 8005cb6:	7afb      	ldrb	r3, [r7, #11]
 8005cb8:	683a      	ldr	r2, [r7, #0]
 8005cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d3ec      	bcc.n	8005c9e <ILI9341_SendData+0x14>
}
 8005cc4:	bf00      	nop
 8005cc6:	bf00      	nop
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}

08005cce <ILI9341_SendRepeatedData>:
 * @brief Veƒçkrat zapi≈°i isti podatek v grafiƒçni pomnilnik (GRAM) LCD krmilnika
 * @param data spremenljivka s podatkom
 * @param num_copies ≈°tevilo kopij, ki se po≈°ljejo
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies)
{
 8005cce:	b580      	push	{r7, lr}
 8005cd0:	b084      	sub	sp, #16
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	6039      	str	r1, [r7, #0]
 8005cd8:	80fb      	strh	r3, [r7, #6]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8005cde:	2300      	movs	r3, #0
 8005ce0:	60fb      	str	r3, [r7, #12]
 8005ce2:	e007      	b.n	8005cf4 <ILI9341_SendRepeatedData+0x26>
		FMC_BANK1_WriteData(data);
 8005ce4:	88fb      	ldrh	r3, [r7, #6]
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7ff ffae 	bl	8005c48 <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8005cec:	7afb      	ldrb	r3, [r7, #11]
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	60fb      	str	r3, [r7, #12]
 8005cf4:	7afb      	ldrb	r3, [r7, #11]
 8005cf6:	683a      	ldr	r2, [r7, #0]
 8005cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d3f0      	bcc.n	8005ce4 <ILI9341_SendRepeatedData+0x16>
}
 8005d02:	bf00      	nop
 8005d04:	bf00      	nop
 8005d06:	3710      	adds	r7, #16
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <ILI9341_SetOrientation>:
/*!
  * @brief  Nastavi orientacijo zaslona.
  * @param  orientation zasuk zaslona, podan v obliki ILI9341_MISKO_ROTATE_{0,90,180,270}
  */
void ILI9341_SetOrientation(uint32_t orientation)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
	ILI9341_Data_t command   = ILI9341_MAC; /* Memory Access Control */
 8005d14:	2336      	movs	r3, #54	; 0x36
 8005d16:	81fb      	strh	r3, [r7, #14]
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 8005d18:	4a16      	ldr	r2, [pc, #88]	; (8005d74 <ILI9341_SetOrientation+0x68>)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	81bb      	strh	r3, [r7, #12]

	ILI9341_SetAddress(&command);
 8005d24:	f107 030e 	add.w	r3, r7, #14
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7ff ffa1 	bl	8005c70 <ILI9341_SetAddress>
	ILI9341_SendData(&parameter, 1);
 8005d2e:	f107 030c 	add.w	r3, r7, #12
 8005d32:	2101      	movs	r1, #1
 8005d34:	4618      	mov	r0, r3
 8005d36:	f7ff ffa8 	bl	8005c8a <ILI9341_SendData>

	switch (orientation) {
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d002      	beq.n	8005d46 <ILI9341_SetOrientation+0x3a>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2b03      	cmp	r3, #3
 8005d44:	d107      	bne.n	8005d56 <ILI9341_SetOrientation+0x4a>
	case ILI9341_MISKO_ROTATE_0:
	case ILI9341_MISKO_ROTATE_270:
		LCD.width  = ILI9341_HEIGHT;
 8005d46:	4b0c      	ldr	r3, [pc, #48]	; (8005d78 <ILI9341_SetOrientation+0x6c>)
 8005d48:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005d4c:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_WIDTH;
 8005d4e:	4b0a      	ldr	r3, [pc, #40]	; (8005d78 <ILI9341_SetOrientation+0x6c>)
 8005d50:	22f0      	movs	r2, #240	; 0xf0
 8005d52:	605a      	str	r2, [r3, #4]
		break;
 8005d54:	e007      	b.n	8005d66 <ILI9341_SetOrientation+0x5a>
	default:
	case ILI9341_MISKO_ROTATE_90:
	case ILI9341_MISKO_ROTATE_180:
		LCD.width  = ILI9341_WIDTH;
 8005d56:	4b08      	ldr	r3, [pc, #32]	; (8005d78 <ILI9341_SetOrientation+0x6c>)
 8005d58:	22f0      	movs	r2, #240	; 0xf0
 8005d5a:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_HEIGHT;
 8005d5c:	4b06      	ldr	r3, [pc, #24]	; (8005d78 <ILI9341_SetOrientation+0x6c>)
 8005d5e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005d62:	605a      	str	r2, [r3, #4]
		break;
 8005d64:	bf00      	nop
	}
	LCD.orientation = orientation;
 8005d66:	4a04      	ldr	r2, [pc, #16]	; (8005d78 <ILI9341_SetOrientation+0x6c>)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6093      	str	r3, [r2, #8]
}
 8005d6c:	bf00      	nop
 8005d6e:	3710      	adds	r7, #16
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}
 8005d74:	2000000c 	.word	0x2000000c
 8005d78:	200006f8 	.word	0x200006f8

08005d7c <ILI9341_SetDisplayWindow>:
  * @param  Ypos   y koordinata izhodi≈°ƒça
  * @param  Height vi≈°ina okna
  * @param  Width  ≈°irina okna
  */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b088      	sub	sp, #32
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	60b9      	str	r1, [r7, #8]
 8005d86:	607a      	str	r2, [r7, #4]
 8005d88:	603b      	str	r3, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[4];

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
 8005d8a:	232a      	movs	r3, #42	; 0x2a
 8005d8c:	83fb      	strh	r3, [r7, #30]
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	0a1b      	lsrs	r3, r3, #8
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	82bb      	strh	r3, [r7, #20]
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	82fb      	strh	r3, [r7, #22]
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 8005da0:	68fa      	ldr	r2, [r7, #12]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4413      	add	r3, r2
 8005da6:	3b01      	subs	r3, #1
 8005da8:	0a1b      	lsrs	r3, r3, #8
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	833b      	strh	r3, [r7, #24]
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	4413      	add	r3, r2
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8005dc4:	f107 031e 	add.w	r3, r7, #30
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f7ff ff51 	bl	8005c70 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 8005dce:	f107 0314 	add.w	r3, r7, #20
 8005dd2:	2104      	movs	r1, #4
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f7ff ff58 	bl	8005c8a <ILI9341_SendData>

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
 8005dda:	232b      	movs	r3, #43	; 0x2b
 8005ddc:	83fb      	strh	r3, [r7, #30]
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	0a1b      	lsrs	r3, r3, #8
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	82bb      	strh	r3, [r7, #20]
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	82fb      	strh	r3, [r7, #22]
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	4413      	add	r3, r2
 8005df6:	3b01      	subs	r3, #1
 8005df8:	0a1b      	lsrs	r3, r3, #8
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	833b      	strh	r3, [r7, #24]
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	b29a      	uxth	r2, r3
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	4413      	add	r3, r2
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8005e14:	f107 031e 	add.w	r3, r7, #30
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7ff ff29 	bl	8005c70 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 8005e1e:	f107 0314 	add.w	r3, r7, #20
 8005e22:	2104      	movs	r1, #4
 8005e24:	4618      	mov	r0, r3
 8005e26:	f7ff ff30 	bl	8005c8a <ILI9341_SendData>

	// Zapusti nastavitev okna v naƒçinu za vpis barve v GRAM
	command = ILI9341_GRAM;
 8005e2a:	232c      	movs	r3, #44	; 0x2c
 8005e2c:	83fb      	strh	r3, [r7, #30]
	ILI9341_SetAddress(&command);
 8005e2e:	f107 031e 	add.w	r3, r7, #30
 8005e32:	4618      	mov	r0, r3
 8005e34:	f7ff ff1c 	bl	8005c70 <ILI9341_SetAddress>
}
 8005e38:	bf00      	nop
 8005e3a:	3720      	adds	r7, #32
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <ILI9341_Init>:
  * @param  color_space ≈æelen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
  * @param  orientation orientacija zaslona
  * @internal
  */
void ILI9341_Init(uint32_t color_space, uint32_t orientation)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b086      	sub	sp, #24
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
 8005e4a:	6838      	ldr	r0, [r7, #0]
 8005e4c:	f7ff ff5e 	bl	8005d0c <ILI9341_SetOrientation>
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8005e50:	4b35      	ldr	r3, [pc, #212]	; (8005f28 <ILI9341_Init+0xe8>)
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	4b34      	ldr	r3, [pc, #208]	; (8005f28 <ILI9341_Init+0xe8>)
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	2100      	movs	r1, #0
 8005e5a:	2000      	movs	r0, #0
 8005e5c:	f7ff ff8e 	bl	8005d7c <ILI9341_SetDisplayWindow>

	// Sleep out
	command = ILI9341_SLEEP_OUT;
 8005e60:	2311      	movs	r3, #17
 8005e62:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 8005e64:	f107 0316 	add.w	r3, r7, #22
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7ff ff01 	bl	8005c70 <ILI9341_SetAddress>
	HAL_Delay(200);
 8005e6e:	20c8      	movs	r0, #200	; 0xc8
 8005e70:	f7fb fb5e 	bl	8001530 <HAL_Delay>

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
 8005e74:	2313      	movs	r3, #19
 8005e76:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 8005e78:	f107 0316 	add.w	r3, r7, #22
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f7ff fef7 	bl	8005c70 <ILI9341_SetAddress>
	HAL_Delay(100);
 8005e82:	2064      	movs	r0, #100	; 0x64
 8005e84:	f7fb fb54 	bl	8001530 <HAL_Delay>

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
 8005e88:	233a      	movs	r3, #58	; 0x3a
 8005e8a:	82fb      	strh	r3, [r7, #22]
	parameter[0] = color_space;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 8005e92:	f107 0316 	add.w	r3, r7, #22
 8005e96:	4618      	mov	r0, r3
 8005e98:	f7ff feea 	bl	8005c70 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8005e9c:	f107 030c 	add.w	r3, r7, #12
 8005ea0:	2101      	movs	r1, #1
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7ff fef1 	bl	8005c8a <ILI9341_SendData>
	HAL_Delay(100);
 8005ea8:	2064      	movs	r0, #100	; 0x64
 8005eaa:	f7fb fb41 	bl	8001530 <HAL_Delay>

	// Update Interface control
	command = ILI9341_INTERFACE;
 8005eae:	23f6      	movs	r3, #246	; 0xf6
 8005eb0:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0x49;
 8005eb2:	2349      	movs	r3, #73	; 0x49
 8005eb4:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	81fb      	strh	r3, [r7, #14]
	parameter[2] = 0x20;
 8005eba:	2320      	movs	r3, #32
 8005ebc:	823b      	strh	r3, [r7, #16]
	ILI9341_SetAddress(&command);
 8005ebe:	f107 0316 	add.w	r3, r7, #22
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f7ff fed4 	bl	8005c70 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 3);
 8005ec8:	f107 030c 	add.w	r3, r7, #12
 8005ecc:	2103      	movs	r1, #3
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f7ff fedb 	bl	8005c8a <ILI9341_SendData>

	// Enable TE
	command = ILI9341_TEON;
 8005ed4:	2335      	movs	r3, #53	; 0x35
 8005ed6:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 1; /* VSYNC + HSYNC */
 8005ed8:	2301      	movs	r3, #1
 8005eda:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 8005edc:	f107 0316 	add.w	r3, r7, #22
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f7ff fec5 	bl	8005c70 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8005ee6:	f107 030c 	add.w	r3, r7, #12
 8005eea:	2101      	movs	r1, #1
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7ff fecc 	bl	8005c8a <ILI9341_SendData>
	HAL_Delay(100);
 8005ef2:	2064      	movs	r0, #100	; 0x64
 8005ef4:	f7fb fb1c 	bl	8001530 <HAL_Delay>

	// Enable TE scan line
	command = ILI9341_SET_TEAR_SCANLINE;
 8005ef8:	2344      	movs	r3, #68	; 0x44
 8005efa:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0;
 8005efc:	2300      	movs	r3, #0
 8005efe:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 8005f00:	2300      	movs	r3, #0
 8005f02:	81fb      	strh	r3, [r7, #14]
	ILI9341_SetAddress(&command);
 8005f04:	f107 0316 	add.w	r3, r7, #22
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f7ff feb1 	bl	8005c70 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 2);
 8005f0e:	f107 030c 	add.w	r3, r7, #12
 8005f12:	2102      	movs	r1, #2
 8005f14:	4618      	mov	r0, r3
 8005f16:	f7ff feb8 	bl	8005c8a <ILI9341_SendData>
	HAL_Delay(100);
 8005f1a:	2064      	movs	r0, #100	; 0x64
 8005f1c:	f7fb fb08 	bl	8001530 <HAL_Delay>
}
 8005f20:	bf00      	nop
 8005f22:	3718      	adds	r7, #24
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	200006f8 	.word	0x200006f8

08005f2c <ILI9341_WaitTransfer>:

//! @brief Poƒçakaj na prenos podatka FSMC->Ili9341. Mo≈æne dodelave.
void ILI9341_WaitTransfer()
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	af00      	add	r7, sp, #0
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// naƒçeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
 8005f30:	2032      	movs	r0, #50	; 0x32
 8005f32:	f7fb fafd 	bl	8001530 <HAL_Delay>
}
 8005f36:	bf00      	nop
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <ILI9341_DisplayOn>:

//! @brief Strojno omogoƒçi zaslon
void ILI9341_DisplayOn()
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b082      	sub	sp, #8
 8005f3e:	af00      	add	r7, sp, #0
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
 8005f40:	2329      	movs	r3, #41	; 0x29
 8005f42:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(&command);
 8005f44:	1dbb      	adds	r3, r7, #6
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7ff fe92 	bl	8005c70 <ILI9341_SetAddress>
}
 8005f4c:	bf00      	nop
 8005f4e:	3708      	adds	r7, #8
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <ILI9341_GetParam>:
 *
 * Mo≈æne opcije: LCD_WIDTH, LCD_HEIGHT, LCD_AREA, LCD_ORIENTATION.
 * @warning Zaslon mora biti predhodno inicializiran s funkcijo `LCD_Init()'!
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b085      	sub	sp, #20
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	71fb      	strb	r3, [r7, #7]
	uint32_t value = 0;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	60fb      	str	r3, [r7, #12]

	switch (param) {
 8005f62:	79fb      	ldrb	r3, [r7, #7]
 8005f64:	2b03      	cmp	r3, #3
 8005f66:	d81b      	bhi.n	8005fa0 <ILI9341_GetParam+0x4c>
 8005f68:	a201      	add	r2, pc, #4	; (adr r2, 8005f70 <ILI9341_GetParam+0x1c>)
 8005f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f6e:	bf00      	nop
 8005f70:	08005f81 	.word	0x08005f81
 8005f74:	08005f89 	.word	0x08005f89
 8005f78:	08005f91 	.word	0x08005f91
 8005f7c:	08005f99 	.word	0x08005f99
	case LCD_WIDTH:
		value = LCD.width;
 8005f80:	4b0b      	ldr	r3, [pc, #44]	; (8005fb0 <ILI9341_GetParam+0x5c>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	60fb      	str	r3, [r7, #12]
		break;
 8005f86:	e00c      	b.n	8005fa2 <ILI9341_GetParam+0x4e>
	case LCD_HEIGHT:
		value = LCD.height;
 8005f88:	4b09      	ldr	r3, [pc, #36]	; (8005fb0 <ILI9341_GetParam+0x5c>)
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	60fb      	str	r3, [r7, #12]
		break;
 8005f8e:	e008      	b.n	8005fa2 <ILI9341_GetParam+0x4e>
	case LCD_AREA:
		value = ILI9341_AREA;
 8005f90:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8005f94:	60fb      	str	r3, [r7, #12]
		break;
 8005f96:	e004      	b.n	8005fa2 <ILI9341_GetParam+0x4e>
	case LCD_ORIENTATION:
		value = LCD.orientation;
 8005f98:	4b05      	ldr	r3, [pc, #20]	; (8005fb0 <ILI9341_GetParam+0x5c>)
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	60fb      	str	r3, [r7, #12]
		break;
 8005f9e:	e000      	b.n	8005fa2 <ILI9341_GetParam+0x4e>
	default:
		break;
 8005fa0:	bf00      	nop
	}

	return value;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3714      	adds	r7, #20
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr
 8005fb0:	200006f8 	.word	0x200006f8

08005fb4 <LL_TIM_EnableCounter>:
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f043 0201 	orr.w	r2, r3, #1
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	601a      	str	r2, [r3, #0]
}
 8005fc8:	bf00      	nop
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <LL_TIM_EnableIT_UPDATE>:
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	f043 0201 	orr.w	r2, r3, #1
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	60da      	str	r2, [r3, #12]
}
 8005fe8:	bf00      	nop
 8005fea:	370c      	adds	r7, #12
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <PSERV_init>:



//	Funkcije
void PSERV_init(void) //i
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	af00      	add	r7, sp, #0
	PService.Timer = TIM6;
 8005ff8:	4b04      	ldr	r3, [pc, #16]	; (800600c <PSERV_init+0x18>)
 8005ffa:	4a05      	ldr	r2, [pc, #20]	; (8006010 <PSERV_init+0x1c>)
 8005ffc:	601a      	str	r2, [r3, #0]
	LL_TIM_EnableCounter (PService.Timer);
 8005ffe:	4b03      	ldr	r3, [pc, #12]	; (800600c <PSERV_init+0x18>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4618      	mov	r0, r3
 8006004:	f7ff ffd6 	bl	8005fb4 <LL_TIM_EnableCounter>
}
 8006008:	bf00      	nop
 800600a:	bd80      	pop	{r7, pc}
 800600c:	20000704 	.word	0x20000704
 8006010:	40001000 	.word	0x40001000

08006014 <PSERV_enable>:



void PSERV_enable(void)  //ii
{
 8006014:	b580      	push	{r7, lr}
 8006016:	af00      	add	r7, sp, #0
	LL_TIM_EnableIT_UPDATE (PService.Timer);
 8006018:	4b03      	ldr	r3, [pc, #12]	; (8006028 <PSERV_enable+0x14>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4618      	mov	r0, r3
 800601e:	f7ff ffd9 	bl	8005fd4 <LL_TIM_EnableIT_UPDATE>
}
 8006022:	bf00      	nop
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop
 8006028:	20000704 	.word	0x20000704

0800602c <PSERV_run_services_Callback>:
{
	LL_TIM_DisableIT_UPDATE (PService.Timer);
}

void PSERV_run_services_Callback(void) //iv
{
 800602c:	b580      	push	{r7, lr}
 800602e:	af00      	add	r7, sp, #0
	KBD_scan();
 8006030:	f7ff fb70 	bl	8005714 <KBD_scan>
	KBD_demo_toggle_LEDs_if_buttons_pressed();
 8006034:	f7ff fbe6 	bl	8005804 <KBD_demo_toggle_LEDs_if_buttons_pressed>
}
 8006038:	bf00      	nop
 800603a:	bd80      	pop	{r7, pc}

0800603c <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 800603c:	b480      	push	{r7}
 800603e:	b087      	sub	sp, #28
 8006040:	af00      	add	r7, sp, #0
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	607a      	str	r2, [r7, #4]
 8006048:	603b      	str	r3, [r7, #0]
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	68ba      	ldr	r2, [r7, #8]
 800604e:	601a      	str	r2, [r3, #0]
   g->x_dim = x;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	605a      	str	r2, [r3, #4]
   g->y_dim = y;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	683a      	ldr	r2, [r7, #0]
 800605a:	609a      	str	r2, [r3, #8]
   g->console.x_start = 4;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2204      	movs	r2, #4
 8006060:	62da      	str	r2, [r3, #44]	; 0x2c
   g->console.y_start = 4;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2204      	movs	r2, #4
 8006066:	631a      	str	r2, [r3, #48]	; 0x30
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	1e5a      	subs	r2, r3, #1
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	635a      	str	r2, [r3, #52]	; 0x34
   g->console.y_end = g->y_dim - g->console.x_start-1;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	689a      	ldr	r2, [r3, #8]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	1e5a      	subs	r2, r3, #1
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	639a      	str	r2, [r3, #56]	; 0x38
   g->console.x_pos = g->console.x_end;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	625a      	str	r2, [r3, #36]	; 0x24
   g->console.y_pos = g->console.y_end;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	629a      	str	r2, [r3, #40]	; 0x28
   g->char_h_space = 1;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
   g->char_v_space = 1;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
   g->font.p = NULL;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2200      	movs	r2, #0
 80060ac:	645a      	str	r2, [r3, #68]	; 0x44
   g->font.char_height = 0;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	651a      	str	r2, [r3, #80]	; 0x50
   g->font.char_width = 0;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	64da      	str	r2, [r3, #76]	; 0x4c
   g->font.start_char = 0;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	655a      	str	r2, [r3, #84]	; 0x54
   g->font.end_char = 0;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2200      	movs	r2, #0
 80060c4:	659a      	str	r2, [r3, #88]	; 0x58
   g->font.widths = NULL;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2200      	movs	r2, #0
 80060ca:	65da      	str	r2, [r3, #92]	; 0x5c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f645 425d 	movw	r2, #23645	; 0x5c5d
 80060d2:	66da      	str	r2, [r3, #108]	; 0x6c
   #endif
   g->fore_color = C_WHITE;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80060da:	665a      	str	r2, [r3, #100]	; 0x64
   g->back_color = C_BLACK;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	669a      	str	r2, [r3, #104]	; 0x68
   g->next_window = NULL;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2200      	movs	r2, #0
 80060e6:	619a      	str	r2, [r3, #24]
   g->active_window = NULL;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2200      	movs	r2, #0
 80060ec:	61da      	str	r2, [r3, #28]
   g->last_window = NULL;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2200      	movs	r2, #0
 80060f2:	621a      	str	r2, [r3, #32]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 80060f4:	2300      	movs	r3, #0
 80060f6:	75fb      	strb	r3, [r7, #23]
 80060f8:	e010      	b.n	800611c <UG_Init+0xe0>
   {
      g->driver[i].driver = NULL;
 80060fa:	7dfb      	ldrb	r3, [r7, #23]
 80060fc:	68fa      	ldr	r2, [r7, #12]
 80060fe:	330e      	adds	r3, #14
 8006100:	00db      	lsls	r3, r3, #3
 8006102:	4413      	add	r3, r2
 8006104:	2200      	movs	r2, #0
 8006106:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 8006108:	7dfb      	ldrb	r3, [r7, #23]
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	330e      	adds	r3, #14
 800610e:	00db      	lsls	r3, r3, #3
 8006110:	4413      	add	r3, r2
 8006112:	2200      	movs	r2, #0
 8006114:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8006116:	7dfb      	ldrb	r3, [r7, #23]
 8006118:	3301      	adds	r3, #1
 800611a:	75fb      	strb	r3, [r7, #23]
 800611c:	7dfb      	ldrb	r3, [r7, #23]
 800611e:	2b02      	cmp	r3, #2
 8006120:	d9eb      	bls.n	80060fa <UG_Init+0xbe>
   }

   gui = g;
 8006122:	4a05      	ldr	r2, [pc, #20]	; (8006138 <UG_Init+0xfc>)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6013      	str	r3, [r2, #0]
   return 1;
 8006128:	2301      	movs	r3, #1
}
 800612a:	4618      	mov	r0, r3
 800612c:	371c      	adds	r7, #28
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr
 8006136:	bf00      	nop
 8006138:	20000708 	.word	0x20000708

0800613c <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 800613c:	b4b0      	push	{r4, r5, r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
   gui->font = *font;
 8006144:	4b08      	ldr	r3, [pc, #32]	; (8006168 <UG_FontSelect+0x2c>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	f103 0444 	add.w	r4, r3, #68	; 0x44
 800614e:	4615      	mov	r5, r2
 8006150:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006152:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006154:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006158:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800615c:	bf00      	nop
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	bcb0      	pop	{r4, r5, r7}
 8006164:	4770      	bx	lr
 8006166:	bf00      	nop
 8006168:	20000708 	.word	0x20000708

0800616c <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af02      	add	r7, sp, #8
 8006172:	6078      	str	r0, [r7, #4]
   UG_FillFrame(0,0,gui->x_dim-1,gui->y_dim-1,c);
 8006174:	4b09      	ldr	r3, [pc, #36]	; (800619c <UG_FillScreen+0x30>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	1e5a      	subs	r2, r3, #1
 800617c:	4b07      	ldr	r3, [pc, #28]	; (800619c <UG_FillScreen+0x30>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	1e59      	subs	r1, r3, #1
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	460b      	mov	r3, r1
 800618a:	2100      	movs	r1, #0
 800618c:	2000      	movs	r0, #0
 800618e:	f000 f807 	bl	80061a0 <UG_FillFrame>
}
 8006192:	bf00      	nop
 8006194:	3708      	adds	r7, #8
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	20000708 	.word	0x20000708

080061a0 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 80061a0:	b590      	push	{r4, r7, lr}
 80061a2:	b089      	sub	sp, #36	; 0x24
 80061a4:	af02      	add	r7, sp, #8
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	607a      	str	r2, [r7, #4]
 80061ac:	603b      	str	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	da05      	bge.n	80061c2 <UG_FillFrame+0x22>
   {
      n = x2;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	617b      	str	r3, [r7, #20]
      x2 = x1;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	607b      	str	r3, [r7, #4]
      x1 = n;
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	60fb      	str	r3, [r7, #12]
   }
   if ( y2 < y1 )
 80061c2:	683a      	ldr	r2, [r7, #0]
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	429a      	cmp	r2, r3
 80061c8:	da05      	bge.n	80061d6 <UG_FillFrame+0x36>
   {
      n = y2;
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	617b      	str	r3, [r7, #20]
      y2 = y1;
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	603b      	str	r3, [r7, #0]
      y1 = n;
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	60bb      	str	r3, [r7, #8]
   }

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 80061d6:	4b1b      	ldr	r3, [pc, #108]	; (8006244 <UG_FillFrame+0xa4>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80061de:	f003 0302 	and.w	r3, r3, #2
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d00d      	beq.n	8006202 <UG_FillFrame+0x62>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 80061e6:	4b17      	ldr	r3, [pc, #92]	; (8006244 <UG_FillFrame+0xa4>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80061ec:	461c      	mov	r4, r3
 80061ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	68b9      	ldr	r1, [r7, #8]
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	47a0      	blx	r4
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d01b      	beq.n	800623a <UG_FillFrame+0x9a>
   }

   for( m=y1; m<=y2; m++ )
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	613b      	str	r3, [r7, #16]
 8006206:	e013      	b.n	8006230 <UG_FillFrame+0x90>
   {
      for( n=x1; n<=x2; n++ )
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	617b      	str	r3, [r7, #20]
 800620c:	e009      	b.n	8006222 <UG_FillFrame+0x82>
      {
         gui->pset(n,m,c);
 800620e:	4b0d      	ldr	r3, [pc, #52]	; (8006244 <UG_FillFrame+0xa4>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006216:	6939      	ldr	r1, [r7, #16]
 8006218:	6978      	ldr	r0, [r7, #20]
 800621a:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	3301      	adds	r3, #1
 8006220:	617b      	str	r3, [r7, #20]
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	429a      	cmp	r2, r3
 8006228:	ddf1      	ble.n	800620e <UG_FillFrame+0x6e>
   for( m=y1; m<=y2; m++ )
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	3301      	adds	r3, #1
 800622e:	613b      	str	r3, [r7, #16]
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	429a      	cmp	r2, r3
 8006236:	dde7      	ble.n	8006208 <UG_FillFrame+0x68>
 8006238:	e000      	b.n	800623c <UG_FillFrame+0x9c>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800623a:	bf00      	nop
      }
   }
}
 800623c:	371c      	adds	r7, #28
 800623e:	46bd      	mov	sp, r7
 8006240:	bd90      	pop	{r4, r7, pc}
 8006242:	bf00      	nop
 8006244:	20000708 	.word	0x20000708

08006248 <UG_DrawCircle>:
{
   gui->pset(x0,y0,c);
}

void UG_DrawCircle( UG_S16 x0, UG_S16 y0, UG_S16 r, UG_COLOR c )
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b08a      	sub	sp, #40	; 0x28
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
 8006254:	603b      	str	r3, [r7, #0]
   UG_S16 x,y,xd,yd,e;

   if ( x0<0 ) return;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2b00      	cmp	r3, #0
 800625a:	f2c0 808d 	blt.w	8006378 <UG_DrawCircle+0x130>
   if ( y0<0 ) return;
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	2b00      	cmp	r3, #0
 8006262:	f2c0 808b 	blt.w	800637c <UG_DrawCircle+0x134>
   if ( r<=0 ) return;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2b00      	cmp	r3, #0
 800626a:	f340 8089 	ble.w	8006380 <UG_DrawCircle+0x138>

   xd = 1 - (r << 1);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	005b      	lsls	r3, r3, #1
 8006272:	f1c3 0301 	rsb	r3, r3, #1
 8006276:	61fb      	str	r3, [r7, #28]
   yd = 0;
 8006278:	2300      	movs	r3, #0
 800627a:	61bb      	str	r3, [r7, #24]
   e = 0;
 800627c:	2300      	movs	r3, #0
 800627e:	617b      	str	r3, [r7, #20]
   x = r;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	627b      	str	r3, [r7, #36]	; 0x24
   y = 0;
 8006284:	2300      	movs	r3, #0
 8006286:	623b      	str	r3, [r7, #32]

   while ( x >= y )
 8006288:	e071      	b.n	800636e <UG_DrawCircle+0x126>
   {
      gui->pset(x0 - x, y0 + y, c);
 800628a:	4b3f      	ldr	r3, [pc, #252]	; (8006388 <UG_DrawCircle+0x140>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68f9      	ldr	r1, [r7, #12]
 8006292:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006294:	1a88      	subs	r0, r1, r2
 8006296:	68b9      	ldr	r1, [r7, #8]
 8006298:	6a3a      	ldr	r2, [r7, #32]
 800629a:	4411      	add	r1, r2
 800629c:	683a      	ldr	r2, [r7, #0]
 800629e:	4798      	blx	r3
      gui->pset(x0 - x, y0 - y, c);
 80062a0:	4b39      	ldr	r3, [pc, #228]	; (8006388 <UG_DrawCircle+0x140>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	68f9      	ldr	r1, [r7, #12]
 80062a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062aa:	1a88      	subs	r0, r1, r2
 80062ac:	68b9      	ldr	r1, [r7, #8]
 80062ae:	6a3a      	ldr	r2, [r7, #32]
 80062b0:	1a89      	subs	r1, r1, r2
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	4798      	blx	r3
      gui->pset(x0 + x, y0 + y, c);
 80062b6:	4b34      	ldr	r3, [pc, #208]	; (8006388 <UG_DrawCircle+0x140>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68f9      	ldr	r1, [r7, #12]
 80062be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062c0:	1888      	adds	r0, r1, r2
 80062c2:	68b9      	ldr	r1, [r7, #8]
 80062c4:	6a3a      	ldr	r2, [r7, #32]
 80062c6:	4411      	add	r1, r2
 80062c8:	683a      	ldr	r2, [r7, #0]
 80062ca:	4798      	blx	r3
      gui->pset(x0 + x, y0 - y, c);
 80062cc:	4b2e      	ldr	r3, [pc, #184]	; (8006388 <UG_DrawCircle+0x140>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	68f9      	ldr	r1, [r7, #12]
 80062d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062d6:	1888      	adds	r0, r1, r2
 80062d8:	68b9      	ldr	r1, [r7, #8]
 80062da:	6a3a      	ldr	r2, [r7, #32]
 80062dc:	1a89      	subs	r1, r1, r2
 80062de:	683a      	ldr	r2, [r7, #0]
 80062e0:	4798      	blx	r3
      gui->pset(x0 - y, y0 + x, c);
 80062e2:	4b29      	ldr	r3, [pc, #164]	; (8006388 <UG_DrawCircle+0x140>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	68f9      	ldr	r1, [r7, #12]
 80062ea:	6a3a      	ldr	r2, [r7, #32]
 80062ec:	1a88      	subs	r0, r1, r2
 80062ee:	68b9      	ldr	r1, [r7, #8]
 80062f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062f2:	4411      	add	r1, r2
 80062f4:	683a      	ldr	r2, [r7, #0]
 80062f6:	4798      	blx	r3
      gui->pset(x0 - y, y0 - x, c);
 80062f8:	4b23      	ldr	r3, [pc, #140]	; (8006388 <UG_DrawCircle+0x140>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68f9      	ldr	r1, [r7, #12]
 8006300:	6a3a      	ldr	r2, [r7, #32]
 8006302:	1a88      	subs	r0, r1, r2
 8006304:	68b9      	ldr	r1, [r7, #8]
 8006306:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006308:	1a89      	subs	r1, r1, r2
 800630a:	683a      	ldr	r2, [r7, #0]
 800630c:	4798      	blx	r3
      gui->pset(x0 + y, y0 + x, c);
 800630e:	4b1e      	ldr	r3, [pc, #120]	; (8006388 <UG_DrawCircle+0x140>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68f9      	ldr	r1, [r7, #12]
 8006316:	6a3a      	ldr	r2, [r7, #32]
 8006318:	1888      	adds	r0, r1, r2
 800631a:	68b9      	ldr	r1, [r7, #8]
 800631c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800631e:	4411      	add	r1, r2
 8006320:	683a      	ldr	r2, [r7, #0]
 8006322:	4798      	blx	r3
      gui->pset(x0 + y, y0 - x, c);
 8006324:	4b18      	ldr	r3, [pc, #96]	; (8006388 <UG_DrawCircle+0x140>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68f9      	ldr	r1, [r7, #12]
 800632c:	6a3a      	ldr	r2, [r7, #32]
 800632e:	1888      	adds	r0, r1, r2
 8006330:	68b9      	ldr	r1, [r7, #8]
 8006332:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006334:	1a89      	subs	r1, r1, r2
 8006336:	683a      	ldr	r2, [r7, #0]
 8006338:	4798      	blx	r3

      y++;
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	3301      	adds	r3, #1
 800633e:	623b      	str	r3, [r7, #32]
      e += yd;
 8006340:	697a      	ldr	r2, [r7, #20]
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	4413      	add	r3, r2
 8006346:	617b      	str	r3, [r7, #20]
      yd += 2;
 8006348:	69bb      	ldr	r3, [r7, #24]
 800634a:	3302      	adds	r3, #2
 800634c:	61bb      	str	r3, [r7, #24]
      if ( ((e << 1) + xd) > 0 )
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	005a      	lsls	r2, r3, #1
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	4413      	add	r3, r2
 8006356:	2b00      	cmp	r3, #0
 8006358:	dd09      	ble.n	800636e <UG_DrawCircle+0x126>
      {
         x--;
 800635a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635c:	3b01      	subs	r3, #1
 800635e:	627b      	str	r3, [r7, #36]	; 0x24
         e += xd;
 8006360:	697a      	ldr	r2, [r7, #20]
 8006362:	69fb      	ldr	r3, [r7, #28]
 8006364:	4413      	add	r3, r2
 8006366:	617b      	str	r3, [r7, #20]
         xd += 2;
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	3302      	adds	r3, #2
 800636c:	61fb      	str	r3, [r7, #28]
   while ( x >= y )
 800636e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006370:	6a3b      	ldr	r3, [r7, #32]
 8006372:	429a      	cmp	r2, r3
 8006374:	da89      	bge.n	800628a <UG_DrawCircle+0x42>
 8006376:	e004      	b.n	8006382 <UG_DrawCircle+0x13a>
   if ( x0<0 ) return;
 8006378:	bf00      	nop
 800637a:	e002      	b.n	8006382 <UG_DrawCircle+0x13a>
   if ( y0<0 ) return;
 800637c:	bf00      	nop
 800637e:	e000      	b.n	8006382 <UG_DrawCircle+0x13a>
   if ( r<=0 ) return;
 8006380:	bf00      	nop
      }
   }
}
 8006382:	3728      	adds	r7, #40	; 0x28
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}
 8006388:	20000708 	.word	0x20000708

0800638c <UG_FillCircle>:

void UG_FillCircle( UG_S16 x0, UG_S16 y0, UG_S16 r, UG_COLOR c )
{
 800638c:	b590      	push	{r4, r7, lr}
 800638e:	b08b      	sub	sp, #44	; 0x2c
 8006390:	af02      	add	r7, sp, #8
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	607a      	str	r2, [r7, #4]
 8006398:	603b      	str	r3, [r7, #0]
   UG_S16  x,y,xd;

   if ( x0<0 ) return;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2b00      	cmp	r3, #0
 800639e:	f2c0 8081 	blt.w	80064a4 <UG_FillCircle+0x118>
   if ( y0<0 ) return;
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	db7f      	blt.n	80064a8 <UG_FillCircle+0x11c>
   if ( r<=0 ) return;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	dd7e      	ble.n	80064ac <UG_FillCircle+0x120>

   xd = 3 - (r << 1);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	005b      	lsls	r3, r3, #1
 80063b2:	f1c3 0303 	rsb	r3, r3, #3
 80063b6:	617b      	str	r3, [r7, #20]
   x = 0;
 80063b8:	2300      	movs	r3, #0
 80063ba:	61fb      	str	r3, [r7, #28]
   y = r;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	61bb      	str	r3, [r7, #24]

   while ( x <= y )
 80063c0:	e065      	b.n	800648e <UG_FillCircle+0x102>
   {
     if( y > 0 )
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	dd23      	ble.n	8006410 <UG_FillCircle+0x84>
     {
        UG_DrawLine(x0 - x, y0 - y,x0 - x, y0 + y, c);
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	1ad0      	subs	r0, r2, r3
 80063ce:	68ba      	ldr	r2, [r7, #8]
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	1ad1      	subs	r1, r2, r3
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	1ad4      	subs	r4, r2, r3
 80063da:	68ba      	ldr	r2, [r7, #8]
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	441a      	add	r2, r3
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	9300      	str	r3, [sp, #0]
 80063e4:	4613      	mov	r3, r2
 80063e6:	4622      	mov	r2, r4
 80063e8:	f000 f864 	bl	80064b4 <UG_DrawLine>
        UG_DrawLine(x0 + x, y0 - y,x0 + x, y0 + y, c);
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	18d0      	adds	r0, r2, r3
 80063f2:	68ba      	ldr	r2, [r7, #8]
 80063f4:	69bb      	ldr	r3, [r7, #24]
 80063f6:	1ad1      	subs	r1, r2, r3
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	18d4      	adds	r4, r2, r3
 80063fe:	68ba      	ldr	r2, [r7, #8]
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	441a      	add	r2, r3
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	9300      	str	r3, [sp, #0]
 8006408:	4613      	mov	r3, r2
 800640a:	4622      	mov	r2, r4
 800640c:	f000 f852 	bl	80064b4 <UG_DrawLine>
     }
     if( x > 0 )
 8006410:	69fb      	ldr	r3, [r7, #28]
 8006412:	2b00      	cmp	r3, #0
 8006414:	dd23      	ble.n	800645e <UG_FillCircle+0xd2>
     {
        UG_DrawLine(x0 - y, y0 - x,x0 - y, y0 + x, c);
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	69bb      	ldr	r3, [r7, #24]
 800641a:	1ad0      	subs	r0, r2, r3
 800641c:	68ba      	ldr	r2, [r7, #8]
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	1ad1      	subs	r1, r2, r3
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	1ad4      	subs	r4, r2, r3
 8006428:	68ba      	ldr	r2, [r7, #8]
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	441a      	add	r2, r3
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	9300      	str	r3, [sp, #0]
 8006432:	4613      	mov	r3, r2
 8006434:	4622      	mov	r2, r4
 8006436:	f000 f83d 	bl	80064b4 <UG_DrawLine>
        UG_DrawLine(x0 + y, y0 - x,x0 + y, y0 + x, c);
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	18d0      	adds	r0, r2, r3
 8006440:	68ba      	ldr	r2, [r7, #8]
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	1ad1      	subs	r1, r2, r3
 8006446:	68fa      	ldr	r2, [r7, #12]
 8006448:	69bb      	ldr	r3, [r7, #24]
 800644a:	18d4      	adds	r4, r2, r3
 800644c:	68ba      	ldr	r2, [r7, #8]
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	441a      	add	r2, r3
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	9300      	str	r3, [sp, #0]
 8006456:	4613      	mov	r3, r2
 8006458:	4622      	mov	r2, r4
 800645a:	f000 f82b 	bl	80064b4 <UG_DrawLine>
     }
     if ( xd < 0 )
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	2b00      	cmp	r3, #0
 8006462:	da06      	bge.n	8006472 <UG_FillCircle+0xe6>
     {
        xd += (x << 2) + 6;
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	3306      	adds	r3, #6
 800646a:	697a      	ldr	r2, [r7, #20]
 800646c:	4413      	add	r3, r2
 800646e:	617b      	str	r3, [r7, #20]
 8006470:	e00a      	b.n	8006488 <UG_FillCircle+0xfc>
     }
     else
     {
        xd += ((x - y) << 2) + 10;
 8006472:	69fa      	ldr	r2, [r7, #28]
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	009b      	lsls	r3, r3, #2
 800647a:	330a      	adds	r3, #10
 800647c:	697a      	ldr	r2, [r7, #20]
 800647e:	4413      	add	r3, r2
 8006480:	617b      	str	r3, [r7, #20]
        y--;
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	3b01      	subs	r3, #1
 8006486:	61bb      	str	r3, [r7, #24]
     }
     x++;
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	3301      	adds	r3, #1
 800648c:	61fb      	str	r3, [r7, #28]
   while ( x <= y )
 800648e:	69fa      	ldr	r2, [r7, #28]
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	429a      	cmp	r2, r3
 8006494:	dd95      	ble.n	80063c2 <UG_FillCircle+0x36>
   }
   UG_DrawCircle(x0, y0, r,c);
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	68b9      	ldr	r1, [r7, #8]
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f7ff fed3 	bl	8006248 <UG_DrawCircle>
 80064a2:	e004      	b.n	80064ae <UG_FillCircle+0x122>
   if ( x0<0 ) return;
 80064a4:	bf00      	nop
 80064a6:	e002      	b.n	80064ae <UG_FillCircle+0x122>
   if ( y0<0 ) return;
 80064a8:	bf00      	nop
 80064aa:	e000      	b.n	80064ae <UG_FillCircle+0x122>
   if ( r<=0 ) return;
 80064ac:	bf00      	nop
}
 80064ae:	3724      	adds	r7, #36	; 0x24
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd90      	pop	{r4, r7, pc}

080064b4 <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 80064b4:	b590      	push	{r4, r7, lr}
 80064b6:	b093      	sub	sp, #76	; 0x4c
 80064b8:	af02      	add	r7, sp, #8
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	607a      	str	r2, [r7, #4]
 80064c0:	603b      	str	r3, [r7, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 80064c2:	4b4f      	ldr	r3, [pc, #316]	; (8006600 <UG_DrawLine+0x14c>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 80064ca:	f003 0302 	and.w	r3, r3, #2
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d00e      	beq.n	80064f0 <UG_DrawLine+0x3c>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 80064d2:	4b4b      	ldr	r3, [pc, #300]	; (8006600 <UG_DrawLine+0x14c>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064d8:	461c      	mov	r4, r3
 80064da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064dc:	9300      	str	r3, [sp, #0]
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	68b9      	ldr	r1, [r7, #8]
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	47a0      	blx	r4
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f000 8083 	beq.w	80065f6 <UG_DrawLine+0x142>
   }

   dx = x2 - x1;
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	62bb      	str	r3, [r7, #40]	; 0x28
   dy = y2 - y1;
 80064f8:	683a      	ldr	r2, [r7, #0]
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	627b      	str	r3, [r7, #36]	; 0x24
   dxabs = (dx>0)?dx:-dx;
 8006500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006502:	2b00      	cmp	r3, #0
 8006504:	bfb8      	it	lt
 8006506:	425b      	neglt	r3, r3
 8006508:	623b      	str	r3, [r7, #32]
   dyabs = (dy>0)?dy:-dy;
 800650a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800650c:	2b00      	cmp	r3, #0
 800650e:	bfb8      	it	lt
 8006510:	425b      	neglt	r3, r3
 8006512:	61fb      	str	r3, [r7, #28]
   sgndx = (dx>0)?1:-1;
 8006514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006516:	2b00      	cmp	r3, #0
 8006518:	dd01      	ble.n	800651e <UG_DrawLine+0x6a>
 800651a:	2301      	movs	r3, #1
 800651c:	e001      	b.n	8006522 <UG_DrawLine+0x6e>
 800651e:	f04f 33ff 	mov.w	r3, #4294967295
 8006522:	61bb      	str	r3, [r7, #24]
   sgndy = (dy>0)?1:-1;
 8006524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006526:	2b00      	cmp	r3, #0
 8006528:	dd01      	ble.n	800652e <UG_DrawLine+0x7a>
 800652a:	2301      	movs	r3, #1
 800652c:	e001      	b.n	8006532 <UG_DrawLine+0x7e>
 800652e:	f04f 33ff 	mov.w	r3, #4294967295
 8006532:	617b      	str	r3, [r7, #20]
   x = dyabs >> 1;
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	105b      	asrs	r3, r3, #1
 8006538:	63bb      	str	r3, [r7, #56]	; 0x38
   y = dxabs >> 1;
 800653a:	6a3b      	ldr	r3, [r7, #32]
 800653c:	105b      	asrs	r3, r3, #1
 800653e:	637b      	str	r3, [r7, #52]	; 0x34
   drawx = x1;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	633b      	str	r3, [r7, #48]	; 0x30
   drawy = y1;
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	62fb      	str	r3, [r7, #44]	; 0x2c

   gui->pset(drawx, drawy,c);
 8006548:	4b2d      	ldr	r3, [pc, #180]	; (8006600 <UG_DrawLine+0x14c>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006550:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006552:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006554:	4798      	blx	r3

   if( dxabs >= dyabs )
 8006556:	6a3a      	ldr	r2, [r7, #32]
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	429a      	cmp	r2, r3
 800655c:	db25      	blt.n	80065aa <UG_DrawLine+0xf6>
   {
      for( n=0; n<dxabs; n++ )
 800655e:	2300      	movs	r3, #0
 8006560:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006562:	e01d      	b.n	80065a0 <UG_DrawLine+0xec>
      {
         y += dyabs;
 8006564:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	4413      	add	r3, r2
 800656a:	637b      	str	r3, [r7, #52]	; 0x34
         if( y >= dxabs )
 800656c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800656e:	6a3b      	ldr	r3, [r7, #32]
 8006570:	429a      	cmp	r2, r3
 8006572:	db07      	blt.n	8006584 <UG_DrawLine+0xd0>
         {
            y -= dxabs;
 8006574:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006576:	6a3b      	ldr	r3, [r7, #32]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	637b      	str	r3, [r7, #52]	; 0x34
            drawy += sgndy;
 800657c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	4413      	add	r3, r2
 8006582:	62fb      	str	r3, [r7, #44]	; 0x2c
         }
         drawx += sgndx;
 8006584:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	4413      	add	r3, r2
 800658a:	633b      	str	r3, [r7, #48]	; 0x30
         gui->pset(drawx, drawy,c);
 800658c:	4b1c      	ldr	r3, [pc, #112]	; (8006600 <UG_DrawLine+0x14c>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006594:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006596:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006598:	4798      	blx	r3
      for( n=0; n<dxabs; n++ )
 800659a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800659c:	3301      	adds	r3, #1
 800659e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80065a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80065a2:	6a3b      	ldr	r3, [r7, #32]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	dbdd      	blt.n	8006564 <UG_DrawLine+0xb0>
 80065a8:	e026      	b.n	80065f8 <UG_DrawLine+0x144>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 80065aa:	2300      	movs	r3, #0
 80065ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80065ae:	e01d      	b.n	80065ec <UG_DrawLine+0x138>
      {
         x += dxabs;
 80065b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80065b2:	6a3b      	ldr	r3, [r7, #32]
 80065b4:	4413      	add	r3, r2
 80065b6:	63bb      	str	r3, [r7, #56]	; 0x38
         if( x >= dyabs )
 80065b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80065ba:	69fb      	ldr	r3, [r7, #28]
 80065bc:	429a      	cmp	r2, r3
 80065be:	db07      	blt.n	80065d0 <UG_DrawLine+0x11c>
         {
            x -= dyabs;
 80065c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	63bb      	str	r3, [r7, #56]	; 0x38
            drawx += sgndx;
 80065c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	4413      	add	r3, r2
 80065ce:	633b      	str	r3, [r7, #48]	; 0x30
         }
         drawy += sgndy;
 80065d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	4413      	add	r3, r2
 80065d6:	62fb      	str	r3, [r7, #44]	; 0x2c
         gui->pset(drawx, drawy,c);
 80065d8:	4b09      	ldr	r3, [pc, #36]	; (8006600 <UG_DrawLine+0x14c>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80065e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80065e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80065e4:	4798      	blx	r3
      for( n=0; n<dyabs; n++ )
 80065e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065e8:	3301      	adds	r3, #1
 80065ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80065ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80065ee:	69fb      	ldr	r3, [r7, #28]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	dbdd      	blt.n	80065b0 <UG_DrawLine+0xfc>
 80065f4:	e000      	b.n	80065f8 <UG_DrawLine+0x144>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 80065f6:	bf00      	nop
      }
   }  
}
 80065f8:	3744      	adds	r7, #68	; 0x44
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd90      	pop	{r4, r7, pc}
 80065fe:	bf00      	nop
 8006600:	20000708 	.word	0x20000708

08006604 <UG_PutString>:

void UG_PutString( UG_S16 x, UG_S16 y, const char* str )
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b08a      	sub	sp, #40	; 0x28
 8006608:	af02      	add	r7, sp, #8
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	61fb      	str	r3, [r7, #28]
   yp=y;
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	61bb      	str	r3, [r7, #24]

   while ( *str != 0 )
 8006618:	e059      	b.n	80066ce <UG_PutString+0xca>
   {
      chr = *str++;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	1c5a      	adds	r2, r3, #1
 800661e:	607a      	str	r2, [r7, #4]
 8006620:	781b      	ldrb	r3, [r3, #0]
 8006622:	75fb      	strb	r3, [r7, #23]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8006624:	7dfa      	ldrb	r2, [r7, #23]
 8006626:	4b2e      	ldr	r3, [pc, #184]	; (80066e0 <UG_PutString+0xdc>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800662c:	429a      	cmp	r2, r3
 800662e:	d34e      	bcc.n	80066ce <UG_PutString+0xca>
 8006630:	7dfa      	ldrb	r2, [r7, #23]
 8006632:	4b2b      	ldr	r3, [pc, #172]	; (80066e0 <UG_PutString+0xdc>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006638:	429a      	cmp	r2, r3
 800663a:	d900      	bls.n	800663e <UG_PutString+0x3a>
 800663c:	e047      	b.n	80066ce <UG_PutString+0xca>
      if ( chr == '\n' )
 800663e:	7dfb      	ldrb	r3, [r7, #23]
 8006640:	2b0a      	cmp	r3, #10
 8006642:	d104      	bne.n	800664e <UG_PutString+0x4a>
      {
         xp = gui->x_dim;
 8006644:	4b26      	ldr	r3, [pc, #152]	; (80066e0 <UG_PutString+0xdc>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	61fb      	str	r3, [r7, #28]
         continue;
 800664c:	e03f      	b.n	80066ce <UG_PutString+0xca>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 800664e:	4b24      	ldr	r3, [pc, #144]	; (80066e0 <UG_PutString+0xdc>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006654:	2b00      	cmp	r3, #0
 8006656:	d00a      	beq.n	800666e <UG_PutString+0x6a>
 8006658:	4b21      	ldr	r3, [pc, #132]	; (80066e0 <UG_PutString+0xdc>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800665e:	7df9      	ldrb	r1, [r7, #23]
 8006660:	4b1f      	ldr	r3, [pc, #124]	; (80066e0 <UG_PutString+0xdc>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006666:	1acb      	subs	r3, r1, r3
 8006668:	4413      	add	r3, r2
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	e003      	b.n	8006676 <UG_PutString+0x72>
 800666e:	4b1c      	ldr	r3, [pc, #112]	; (80066e0 <UG_PutString+0xdc>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006674:	b2db      	uxtb	r3, r3
 8006676:	75bb      	strb	r3, [r7, #22]

      if ( xp + cw > gui->x_dim - 1 )
 8006678:	4b19      	ldr	r3, [pc, #100]	; (80066e0 <UG_PutString+0xdc>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	685a      	ldr	r2, [r3, #4]
 800667e:	7db9      	ldrb	r1, [r7, #22]
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	440b      	add	r3, r1
 8006684:	429a      	cmp	r2, r3
 8006686:	dc0c      	bgt.n	80066a2 <UG_PutString+0x9e>
      {
         xp = x;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	61fb      	str	r3, [r7, #28]
         yp += gui->font.char_height+gui->char_v_space;
 800668c:	4b14      	ldr	r3, [pc, #80]	; (80066e0 <UG_PutString+0xdc>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006692:	4a13      	ldr	r2, [pc, #76]	; (80066e0 <UG_PutString+0xdc>)
 8006694:	6812      	ldr	r2, [r2, #0]
 8006696:	f992 2061 	ldrsb.w	r2, [r2, #97]	; 0x61
 800669a:	4413      	add	r3, r2
 800669c:	69ba      	ldr	r2, [r7, #24]
 800669e:	4413      	add	r3, r2
 80066a0:	61bb      	str	r3, [r7, #24]
      }

      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 80066a2:	4b0f      	ldr	r3, [pc, #60]	; (80066e0 <UG_PutString+0xdc>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80066a8:	4b0d      	ldr	r3, [pc, #52]	; (80066e0 <UG_PutString+0xdc>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80066ae:	7df8      	ldrb	r0, [r7, #23]
 80066b0:	9300      	str	r3, [sp, #0]
 80066b2:	4613      	mov	r3, r2
 80066b4:	69ba      	ldr	r2, [r7, #24]
 80066b6:	69f9      	ldr	r1, [r7, #28]
 80066b8:	f000 f814 	bl	80066e4 <UG_PutChar>

      xp += cw + gui->char_h_space;
 80066bc:	7dbb      	ldrb	r3, [r7, #22]
 80066be:	4a08      	ldr	r2, [pc, #32]	; (80066e0 <UG_PutString+0xdc>)
 80066c0:	6812      	ldr	r2, [r2, #0]
 80066c2:	f992 2060 	ldrsb.w	r2, [r2, #96]	; 0x60
 80066c6:	4413      	add	r3, r2
 80066c8:	69fa      	ldr	r2, [r7, #28]
 80066ca:	4413      	add	r3, r2
 80066cc:	61fb      	str	r3, [r7, #28]
   while ( *str != 0 )
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d1a1      	bne.n	800661a <UG_PutString+0x16>
   }
}
 80066d6:	bf00      	nop
 80066d8:	bf00      	nop
 80066da:	3720      	adds	r7, #32
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	20000708 	.word	0x20000708

080066e4 <UG_PutChar>:

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b086      	sub	sp, #24
 80066e8:	af02      	add	r7, sp, #8
 80066ea:	60b9      	str	r1, [r7, #8]
 80066ec:	607a      	str	r2, [r7, #4]
 80066ee:	603b      	str	r3, [r7, #0]
 80066f0:	4603      	mov	r3, r0
 80066f2:	73fb      	strb	r3, [r7, #15]
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 80066f4:	4b07      	ldr	r3, [pc, #28]	; (8006714 <UG_PutChar+0x30>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	3344      	adds	r3, #68	; 0x44
 80066fa:	7bf8      	ldrb	r0, [r7, #15]
 80066fc:	9301      	str	r3, [sp, #4]
 80066fe:	69bb      	ldr	r3, [r7, #24]
 8006700:	9300      	str	r3, [sp, #0]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	68b9      	ldr	r1, [r7, #8]
 8006708:	f000 f826 	bl	8006758 <_UG_PutChar>
}
 800670c:	bf00      	nop
 800670e:	3710      	adds	r7, #16
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}
 8006714:	20000708 	.word	0x20000708

08006718 <UG_SetForecolor>:
{
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
 8006718:	b480      	push	{r7}
 800671a:	b083      	sub	sp, #12
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
   gui->fore_color = c;
 8006720:	4b04      	ldr	r3, [pc, #16]	; (8006734 <UG_SetForecolor+0x1c>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	687a      	ldr	r2, [r7, #4]
 8006726:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006728:	bf00      	nop
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr
 8006734:	20000708 	.word	0x20000708

08006738 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 8006738:	b480      	push	{r7}
 800673a:	b083      	sub	sp, #12
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
   gui->back_color = c;
 8006740:	4b04      	ldr	r3, [pc, #16]	; (8006754 <UG_SetBackcolor+0x1c>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006748:	bf00      	nop
 800674a:	370c      	adds	r7, #12
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr
 8006754:	20000708 	.word	0x20000708

08006758 <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 8006758:	b590      	push	{r4, r7, lr}
 800675a:	b091      	sub	sp, #68	; 0x44
 800675c:	af00      	add	r7, sp, #0
 800675e:	60b9      	str	r1, [r7, #8]
 8006760:	607a      	str	r2, [r7, #4]
 8006762:	603b      	str	r3, [r7, #0]
 8006764:	4603      	mov	r3, r0
 8006766:	73fb      	strb	r3, [r7, #15]
   UG_U8 b,bt;
   UG_U32 index;
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;
 8006768:	7bfb      	ldrb	r3, [r7, #15]
 800676a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

   switch ( bt )
 800676e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8006772:	2bfc      	cmp	r3, #252	; 0xfc
 8006774:	dc7e      	bgt.n	8006874 <_UG_PutChar+0x11c>
 8006776:	2bd6      	cmp	r3, #214	; 0xd6
 8006778:	da08      	bge.n	800678c <_UG_PutChar+0x34>
 800677a:	2bc4      	cmp	r3, #196	; 0xc4
 800677c:	d06e      	beq.n	800685c <_UG_PutChar+0x104>
 800677e:	2bc4      	cmp	r3, #196	; 0xc4
 8006780:	dc78      	bgt.n	8006874 <_UG_PutChar+0x11c>
 8006782:	2bb0      	cmp	r3, #176	; 0xb0
 8006784:	d072      	beq.n	800686c <_UG_PutChar+0x114>
 8006786:	2bb5      	cmp	r3, #181	; 0xb5
 8006788:	d06c      	beq.n	8006864 <_UG_PutChar+0x10c>
 800678a:	e073      	b.n	8006874 <_UG_PutChar+0x11c>
 800678c:	3bd6      	subs	r3, #214	; 0xd6
 800678e:	2b26      	cmp	r3, #38	; 0x26
 8006790:	d870      	bhi.n	8006874 <_UG_PutChar+0x11c>
 8006792:	a201      	add	r2, pc, #4	; (adr r2, 8006798 <_UG_PutChar+0x40>)
 8006794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006798:	0800683d 	.word	0x0800683d
 800679c:	08006875 	.word	0x08006875
 80067a0:	08006875 	.word	0x08006875
 80067a4:	08006875 	.word	0x08006875
 80067a8:	08006875 	.word	0x08006875
 80067ac:	08006875 	.word	0x08006875
 80067b0:	0800684d 	.word	0x0800684d
 80067b4:	08006875 	.word	0x08006875
 80067b8:	08006875 	.word	0x08006875
 80067bc:	08006875 	.word	0x08006875
 80067c0:	08006875 	.word	0x08006875
 80067c4:	08006875 	.word	0x08006875
 80067c8:	08006875 	.word	0x08006875
 80067cc:	08006875 	.word	0x08006875
 80067d0:	08006855 	.word	0x08006855
 80067d4:	08006875 	.word	0x08006875
 80067d8:	08006875 	.word	0x08006875
 80067dc:	08006875 	.word	0x08006875
 80067e0:	08006875 	.word	0x08006875
 80067e4:	08006875 	.word	0x08006875
 80067e8:	08006875 	.word	0x08006875
 80067ec:	08006875 	.word	0x08006875
 80067f0:	08006875 	.word	0x08006875
 80067f4:	08006875 	.word	0x08006875
 80067f8:	08006875 	.word	0x08006875
 80067fc:	08006875 	.word	0x08006875
 8006800:	08006875 	.word	0x08006875
 8006804:	08006875 	.word	0x08006875
 8006808:	08006875 	.word	0x08006875
 800680c:	08006875 	.word	0x08006875
 8006810:	08006875 	.word	0x08006875
 8006814:	08006875 	.word	0x08006875
 8006818:	08006835 	.word	0x08006835
 800681c:	08006875 	.word	0x08006875
 8006820:	08006875 	.word	0x08006875
 8006824:	08006875 	.word	0x08006875
 8006828:	08006875 	.word	0x08006875
 800682c:	08006875 	.word	0x08006875
 8006830:	08006845 	.word	0x08006845
   {
      case 0xF6: bt = 0x94; break; // ˆ
 8006834:	2394      	movs	r3, #148	; 0x94
 8006836:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800683a:	e01b      	b.n	8006874 <_UG_PutChar+0x11c>
      case 0xD6: bt = 0x99; break; // ÷
 800683c:	2399      	movs	r3, #153	; 0x99
 800683e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006842:	e017      	b.n	8006874 <_UG_PutChar+0x11c>
      case 0xFC: bt = 0x81; break; // ¸
 8006844:	2381      	movs	r3, #129	; 0x81
 8006846:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800684a:	e013      	b.n	8006874 <_UG_PutChar+0x11c>
      case 0xDC: bt = 0x9A; break; // ‹
 800684c:	239a      	movs	r3, #154	; 0x9a
 800684e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006852:	e00f      	b.n	8006874 <_UG_PutChar+0x11c>
      case 0xE4: bt = 0x84; break; // ‰
 8006854:	2384      	movs	r3, #132	; 0x84
 8006856:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800685a:	e00b      	b.n	8006874 <_UG_PutChar+0x11c>
      case 0xC4: bt = 0x8E; break; // ƒ
 800685c:	238e      	movs	r3, #142	; 0x8e
 800685e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006862:	e007      	b.n	8006874 <_UG_PutChar+0x11c>
      case 0xB5: bt = 0xE6; break; // µ
 8006864:	23e6      	movs	r3, #230	; 0xe6
 8006866:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800686a:	e003      	b.n	8006874 <_UG_PutChar+0x11c>
      case 0xB0: bt = 0xF8; break; // ∞
 800686c:	23f8      	movs	r3, #248	; 0xf8
 800686e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006872:	bf00      	nop
   }

   if (bt < font->start_char || bt > font->end_char) return;
 8006874:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006878:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800687a:	691b      	ldr	r3, [r3, #16]
 800687c:	429a      	cmp	r2, r3
 800687e:	f0c0 8206 	bcc.w	8006c8e <_UG_PutChar+0x536>
 8006882:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006886:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006888:	695b      	ldr	r3, [r3, #20]
 800688a:	429a      	cmp	r2, r3
 800688c:	f200 81ff 	bhi.w	8006c8e <_UG_PutChar+0x536>
   
   yo = y;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	62fb      	str	r3, [r7, #44]	; 0x2c
   bn = font->char_width;
 8006894:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	627b      	str	r3, [r7, #36]	; 0x24
   if ( !bn ) return;
 800689a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689c:	2b00      	cmp	r3, #0
 800689e:	f000 81f8 	beq.w	8006c92 <_UG_PutChar+0x53a>
   bn >>= 3;
 80068a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a4:	08db      	lsrs	r3, r3, #3
 80068a6:	627b      	str	r3, [r7, #36]	; 0x24
   if ( font->char_width % 8 ) bn++;
 80068a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	f003 0307 	and.w	r3, r3, #7
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d002      	beq.n	80068ba <_UG_PutChar+0x162>
 80068b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068b6:	3301      	adds	r3, #1
 80068b8:	627b      	str	r3, [r7, #36]	; 0x24
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 80068ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068bc:	699b      	ldr	r3, [r3, #24]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d009      	beq.n	80068d6 <_UG_PutChar+0x17e>
 80068c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068c4:	699a      	ldr	r2, [r3, #24]
 80068c6:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 80068ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068cc:	691b      	ldr	r3, [r3, #16]
 80068ce:	1acb      	subs	r3, r1, r3
 80068d0:	4413      	add	r3, r2
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	e001      	b.n	80068da <_UG_PutChar+0x182>
 80068d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	61bb      	str	r3, [r7, #24]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 80068dc:	4b90      	ldr	r3, [pc, #576]	; (8006b20 <_UG_PutChar+0x3c8>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80068e4:	f003 0302 	and.w	r3, r3, #2
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f000 80e3 	beq.w	8006ab4 <_UG_PutChar+0x35c>
   {
	   //(void(*)(UG_COLOR))
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 80068ee:	4b8c      	ldr	r3, [pc, #560]	; (8006b20 <_UG_PutChar+0x3c8>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068f6:	461c      	mov	r4, r3
 80068f8:	68ba      	ldr	r2, [r7, #8]
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	4413      	add	r3, r2
 80068fe:	3b01      	subs	r3, #1
 8006900:	4619      	mov	r1, r3
 8006902:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006904:	68da      	ldr	r2, [r3, #12]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4413      	add	r3, r2
 800690a:	3b01      	subs	r3, #1
 800690c:	460a      	mov	r2, r1
 800690e:	6879      	ldr	r1, [r7, #4]
 8006910:	68b8      	ldr	r0, [r7, #8]
 8006912:	47a0      	blx	r4
 8006914:	4603      	mov	r3, r0
 8006916:	613b      	str	r3, [r7, #16]
	   
      if (font->font_type == FONT_TYPE_1BPP)
 8006918:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800691a:	791b      	ldrb	r3, [r3, #4]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d14f      	bne.n	80069c0 <_UG_PutChar+0x268>
	  {
	      index = (bt - font->start_char)* font->char_height * bn;
 8006920:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006924:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800692c:	68d2      	ldr	r2, [r2, #12]
 800692e:	fb03 f202 	mul.w	r2, r3, r2
 8006932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006934:	fb02 f303 	mul.w	r3, r2, r3
 8006938:	61fb      	str	r3, [r7, #28]
		  for( j=0;j<font->char_height;j++ )
 800693a:	2300      	movs	r3, #0
 800693c:	63bb      	str	r3, [r7, #56]	; 0x38
 800693e:	e038      	b.n	80069b2 <_UG_PutChar+0x25a>
		  {
			 c=actual_char_width;
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	62bb      	str	r3, [r7, #40]	; 0x28
			 for( i=0;i<bn;i++ )
 8006944:	2300      	movs	r3, #0
 8006946:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006948:	e02c      	b.n	80069a4 <_UG_PutChar+0x24c>
			 {
				b = font->p[index++];
 800694a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	1c59      	adds	r1, r3, #1
 8006952:	61f9      	str	r1, [r7, #28]
 8006954:	4413      	add	r3, r2
 8006956:	781b      	ldrb	r3, [r3, #0]
 8006958:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				for( k=0;(k<8) && c;k++ )
 800695c:	2300      	movs	r3, #0
 800695e:	637b      	str	r3, [r7, #52]	; 0x34
 8006960:	e017      	b.n	8006992 <_UG_PutChar+0x23a>
				{
				   if( b & 0x01 )
 8006962:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006966:	f003 0301 	and.w	r3, r3, #1
 800696a:	2b00      	cmp	r3, #0
 800696c:	d003      	beq.n	8006976 <_UG_PutChar+0x21e>
				   {
					  push_pixel(fc);
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	6838      	ldr	r0, [r7, #0]
 8006972:	4798      	blx	r3
 8006974:	e002      	b.n	800697c <_UG_PutChar+0x224>
				   }
				   else
				   {
					  push_pixel(bc);
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800697a:	4798      	blx	r3
				   }
				   b >>= 1;
 800697c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006980:	085b      	lsrs	r3, r3, #1
 8006982:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				   c--;
 8006986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006988:	3b01      	subs	r3, #1
 800698a:	62bb      	str	r3, [r7, #40]	; 0x28
				for( k=0;(k<8) && c;k++ )
 800698c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800698e:	3301      	adds	r3, #1
 8006990:	637b      	str	r3, [r7, #52]	; 0x34
 8006992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006994:	2b07      	cmp	r3, #7
 8006996:	d802      	bhi.n	800699e <_UG_PutChar+0x246>
 8006998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1e1      	bne.n	8006962 <_UG_PutChar+0x20a>
			 for( i=0;i<bn;i++ )
 800699e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069a0:	3301      	adds	r3, #1
 80069a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80069a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d3ce      	bcc.n	800694a <_UG_PutChar+0x1f2>
		  for( j=0;j<font->char_height;j++ )
 80069ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ae:	3301      	adds	r3, #1
 80069b0:	63bb      	str	r3, [r7, #56]	; 0x38
 80069b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069b4:	68db      	ldr	r3, [r3, #12]
 80069b6:	461a      	mov	r2, r3
 80069b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d3c0      	bcc.n	8006940 <_UG_PutChar+0x1e8>
 80069be:	e169      	b.n	8006c94 <_UG_PutChar+0x53c>
				}
			 }
	 	 }
	  }
	  else if (font->font_type == FONT_TYPE_8BPP)
 80069c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069c2:	791b      	ldrb	r3, [r3, #4]
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	f040 8165 	bne.w	8006c94 <_UG_PutChar+0x53c>
	  {
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 80069ca:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80069ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	1ad3      	subs	r3, r2, r3
 80069d4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80069d6:	68d2      	ldr	r2, [r2, #12]
 80069d8:	fb02 f303 	mul.w	r3, r2, r3
 80069dc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80069de:	6892      	ldr	r2, [r2, #8]
 80069e0:	fb02 f303 	mul.w	r3, r2, r3
 80069e4:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 80069e6:	2300      	movs	r3, #0
 80069e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80069ea:	e05c      	b.n	8006aa6 <_UG_PutChar+0x34e>
		   {
			  for( i=0;i<actual_char_width;i++ )
 80069ec:	2300      	movs	r3, #0
 80069ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069f0:	e04a      	b.n	8006a88 <_UG_PutChar+0x330>
			  {
				 b = font->p[index++];
 80069f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	69fb      	ldr	r3, [r7, #28]
 80069f8:	1c59      	adds	r1, r3, #1
 80069fa:	61f9      	str	r1, [r7, #28]
 80069fc:	4413      	add	r3, r2
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8006a0c:	fb03 f202 	mul.w	r2, r3, r2
 8006a10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8006a18:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8006a1c:	fb01 f303 	mul.w	r3, r1, r3
 8006a20:	4413      	add	r3, r2
 8006a22:	0a1b      	lsrs	r3, r3, #8
 8006a24:	b2da      	uxtb	r2, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006a2c:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8006a30:	fb03 f101 	mul.w	r1, r3, r1
 8006a34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a36:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006a3a:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8006a3e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8006a42:	fb00 f303 	mul.w	r3, r0, r3
 8006a46:	440b      	add	r3, r1
 8006a48:	0a1b      	lsrs	r3, r3, #8
 8006a4a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8006a4e:	431a      	orrs	r2, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006a56:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8006a5a:	fb03 f101 	mul.w	r1, r3, r1
 8006a5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a60:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006a64:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8006a68:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8006a6c:	fb00 f303 	mul.w	r3, r0, r3
 8006a70:	440b      	add	r3, r1
 8006a72:	0a1b      	lsrs	r3, r3, #8
 8006a74:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	617b      	str	r3, [r7, #20]
				 push_pixel(color);
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	6978      	ldr	r0, [r7, #20]
 8006a80:	4798      	blx	r3
			  for( i=0;i<actual_char_width;i++ )
 8006a82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a84:	3301      	adds	r3, #1
 8006a86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a88:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d3b0      	bcc.n	80069f2 <_UG_PutChar+0x29a>
			  }
			  index += font->char_width - actual_char_width;
 8006a90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	461a      	mov	r2, r3
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	1ad3      	subs	r3, r2, r3
 8006a9a:	69fa      	ldr	r2, [r7, #28]
 8006a9c:	4413      	add	r3, r2
 8006a9e:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 8006aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	63bb      	str	r3, [r7, #56]	; 0x38
 8006aa6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	461a      	mov	r2, r3
 8006aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d39c      	bcc.n	80069ec <_UG_PutChar+0x294>
 8006ab2:	e0ef      	b.n	8006c94 <_UG_PutChar+0x53c>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 8006ab4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ab6:	791b      	ldrb	r3, [r3, #4]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d162      	bne.n	8006b82 <_UG_PutChar+0x42a>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 8006abc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006ac0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006ac8:	68d2      	ldr	r2, [r2, #12]
 8006aca:	fb03 f202 	mul.w	r2, r3, r2
 8006ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad0:	fb02 f303 	mul.w	r3, r2, r3
 8006ad4:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ada:	e04b      	b.n	8006b74 <_UG_PutChar+0x41c>
         {
           xo = x;
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	633b      	str	r3, [r7, #48]	; 0x30
           c=actual_char_width;
 8006ae0:	69bb      	ldr	r3, [r7, #24]
 8006ae2:	62bb      	str	r3, [r7, #40]	; 0x28
           for( i=0;i<bn;i++ )
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ae8:	e03a      	b.n	8006b60 <_UG_PutChar+0x408>
           {
             b = font->p[index++];
 8006aea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	1c59      	adds	r1, r3, #1
 8006af2:	61f9      	str	r1, [r7, #28]
 8006af4:	4413      	add	r3, r2
 8006af6:	781b      	ldrb	r3, [r3, #0]
 8006af8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
             for( k=0;(k<8) && c;k++ )
 8006afc:	2300      	movs	r3, #0
 8006afe:	637b      	str	r3, [r7, #52]	; 0x34
 8006b00:	e025      	b.n	8006b4e <_UG_PutChar+0x3f6>
             {
               if( b & 0x01 )
 8006b02:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b06:	f003 0301 	and.w	r3, r3, #1
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d00a      	beq.n	8006b24 <_UG_PutChar+0x3cc>
               {
                  gui->pset(xo,yo,fc);
 8006b0e:	4b04      	ldr	r3, [pc, #16]	; (8006b20 <_UG_PutChar+0x3c8>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b16:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006b18:	683a      	ldr	r2, [r7, #0]
 8006b1a:	4798      	blx	r3
 8006b1c:	e009      	b.n	8006b32 <_UG_PutChar+0x3da>
 8006b1e:	bf00      	nop
 8006b20:	20000708 	.word	0x20000708
               }
               else
               {
                  gui->pset(xo,yo,bc);
 8006b24:	4b5d      	ldr	r3, [pc, #372]	; (8006c9c <_UG_PutChar+0x544>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b2c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006b2e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006b30:	4798      	blx	r3
               }
               b >>= 1;
 8006b32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b36:	085b      	lsrs	r3, r3, #1
 8006b38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               xo++;
 8006b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b3e:	3301      	adds	r3, #1
 8006b40:	633b      	str	r3, [r7, #48]	; 0x30
               c--;
 8006b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b44:	3b01      	subs	r3, #1
 8006b46:	62bb      	str	r3, [r7, #40]	; 0x28
             for( k=0;(k<8) && c;k++ )
 8006b48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	637b      	str	r3, [r7, #52]	; 0x34
 8006b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b50:	2b07      	cmp	r3, #7
 8006b52:	d802      	bhi.n	8006b5a <_UG_PutChar+0x402>
 8006b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1d3      	bne.n	8006b02 <_UG_PutChar+0x3aa>
           for( i=0;i<bn;i++ )
 8006b5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d3c0      	bcc.n	8006aea <_UG_PutChar+0x392>
             }
           }
           yo++;
 8006b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 8006b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b70:	3301      	adds	r3, #1
 8006b72:	63bb      	str	r3, [r7, #56]	; 0x38
 8006b74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	461a      	mov	r2, r3
 8006b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d3ad      	bcc.n	8006adc <_UG_PutChar+0x384>
 8006b80:	e088      	b.n	8006c94 <_UG_PutChar+0x53c>
         }
      }
      else if (font->font_type == FONT_TYPE_8BPP)
 8006b82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b84:	791b      	ldrb	r3, [r3, #4]
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	f040 8084 	bne.w	8006c94 <_UG_PutChar+0x53c>
      {
         index = (bt - font->start_char)* font->char_height * font->char_width;
 8006b8c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006b90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b92:	691b      	ldr	r3, [r3, #16]
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006b98:	68d2      	ldr	r2, [r2, #12]
 8006b9a:	fb02 f303 	mul.w	r3, r2, r3
 8006b9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006ba0:	6892      	ldr	r2, [r2, #8]
 8006ba2:	fb02 f303 	mul.w	r3, r2, r3
 8006ba6:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8006ba8:	2300      	movs	r3, #0
 8006baa:	63bb      	str	r3, [r7, #56]	; 0x38
 8006bac:	e068      	b.n	8006c80 <_UG_PutChar+0x528>
         {
            xo = x;
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bb6:	e051      	b.n	8006c5c <_UG_PutChar+0x504>
            {
               b = font->p[index++];
 8006bb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	1c59      	adds	r1, r3, #1
 8006bc0:	61f9      	str	r1, [r7, #28]
 8006bc2:	4413      	add	r3, r2
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8006bd2:	fb03 f202 	mul.w	r2, r3, r2
 8006bd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8006bde:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8006be2:	fb01 f303 	mul.w	r3, r1, r3
 8006be6:	4413      	add	r3, r2
 8006be8:	0a1b      	lsrs	r3, r3, #8
 8006bea:	b2da      	uxtb	r2, r3
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006bf2:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8006bf6:	fb03 f101 	mul.w	r1, r3, r1
 8006bfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bfc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006c00:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8006c04:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8006c08:	fb00 f303 	mul.w	r3, r0, r3
 8006c0c:	440b      	add	r3, r1
 8006c0e:	0a1b      	lsrs	r3, r3, #8
 8006c10:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8006c14:	431a      	orrs	r2, r3
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006c1c:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8006c20:	fb03 f101 	mul.w	r1, r3, r1
 8006c24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c26:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006c2a:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8006c2e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8006c32:	fb00 f303 	mul.w	r3, r0, r3
 8006c36:	440b      	add	r3, r1
 8006c38:	0a1b      	lsrs	r3, r3, #8
 8006c3a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	617b      	str	r3, [r7, #20]
               gui->pset(xo,yo,color);
 8006c42:	4b16      	ldr	r3, [pc, #88]	; (8006c9c <_UG_PutChar+0x544>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	4798      	blx	r3
               xo++;
 8006c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c52:	3301      	adds	r3, #1
 8006c54:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 8006c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c58:	3301      	adds	r3, #1
 8006c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c5c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006c5e:	69bb      	ldr	r3, [r7, #24]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d3a9      	bcc.n	8006bb8 <_UG_PutChar+0x460>
            }
            index += font->char_width - actual_char_width;
 8006c64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	461a      	mov	r2, r3
 8006c6a:	69bb      	ldr	r3, [r7, #24]
 8006c6c:	1ad3      	subs	r3, r2, r3
 8006c6e:	69fa      	ldr	r2, [r7, #28]
 8006c70:	4413      	add	r3, r2
 8006c72:	61fb      	str	r3, [r7, #28]
            yo++;
 8006c74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c76:	3301      	adds	r3, #1
 8006c78:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 8006c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c7c:	3301      	adds	r3, #1
 8006c7e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006c80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	461a      	mov	r2, r3
 8006c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d390      	bcc.n	8006bae <_UG_PutChar+0x456>
 8006c8c:	e002      	b.n	8006c94 <_UG_PutChar+0x53c>
   if (bt < font->start_char || bt > font->end_char) return;
 8006c8e:	bf00      	nop
 8006c90:	e000      	b.n	8006c94 <_UG_PutChar+0x53c>
   if ( !bn ) return;
 8006c92:	bf00      	nop
         }
      }
   }
}
 8006c94:	3744      	adds	r7, #68	; 0x44
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd90      	pop	{r4, r7, pc}
 8006c9a:	bf00      	nop
 8006c9c:	20000708 	.word	0x20000708

08006ca0 <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	6039      	str	r1, [r7, #0]
 8006caa:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8006cac:	79fb      	ldrb	r3, [r7, #7]
 8006cae:	2b02      	cmp	r3, #2
 8006cb0:	d810      	bhi.n	8006cd4 <UG_DriverRegister+0x34>

   gui->driver[type].driver = driver;
 8006cb2:	4b0b      	ldr	r3, [pc, #44]	; (8006ce0 <UG_DriverRegister+0x40>)
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	79fb      	ldrb	r3, [r7, #7]
 8006cb8:	330e      	adds	r3, #14
 8006cba:	00db      	lsls	r3, r3, #3
 8006cbc:	4413      	add	r3, r2
 8006cbe:	683a      	ldr	r2, [r7, #0]
 8006cc0:	605a      	str	r2, [r3, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 8006cc2:	4b07      	ldr	r3, [pc, #28]	; (8006ce0 <UG_DriverRegister+0x40>)
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	79fb      	ldrb	r3, [r7, #7]
 8006cc8:	330e      	adds	r3, #14
 8006cca:	00db      	lsls	r3, r3, #3
 8006ccc:	4413      	add	r3, r2
 8006cce:	2203      	movs	r2, #3
 8006cd0:	721a      	strb	r2, [r3, #8]
 8006cd2:	e000      	b.n	8006cd6 <UG_DriverRegister+0x36>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8006cd4:	bf00      	nop
}
 8006cd6:	370c      	adds	r7, #12
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr
 8006ce0:	20000708 	.word	0x20000708

08006ce4 <UG_DriverEnable>:

void UG_DriverEnable( UG_U8 type )
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	4603      	mov	r3, r0
 8006cec:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8006cee:	79fb      	ldrb	r3, [r7, #7]
 8006cf0:	2b02      	cmp	r3, #2
 8006cf2:	d81d      	bhi.n	8006d30 <UG_DriverEnable+0x4c>
   if ( gui->driver[type].state & DRIVER_REGISTERED )
 8006cf4:	4b11      	ldr	r3, [pc, #68]	; (8006d3c <UG_DriverEnable+0x58>)
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	79fb      	ldrb	r3, [r7, #7]
 8006cfa:	330e      	adds	r3, #14
 8006cfc:	00db      	lsls	r3, r3, #3
 8006cfe:	4413      	add	r3, r2
 8006d00:	7a1b      	ldrb	r3, [r3, #8]
 8006d02:	f003 0301 	and.w	r3, r3, #1
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d013      	beq.n	8006d32 <UG_DriverEnable+0x4e>
   {
      gui->driver[type].state |= DRIVER_ENABLED;
 8006d0a:	4b0c      	ldr	r3, [pc, #48]	; (8006d3c <UG_DriverEnable+0x58>)
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	79fb      	ldrb	r3, [r7, #7]
 8006d10:	330e      	adds	r3, #14
 8006d12:	00db      	lsls	r3, r3, #3
 8006d14:	4413      	add	r3, r2
 8006d16:	7a19      	ldrb	r1, [r3, #8]
 8006d18:	4b08      	ldr	r3, [pc, #32]	; (8006d3c <UG_DriverEnable+0x58>)
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	79fb      	ldrb	r3, [r7, #7]
 8006d1e:	f041 0102 	orr.w	r1, r1, #2
 8006d22:	b2c9      	uxtb	r1, r1
 8006d24:	330e      	adds	r3, #14
 8006d26:	00db      	lsls	r3, r3, #3
 8006d28:	4413      	add	r3, r2
 8006d2a:	460a      	mov	r2, r1
 8006d2c:	721a      	strb	r2, [r3, #8]
 8006d2e:	e000      	b.n	8006d32 <UG_DriverEnable+0x4e>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8006d30:	bf00      	nop
   }
}
 8006d32:	370c      	adds	r7, #12
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr
 8006d3c:	20000708 	.word	0x20000708

08006d40 <__errno>:
 8006d40:	4b01      	ldr	r3, [pc, #4]	; (8006d48 <__errno+0x8>)
 8006d42:	6818      	ldr	r0, [r3, #0]
 8006d44:	4770      	bx	lr
 8006d46:	bf00      	nop
 8006d48:	2000001c 	.word	0x2000001c

08006d4c <__libc_init_array>:
 8006d4c:	b570      	push	{r4, r5, r6, lr}
 8006d4e:	4d0d      	ldr	r5, [pc, #52]	; (8006d84 <__libc_init_array+0x38>)
 8006d50:	4c0d      	ldr	r4, [pc, #52]	; (8006d88 <__libc_init_array+0x3c>)
 8006d52:	1b64      	subs	r4, r4, r5
 8006d54:	10a4      	asrs	r4, r4, #2
 8006d56:	2600      	movs	r6, #0
 8006d58:	42a6      	cmp	r6, r4
 8006d5a:	d109      	bne.n	8006d70 <__libc_init_array+0x24>
 8006d5c:	4d0b      	ldr	r5, [pc, #44]	; (8006d8c <__libc_init_array+0x40>)
 8006d5e:	4c0c      	ldr	r4, [pc, #48]	; (8006d90 <__libc_init_array+0x44>)
 8006d60:	f001 f87c 	bl	8007e5c <_init>
 8006d64:	1b64      	subs	r4, r4, r5
 8006d66:	10a4      	asrs	r4, r4, #2
 8006d68:	2600      	movs	r6, #0
 8006d6a:	42a6      	cmp	r6, r4
 8006d6c:	d105      	bne.n	8006d7a <__libc_init_array+0x2e>
 8006d6e:	bd70      	pop	{r4, r5, r6, pc}
 8006d70:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d74:	4798      	blx	r3
 8006d76:	3601      	adds	r6, #1
 8006d78:	e7ee      	b.n	8006d58 <__libc_init_array+0xc>
 8006d7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d7e:	4798      	blx	r3
 8006d80:	3601      	adds	r6, #1
 8006d82:	e7f2      	b.n	8006d6a <__libc_init_array+0x1e>
 8006d84:	08019408 	.word	0x08019408
 8006d88:	08019408 	.word	0x08019408
 8006d8c:	08019408 	.word	0x08019408
 8006d90:	0801940c 	.word	0x0801940c

08006d94 <memset>:
 8006d94:	4402      	add	r2, r0
 8006d96:	4603      	mov	r3, r0
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d100      	bne.n	8006d9e <memset+0xa>
 8006d9c:	4770      	bx	lr
 8006d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8006da2:	e7f9      	b.n	8006d98 <memset+0x4>

08006da4 <iprintf>:
 8006da4:	b40f      	push	{r0, r1, r2, r3}
 8006da6:	4b0a      	ldr	r3, [pc, #40]	; (8006dd0 <iprintf+0x2c>)
 8006da8:	b513      	push	{r0, r1, r4, lr}
 8006daa:	681c      	ldr	r4, [r3, #0]
 8006dac:	b124      	cbz	r4, 8006db8 <iprintf+0x14>
 8006dae:	69a3      	ldr	r3, [r4, #24]
 8006db0:	b913      	cbnz	r3, 8006db8 <iprintf+0x14>
 8006db2:	4620      	mov	r0, r4
 8006db4:	f000 f9ee 	bl	8007194 <__sinit>
 8006db8:	ab05      	add	r3, sp, #20
 8006dba:	9a04      	ldr	r2, [sp, #16]
 8006dbc:	68a1      	ldr	r1, [r4, #8]
 8006dbe:	9301      	str	r3, [sp, #4]
 8006dc0:	4620      	mov	r0, r4
 8006dc2:	f000 fbff 	bl	80075c4 <_vfiprintf_r>
 8006dc6:	b002      	add	sp, #8
 8006dc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dcc:	b004      	add	sp, #16
 8006dce:	4770      	bx	lr
 8006dd0:	2000001c 	.word	0x2000001c

08006dd4 <setvbuf>:
 8006dd4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006dd8:	461d      	mov	r5, r3
 8006dda:	4b5d      	ldr	r3, [pc, #372]	; (8006f50 <setvbuf+0x17c>)
 8006ddc:	681f      	ldr	r7, [r3, #0]
 8006dde:	4604      	mov	r4, r0
 8006de0:	460e      	mov	r6, r1
 8006de2:	4690      	mov	r8, r2
 8006de4:	b127      	cbz	r7, 8006df0 <setvbuf+0x1c>
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	b913      	cbnz	r3, 8006df0 <setvbuf+0x1c>
 8006dea:	4638      	mov	r0, r7
 8006dec:	f000 f9d2 	bl	8007194 <__sinit>
 8006df0:	4b58      	ldr	r3, [pc, #352]	; (8006f54 <setvbuf+0x180>)
 8006df2:	429c      	cmp	r4, r3
 8006df4:	d167      	bne.n	8006ec6 <setvbuf+0xf2>
 8006df6:	687c      	ldr	r4, [r7, #4]
 8006df8:	f1b8 0f02 	cmp.w	r8, #2
 8006dfc:	d006      	beq.n	8006e0c <setvbuf+0x38>
 8006dfe:	f1b8 0f01 	cmp.w	r8, #1
 8006e02:	f200 809f 	bhi.w	8006f44 <setvbuf+0x170>
 8006e06:	2d00      	cmp	r5, #0
 8006e08:	f2c0 809c 	blt.w	8006f44 <setvbuf+0x170>
 8006e0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e0e:	07db      	lsls	r3, r3, #31
 8006e10:	d405      	bmi.n	8006e1e <setvbuf+0x4a>
 8006e12:	89a3      	ldrh	r3, [r4, #12]
 8006e14:	0598      	lsls	r0, r3, #22
 8006e16:	d402      	bmi.n	8006e1e <setvbuf+0x4a>
 8006e18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e1a:	f000 fa59 	bl	80072d0 <__retarget_lock_acquire_recursive>
 8006e1e:	4621      	mov	r1, r4
 8006e20:	4638      	mov	r0, r7
 8006e22:	f000 f923 	bl	800706c <_fflush_r>
 8006e26:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e28:	b141      	cbz	r1, 8006e3c <setvbuf+0x68>
 8006e2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e2e:	4299      	cmp	r1, r3
 8006e30:	d002      	beq.n	8006e38 <setvbuf+0x64>
 8006e32:	4638      	mov	r0, r7
 8006e34:	f000 fabc 	bl	80073b0 <_free_r>
 8006e38:	2300      	movs	r3, #0
 8006e3a:	6363      	str	r3, [r4, #52]	; 0x34
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	61a3      	str	r3, [r4, #24]
 8006e40:	6063      	str	r3, [r4, #4]
 8006e42:	89a3      	ldrh	r3, [r4, #12]
 8006e44:	0619      	lsls	r1, r3, #24
 8006e46:	d503      	bpl.n	8006e50 <setvbuf+0x7c>
 8006e48:	6921      	ldr	r1, [r4, #16]
 8006e4a:	4638      	mov	r0, r7
 8006e4c:	f000 fab0 	bl	80073b0 <_free_r>
 8006e50:	89a3      	ldrh	r3, [r4, #12]
 8006e52:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006e56:	f023 0303 	bic.w	r3, r3, #3
 8006e5a:	f1b8 0f02 	cmp.w	r8, #2
 8006e5e:	81a3      	strh	r3, [r4, #12]
 8006e60:	d06c      	beq.n	8006f3c <setvbuf+0x168>
 8006e62:	ab01      	add	r3, sp, #4
 8006e64:	466a      	mov	r2, sp
 8006e66:	4621      	mov	r1, r4
 8006e68:	4638      	mov	r0, r7
 8006e6a:	f000 fa33 	bl	80072d4 <__swhatbuf_r>
 8006e6e:	89a3      	ldrh	r3, [r4, #12]
 8006e70:	4318      	orrs	r0, r3
 8006e72:	81a0      	strh	r0, [r4, #12]
 8006e74:	2d00      	cmp	r5, #0
 8006e76:	d130      	bne.n	8006eda <setvbuf+0x106>
 8006e78:	9d00      	ldr	r5, [sp, #0]
 8006e7a:	4628      	mov	r0, r5
 8006e7c:	f000 fa90 	bl	80073a0 <malloc>
 8006e80:	4606      	mov	r6, r0
 8006e82:	2800      	cmp	r0, #0
 8006e84:	d155      	bne.n	8006f32 <setvbuf+0x15e>
 8006e86:	f8dd 9000 	ldr.w	r9, [sp]
 8006e8a:	45a9      	cmp	r9, r5
 8006e8c:	d14a      	bne.n	8006f24 <setvbuf+0x150>
 8006e8e:	f04f 35ff 	mov.w	r5, #4294967295
 8006e92:	2200      	movs	r2, #0
 8006e94:	60a2      	str	r2, [r4, #8]
 8006e96:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8006e9a:	6022      	str	r2, [r4, #0]
 8006e9c:	6122      	str	r2, [r4, #16]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ea4:	6162      	str	r2, [r4, #20]
 8006ea6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006ea8:	f043 0302 	orr.w	r3, r3, #2
 8006eac:	07d2      	lsls	r2, r2, #31
 8006eae:	81a3      	strh	r3, [r4, #12]
 8006eb0:	d405      	bmi.n	8006ebe <setvbuf+0xea>
 8006eb2:	f413 7f00 	tst.w	r3, #512	; 0x200
 8006eb6:	d102      	bne.n	8006ebe <setvbuf+0xea>
 8006eb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006eba:	f000 fa0a 	bl	80072d2 <__retarget_lock_release_recursive>
 8006ebe:	4628      	mov	r0, r5
 8006ec0:	b003      	add	sp, #12
 8006ec2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ec6:	4b24      	ldr	r3, [pc, #144]	; (8006f58 <setvbuf+0x184>)
 8006ec8:	429c      	cmp	r4, r3
 8006eca:	d101      	bne.n	8006ed0 <setvbuf+0xfc>
 8006ecc:	68bc      	ldr	r4, [r7, #8]
 8006ece:	e793      	b.n	8006df8 <setvbuf+0x24>
 8006ed0:	4b22      	ldr	r3, [pc, #136]	; (8006f5c <setvbuf+0x188>)
 8006ed2:	429c      	cmp	r4, r3
 8006ed4:	bf08      	it	eq
 8006ed6:	68fc      	ldreq	r4, [r7, #12]
 8006ed8:	e78e      	b.n	8006df8 <setvbuf+0x24>
 8006eda:	2e00      	cmp	r6, #0
 8006edc:	d0cd      	beq.n	8006e7a <setvbuf+0xa6>
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	b913      	cbnz	r3, 8006ee8 <setvbuf+0x114>
 8006ee2:	4638      	mov	r0, r7
 8006ee4:	f000 f956 	bl	8007194 <__sinit>
 8006ee8:	f1b8 0f01 	cmp.w	r8, #1
 8006eec:	bf08      	it	eq
 8006eee:	89a3      	ldrheq	r3, [r4, #12]
 8006ef0:	6026      	str	r6, [r4, #0]
 8006ef2:	bf04      	itt	eq
 8006ef4:	f043 0301 	orreq.w	r3, r3, #1
 8006ef8:	81a3      	strheq	r3, [r4, #12]
 8006efa:	89a2      	ldrh	r2, [r4, #12]
 8006efc:	f012 0308 	ands.w	r3, r2, #8
 8006f00:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006f04:	d01c      	beq.n	8006f40 <setvbuf+0x16c>
 8006f06:	07d3      	lsls	r3, r2, #31
 8006f08:	bf41      	itttt	mi
 8006f0a:	2300      	movmi	r3, #0
 8006f0c:	426d      	negmi	r5, r5
 8006f0e:	60a3      	strmi	r3, [r4, #8]
 8006f10:	61a5      	strmi	r5, [r4, #24]
 8006f12:	bf58      	it	pl
 8006f14:	60a5      	strpl	r5, [r4, #8]
 8006f16:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8006f18:	f015 0501 	ands.w	r5, r5, #1
 8006f1c:	d115      	bne.n	8006f4a <setvbuf+0x176>
 8006f1e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8006f22:	e7c8      	b.n	8006eb6 <setvbuf+0xe2>
 8006f24:	4648      	mov	r0, r9
 8006f26:	f000 fa3b 	bl	80073a0 <malloc>
 8006f2a:	4606      	mov	r6, r0
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	d0ae      	beq.n	8006e8e <setvbuf+0xba>
 8006f30:	464d      	mov	r5, r9
 8006f32:	89a3      	ldrh	r3, [r4, #12]
 8006f34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f38:	81a3      	strh	r3, [r4, #12]
 8006f3a:	e7d0      	b.n	8006ede <setvbuf+0x10a>
 8006f3c:	2500      	movs	r5, #0
 8006f3e:	e7a8      	b.n	8006e92 <setvbuf+0xbe>
 8006f40:	60a3      	str	r3, [r4, #8]
 8006f42:	e7e8      	b.n	8006f16 <setvbuf+0x142>
 8006f44:	f04f 35ff 	mov.w	r5, #4294967295
 8006f48:	e7b9      	b.n	8006ebe <setvbuf+0xea>
 8006f4a:	2500      	movs	r5, #0
 8006f4c:	e7b7      	b.n	8006ebe <setvbuf+0xea>
 8006f4e:	bf00      	nop
 8006f50:	2000001c 	.word	0x2000001c
 8006f54:	08019394 	.word	0x08019394
 8006f58:	080193b4 	.word	0x080193b4
 8006f5c:	08019374 	.word	0x08019374

08006f60 <__sflush_r>:
 8006f60:	898a      	ldrh	r2, [r1, #12]
 8006f62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f66:	4605      	mov	r5, r0
 8006f68:	0710      	lsls	r0, r2, #28
 8006f6a:	460c      	mov	r4, r1
 8006f6c:	d458      	bmi.n	8007020 <__sflush_r+0xc0>
 8006f6e:	684b      	ldr	r3, [r1, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	dc05      	bgt.n	8006f80 <__sflush_r+0x20>
 8006f74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	dc02      	bgt.n	8006f80 <__sflush_r+0x20>
 8006f7a:	2000      	movs	r0, #0
 8006f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f82:	2e00      	cmp	r6, #0
 8006f84:	d0f9      	beq.n	8006f7a <__sflush_r+0x1a>
 8006f86:	2300      	movs	r3, #0
 8006f88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006f8c:	682f      	ldr	r7, [r5, #0]
 8006f8e:	602b      	str	r3, [r5, #0]
 8006f90:	d032      	beq.n	8006ff8 <__sflush_r+0x98>
 8006f92:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006f94:	89a3      	ldrh	r3, [r4, #12]
 8006f96:	075a      	lsls	r2, r3, #29
 8006f98:	d505      	bpl.n	8006fa6 <__sflush_r+0x46>
 8006f9a:	6863      	ldr	r3, [r4, #4]
 8006f9c:	1ac0      	subs	r0, r0, r3
 8006f9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006fa0:	b10b      	cbz	r3, 8006fa6 <__sflush_r+0x46>
 8006fa2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006fa4:	1ac0      	subs	r0, r0, r3
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	4602      	mov	r2, r0
 8006faa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006fac:	6a21      	ldr	r1, [r4, #32]
 8006fae:	4628      	mov	r0, r5
 8006fb0:	47b0      	blx	r6
 8006fb2:	1c43      	adds	r3, r0, #1
 8006fb4:	89a3      	ldrh	r3, [r4, #12]
 8006fb6:	d106      	bne.n	8006fc6 <__sflush_r+0x66>
 8006fb8:	6829      	ldr	r1, [r5, #0]
 8006fba:	291d      	cmp	r1, #29
 8006fbc:	d82c      	bhi.n	8007018 <__sflush_r+0xb8>
 8006fbe:	4a2a      	ldr	r2, [pc, #168]	; (8007068 <__sflush_r+0x108>)
 8006fc0:	40ca      	lsrs	r2, r1
 8006fc2:	07d6      	lsls	r6, r2, #31
 8006fc4:	d528      	bpl.n	8007018 <__sflush_r+0xb8>
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	6062      	str	r2, [r4, #4]
 8006fca:	04d9      	lsls	r1, r3, #19
 8006fcc:	6922      	ldr	r2, [r4, #16]
 8006fce:	6022      	str	r2, [r4, #0]
 8006fd0:	d504      	bpl.n	8006fdc <__sflush_r+0x7c>
 8006fd2:	1c42      	adds	r2, r0, #1
 8006fd4:	d101      	bne.n	8006fda <__sflush_r+0x7a>
 8006fd6:	682b      	ldr	r3, [r5, #0]
 8006fd8:	b903      	cbnz	r3, 8006fdc <__sflush_r+0x7c>
 8006fda:	6560      	str	r0, [r4, #84]	; 0x54
 8006fdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fde:	602f      	str	r7, [r5, #0]
 8006fe0:	2900      	cmp	r1, #0
 8006fe2:	d0ca      	beq.n	8006f7a <__sflush_r+0x1a>
 8006fe4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006fe8:	4299      	cmp	r1, r3
 8006fea:	d002      	beq.n	8006ff2 <__sflush_r+0x92>
 8006fec:	4628      	mov	r0, r5
 8006fee:	f000 f9df 	bl	80073b0 <_free_r>
 8006ff2:	2000      	movs	r0, #0
 8006ff4:	6360      	str	r0, [r4, #52]	; 0x34
 8006ff6:	e7c1      	b.n	8006f7c <__sflush_r+0x1c>
 8006ff8:	6a21      	ldr	r1, [r4, #32]
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	4628      	mov	r0, r5
 8006ffe:	47b0      	blx	r6
 8007000:	1c41      	adds	r1, r0, #1
 8007002:	d1c7      	bne.n	8006f94 <__sflush_r+0x34>
 8007004:	682b      	ldr	r3, [r5, #0]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d0c4      	beq.n	8006f94 <__sflush_r+0x34>
 800700a:	2b1d      	cmp	r3, #29
 800700c:	d001      	beq.n	8007012 <__sflush_r+0xb2>
 800700e:	2b16      	cmp	r3, #22
 8007010:	d101      	bne.n	8007016 <__sflush_r+0xb6>
 8007012:	602f      	str	r7, [r5, #0]
 8007014:	e7b1      	b.n	8006f7a <__sflush_r+0x1a>
 8007016:	89a3      	ldrh	r3, [r4, #12]
 8007018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800701c:	81a3      	strh	r3, [r4, #12]
 800701e:	e7ad      	b.n	8006f7c <__sflush_r+0x1c>
 8007020:	690f      	ldr	r7, [r1, #16]
 8007022:	2f00      	cmp	r7, #0
 8007024:	d0a9      	beq.n	8006f7a <__sflush_r+0x1a>
 8007026:	0793      	lsls	r3, r2, #30
 8007028:	680e      	ldr	r6, [r1, #0]
 800702a:	bf08      	it	eq
 800702c:	694b      	ldreq	r3, [r1, #20]
 800702e:	600f      	str	r7, [r1, #0]
 8007030:	bf18      	it	ne
 8007032:	2300      	movne	r3, #0
 8007034:	eba6 0807 	sub.w	r8, r6, r7
 8007038:	608b      	str	r3, [r1, #8]
 800703a:	f1b8 0f00 	cmp.w	r8, #0
 800703e:	dd9c      	ble.n	8006f7a <__sflush_r+0x1a>
 8007040:	6a21      	ldr	r1, [r4, #32]
 8007042:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007044:	4643      	mov	r3, r8
 8007046:	463a      	mov	r2, r7
 8007048:	4628      	mov	r0, r5
 800704a:	47b0      	blx	r6
 800704c:	2800      	cmp	r0, #0
 800704e:	dc06      	bgt.n	800705e <__sflush_r+0xfe>
 8007050:	89a3      	ldrh	r3, [r4, #12]
 8007052:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007056:	81a3      	strh	r3, [r4, #12]
 8007058:	f04f 30ff 	mov.w	r0, #4294967295
 800705c:	e78e      	b.n	8006f7c <__sflush_r+0x1c>
 800705e:	4407      	add	r7, r0
 8007060:	eba8 0800 	sub.w	r8, r8, r0
 8007064:	e7e9      	b.n	800703a <__sflush_r+0xda>
 8007066:	bf00      	nop
 8007068:	20400001 	.word	0x20400001

0800706c <_fflush_r>:
 800706c:	b538      	push	{r3, r4, r5, lr}
 800706e:	690b      	ldr	r3, [r1, #16]
 8007070:	4605      	mov	r5, r0
 8007072:	460c      	mov	r4, r1
 8007074:	b913      	cbnz	r3, 800707c <_fflush_r+0x10>
 8007076:	2500      	movs	r5, #0
 8007078:	4628      	mov	r0, r5
 800707a:	bd38      	pop	{r3, r4, r5, pc}
 800707c:	b118      	cbz	r0, 8007086 <_fflush_r+0x1a>
 800707e:	6983      	ldr	r3, [r0, #24]
 8007080:	b90b      	cbnz	r3, 8007086 <_fflush_r+0x1a>
 8007082:	f000 f887 	bl	8007194 <__sinit>
 8007086:	4b14      	ldr	r3, [pc, #80]	; (80070d8 <_fflush_r+0x6c>)
 8007088:	429c      	cmp	r4, r3
 800708a:	d11b      	bne.n	80070c4 <_fflush_r+0x58>
 800708c:	686c      	ldr	r4, [r5, #4]
 800708e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d0ef      	beq.n	8007076 <_fflush_r+0xa>
 8007096:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007098:	07d0      	lsls	r0, r2, #31
 800709a:	d404      	bmi.n	80070a6 <_fflush_r+0x3a>
 800709c:	0599      	lsls	r1, r3, #22
 800709e:	d402      	bmi.n	80070a6 <_fflush_r+0x3a>
 80070a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070a2:	f000 f915 	bl	80072d0 <__retarget_lock_acquire_recursive>
 80070a6:	4628      	mov	r0, r5
 80070a8:	4621      	mov	r1, r4
 80070aa:	f7ff ff59 	bl	8006f60 <__sflush_r>
 80070ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80070b0:	07da      	lsls	r2, r3, #31
 80070b2:	4605      	mov	r5, r0
 80070b4:	d4e0      	bmi.n	8007078 <_fflush_r+0xc>
 80070b6:	89a3      	ldrh	r3, [r4, #12]
 80070b8:	059b      	lsls	r3, r3, #22
 80070ba:	d4dd      	bmi.n	8007078 <_fflush_r+0xc>
 80070bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070be:	f000 f908 	bl	80072d2 <__retarget_lock_release_recursive>
 80070c2:	e7d9      	b.n	8007078 <_fflush_r+0xc>
 80070c4:	4b05      	ldr	r3, [pc, #20]	; (80070dc <_fflush_r+0x70>)
 80070c6:	429c      	cmp	r4, r3
 80070c8:	d101      	bne.n	80070ce <_fflush_r+0x62>
 80070ca:	68ac      	ldr	r4, [r5, #8]
 80070cc:	e7df      	b.n	800708e <_fflush_r+0x22>
 80070ce:	4b04      	ldr	r3, [pc, #16]	; (80070e0 <_fflush_r+0x74>)
 80070d0:	429c      	cmp	r4, r3
 80070d2:	bf08      	it	eq
 80070d4:	68ec      	ldreq	r4, [r5, #12]
 80070d6:	e7da      	b.n	800708e <_fflush_r+0x22>
 80070d8:	08019394 	.word	0x08019394
 80070dc:	080193b4 	.word	0x080193b4
 80070e0:	08019374 	.word	0x08019374

080070e4 <std>:
 80070e4:	2300      	movs	r3, #0
 80070e6:	b510      	push	{r4, lr}
 80070e8:	4604      	mov	r4, r0
 80070ea:	e9c0 3300 	strd	r3, r3, [r0]
 80070ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070f2:	6083      	str	r3, [r0, #8]
 80070f4:	8181      	strh	r1, [r0, #12]
 80070f6:	6643      	str	r3, [r0, #100]	; 0x64
 80070f8:	81c2      	strh	r2, [r0, #14]
 80070fa:	6183      	str	r3, [r0, #24]
 80070fc:	4619      	mov	r1, r3
 80070fe:	2208      	movs	r2, #8
 8007100:	305c      	adds	r0, #92	; 0x5c
 8007102:	f7ff fe47 	bl	8006d94 <memset>
 8007106:	4b05      	ldr	r3, [pc, #20]	; (800711c <std+0x38>)
 8007108:	6263      	str	r3, [r4, #36]	; 0x24
 800710a:	4b05      	ldr	r3, [pc, #20]	; (8007120 <std+0x3c>)
 800710c:	62a3      	str	r3, [r4, #40]	; 0x28
 800710e:	4b05      	ldr	r3, [pc, #20]	; (8007124 <std+0x40>)
 8007110:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007112:	4b05      	ldr	r3, [pc, #20]	; (8007128 <std+0x44>)
 8007114:	6224      	str	r4, [r4, #32]
 8007116:	6323      	str	r3, [r4, #48]	; 0x30
 8007118:	bd10      	pop	{r4, pc}
 800711a:	bf00      	nop
 800711c:	08007b6d 	.word	0x08007b6d
 8007120:	08007b8f 	.word	0x08007b8f
 8007124:	08007bc7 	.word	0x08007bc7
 8007128:	08007beb 	.word	0x08007beb

0800712c <_cleanup_r>:
 800712c:	4901      	ldr	r1, [pc, #4]	; (8007134 <_cleanup_r+0x8>)
 800712e:	f000 b8af 	b.w	8007290 <_fwalk_reent>
 8007132:	bf00      	nop
 8007134:	0800706d 	.word	0x0800706d

08007138 <__sfmoreglue>:
 8007138:	b570      	push	{r4, r5, r6, lr}
 800713a:	2268      	movs	r2, #104	; 0x68
 800713c:	1e4d      	subs	r5, r1, #1
 800713e:	4355      	muls	r5, r2
 8007140:	460e      	mov	r6, r1
 8007142:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007146:	f000 f99f 	bl	8007488 <_malloc_r>
 800714a:	4604      	mov	r4, r0
 800714c:	b140      	cbz	r0, 8007160 <__sfmoreglue+0x28>
 800714e:	2100      	movs	r1, #0
 8007150:	e9c0 1600 	strd	r1, r6, [r0]
 8007154:	300c      	adds	r0, #12
 8007156:	60a0      	str	r0, [r4, #8]
 8007158:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800715c:	f7ff fe1a 	bl	8006d94 <memset>
 8007160:	4620      	mov	r0, r4
 8007162:	bd70      	pop	{r4, r5, r6, pc}

08007164 <__sfp_lock_acquire>:
 8007164:	4801      	ldr	r0, [pc, #4]	; (800716c <__sfp_lock_acquire+0x8>)
 8007166:	f000 b8b3 	b.w	80072d0 <__retarget_lock_acquire_recursive>
 800716a:	bf00      	nop
 800716c:	2000070d 	.word	0x2000070d

08007170 <__sfp_lock_release>:
 8007170:	4801      	ldr	r0, [pc, #4]	; (8007178 <__sfp_lock_release+0x8>)
 8007172:	f000 b8ae 	b.w	80072d2 <__retarget_lock_release_recursive>
 8007176:	bf00      	nop
 8007178:	2000070d 	.word	0x2000070d

0800717c <__sinit_lock_acquire>:
 800717c:	4801      	ldr	r0, [pc, #4]	; (8007184 <__sinit_lock_acquire+0x8>)
 800717e:	f000 b8a7 	b.w	80072d0 <__retarget_lock_acquire_recursive>
 8007182:	bf00      	nop
 8007184:	2000070e 	.word	0x2000070e

08007188 <__sinit_lock_release>:
 8007188:	4801      	ldr	r0, [pc, #4]	; (8007190 <__sinit_lock_release+0x8>)
 800718a:	f000 b8a2 	b.w	80072d2 <__retarget_lock_release_recursive>
 800718e:	bf00      	nop
 8007190:	2000070e 	.word	0x2000070e

08007194 <__sinit>:
 8007194:	b510      	push	{r4, lr}
 8007196:	4604      	mov	r4, r0
 8007198:	f7ff fff0 	bl	800717c <__sinit_lock_acquire>
 800719c:	69a3      	ldr	r3, [r4, #24]
 800719e:	b11b      	cbz	r3, 80071a8 <__sinit+0x14>
 80071a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071a4:	f7ff bff0 	b.w	8007188 <__sinit_lock_release>
 80071a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80071ac:	6523      	str	r3, [r4, #80]	; 0x50
 80071ae:	4b13      	ldr	r3, [pc, #76]	; (80071fc <__sinit+0x68>)
 80071b0:	4a13      	ldr	r2, [pc, #76]	; (8007200 <__sinit+0x6c>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80071b6:	42a3      	cmp	r3, r4
 80071b8:	bf04      	itt	eq
 80071ba:	2301      	moveq	r3, #1
 80071bc:	61a3      	streq	r3, [r4, #24]
 80071be:	4620      	mov	r0, r4
 80071c0:	f000 f820 	bl	8007204 <__sfp>
 80071c4:	6060      	str	r0, [r4, #4]
 80071c6:	4620      	mov	r0, r4
 80071c8:	f000 f81c 	bl	8007204 <__sfp>
 80071cc:	60a0      	str	r0, [r4, #8]
 80071ce:	4620      	mov	r0, r4
 80071d0:	f000 f818 	bl	8007204 <__sfp>
 80071d4:	2200      	movs	r2, #0
 80071d6:	60e0      	str	r0, [r4, #12]
 80071d8:	2104      	movs	r1, #4
 80071da:	6860      	ldr	r0, [r4, #4]
 80071dc:	f7ff ff82 	bl	80070e4 <std>
 80071e0:	68a0      	ldr	r0, [r4, #8]
 80071e2:	2201      	movs	r2, #1
 80071e4:	2109      	movs	r1, #9
 80071e6:	f7ff ff7d 	bl	80070e4 <std>
 80071ea:	68e0      	ldr	r0, [r4, #12]
 80071ec:	2202      	movs	r2, #2
 80071ee:	2112      	movs	r1, #18
 80071f0:	f7ff ff78 	bl	80070e4 <std>
 80071f4:	2301      	movs	r3, #1
 80071f6:	61a3      	str	r3, [r4, #24]
 80071f8:	e7d2      	b.n	80071a0 <__sinit+0xc>
 80071fa:	bf00      	nop
 80071fc:	08019370 	.word	0x08019370
 8007200:	0800712d 	.word	0x0800712d

08007204 <__sfp>:
 8007204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007206:	4607      	mov	r7, r0
 8007208:	f7ff ffac 	bl	8007164 <__sfp_lock_acquire>
 800720c:	4b1e      	ldr	r3, [pc, #120]	; (8007288 <__sfp+0x84>)
 800720e:	681e      	ldr	r6, [r3, #0]
 8007210:	69b3      	ldr	r3, [r6, #24]
 8007212:	b913      	cbnz	r3, 800721a <__sfp+0x16>
 8007214:	4630      	mov	r0, r6
 8007216:	f7ff ffbd 	bl	8007194 <__sinit>
 800721a:	3648      	adds	r6, #72	; 0x48
 800721c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007220:	3b01      	subs	r3, #1
 8007222:	d503      	bpl.n	800722c <__sfp+0x28>
 8007224:	6833      	ldr	r3, [r6, #0]
 8007226:	b30b      	cbz	r3, 800726c <__sfp+0x68>
 8007228:	6836      	ldr	r6, [r6, #0]
 800722a:	e7f7      	b.n	800721c <__sfp+0x18>
 800722c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007230:	b9d5      	cbnz	r5, 8007268 <__sfp+0x64>
 8007232:	4b16      	ldr	r3, [pc, #88]	; (800728c <__sfp+0x88>)
 8007234:	60e3      	str	r3, [r4, #12]
 8007236:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800723a:	6665      	str	r5, [r4, #100]	; 0x64
 800723c:	f000 f847 	bl	80072ce <__retarget_lock_init_recursive>
 8007240:	f7ff ff96 	bl	8007170 <__sfp_lock_release>
 8007244:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007248:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800724c:	6025      	str	r5, [r4, #0]
 800724e:	61a5      	str	r5, [r4, #24]
 8007250:	2208      	movs	r2, #8
 8007252:	4629      	mov	r1, r5
 8007254:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007258:	f7ff fd9c 	bl	8006d94 <memset>
 800725c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007260:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007264:	4620      	mov	r0, r4
 8007266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007268:	3468      	adds	r4, #104	; 0x68
 800726a:	e7d9      	b.n	8007220 <__sfp+0x1c>
 800726c:	2104      	movs	r1, #4
 800726e:	4638      	mov	r0, r7
 8007270:	f7ff ff62 	bl	8007138 <__sfmoreglue>
 8007274:	4604      	mov	r4, r0
 8007276:	6030      	str	r0, [r6, #0]
 8007278:	2800      	cmp	r0, #0
 800727a:	d1d5      	bne.n	8007228 <__sfp+0x24>
 800727c:	f7ff ff78 	bl	8007170 <__sfp_lock_release>
 8007280:	230c      	movs	r3, #12
 8007282:	603b      	str	r3, [r7, #0]
 8007284:	e7ee      	b.n	8007264 <__sfp+0x60>
 8007286:	bf00      	nop
 8007288:	08019370 	.word	0x08019370
 800728c:	ffff0001 	.word	0xffff0001

08007290 <_fwalk_reent>:
 8007290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007294:	4606      	mov	r6, r0
 8007296:	4688      	mov	r8, r1
 8007298:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800729c:	2700      	movs	r7, #0
 800729e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80072a2:	f1b9 0901 	subs.w	r9, r9, #1
 80072a6:	d505      	bpl.n	80072b4 <_fwalk_reent+0x24>
 80072a8:	6824      	ldr	r4, [r4, #0]
 80072aa:	2c00      	cmp	r4, #0
 80072ac:	d1f7      	bne.n	800729e <_fwalk_reent+0xe>
 80072ae:	4638      	mov	r0, r7
 80072b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072b4:	89ab      	ldrh	r3, [r5, #12]
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d907      	bls.n	80072ca <_fwalk_reent+0x3a>
 80072ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072be:	3301      	adds	r3, #1
 80072c0:	d003      	beq.n	80072ca <_fwalk_reent+0x3a>
 80072c2:	4629      	mov	r1, r5
 80072c4:	4630      	mov	r0, r6
 80072c6:	47c0      	blx	r8
 80072c8:	4307      	orrs	r7, r0
 80072ca:	3568      	adds	r5, #104	; 0x68
 80072cc:	e7e9      	b.n	80072a2 <_fwalk_reent+0x12>

080072ce <__retarget_lock_init_recursive>:
 80072ce:	4770      	bx	lr

080072d0 <__retarget_lock_acquire_recursive>:
 80072d0:	4770      	bx	lr

080072d2 <__retarget_lock_release_recursive>:
 80072d2:	4770      	bx	lr

080072d4 <__swhatbuf_r>:
 80072d4:	b570      	push	{r4, r5, r6, lr}
 80072d6:	460e      	mov	r6, r1
 80072d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072dc:	2900      	cmp	r1, #0
 80072de:	b096      	sub	sp, #88	; 0x58
 80072e0:	4614      	mov	r4, r2
 80072e2:	461d      	mov	r5, r3
 80072e4:	da08      	bge.n	80072f8 <__swhatbuf_r+0x24>
 80072e6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80072ea:	2200      	movs	r2, #0
 80072ec:	602a      	str	r2, [r5, #0]
 80072ee:	061a      	lsls	r2, r3, #24
 80072f0:	d410      	bmi.n	8007314 <__swhatbuf_r+0x40>
 80072f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072f6:	e00e      	b.n	8007316 <__swhatbuf_r+0x42>
 80072f8:	466a      	mov	r2, sp
 80072fa:	f000 fd5d 	bl	8007db8 <_fstat_r>
 80072fe:	2800      	cmp	r0, #0
 8007300:	dbf1      	blt.n	80072e6 <__swhatbuf_r+0x12>
 8007302:	9a01      	ldr	r2, [sp, #4]
 8007304:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007308:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800730c:	425a      	negs	r2, r3
 800730e:	415a      	adcs	r2, r3
 8007310:	602a      	str	r2, [r5, #0]
 8007312:	e7ee      	b.n	80072f2 <__swhatbuf_r+0x1e>
 8007314:	2340      	movs	r3, #64	; 0x40
 8007316:	2000      	movs	r0, #0
 8007318:	6023      	str	r3, [r4, #0]
 800731a:	b016      	add	sp, #88	; 0x58
 800731c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007320 <__smakebuf_r>:
 8007320:	898b      	ldrh	r3, [r1, #12]
 8007322:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007324:	079d      	lsls	r5, r3, #30
 8007326:	4606      	mov	r6, r0
 8007328:	460c      	mov	r4, r1
 800732a:	d507      	bpl.n	800733c <__smakebuf_r+0x1c>
 800732c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007330:	6023      	str	r3, [r4, #0]
 8007332:	6123      	str	r3, [r4, #16]
 8007334:	2301      	movs	r3, #1
 8007336:	6163      	str	r3, [r4, #20]
 8007338:	b002      	add	sp, #8
 800733a:	bd70      	pop	{r4, r5, r6, pc}
 800733c:	ab01      	add	r3, sp, #4
 800733e:	466a      	mov	r2, sp
 8007340:	f7ff ffc8 	bl	80072d4 <__swhatbuf_r>
 8007344:	9900      	ldr	r1, [sp, #0]
 8007346:	4605      	mov	r5, r0
 8007348:	4630      	mov	r0, r6
 800734a:	f000 f89d 	bl	8007488 <_malloc_r>
 800734e:	b948      	cbnz	r0, 8007364 <__smakebuf_r+0x44>
 8007350:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007354:	059a      	lsls	r2, r3, #22
 8007356:	d4ef      	bmi.n	8007338 <__smakebuf_r+0x18>
 8007358:	f023 0303 	bic.w	r3, r3, #3
 800735c:	f043 0302 	orr.w	r3, r3, #2
 8007360:	81a3      	strh	r3, [r4, #12]
 8007362:	e7e3      	b.n	800732c <__smakebuf_r+0xc>
 8007364:	4b0d      	ldr	r3, [pc, #52]	; (800739c <__smakebuf_r+0x7c>)
 8007366:	62b3      	str	r3, [r6, #40]	; 0x28
 8007368:	89a3      	ldrh	r3, [r4, #12]
 800736a:	6020      	str	r0, [r4, #0]
 800736c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007370:	81a3      	strh	r3, [r4, #12]
 8007372:	9b00      	ldr	r3, [sp, #0]
 8007374:	6163      	str	r3, [r4, #20]
 8007376:	9b01      	ldr	r3, [sp, #4]
 8007378:	6120      	str	r0, [r4, #16]
 800737a:	b15b      	cbz	r3, 8007394 <__smakebuf_r+0x74>
 800737c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007380:	4630      	mov	r0, r6
 8007382:	f000 fd2b 	bl	8007ddc <_isatty_r>
 8007386:	b128      	cbz	r0, 8007394 <__smakebuf_r+0x74>
 8007388:	89a3      	ldrh	r3, [r4, #12]
 800738a:	f023 0303 	bic.w	r3, r3, #3
 800738e:	f043 0301 	orr.w	r3, r3, #1
 8007392:	81a3      	strh	r3, [r4, #12]
 8007394:	89a0      	ldrh	r0, [r4, #12]
 8007396:	4305      	orrs	r5, r0
 8007398:	81a5      	strh	r5, [r4, #12]
 800739a:	e7cd      	b.n	8007338 <__smakebuf_r+0x18>
 800739c:	0800712d 	.word	0x0800712d

080073a0 <malloc>:
 80073a0:	4b02      	ldr	r3, [pc, #8]	; (80073ac <malloc+0xc>)
 80073a2:	4601      	mov	r1, r0
 80073a4:	6818      	ldr	r0, [r3, #0]
 80073a6:	f000 b86f 	b.w	8007488 <_malloc_r>
 80073aa:	bf00      	nop
 80073ac:	2000001c 	.word	0x2000001c

080073b0 <_free_r>:
 80073b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80073b2:	2900      	cmp	r1, #0
 80073b4:	d044      	beq.n	8007440 <_free_r+0x90>
 80073b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073ba:	9001      	str	r0, [sp, #4]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f1a1 0404 	sub.w	r4, r1, #4
 80073c2:	bfb8      	it	lt
 80073c4:	18e4      	addlt	r4, r4, r3
 80073c6:	f000 fd2b 	bl	8007e20 <__malloc_lock>
 80073ca:	4a1e      	ldr	r2, [pc, #120]	; (8007444 <_free_r+0x94>)
 80073cc:	9801      	ldr	r0, [sp, #4]
 80073ce:	6813      	ldr	r3, [r2, #0]
 80073d0:	b933      	cbnz	r3, 80073e0 <_free_r+0x30>
 80073d2:	6063      	str	r3, [r4, #4]
 80073d4:	6014      	str	r4, [r2, #0]
 80073d6:	b003      	add	sp, #12
 80073d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80073dc:	f000 bd26 	b.w	8007e2c <__malloc_unlock>
 80073e0:	42a3      	cmp	r3, r4
 80073e2:	d908      	bls.n	80073f6 <_free_r+0x46>
 80073e4:	6825      	ldr	r5, [r4, #0]
 80073e6:	1961      	adds	r1, r4, r5
 80073e8:	428b      	cmp	r3, r1
 80073ea:	bf01      	itttt	eq
 80073ec:	6819      	ldreq	r1, [r3, #0]
 80073ee:	685b      	ldreq	r3, [r3, #4]
 80073f0:	1949      	addeq	r1, r1, r5
 80073f2:	6021      	streq	r1, [r4, #0]
 80073f4:	e7ed      	b.n	80073d2 <_free_r+0x22>
 80073f6:	461a      	mov	r2, r3
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	b10b      	cbz	r3, 8007400 <_free_r+0x50>
 80073fc:	42a3      	cmp	r3, r4
 80073fe:	d9fa      	bls.n	80073f6 <_free_r+0x46>
 8007400:	6811      	ldr	r1, [r2, #0]
 8007402:	1855      	adds	r5, r2, r1
 8007404:	42a5      	cmp	r5, r4
 8007406:	d10b      	bne.n	8007420 <_free_r+0x70>
 8007408:	6824      	ldr	r4, [r4, #0]
 800740a:	4421      	add	r1, r4
 800740c:	1854      	adds	r4, r2, r1
 800740e:	42a3      	cmp	r3, r4
 8007410:	6011      	str	r1, [r2, #0]
 8007412:	d1e0      	bne.n	80073d6 <_free_r+0x26>
 8007414:	681c      	ldr	r4, [r3, #0]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	6053      	str	r3, [r2, #4]
 800741a:	4421      	add	r1, r4
 800741c:	6011      	str	r1, [r2, #0]
 800741e:	e7da      	b.n	80073d6 <_free_r+0x26>
 8007420:	d902      	bls.n	8007428 <_free_r+0x78>
 8007422:	230c      	movs	r3, #12
 8007424:	6003      	str	r3, [r0, #0]
 8007426:	e7d6      	b.n	80073d6 <_free_r+0x26>
 8007428:	6825      	ldr	r5, [r4, #0]
 800742a:	1961      	adds	r1, r4, r5
 800742c:	428b      	cmp	r3, r1
 800742e:	bf04      	itt	eq
 8007430:	6819      	ldreq	r1, [r3, #0]
 8007432:	685b      	ldreq	r3, [r3, #4]
 8007434:	6063      	str	r3, [r4, #4]
 8007436:	bf04      	itt	eq
 8007438:	1949      	addeq	r1, r1, r5
 800743a:	6021      	streq	r1, [r4, #0]
 800743c:	6054      	str	r4, [r2, #4]
 800743e:	e7ca      	b.n	80073d6 <_free_r+0x26>
 8007440:	b003      	add	sp, #12
 8007442:	bd30      	pop	{r4, r5, pc}
 8007444:	20000710 	.word	0x20000710

08007448 <sbrk_aligned>:
 8007448:	b570      	push	{r4, r5, r6, lr}
 800744a:	4e0e      	ldr	r6, [pc, #56]	; (8007484 <sbrk_aligned+0x3c>)
 800744c:	460c      	mov	r4, r1
 800744e:	6831      	ldr	r1, [r6, #0]
 8007450:	4605      	mov	r5, r0
 8007452:	b911      	cbnz	r1, 800745a <sbrk_aligned+0x12>
 8007454:	f000 fb7a 	bl	8007b4c <_sbrk_r>
 8007458:	6030      	str	r0, [r6, #0]
 800745a:	4621      	mov	r1, r4
 800745c:	4628      	mov	r0, r5
 800745e:	f000 fb75 	bl	8007b4c <_sbrk_r>
 8007462:	1c43      	adds	r3, r0, #1
 8007464:	d00a      	beq.n	800747c <sbrk_aligned+0x34>
 8007466:	1cc4      	adds	r4, r0, #3
 8007468:	f024 0403 	bic.w	r4, r4, #3
 800746c:	42a0      	cmp	r0, r4
 800746e:	d007      	beq.n	8007480 <sbrk_aligned+0x38>
 8007470:	1a21      	subs	r1, r4, r0
 8007472:	4628      	mov	r0, r5
 8007474:	f000 fb6a 	bl	8007b4c <_sbrk_r>
 8007478:	3001      	adds	r0, #1
 800747a:	d101      	bne.n	8007480 <sbrk_aligned+0x38>
 800747c:	f04f 34ff 	mov.w	r4, #4294967295
 8007480:	4620      	mov	r0, r4
 8007482:	bd70      	pop	{r4, r5, r6, pc}
 8007484:	20000714 	.word	0x20000714

08007488 <_malloc_r>:
 8007488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800748c:	1ccd      	adds	r5, r1, #3
 800748e:	f025 0503 	bic.w	r5, r5, #3
 8007492:	3508      	adds	r5, #8
 8007494:	2d0c      	cmp	r5, #12
 8007496:	bf38      	it	cc
 8007498:	250c      	movcc	r5, #12
 800749a:	2d00      	cmp	r5, #0
 800749c:	4607      	mov	r7, r0
 800749e:	db01      	blt.n	80074a4 <_malloc_r+0x1c>
 80074a0:	42a9      	cmp	r1, r5
 80074a2:	d905      	bls.n	80074b0 <_malloc_r+0x28>
 80074a4:	230c      	movs	r3, #12
 80074a6:	603b      	str	r3, [r7, #0]
 80074a8:	2600      	movs	r6, #0
 80074aa:	4630      	mov	r0, r6
 80074ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074b0:	4e2e      	ldr	r6, [pc, #184]	; (800756c <_malloc_r+0xe4>)
 80074b2:	f000 fcb5 	bl	8007e20 <__malloc_lock>
 80074b6:	6833      	ldr	r3, [r6, #0]
 80074b8:	461c      	mov	r4, r3
 80074ba:	bb34      	cbnz	r4, 800750a <_malloc_r+0x82>
 80074bc:	4629      	mov	r1, r5
 80074be:	4638      	mov	r0, r7
 80074c0:	f7ff ffc2 	bl	8007448 <sbrk_aligned>
 80074c4:	1c43      	adds	r3, r0, #1
 80074c6:	4604      	mov	r4, r0
 80074c8:	d14d      	bne.n	8007566 <_malloc_r+0xde>
 80074ca:	6834      	ldr	r4, [r6, #0]
 80074cc:	4626      	mov	r6, r4
 80074ce:	2e00      	cmp	r6, #0
 80074d0:	d140      	bne.n	8007554 <_malloc_r+0xcc>
 80074d2:	6823      	ldr	r3, [r4, #0]
 80074d4:	4631      	mov	r1, r6
 80074d6:	4638      	mov	r0, r7
 80074d8:	eb04 0803 	add.w	r8, r4, r3
 80074dc:	f000 fb36 	bl	8007b4c <_sbrk_r>
 80074e0:	4580      	cmp	r8, r0
 80074e2:	d13a      	bne.n	800755a <_malloc_r+0xd2>
 80074e4:	6821      	ldr	r1, [r4, #0]
 80074e6:	3503      	adds	r5, #3
 80074e8:	1a6d      	subs	r5, r5, r1
 80074ea:	f025 0503 	bic.w	r5, r5, #3
 80074ee:	3508      	adds	r5, #8
 80074f0:	2d0c      	cmp	r5, #12
 80074f2:	bf38      	it	cc
 80074f4:	250c      	movcc	r5, #12
 80074f6:	4629      	mov	r1, r5
 80074f8:	4638      	mov	r0, r7
 80074fa:	f7ff ffa5 	bl	8007448 <sbrk_aligned>
 80074fe:	3001      	adds	r0, #1
 8007500:	d02b      	beq.n	800755a <_malloc_r+0xd2>
 8007502:	6823      	ldr	r3, [r4, #0]
 8007504:	442b      	add	r3, r5
 8007506:	6023      	str	r3, [r4, #0]
 8007508:	e00e      	b.n	8007528 <_malloc_r+0xa0>
 800750a:	6822      	ldr	r2, [r4, #0]
 800750c:	1b52      	subs	r2, r2, r5
 800750e:	d41e      	bmi.n	800754e <_malloc_r+0xc6>
 8007510:	2a0b      	cmp	r2, #11
 8007512:	d916      	bls.n	8007542 <_malloc_r+0xba>
 8007514:	1961      	adds	r1, r4, r5
 8007516:	42a3      	cmp	r3, r4
 8007518:	6025      	str	r5, [r4, #0]
 800751a:	bf18      	it	ne
 800751c:	6059      	strne	r1, [r3, #4]
 800751e:	6863      	ldr	r3, [r4, #4]
 8007520:	bf08      	it	eq
 8007522:	6031      	streq	r1, [r6, #0]
 8007524:	5162      	str	r2, [r4, r5]
 8007526:	604b      	str	r3, [r1, #4]
 8007528:	4638      	mov	r0, r7
 800752a:	f104 060b 	add.w	r6, r4, #11
 800752e:	f000 fc7d 	bl	8007e2c <__malloc_unlock>
 8007532:	f026 0607 	bic.w	r6, r6, #7
 8007536:	1d23      	adds	r3, r4, #4
 8007538:	1af2      	subs	r2, r6, r3
 800753a:	d0b6      	beq.n	80074aa <_malloc_r+0x22>
 800753c:	1b9b      	subs	r3, r3, r6
 800753e:	50a3      	str	r3, [r4, r2]
 8007540:	e7b3      	b.n	80074aa <_malloc_r+0x22>
 8007542:	6862      	ldr	r2, [r4, #4]
 8007544:	42a3      	cmp	r3, r4
 8007546:	bf0c      	ite	eq
 8007548:	6032      	streq	r2, [r6, #0]
 800754a:	605a      	strne	r2, [r3, #4]
 800754c:	e7ec      	b.n	8007528 <_malloc_r+0xa0>
 800754e:	4623      	mov	r3, r4
 8007550:	6864      	ldr	r4, [r4, #4]
 8007552:	e7b2      	b.n	80074ba <_malloc_r+0x32>
 8007554:	4634      	mov	r4, r6
 8007556:	6876      	ldr	r6, [r6, #4]
 8007558:	e7b9      	b.n	80074ce <_malloc_r+0x46>
 800755a:	230c      	movs	r3, #12
 800755c:	603b      	str	r3, [r7, #0]
 800755e:	4638      	mov	r0, r7
 8007560:	f000 fc64 	bl	8007e2c <__malloc_unlock>
 8007564:	e7a1      	b.n	80074aa <_malloc_r+0x22>
 8007566:	6025      	str	r5, [r4, #0]
 8007568:	e7de      	b.n	8007528 <_malloc_r+0xa0>
 800756a:	bf00      	nop
 800756c:	20000710 	.word	0x20000710

08007570 <__sfputc_r>:
 8007570:	6893      	ldr	r3, [r2, #8]
 8007572:	3b01      	subs	r3, #1
 8007574:	2b00      	cmp	r3, #0
 8007576:	b410      	push	{r4}
 8007578:	6093      	str	r3, [r2, #8]
 800757a:	da08      	bge.n	800758e <__sfputc_r+0x1e>
 800757c:	6994      	ldr	r4, [r2, #24]
 800757e:	42a3      	cmp	r3, r4
 8007580:	db01      	blt.n	8007586 <__sfputc_r+0x16>
 8007582:	290a      	cmp	r1, #10
 8007584:	d103      	bne.n	800758e <__sfputc_r+0x1e>
 8007586:	f85d 4b04 	ldr.w	r4, [sp], #4
 800758a:	f000 bb33 	b.w	8007bf4 <__swbuf_r>
 800758e:	6813      	ldr	r3, [r2, #0]
 8007590:	1c58      	adds	r0, r3, #1
 8007592:	6010      	str	r0, [r2, #0]
 8007594:	7019      	strb	r1, [r3, #0]
 8007596:	4608      	mov	r0, r1
 8007598:	f85d 4b04 	ldr.w	r4, [sp], #4
 800759c:	4770      	bx	lr

0800759e <__sfputs_r>:
 800759e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075a0:	4606      	mov	r6, r0
 80075a2:	460f      	mov	r7, r1
 80075a4:	4614      	mov	r4, r2
 80075a6:	18d5      	adds	r5, r2, r3
 80075a8:	42ac      	cmp	r4, r5
 80075aa:	d101      	bne.n	80075b0 <__sfputs_r+0x12>
 80075ac:	2000      	movs	r0, #0
 80075ae:	e007      	b.n	80075c0 <__sfputs_r+0x22>
 80075b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075b4:	463a      	mov	r2, r7
 80075b6:	4630      	mov	r0, r6
 80075b8:	f7ff ffda 	bl	8007570 <__sfputc_r>
 80075bc:	1c43      	adds	r3, r0, #1
 80075be:	d1f3      	bne.n	80075a8 <__sfputs_r+0xa>
 80075c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080075c4 <_vfiprintf_r>:
 80075c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075c8:	460d      	mov	r5, r1
 80075ca:	b09d      	sub	sp, #116	; 0x74
 80075cc:	4614      	mov	r4, r2
 80075ce:	4698      	mov	r8, r3
 80075d0:	4606      	mov	r6, r0
 80075d2:	b118      	cbz	r0, 80075dc <_vfiprintf_r+0x18>
 80075d4:	6983      	ldr	r3, [r0, #24]
 80075d6:	b90b      	cbnz	r3, 80075dc <_vfiprintf_r+0x18>
 80075d8:	f7ff fddc 	bl	8007194 <__sinit>
 80075dc:	4b89      	ldr	r3, [pc, #548]	; (8007804 <_vfiprintf_r+0x240>)
 80075de:	429d      	cmp	r5, r3
 80075e0:	d11b      	bne.n	800761a <_vfiprintf_r+0x56>
 80075e2:	6875      	ldr	r5, [r6, #4]
 80075e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80075e6:	07d9      	lsls	r1, r3, #31
 80075e8:	d405      	bmi.n	80075f6 <_vfiprintf_r+0x32>
 80075ea:	89ab      	ldrh	r3, [r5, #12]
 80075ec:	059a      	lsls	r2, r3, #22
 80075ee:	d402      	bmi.n	80075f6 <_vfiprintf_r+0x32>
 80075f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80075f2:	f7ff fe6d 	bl	80072d0 <__retarget_lock_acquire_recursive>
 80075f6:	89ab      	ldrh	r3, [r5, #12]
 80075f8:	071b      	lsls	r3, r3, #28
 80075fa:	d501      	bpl.n	8007600 <_vfiprintf_r+0x3c>
 80075fc:	692b      	ldr	r3, [r5, #16]
 80075fe:	b9eb      	cbnz	r3, 800763c <_vfiprintf_r+0x78>
 8007600:	4629      	mov	r1, r5
 8007602:	4630      	mov	r0, r6
 8007604:	f000 fb5a 	bl	8007cbc <__swsetup_r>
 8007608:	b1c0      	cbz	r0, 800763c <_vfiprintf_r+0x78>
 800760a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800760c:	07dc      	lsls	r4, r3, #31
 800760e:	d50e      	bpl.n	800762e <_vfiprintf_r+0x6a>
 8007610:	f04f 30ff 	mov.w	r0, #4294967295
 8007614:	b01d      	add	sp, #116	; 0x74
 8007616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800761a:	4b7b      	ldr	r3, [pc, #492]	; (8007808 <_vfiprintf_r+0x244>)
 800761c:	429d      	cmp	r5, r3
 800761e:	d101      	bne.n	8007624 <_vfiprintf_r+0x60>
 8007620:	68b5      	ldr	r5, [r6, #8]
 8007622:	e7df      	b.n	80075e4 <_vfiprintf_r+0x20>
 8007624:	4b79      	ldr	r3, [pc, #484]	; (800780c <_vfiprintf_r+0x248>)
 8007626:	429d      	cmp	r5, r3
 8007628:	bf08      	it	eq
 800762a:	68f5      	ldreq	r5, [r6, #12]
 800762c:	e7da      	b.n	80075e4 <_vfiprintf_r+0x20>
 800762e:	89ab      	ldrh	r3, [r5, #12]
 8007630:	0598      	lsls	r0, r3, #22
 8007632:	d4ed      	bmi.n	8007610 <_vfiprintf_r+0x4c>
 8007634:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007636:	f7ff fe4c 	bl	80072d2 <__retarget_lock_release_recursive>
 800763a:	e7e9      	b.n	8007610 <_vfiprintf_r+0x4c>
 800763c:	2300      	movs	r3, #0
 800763e:	9309      	str	r3, [sp, #36]	; 0x24
 8007640:	2320      	movs	r3, #32
 8007642:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007646:	f8cd 800c 	str.w	r8, [sp, #12]
 800764a:	2330      	movs	r3, #48	; 0x30
 800764c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007810 <_vfiprintf_r+0x24c>
 8007650:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007654:	f04f 0901 	mov.w	r9, #1
 8007658:	4623      	mov	r3, r4
 800765a:	469a      	mov	sl, r3
 800765c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007660:	b10a      	cbz	r2, 8007666 <_vfiprintf_r+0xa2>
 8007662:	2a25      	cmp	r2, #37	; 0x25
 8007664:	d1f9      	bne.n	800765a <_vfiprintf_r+0x96>
 8007666:	ebba 0b04 	subs.w	fp, sl, r4
 800766a:	d00b      	beq.n	8007684 <_vfiprintf_r+0xc0>
 800766c:	465b      	mov	r3, fp
 800766e:	4622      	mov	r2, r4
 8007670:	4629      	mov	r1, r5
 8007672:	4630      	mov	r0, r6
 8007674:	f7ff ff93 	bl	800759e <__sfputs_r>
 8007678:	3001      	adds	r0, #1
 800767a:	f000 80aa 	beq.w	80077d2 <_vfiprintf_r+0x20e>
 800767e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007680:	445a      	add	r2, fp
 8007682:	9209      	str	r2, [sp, #36]	; 0x24
 8007684:	f89a 3000 	ldrb.w	r3, [sl]
 8007688:	2b00      	cmp	r3, #0
 800768a:	f000 80a2 	beq.w	80077d2 <_vfiprintf_r+0x20e>
 800768e:	2300      	movs	r3, #0
 8007690:	f04f 32ff 	mov.w	r2, #4294967295
 8007694:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007698:	f10a 0a01 	add.w	sl, sl, #1
 800769c:	9304      	str	r3, [sp, #16]
 800769e:	9307      	str	r3, [sp, #28]
 80076a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076a4:	931a      	str	r3, [sp, #104]	; 0x68
 80076a6:	4654      	mov	r4, sl
 80076a8:	2205      	movs	r2, #5
 80076aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ae:	4858      	ldr	r0, [pc, #352]	; (8007810 <_vfiprintf_r+0x24c>)
 80076b0:	f7f8 fdb6 	bl	8000220 <memchr>
 80076b4:	9a04      	ldr	r2, [sp, #16]
 80076b6:	b9d8      	cbnz	r0, 80076f0 <_vfiprintf_r+0x12c>
 80076b8:	06d1      	lsls	r1, r2, #27
 80076ba:	bf44      	itt	mi
 80076bc:	2320      	movmi	r3, #32
 80076be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076c2:	0713      	lsls	r3, r2, #28
 80076c4:	bf44      	itt	mi
 80076c6:	232b      	movmi	r3, #43	; 0x2b
 80076c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076cc:	f89a 3000 	ldrb.w	r3, [sl]
 80076d0:	2b2a      	cmp	r3, #42	; 0x2a
 80076d2:	d015      	beq.n	8007700 <_vfiprintf_r+0x13c>
 80076d4:	9a07      	ldr	r2, [sp, #28]
 80076d6:	4654      	mov	r4, sl
 80076d8:	2000      	movs	r0, #0
 80076da:	f04f 0c0a 	mov.w	ip, #10
 80076de:	4621      	mov	r1, r4
 80076e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076e4:	3b30      	subs	r3, #48	; 0x30
 80076e6:	2b09      	cmp	r3, #9
 80076e8:	d94e      	bls.n	8007788 <_vfiprintf_r+0x1c4>
 80076ea:	b1b0      	cbz	r0, 800771a <_vfiprintf_r+0x156>
 80076ec:	9207      	str	r2, [sp, #28]
 80076ee:	e014      	b.n	800771a <_vfiprintf_r+0x156>
 80076f0:	eba0 0308 	sub.w	r3, r0, r8
 80076f4:	fa09 f303 	lsl.w	r3, r9, r3
 80076f8:	4313      	orrs	r3, r2
 80076fa:	9304      	str	r3, [sp, #16]
 80076fc:	46a2      	mov	sl, r4
 80076fe:	e7d2      	b.n	80076a6 <_vfiprintf_r+0xe2>
 8007700:	9b03      	ldr	r3, [sp, #12]
 8007702:	1d19      	adds	r1, r3, #4
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	9103      	str	r1, [sp, #12]
 8007708:	2b00      	cmp	r3, #0
 800770a:	bfbb      	ittet	lt
 800770c:	425b      	neglt	r3, r3
 800770e:	f042 0202 	orrlt.w	r2, r2, #2
 8007712:	9307      	strge	r3, [sp, #28]
 8007714:	9307      	strlt	r3, [sp, #28]
 8007716:	bfb8      	it	lt
 8007718:	9204      	strlt	r2, [sp, #16]
 800771a:	7823      	ldrb	r3, [r4, #0]
 800771c:	2b2e      	cmp	r3, #46	; 0x2e
 800771e:	d10c      	bne.n	800773a <_vfiprintf_r+0x176>
 8007720:	7863      	ldrb	r3, [r4, #1]
 8007722:	2b2a      	cmp	r3, #42	; 0x2a
 8007724:	d135      	bne.n	8007792 <_vfiprintf_r+0x1ce>
 8007726:	9b03      	ldr	r3, [sp, #12]
 8007728:	1d1a      	adds	r2, r3, #4
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	9203      	str	r2, [sp, #12]
 800772e:	2b00      	cmp	r3, #0
 8007730:	bfb8      	it	lt
 8007732:	f04f 33ff 	movlt.w	r3, #4294967295
 8007736:	3402      	adds	r4, #2
 8007738:	9305      	str	r3, [sp, #20]
 800773a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007820 <_vfiprintf_r+0x25c>
 800773e:	7821      	ldrb	r1, [r4, #0]
 8007740:	2203      	movs	r2, #3
 8007742:	4650      	mov	r0, sl
 8007744:	f7f8 fd6c 	bl	8000220 <memchr>
 8007748:	b140      	cbz	r0, 800775c <_vfiprintf_r+0x198>
 800774a:	2340      	movs	r3, #64	; 0x40
 800774c:	eba0 000a 	sub.w	r0, r0, sl
 8007750:	fa03 f000 	lsl.w	r0, r3, r0
 8007754:	9b04      	ldr	r3, [sp, #16]
 8007756:	4303      	orrs	r3, r0
 8007758:	3401      	adds	r4, #1
 800775a:	9304      	str	r3, [sp, #16]
 800775c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007760:	482c      	ldr	r0, [pc, #176]	; (8007814 <_vfiprintf_r+0x250>)
 8007762:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007766:	2206      	movs	r2, #6
 8007768:	f7f8 fd5a 	bl	8000220 <memchr>
 800776c:	2800      	cmp	r0, #0
 800776e:	d03f      	beq.n	80077f0 <_vfiprintf_r+0x22c>
 8007770:	4b29      	ldr	r3, [pc, #164]	; (8007818 <_vfiprintf_r+0x254>)
 8007772:	bb1b      	cbnz	r3, 80077bc <_vfiprintf_r+0x1f8>
 8007774:	9b03      	ldr	r3, [sp, #12]
 8007776:	3307      	adds	r3, #7
 8007778:	f023 0307 	bic.w	r3, r3, #7
 800777c:	3308      	adds	r3, #8
 800777e:	9303      	str	r3, [sp, #12]
 8007780:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007782:	443b      	add	r3, r7
 8007784:	9309      	str	r3, [sp, #36]	; 0x24
 8007786:	e767      	b.n	8007658 <_vfiprintf_r+0x94>
 8007788:	fb0c 3202 	mla	r2, ip, r2, r3
 800778c:	460c      	mov	r4, r1
 800778e:	2001      	movs	r0, #1
 8007790:	e7a5      	b.n	80076de <_vfiprintf_r+0x11a>
 8007792:	2300      	movs	r3, #0
 8007794:	3401      	adds	r4, #1
 8007796:	9305      	str	r3, [sp, #20]
 8007798:	4619      	mov	r1, r3
 800779a:	f04f 0c0a 	mov.w	ip, #10
 800779e:	4620      	mov	r0, r4
 80077a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077a4:	3a30      	subs	r2, #48	; 0x30
 80077a6:	2a09      	cmp	r2, #9
 80077a8:	d903      	bls.n	80077b2 <_vfiprintf_r+0x1ee>
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d0c5      	beq.n	800773a <_vfiprintf_r+0x176>
 80077ae:	9105      	str	r1, [sp, #20]
 80077b0:	e7c3      	b.n	800773a <_vfiprintf_r+0x176>
 80077b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80077b6:	4604      	mov	r4, r0
 80077b8:	2301      	movs	r3, #1
 80077ba:	e7f0      	b.n	800779e <_vfiprintf_r+0x1da>
 80077bc:	ab03      	add	r3, sp, #12
 80077be:	9300      	str	r3, [sp, #0]
 80077c0:	462a      	mov	r2, r5
 80077c2:	4b16      	ldr	r3, [pc, #88]	; (800781c <_vfiprintf_r+0x258>)
 80077c4:	a904      	add	r1, sp, #16
 80077c6:	4630      	mov	r0, r6
 80077c8:	f3af 8000 	nop.w
 80077cc:	4607      	mov	r7, r0
 80077ce:	1c78      	adds	r0, r7, #1
 80077d0:	d1d6      	bne.n	8007780 <_vfiprintf_r+0x1bc>
 80077d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80077d4:	07d9      	lsls	r1, r3, #31
 80077d6:	d405      	bmi.n	80077e4 <_vfiprintf_r+0x220>
 80077d8:	89ab      	ldrh	r3, [r5, #12]
 80077da:	059a      	lsls	r2, r3, #22
 80077dc:	d402      	bmi.n	80077e4 <_vfiprintf_r+0x220>
 80077de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80077e0:	f7ff fd77 	bl	80072d2 <__retarget_lock_release_recursive>
 80077e4:	89ab      	ldrh	r3, [r5, #12]
 80077e6:	065b      	lsls	r3, r3, #25
 80077e8:	f53f af12 	bmi.w	8007610 <_vfiprintf_r+0x4c>
 80077ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80077ee:	e711      	b.n	8007614 <_vfiprintf_r+0x50>
 80077f0:	ab03      	add	r3, sp, #12
 80077f2:	9300      	str	r3, [sp, #0]
 80077f4:	462a      	mov	r2, r5
 80077f6:	4b09      	ldr	r3, [pc, #36]	; (800781c <_vfiprintf_r+0x258>)
 80077f8:	a904      	add	r1, sp, #16
 80077fa:	4630      	mov	r0, r6
 80077fc:	f000 f880 	bl	8007900 <_printf_i>
 8007800:	e7e4      	b.n	80077cc <_vfiprintf_r+0x208>
 8007802:	bf00      	nop
 8007804:	08019394 	.word	0x08019394
 8007808:	080193b4 	.word	0x080193b4
 800780c:	08019374 	.word	0x08019374
 8007810:	080193d4 	.word	0x080193d4
 8007814:	080193de 	.word	0x080193de
 8007818:	00000000 	.word	0x00000000
 800781c:	0800759f 	.word	0x0800759f
 8007820:	080193da 	.word	0x080193da

08007824 <_printf_common>:
 8007824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007828:	4616      	mov	r6, r2
 800782a:	4699      	mov	r9, r3
 800782c:	688a      	ldr	r2, [r1, #8]
 800782e:	690b      	ldr	r3, [r1, #16]
 8007830:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007834:	4293      	cmp	r3, r2
 8007836:	bfb8      	it	lt
 8007838:	4613      	movlt	r3, r2
 800783a:	6033      	str	r3, [r6, #0]
 800783c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007840:	4607      	mov	r7, r0
 8007842:	460c      	mov	r4, r1
 8007844:	b10a      	cbz	r2, 800784a <_printf_common+0x26>
 8007846:	3301      	adds	r3, #1
 8007848:	6033      	str	r3, [r6, #0]
 800784a:	6823      	ldr	r3, [r4, #0]
 800784c:	0699      	lsls	r1, r3, #26
 800784e:	bf42      	ittt	mi
 8007850:	6833      	ldrmi	r3, [r6, #0]
 8007852:	3302      	addmi	r3, #2
 8007854:	6033      	strmi	r3, [r6, #0]
 8007856:	6825      	ldr	r5, [r4, #0]
 8007858:	f015 0506 	ands.w	r5, r5, #6
 800785c:	d106      	bne.n	800786c <_printf_common+0x48>
 800785e:	f104 0a19 	add.w	sl, r4, #25
 8007862:	68e3      	ldr	r3, [r4, #12]
 8007864:	6832      	ldr	r2, [r6, #0]
 8007866:	1a9b      	subs	r3, r3, r2
 8007868:	42ab      	cmp	r3, r5
 800786a:	dc26      	bgt.n	80078ba <_printf_common+0x96>
 800786c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007870:	1e13      	subs	r3, r2, #0
 8007872:	6822      	ldr	r2, [r4, #0]
 8007874:	bf18      	it	ne
 8007876:	2301      	movne	r3, #1
 8007878:	0692      	lsls	r2, r2, #26
 800787a:	d42b      	bmi.n	80078d4 <_printf_common+0xb0>
 800787c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007880:	4649      	mov	r1, r9
 8007882:	4638      	mov	r0, r7
 8007884:	47c0      	blx	r8
 8007886:	3001      	adds	r0, #1
 8007888:	d01e      	beq.n	80078c8 <_printf_common+0xa4>
 800788a:	6823      	ldr	r3, [r4, #0]
 800788c:	68e5      	ldr	r5, [r4, #12]
 800788e:	6832      	ldr	r2, [r6, #0]
 8007890:	f003 0306 	and.w	r3, r3, #6
 8007894:	2b04      	cmp	r3, #4
 8007896:	bf08      	it	eq
 8007898:	1aad      	subeq	r5, r5, r2
 800789a:	68a3      	ldr	r3, [r4, #8]
 800789c:	6922      	ldr	r2, [r4, #16]
 800789e:	bf0c      	ite	eq
 80078a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078a4:	2500      	movne	r5, #0
 80078a6:	4293      	cmp	r3, r2
 80078a8:	bfc4      	itt	gt
 80078aa:	1a9b      	subgt	r3, r3, r2
 80078ac:	18ed      	addgt	r5, r5, r3
 80078ae:	2600      	movs	r6, #0
 80078b0:	341a      	adds	r4, #26
 80078b2:	42b5      	cmp	r5, r6
 80078b4:	d11a      	bne.n	80078ec <_printf_common+0xc8>
 80078b6:	2000      	movs	r0, #0
 80078b8:	e008      	b.n	80078cc <_printf_common+0xa8>
 80078ba:	2301      	movs	r3, #1
 80078bc:	4652      	mov	r2, sl
 80078be:	4649      	mov	r1, r9
 80078c0:	4638      	mov	r0, r7
 80078c2:	47c0      	blx	r8
 80078c4:	3001      	adds	r0, #1
 80078c6:	d103      	bne.n	80078d0 <_printf_common+0xac>
 80078c8:	f04f 30ff 	mov.w	r0, #4294967295
 80078cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078d0:	3501      	adds	r5, #1
 80078d2:	e7c6      	b.n	8007862 <_printf_common+0x3e>
 80078d4:	18e1      	adds	r1, r4, r3
 80078d6:	1c5a      	adds	r2, r3, #1
 80078d8:	2030      	movs	r0, #48	; 0x30
 80078da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80078de:	4422      	add	r2, r4
 80078e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80078e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80078e8:	3302      	adds	r3, #2
 80078ea:	e7c7      	b.n	800787c <_printf_common+0x58>
 80078ec:	2301      	movs	r3, #1
 80078ee:	4622      	mov	r2, r4
 80078f0:	4649      	mov	r1, r9
 80078f2:	4638      	mov	r0, r7
 80078f4:	47c0      	blx	r8
 80078f6:	3001      	adds	r0, #1
 80078f8:	d0e6      	beq.n	80078c8 <_printf_common+0xa4>
 80078fa:	3601      	adds	r6, #1
 80078fc:	e7d9      	b.n	80078b2 <_printf_common+0x8e>
	...

08007900 <_printf_i>:
 8007900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007904:	7e0f      	ldrb	r7, [r1, #24]
 8007906:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007908:	2f78      	cmp	r7, #120	; 0x78
 800790a:	4691      	mov	r9, r2
 800790c:	4680      	mov	r8, r0
 800790e:	460c      	mov	r4, r1
 8007910:	469a      	mov	sl, r3
 8007912:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007916:	d807      	bhi.n	8007928 <_printf_i+0x28>
 8007918:	2f62      	cmp	r7, #98	; 0x62
 800791a:	d80a      	bhi.n	8007932 <_printf_i+0x32>
 800791c:	2f00      	cmp	r7, #0
 800791e:	f000 80d8 	beq.w	8007ad2 <_printf_i+0x1d2>
 8007922:	2f58      	cmp	r7, #88	; 0x58
 8007924:	f000 80a3 	beq.w	8007a6e <_printf_i+0x16e>
 8007928:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800792c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007930:	e03a      	b.n	80079a8 <_printf_i+0xa8>
 8007932:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007936:	2b15      	cmp	r3, #21
 8007938:	d8f6      	bhi.n	8007928 <_printf_i+0x28>
 800793a:	a101      	add	r1, pc, #4	; (adr r1, 8007940 <_printf_i+0x40>)
 800793c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007940:	08007999 	.word	0x08007999
 8007944:	080079ad 	.word	0x080079ad
 8007948:	08007929 	.word	0x08007929
 800794c:	08007929 	.word	0x08007929
 8007950:	08007929 	.word	0x08007929
 8007954:	08007929 	.word	0x08007929
 8007958:	080079ad 	.word	0x080079ad
 800795c:	08007929 	.word	0x08007929
 8007960:	08007929 	.word	0x08007929
 8007964:	08007929 	.word	0x08007929
 8007968:	08007929 	.word	0x08007929
 800796c:	08007ab9 	.word	0x08007ab9
 8007970:	080079dd 	.word	0x080079dd
 8007974:	08007a9b 	.word	0x08007a9b
 8007978:	08007929 	.word	0x08007929
 800797c:	08007929 	.word	0x08007929
 8007980:	08007adb 	.word	0x08007adb
 8007984:	08007929 	.word	0x08007929
 8007988:	080079dd 	.word	0x080079dd
 800798c:	08007929 	.word	0x08007929
 8007990:	08007929 	.word	0x08007929
 8007994:	08007aa3 	.word	0x08007aa3
 8007998:	682b      	ldr	r3, [r5, #0]
 800799a:	1d1a      	adds	r2, r3, #4
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	602a      	str	r2, [r5, #0]
 80079a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80079a8:	2301      	movs	r3, #1
 80079aa:	e0a3      	b.n	8007af4 <_printf_i+0x1f4>
 80079ac:	6820      	ldr	r0, [r4, #0]
 80079ae:	6829      	ldr	r1, [r5, #0]
 80079b0:	0606      	lsls	r6, r0, #24
 80079b2:	f101 0304 	add.w	r3, r1, #4
 80079b6:	d50a      	bpl.n	80079ce <_printf_i+0xce>
 80079b8:	680e      	ldr	r6, [r1, #0]
 80079ba:	602b      	str	r3, [r5, #0]
 80079bc:	2e00      	cmp	r6, #0
 80079be:	da03      	bge.n	80079c8 <_printf_i+0xc8>
 80079c0:	232d      	movs	r3, #45	; 0x2d
 80079c2:	4276      	negs	r6, r6
 80079c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079c8:	485e      	ldr	r0, [pc, #376]	; (8007b44 <_printf_i+0x244>)
 80079ca:	230a      	movs	r3, #10
 80079cc:	e019      	b.n	8007a02 <_printf_i+0x102>
 80079ce:	680e      	ldr	r6, [r1, #0]
 80079d0:	602b      	str	r3, [r5, #0]
 80079d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80079d6:	bf18      	it	ne
 80079d8:	b236      	sxthne	r6, r6
 80079da:	e7ef      	b.n	80079bc <_printf_i+0xbc>
 80079dc:	682b      	ldr	r3, [r5, #0]
 80079de:	6820      	ldr	r0, [r4, #0]
 80079e0:	1d19      	adds	r1, r3, #4
 80079e2:	6029      	str	r1, [r5, #0]
 80079e4:	0601      	lsls	r1, r0, #24
 80079e6:	d501      	bpl.n	80079ec <_printf_i+0xec>
 80079e8:	681e      	ldr	r6, [r3, #0]
 80079ea:	e002      	b.n	80079f2 <_printf_i+0xf2>
 80079ec:	0646      	lsls	r6, r0, #25
 80079ee:	d5fb      	bpl.n	80079e8 <_printf_i+0xe8>
 80079f0:	881e      	ldrh	r6, [r3, #0]
 80079f2:	4854      	ldr	r0, [pc, #336]	; (8007b44 <_printf_i+0x244>)
 80079f4:	2f6f      	cmp	r7, #111	; 0x6f
 80079f6:	bf0c      	ite	eq
 80079f8:	2308      	moveq	r3, #8
 80079fa:	230a      	movne	r3, #10
 80079fc:	2100      	movs	r1, #0
 80079fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a02:	6865      	ldr	r5, [r4, #4]
 8007a04:	60a5      	str	r5, [r4, #8]
 8007a06:	2d00      	cmp	r5, #0
 8007a08:	bfa2      	ittt	ge
 8007a0a:	6821      	ldrge	r1, [r4, #0]
 8007a0c:	f021 0104 	bicge.w	r1, r1, #4
 8007a10:	6021      	strge	r1, [r4, #0]
 8007a12:	b90e      	cbnz	r6, 8007a18 <_printf_i+0x118>
 8007a14:	2d00      	cmp	r5, #0
 8007a16:	d04d      	beq.n	8007ab4 <_printf_i+0x1b4>
 8007a18:	4615      	mov	r5, r2
 8007a1a:	fbb6 f1f3 	udiv	r1, r6, r3
 8007a1e:	fb03 6711 	mls	r7, r3, r1, r6
 8007a22:	5dc7      	ldrb	r7, [r0, r7]
 8007a24:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007a28:	4637      	mov	r7, r6
 8007a2a:	42bb      	cmp	r3, r7
 8007a2c:	460e      	mov	r6, r1
 8007a2e:	d9f4      	bls.n	8007a1a <_printf_i+0x11a>
 8007a30:	2b08      	cmp	r3, #8
 8007a32:	d10b      	bne.n	8007a4c <_printf_i+0x14c>
 8007a34:	6823      	ldr	r3, [r4, #0]
 8007a36:	07de      	lsls	r6, r3, #31
 8007a38:	d508      	bpl.n	8007a4c <_printf_i+0x14c>
 8007a3a:	6923      	ldr	r3, [r4, #16]
 8007a3c:	6861      	ldr	r1, [r4, #4]
 8007a3e:	4299      	cmp	r1, r3
 8007a40:	bfde      	ittt	le
 8007a42:	2330      	movle	r3, #48	; 0x30
 8007a44:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007a48:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007a4c:	1b52      	subs	r2, r2, r5
 8007a4e:	6122      	str	r2, [r4, #16]
 8007a50:	f8cd a000 	str.w	sl, [sp]
 8007a54:	464b      	mov	r3, r9
 8007a56:	aa03      	add	r2, sp, #12
 8007a58:	4621      	mov	r1, r4
 8007a5a:	4640      	mov	r0, r8
 8007a5c:	f7ff fee2 	bl	8007824 <_printf_common>
 8007a60:	3001      	adds	r0, #1
 8007a62:	d14c      	bne.n	8007afe <_printf_i+0x1fe>
 8007a64:	f04f 30ff 	mov.w	r0, #4294967295
 8007a68:	b004      	add	sp, #16
 8007a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a6e:	4835      	ldr	r0, [pc, #212]	; (8007b44 <_printf_i+0x244>)
 8007a70:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007a74:	6829      	ldr	r1, [r5, #0]
 8007a76:	6823      	ldr	r3, [r4, #0]
 8007a78:	f851 6b04 	ldr.w	r6, [r1], #4
 8007a7c:	6029      	str	r1, [r5, #0]
 8007a7e:	061d      	lsls	r5, r3, #24
 8007a80:	d514      	bpl.n	8007aac <_printf_i+0x1ac>
 8007a82:	07df      	lsls	r7, r3, #31
 8007a84:	bf44      	itt	mi
 8007a86:	f043 0320 	orrmi.w	r3, r3, #32
 8007a8a:	6023      	strmi	r3, [r4, #0]
 8007a8c:	b91e      	cbnz	r6, 8007a96 <_printf_i+0x196>
 8007a8e:	6823      	ldr	r3, [r4, #0]
 8007a90:	f023 0320 	bic.w	r3, r3, #32
 8007a94:	6023      	str	r3, [r4, #0]
 8007a96:	2310      	movs	r3, #16
 8007a98:	e7b0      	b.n	80079fc <_printf_i+0xfc>
 8007a9a:	6823      	ldr	r3, [r4, #0]
 8007a9c:	f043 0320 	orr.w	r3, r3, #32
 8007aa0:	6023      	str	r3, [r4, #0]
 8007aa2:	2378      	movs	r3, #120	; 0x78
 8007aa4:	4828      	ldr	r0, [pc, #160]	; (8007b48 <_printf_i+0x248>)
 8007aa6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007aaa:	e7e3      	b.n	8007a74 <_printf_i+0x174>
 8007aac:	0659      	lsls	r1, r3, #25
 8007aae:	bf48      	it	mi
 8007ab0:	b2b6      	uxthmi	r6, r6
 8007ab2:	e7e6      	b.n	8007a82 <_printf_i+0x182>
 8007ab4:	4615      	mov	r5, r2
 8007ab6:	e7bb      	b.n	8007a30 <_printf_i+0x130>
 8007ab8:	682b      	ldr	r3, [r5, #0]
 8007aba:	6826      	ldr	r6, [r4, #0]
 8007abc:	6961      	ldr	r1, [r4, #20]
 8007abe:	1d18      	adds	r0, r3, #4
 8007ac0:	6028      	str	r0, [r5, #0]
 8007ac2:	0635      	lsls	r5, r6, #24
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	d501      	bpl.n	8007acc <_printf_i+0x1cc>
 8007ac8:	6019      	str	r1, [r3, #0]
 8007aca:	e002      	b.n	8007ad2 <_printf_i+0x1d2>
 8007acc:	0670      	lsls	r0, r6, #25
 8007ace:	d5fb      	bpl.n	8007ac8 <_printf_i+0x1c8>
 8007ad0:	8019      	strh	r1, [r3, #0]
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	6123      	str	r3, [r4, #16]
 8007ad6:	4615      	mov	r5, r2
 8007ad8:	e7ba      	b.n	8007a50 <_printf_i+0x150>
 8007ada:	682b      	ldr	r3, [r5, #0]
 8007adc:	1d1a      	adds	r2, r3, #4
 8007ade:	602a      	str	r2, [r5, #0]
 8007ae0:	681d      	ldr	r5, [r3, #0]
 8007ae2:	6862      	ldr	r2, [r4, #4]
 8007ae4:	2100      	movs	r1, #0
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	f7f8 fb9a 	bl	8000220 <memchr>
 8007aec:	b108      	cbz	r0, 8007af2 <_printf_i+0x1f2>
 8007aee:	1b40      	subs	r0, r0, r5
 8007af0:	6060      	str	r0, [r4, #4]
 8007af2:	6863      	ldr	r3, [r4, #4]
 8007af4:	6123      	str	r3, [r4, #16]
 8007af6:	2300      	movs	r3, #0
 8007af8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007afc:	e7a8      	b.n	8007a50 <_printf_i+0x150>
 8007afe:	6923      	ldr	r3, [r4, #16]
 8007b00:	462a      	mov	r2, r5
 8007b02:	4649      	mov	r1, r9
 8007b04:	4640      	mov	r0, r8
 8007b06:	47d0      	blx	sl
 8007b08:	3001      	adds	r0, #1
 8007b0a:	d0ab      	beq.n	8007a64 <_printf_i+0x164>
 8007b0c:	6823      	ldr	r3, [r4, #0]
 8007b0e:	079b      	lsls	r3, r3, #30
 8007b10:	d413      	bmi.n	8007b3a <_printf_i+0x23a>
 8007b12:	68e0      	ldr	r0, [r4, #12]
 8007b14:	9b03      	ldr	r3, [sp, #12]
 8007b16:	4298      	cmp	r0, r3
 8007b18:	bfb8      	it	lt
 8007b1a:	4618      	movlt	r0, r3
 8007b1c:	e7a4      	b.n	8007a68 <_printf_i+0x168>
 8007b1e:	2301      	movs	r3, #1
 8007b20:	4632      	mov	r2, r6
 8007b22:	4649      	mov	r1, r9
 8007b24:	4640      	mov	r0, r8
 8007b26:	47d0      	blx	sl
 8007b28:	3001      	adds	r0, #1
 8007b2a:	d09b      	beq.n	8007a64 <_printf_i+0x164>
 8007b2c:	3501      	adds	r5, #1
 8007b2e:	68e3      	ldr	r3, [r4, #12]
 8007b30:	9903      	ldr	r1, [sp, #12]
 8007b32:	1a5b      	subs	r3, r3, r1
 8007b34:	42ab      	cmp	r3, r5
 8007b36:	dcf2      	bgt.n	8007b1e <_printf_i+0x21e>
 8007b38:	e7eb      	b.n	8007b12 <_printf_i+0x212>
 8007b3a:	2500      	movs	r5, #0
 8007b3c:	f104 0619 	add.w	r6, r4, #25
 8007b40:	e7f5      	b.n	8007b2e <_printf_i+0x22e>
 8007b42:	bf00      	nop
 8007b44:	080193e5 	.word	0x080193e5
 8007b48:	080193f6 	.word	0x080193f6

08007b4c <_sbrk_r>:
 8007b4c:	b538      	push	{r3, r4, r5, lr}
 8007b4e:	4d06      	ldr	r5, [pc, #24]	; (8007b68 <_sbrk_r+0x1c>)
 8007b50:	2300      	movs	r3, #0
 8007b52:	4604      	mov	r4, r0
 8007b54:	4608      	mov	r0, r1
 8007b56:	602b      	str	r3, [r5, #0]
 8007b58:	f7f9 fc08 	bl	800136c <_sbrk>
 8007b5c:	1c43      	adds	r3, r0, #1
 8007b5e:	d102      	bne.n	8007b66 <_sbrk_r+0x1a>
 8007b60:	682b      	ldr	r3, [r5, #0]
 8007b62:	b103      	cbz	r3, 8007b66 <_sbrk_r+0x1a>
 8007b64:	6023      	str	r3, [r4, #0]
 8007b66:	bd38      	pop	{r3, r4, r5, pc}
 8007b68:	20000718 	.word	0x20000718

08007b6c <__sread>:
 8007b6c:	b510      	push	{r4, lr}
 8007b6e:	460c      	mov	r4, r1
 8007b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b74:	f000 f960 	bl	8007e38 <_read_r>
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	bfab      	itete	ge
 8007b7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b7e:	89a3      	ldrhlt	r3, [r4, #12]
 8007b80:	181b      	addge	r3, r3, r0
 8007b82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b86:	bfac      	ite	ge
 8007b88:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b8a:	81a3      	strhlt	r3, [r4, #12]
 8007b8c:	bd10      	pop	{r4, pc}

08007b8e <__swrite>:
 8007b8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b92:	461f      	mov	r7, r3
 8007b94:	898b      	ldrh	r3, [r1, #12]
 8007b96:	05db      	lsls	r3, r3, #23
 8007b98:	4605      	mov	r5, r0
 8007b9a:	460c      	mov	r4, r1
 8007b9c:	4616      	mov	r6, r2
 8007b9e:	d505      	bpl.n	8007bac <__swrite+0x1e>
 8007ba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ba4:	2302      	movs	r3, #2
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	f000 f928 	bl	8007dfc <_lseek_r>
 8007bac:	89a3      	ldrh	r3, [r4, #12]
 8007bae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bb2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007bb6:	81a3      	strh	r3, [r4, #12]
 8007bb8:	4632      	mov	r2, r6
 8007bba:	463b      	mov	r3, r7
 8007bbc:	4628      	mov	r0, r5
 8007bbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bc2:	f000 b869 	b.w	8007c98 <_write_r>

08007bc6 <__sseek>:
 8007bc6:	b510      	push	{r4, lr}
 8007bc8:	460c      	mov	r4, r1
 8007bca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bce:	f000 f915 	bl	8007dfc <_lseek_r>
 8007bd2:	1c43      	adds	r3, r0, #1
 8007bd4:	89a3      	ldrh	r3, [r4, #12]
 8007bd6:	bf15      	itete	ne
 8007bd8:	6560      	strne	r0, [r4, #84]	; 0x54
 8007bda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007bde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007be2:	81a3      	strheq	r3, [r4, #12]
 8007be4:	bf18      	it	ne
 8007be6:	81a3      	strhne	r3, [r4, #12]
 8007be8:	bd10      	pop	{r4, pc}

08007bea <__sclose>:
 8007bea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bee:	f000 b8d3 	b.w	8007d98 <_close_r>
	...

08007bf4 <__swbuf_r>:
 8007bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bf6:	460e      	mov	r6, r1
 8007bf8:	4614      	mov	r4, r2
 8007bfa:	4605      	mov	r5, r0
 8007bfc:	b118      	cbz	r0, 8007c06 <__swbuf_r+0x12>
 8007bfe:	6983      	ldr	r3, [r0, #24]
 8007c00:	b90b      	cbnz	r3, 8007c06 <__swbuf_r+0x12>
 8007c02:	f7ff fac7 	bl	8007194 <__sinit>
 8007c06:	4b21      	ldr	r3, [pc, #132]	; (8007c8c <__swbuf_r+0x98>)
 8007c08:	429c      	cmp	r4, r3
 8007c0a:	d12b      	bne.n	8007c64 <__swbuf_r+0x70>
 8007c0c:	686c      	ldr	r4, [r5, #4]
 8007c0e:	69a3      	ldr	r3, [r4, #24]
 8007c10:	60a3      	str	r3, [r4, #8]
 8007c12:	89a3      	ldrh	r3, [r4, #12]
 8007c14:	071a      	lsls	r2, r3, #28
 8007c16:	d52f      	bpl.n	8007c78 <__swbuf_r+0x84>
 8007c18:	6923      	ldr	r3, [r4, #16]
 8007c1a:	b36b      	cbz	r3, 8007c78 <__swbuf_r+0x84>
 8007c1c:	6923      	ldr	r3, [r4, #16]
 8007c1e:	6820      	ldr	r0, [r4, #0]
 8007c20:	1ac0      	subs	r0, r0, r3
 8007c22:	6963      	ldr	r3, [r4, #20]
 8007c24:	b2f6      	uxtb	r6, r6
 8007c26:	4283      	cmp	r3, r0
 8007c28:	4637      	mov	r7, r6
 8007c2a:	dc04      	bgt.n	8007c36 <__swbuf_r+0x42>
 8007c2c:	4621      	mov	r1, r4
 8007c2e:	4628      	mov	r0, r5
 8007c30:	f7ff fa1c 	bl	800706c <_fflush_r>
 8007c34:	bb30      	cbnz	r0, 8007c84 <__swbuf_r+0x90>
 8007c36:	68a3      	ldr	r3, [r4, #8]
 8007c38:	3b01      	subs	r3, #1
 8007c3a:	60a3      	str	r3, [r4, #8]
 8007c3c:	6823      	ldr	r3, [r4, #0]
 8007c3e:	1c5a      	adds	r2, r3, #1
 8007c40:	6022      	str	r2, [r4, #0]
 8007c42:	701e      	strb	r6, [r3, #0]
 8007c44:	6963      	ldr	r3, [r4, #20]
 8007c46:	3001      	adds	r0, #1
 8007c48:	4283      	cmp	r3, r0
 8007c4a:	d004      	beq.n	8007c56 <__swbuf_r+0x62>
 8007c4c:	89a3      	ldrh	r3, [r4, #12]
 8007c4e:	07db      	lsls	r3, r3, #31
 8007c50:	d506      	bpl.n	8007c60 <__swbuf_r+0x6c>
 8007c52:	2e0a      	cmp	r6, #10
 8007c54:	d104      	bne.n	8007c60 <__swbuf_r+0x6c>
 8007c56:	4621      	mov	r1, r4
 8007c58:	4628      	mov	r0, r5
 8007c5a:	f7ff fa07 	bl	800706c <_fflush_r>
 8007c5e:	b988      	cbnz	r0, 8007c84 <__swbuf_r+0x90>
 8007c60:	4638      	mov	r0, r7
 8007c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c64:	4b0a      	ldr	r3, [pc, #40]	; (8007c90 <__swbuf_r+0x9c>)
 8007c66:	429c      	cmp	r4, r3
 8007c68:	d101      	bne.n	8007c6e <__swbuf_r+0x7a>
 8007c6a:	68ac      	ldr	r4, [r5, #8]
 8007c6c:	e7cf      	b.n	8007c0e <__swbuf_r+0x1a>
 8007c6e:	4b09      	ldr	r3, [pc, #36]	; (8007c94 <__swbuf_r+0xa0>)
 8007c70:	429c      	cmp	r4, r3
 8007c72:	bf08      	it	eq
 8007c74:	68ec      	ldreq	r4, [r5, #12]
 8007c76:	e7ca      	b.n	8007c0e <__swbuf_r+0x1a>
 8007c78:	4621      	mov	r1, r4
 8007c7a:	4628      	mov	r0, r5
 8007c7c:	f000 f81e 	bl	8007cbc <__swsetup_r>
 8007c80:	2800      	cmp	r0, #0
 8007c82:	d0cb      	beq.n	8007c1c <__swbuf_r+0x28>
 8007c84:	f04f 37ff 	mov.w	r7, #4294967295
 8007c88:	e7ea      	b.n	8007c60 <__swbuf_r+0x6c>
 8007c8a:	bf00      	nop
 8007c8c:	08019394 	.word	0x08019394
 8007c90:	080193b4 	.word	0x080193b4
 8007c94:	08019374 	.word	0x08019374

08007c98 <_write_r>:
 8007c98:	b538      	push	{r3, r4, r5, lr}
 8007c9a:	4d07      	ldr	r5, [pc, #28]	; (8007cb8 <_write_r+0x20>)
 8007c9c:	4604      	mov	r4, r0
 8007c9e:	4608      	mov	r0, r1
 8007ca0:	4611      	mov	r1, r2
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	602a      	str	r2, [r5, #0]
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	f7fd fae5 	bl	8005276 <_write>
 8007cac:	1c43      	adds	r3, r0, #1
 8007cae:	d102      	bne.n	8007cb6 <_write_r+0x1e>
 8007cb0:	682b      	ldr	r3, [r5, #0]
 8007cb2:	b103      	cbz	r3, 8007cb6 <_write_r+0x1e>
 8007cb4:	6023      	str	r3, [r4, #0]
 8007cb6:	bd38      	pop	{r3, r4, r5, pc}
 8007cb8:	20000718 	.word	0x20000718

08007cbc <__swsetup_r>:
 8007cbc:	4b32      	ldr	r3, [pc, #200]	; (8007d88 <__swsetup_r+0xcc>)
 8007cbe:	b570      	push	{r4, r5, r6, lr}
 8007cc0:	681d      	ldr	r5, [r3, #0]
 8007cc2:	4606      	mov	r6, r0
 8007cc4:	460c      	mov	r4, r1
 8007cc6:	b125      	cbz	r5, 8007cd2 <__swsetup_r+0x16>
 8007cc8:	69ab      	ldr	r3, [r5, #24]
 8007cca:	b913      	cbnz	r3, 8007cd2 <__swsetup_r+0x16>
 8007ccc:	4628      	mov	r0, r5
 8007cce:	f7ff fa61 	bl	8007194 <__sinit>
 8007cd2:	4b2e      	ldr	r3, [pc, #184]	; (8007d8c <__swsetup_r+0xd0>)
 8007cd4:	429c      	cmp	r4, r3
 8007cd6:	d10f      	bne.n	8007cf8 <__swsetup_r+0x3c>
 8007cd8:	686c      	ldr	r4, [r5, #4]
 8007cda:	89a3      	ldrh	r3, [r4, #12]
 8007cdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ce0:	0719      	lsls	r1, r3, #28
 8007ce2:	d42c      	bmi.n	8007d3e <__swsetup_r+0x82>
 8007ce4:	06dd      	lsls	r5, r3, #27
 8007ce6:	d411      	bmi.n	8007d0c <__swsetup_r+0x50>
 8007ce8:	2309      	movs	r3, #9
 8007cea:	6033      	str	r3, [r6, #0]
 8007cec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007cf0:	81a3      	strh	r3, [r4, #12]
 8007cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8007cf6:	e03e      	b.n	8007d76 <__swsetup_r+0xba>
 8007cf8:	4b25      	ldr	r3, [pc, #148]	; (8007d90 <__swsetup_r+0xd4>)
 8007cfa:	429c      	cmp	r4, r3
 8007cfc:	d101      	bne.n	8007d02 <__swsetup_r+0x46>
 8007cfe:	68ac      	ldr	r4, [r5, #8]
 8007d00:	e7eb      	b.n	8007cda <__swsetup_r+0x1e>
 8007d02:	4b24      	ldr	r3, [pc, #144]	; (8007d94 <__swsetup_r+0xd8>)
 8007d04:	429c      	cmp	r4, r3
 8007d06:	bf08      	it	eq
 8007d08:	68ec      	ldreq	r4, [r5, #12]
 8007d0a:	e7e6      	b.n	8007cda <__swsetup_r+0x1e>
 8007d0c:	0758      	lsls	r0, r3, #29
 8007d0e:	d512      	bpl.n	8007d36 <__swsetup_r+0x7a>
 8007d10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d12:	b141      	cbz	r1, 8007d26 <__swsetup_r+0x6a>
 8007d14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d18:	4299      	cmp	r1, r3
 8007d1a:	d002      	beq.n	8007d22 <__swsetup_r+0x66>
 8007d1c:	4630      	mov	r0, r6
 8007d1e:	f7ff fb47 	bl	80073b0 <_free_r>
 8007d22:	2300      	movs	r3, #0
 8007d24:	6363      	str	r3, [r4, #52]	; 0x34
 8007d26:	89a3      	ldrh	r3, [r4, #12]
 8007d28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d2c:	81a3      	strh	r3, [r4, #12]
 8007d2e:	2300      	movs	r3, #0
 8007d30:	6063      	str	r3, [r4, #4]
 8007d32:	6923      	ldr	r3, [r4, #16]
 8007d34:	6023      	str	r3, [r4, #0]
 8007d36:	89a3      	ldrh	r3, [r4, #12]
 8007d38:	f043 0308 	orr.w	r3, r3, #8
 8007d3c:	81a3      	strh	r3, [r4, #12]
 8007d3e:	6923      	ldr	r3, [r4, #16]
 8007d40:	b94b      	cbnz	r3, 8007d56 <__swsetup_r+0x9a>
 8007d42:	89a3      	ldrh	r3, [r4, #12]
 8007d44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007d48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d4c:	d003      	beq.n	8007d56 <__swsetup_r+0x9a>
 8007d4e:	4621      	mov	r1, r4
 8007d50:	4630      	mov	r0, r6
 8007d52:	f7ff fae5 	bl	8007320 <__smakebuf_r>
 8007d56:	89a0      	ldrh	r0, [r4, #12]
 8007d58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d5c:	f010 0301 	ands.w	r3, r0, #1
 8007d60:	d00a      	beq.n	8007d78 <__swsetup_r+0xbc>
 8007d62:	2300      	movs	r3, #0
 8007d64:	60a3      	str	r3, [r4, #8]
 8007d66:	6963      	ldr	r3, [r4, #20]
 8007d68:	425b      	negs	r3, r3
 8007d6a:	61a3      	str	r3, [r4, #24]
 8007d6c:	6923      	ldr	r3, [r4, #16]
 8007d6e:	b943      	cbnz	r3, 8007d82 <__swsetup_r+0xc6>
 8007d70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007d74:	d1ba      	bne.n	8007cec <__swsetup_r+0x30>
 8007d76:	bd70      	pop	{r4, r5, r6, pc}
 8007d78:	0781      	lsls	r1, r0, #30
 8007d7a:	bf58      	it	pl
 8007d7c:	6963      	ldrpl	r3, [r4, #20]
 8007d7e:	60a3      	str	r3, [r4, #8]
 8007d80:	e7f4      	b.n	8007d6c <__swsetup_r+0xb0>
 8007d82:	2000      	movs	r0, #0
 8007d84:	e7f7      	b.n	8007d76 <__swsetup_r+0xba>
 8007d86:	bf00      	nop
 8007d88:	2000001c 	.word	0x2000001c
 8007d8c:	08019394 	.word	0x08019394
 8007d90:	080193b4 	.word	0x080193b4
 8007d94:	08019374 	.word	0x08019374

08007d98 <_close_r>:
 8007d98:	b538      	push	{r3, r4, r5, lr}
 8007d9a:	4d06      	ldr	r5, [pc, #24]	; (8007db4 <_close_r+0x1c>)
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	4604      	mov	r4, r0
 8007da0:	4608      	mov	r0, r1
 8007da2:	602b      	str	r3, [r5, #0]
 8007da4:	f7f9 faad 	bl	8001302 <_close>
 8007da8:	1c43      	adds	r3, r0, #1
 8007daa:	d102      	bne.n	8007db2 <_close_r+0x1a>
 8007dac:	682b      	ldr	r3, [r5, #0]
 8007dae:	b103      	cbz	r3, 8007db2 <_close_r+0x1a>
 8007db0:	6023      	str	r3, [r4, #0]
 8007db2:	bd38      	pop	{r3, r4, r5, pc}
 8007db4:	20000718 	.word	0x20000718

08007db8 <_fstat_r>:
 8007db8:	b538      	push	{r3, r4, r5, lr}
 8007dba:	4d07      	ldr	r5, [pc, #28]	; (8007dd8 <_fstat_r+0x20>)
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	4604      	mov	r4, r0
 8007dc0:	4608      	mov	r0, r1
 8007dc2:	4611      	mov	r1, r2
 8007dc4:	602b      	str	r3, [r5, #0]
 8007dc6:	f7f9 faa8 	bl	800131a <_fstat>
 8007dca:	1c43      	adds	r3, r0, #1
 8007dcc:	d102      	bne.n	8007dd4 <_fstat_r+0x1c>
 8007dce:	682b      	ldr	r3, [r5, #0]
 8007dd0:	b103      	cbz	r3, 8007dd4 <_fstat_r+0x1c>
 8007dd2:	6023      	str	r3, [r4, #0]
 8007dd4:	bd38      	pop	{r3, r4, r5, pc}
 8007dd6:	bf00      	nop
 8007dd8:	20000718 	.word	0x20000718

08007ddc <_isatty_r>:
 8007ddc:	b538      	push	{r3, r4, r5, lr}
 8007dde:	4d06      	ldr	r5, [pc, #24]	; (8007df8 <_isatty_r+0x1c>)
 8007de0:	2300      	movs	r3, #0
 8007de2:	4604      	mov	r4, r0
 8007de4:	4608      	mov	r0, r1
 8007de6:	602b      	str	r3, [r5, #0]
 8007de8:	f7f9 faa7 	bl	800133a <_isatty>
 8007dec:	1c43      	adds	r3, r0, #1
 8007dee:	d102      	bne.n	8007df6 <_isatty_r+0x1a>
 8007df0:	682b      	ldr	r3, [r5, #0]
 8007df2:	b103      	cbz	r3, 8007df6 <_isatty_r+0x1a>
 8007df4:	6023      	str	r3, [r4, #0]
 8007df6:	bd38      	pop	{r3, r4, r5, pc}
 8007df8:	20000718 	.word	0x20000718

08007dfc <_lseek_r>:
 8007dfc:	b538      	push	{r3, r4, r5, lr}
 8007dfe:	4d07      	ldr	r5, [pc, #28]	; (8007e1c <_lseek_r+0x20>)
 8007e00:	4604      	mov	r4, r0
 8007e02:	4608      	mov	r0, r1
 8007e04:	4611      	mov	r1, r2
 8007e06:	2200      	movs	r2, #0
 8007e08:	602a      	str	r2, [r5, #0]
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	f7f9 faa0 	bl	8001350 <_lseek>
 8007e10:	1c43      	adds	r3, r0, #1
 8007e12:	d102      	bne.n	8007e1a <_lseek_r+0x1e>
 8007e14:	682b      	ldr	r3, [r5, #0]
 8007e16:	b103      	cbz	r3, 8007e1a <_lseek_r+0x1e>
 8007e18:	6023      	str	r3, [r4, #0]
 8007e1a:	bd38      	pop	{r3, r4, r5, pc}
 8007e1c:	20000718 	.word	0x20000718

08007e20 <__malloc_lock>:
 8007e20:	4801      	ldr	r0, [pc, #4]	; (8007e28 <__malloc_lock+0x8>)
 8007e22:	f7ff ba55 	b.w	80072d0 <__retarget_lock_acquire_recursive>
 8007e26:	bf00      	nop
 8007e28:	2000070c 	.word	0x2000070c

08007e2c <__malloc_unlock>:
 8007e2c:	4801      	ldr	r0, [pc, #4]	; (8007e34 <__malloc_unlock+0x8>)
 8007e2e:	f7ff ba50 	b.w	80072d2 <__retarget_lock_release_recursive>
 8007e32:	bf00      	nop
 8007e34:	2000070c 	.word	0x2000070c

08007e38 <_read_r>:
 8007e38:	b538      	push	{r3, r4, r5, lr}
 8007e3a:	4d07      	ldr	r5, [pc, #28]	; (8007e58 <_read_r+0x20>)
 8007e3c:	4604      	mov	r4, r0
 8007e3e:	4608      	mov	r0, r1
 8007e40:	4611      	mov	r1, r2
 8007e42:	2200      	movs	r2, #0
 8007e44:	602a      	str	r2, [r5, #0]
 8007e46:	461a      	mov	r2, r3
 8007e48:	f7f9 fa3e 	bl	80012c8 <_read>
 8007e4c:	1c43      	adds	r3, r0, #1
 8007e4e:	d102      	bne.n	8007e56 <_read_r+0x1e>
 8007e50:	682b      	ldr	r3, [r5, #0]
 8007e52:	b103      	cbz	r3, 8007e56 <_read_r+0x1e>
 8007e54:	6023      	str	r3, [r4, #0]
 8007e56:	bd38      	pop	{r3, r4, r5, pc}
 8007e58:	20000718 	.word	0x20000718

08007e5c <_init>:
 8007e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e5e:	bf00      	nop
 8007e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e62:	bc08      	pop	{r3}
 8007e64:	469e      	mov	lr, r3
 8007e66:	4770      	bx	lr

08007e68 <_fini>:
 8007e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6a:	bf00      	nop
 8007e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e6e:	bc08      	pop	{r3}
 8007e70:	469e      	mov	lr, r3
 8007e72:	4770      	bx	lr
