{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701700220051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701700220053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 20:00:19 2023 " "Processing started: Mon Dec 04 20:00:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701700220053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701700220053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701700220053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701700222801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701700222801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Signed_Extender-Struct " "Found design unit 1: Signed_Extender-Struct" {  } { { "Signed_Extender.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Signed_Extender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Signed_Extender " "Found entity 1: Signed_Extender" {  } { { "Signed_Extender.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Signed_Extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_N-Behavioural " "Found design unit 1: Register_N-Behavioural" {  } { { "Register.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_N " "Found entity 1: Register_N" {  } { { "Register.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmer_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programmer_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-Behavioural " "Found design unit 1: Register_File-Behavioural" {  } { { "Programmer_Register.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Programmer_Register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252632 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Programmer_Register.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Programmer_Register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Behavioural " "Found design unit 1: Memory-Behavioural" {  } { { "Memory.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Left_Shifter-Struct " "Found design unit 1: Left_Shifter-Struct" {  } { { "Left_Shifter.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Left_Shifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252701 ""} { "Info" "ISGN_ENTITY_NAME" "1 Left_Shifter " "Found entity 1: Left_Shifter" {  } { { "Left_Shifter.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Left_Shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_mux.vhd 4 1 " "Found 4 design units, including 1 entities, in source file generic_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_p " "Found design unit 1: mux_p" {  } { { "Generic_Mux.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Generic_Mux.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_p-body " "Found design unit 2: mux_p-body" {  } { { "Generic_Mux.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Generic_Mux.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 N_Sel_Mux-syn " "Found design unit 3: N_Sel_Mux-syn" {  } { { "Generic_Mux.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Generic_Mux.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252724 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_Sel_Mux " "Found entity 1: N_Sel_Mux" {  } { { "Generic_Mux.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Generic_Mux.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-control " "Found design unit 1: FSM-control" {  } { { "FSM.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252740 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_to_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3_to_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_3_To_8-dec " "Found design unit 1: Decoder_3_To_8-dec" {  } { { "Decoder_3_To_8.vhdl" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Decoder_3_To_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252755 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_To_8 " "Found entity 1: Decoder_3_To_8" {  } { { "Decoder_3_To_8.vhdl" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Decoder_3_To_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder_2_to_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_2_To_4-dec " "Found design unit 1: Decoder_2_To_4-dec" {  } { { "Decoder_2_To_4.vhdl" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Decoder_2_To_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252780 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2_To_4 " "Found entity 1: Decoder_2_To_4" {  } { { "Decoder_2_To_4.vhdl" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Decoder_2_To_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_1_to_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder_1_to_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_1_To_2-dec " "Found design unit 1: Decoder_1_To_2-dec" {  } { { "Decoder_1_To_2.vhdl" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Decoder_1_To_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252804 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_1_To_2 " "Found entity 1: Decoder_1_To_2" {  } { { "Decoder_1_To_2.vhdl" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Decoder_1_To_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-path " "Found design unit 1: datapath-path" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252827 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "ALU.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/ALU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252848 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-iitb_cpu " "Found design unit 1: CPU-iitb_cpu" {  } { { "CPU.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/CPU.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252873 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behavioural " "Found design unit 1: Testbench-Behavioural" {  } { { "Testbench.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252895 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701700252895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701700252895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701700253091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:path_of_data " "Elaborating entity \"datapath\" for hierarchy \"datapath:path_of_data\"" {  } { { "CPU.vhd" "path_of_data" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/CPU.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700253133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_de38 datapath.vhd(90) " "Verilog HDL or VHDL warning at datapath.vhd(90): object \"o_de38\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701700253135 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_de24 datapath.vhd(102) " "Verilog HDL or VHDL warning at datapath.vhd(102): object \"o_de24\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701700253136 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_de12 datapath.vhd(103) " "Verilog HDL or VHDL warning at datapath.vhd(103): object \"o_de12\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701700253136 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o_reg3 datapath.vhd(224) " "VHDL Process Statement warning at datapath.vhd(224): signal \"o_reg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701700253138 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_addr datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"mem_addr\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253141 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wenable_rf datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"wenable_rf\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253141 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wenable_reg3 datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"wenable_reg3\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253141 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wenable_reg16 datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"wenable_reg16\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253141 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wenable_reg16_2 datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"wenable_reg16_2\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253142 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wenable_reg16_3 datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"wenable_reg16_3\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253142 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wenable_reg16_4 datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"wenable_reg16_4\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253142 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_rd datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"m_rd\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253142 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_wr datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"m_wr\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253142 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i_reg16_2 datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"i_reg16_2\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253142 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i_reg16_3 datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"i_reg16_3\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253142 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i_reg16_4 datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"i_reg16_4\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253143 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_in datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"mem_in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253143 "|CPU|datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_in datapath.vhd(154) " "VHDL Process Statement warning at datapath.vhd(154): inferring latch(es) for signal or variable \"z_in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701700253143 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in datapath.vhd(154) " "Inferred latch for \"z_in\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[0\] datapath.vhd(154) " "Inferred latch for \"mem_in\[0\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[1\] datapath.vhd(154) " "Inferred latch for \"mem_in\[1\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[2\] datapath.vhd(154) " "Inferred latch for \"mem_in\[2\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[3\] datapath.vhd(154) " "Inferred latch for \"mem_in\[3\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[4\] datapath.vhd(154) " "Inferred latch for \"mem_in\[4\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[5\] datapath.vhd(154) " "Inferred latch for \"mem_in\[5\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[6\] datapath.vhd(154) " "Inferred latch for \"mem_in\[6\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[7\] datapath.vhd(154) " "Inferred latch for \"mem_in\[7\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[8\] datapath.vhd(154) " "Inferred latch for \"mem_in\[8\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[9\] datapath.vhd(154) " "Inferred latch for \"mem_in\[9\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[10\] datapath.vhd(154) " "Inferred latch for \"mem_in\[10\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[11\] datapath.vhd(154) " "Inferred latch for \"mem_in\[11\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[12\] datapath.vhd(154) " "Inferred latch for \"mem_in\[12\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253145 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[13\] datapath.vhd(154) " "Inferred latch for \"mem_in\[13\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253146 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[14\] datapath.vhd(154) " "Inferred latch for \"mem_in\[14\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253146 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_in\[15\] datapath.vhd(154) " "Inferred latch for \"mem_in\[15\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253146 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[0\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[0\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253146 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[1\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[1\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253146 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[2\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[2\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253146 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[3\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[3\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253146 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[4\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[4\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253146 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[5\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[5\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253146 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[6\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[6\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[7\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[7\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[8\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[8\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[9\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[9\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[10\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[10\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[11\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[11\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[12\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[12\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[13\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[13\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[14\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[14\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_4\[15\] datapath.vhd(154) " "Inferred latch for \"i_reg16_4\[15\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[0\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[0\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[1\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[1\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[2\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[2\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[3\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[3\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253147 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[4\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[4\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[5\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[5\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[6\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[6\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[7\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[7\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[8\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[8\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[9\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[9\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[10\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[10\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[11\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[11\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[12\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[12\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[13\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[13\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[14\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[14\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_3\[15\] datapath.vhd(154) " "Inferred latch for \"i_reg16_3\[15\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[0\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[0\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[1\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[1\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[2\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[2\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[3\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[3\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[4\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[4\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[5\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[5\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[6\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[6\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[7\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[7\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[8\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[8\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[9\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[9\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253148 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[10\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[10\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[11\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[11\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[12\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[12\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[13\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[13\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[14\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[14\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_reg16_2\[15\] datapath.vhd(154) " "Inferred latch for \"i_reg16_2\[15\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wr datapath.vhd(154) " "Inferred latch for \"m_wr\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_rd datapath.vhd(154) " "Inferred latch for \"m_rd\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wenable_reg16_4 datapath.vhd(154) " "Inferred latch for \"wenable_reg16_4\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wenable_reg16_3 datapath.vhd(154) " "Inferred latch for \"wenable_reg16_3\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wenable_reg16_2 datapath.vhd(154) " "Inferred latch for \"wenable_reg16_2\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wenable_reg16 datapath.vhd(154) " "Inferred latch for \"wenable_reg16\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wenable_reg3 datapath.vhd(154) " "Inferred latch for \"wenable_reg3\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253150 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wenable_rf datapath.vhd(154) " "Inferred latch for \"wenable_rf\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253151 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[0\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[0\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253151 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[1\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[1\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253151 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[2\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[2\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253151 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[3\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[3\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253151 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[4\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[4\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253151 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[5\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[5\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253151 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[6\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[6\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253151 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[7\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[7\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253152 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[8\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[8\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253152 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[9\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[9\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253152 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[10\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[10\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253152 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[11\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[11\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253152 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[12\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[12\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253152 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[13\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[13\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253153 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[14\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[14\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253153 "|CPU|datapath:path_of_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[15\] datapath.vhd(154) " "Inferred latch for \"mem_addr\[15\]\" at datapath.vhd(154)" {  } { { "datapath.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701700253153 "|CPU|datapath:path_of_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signed_Extender datapath:path_of_data\|Signed_Extender:se6 " "Elaborating entity \"Signed_Extender\" for hierarchy \"datapath:path_of_data\|Signed_Extender:se6\"" {  } { { "datapath.vhd" "se6" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700253201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signed_Extender datapath:path_of_data\|Signed_Extender:se9 " "Elaborating entity \"Signed_Extender\" for hierarchy \"datapath:path_of_data\|Signed_Extender:se9\"" {  } { { "datapath.vhd" "se9" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700253226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_N datapath:path_of_data\|Register_N:reg16_t1 " "Elaborating entity \"Register_N\" for hierarchy \"datapath:path_of_data\|Register_N:reg16_t1\"" {  } { { "datapath.vhd" "reg16_t1" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700253247 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_enable Register.vhd(21) " "VHDL Process Statement warning at Register.vhd(21): signal \"w_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Register.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701700253248 "|CPU|datapath:path_of_data|Register_N:reg16_t1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_int Register.vhd(24) " "VHDL Process Statement warning at Register.vhd(24): signal \"data_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Register.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701700253248 "|CPU|datapath:path_of_data|Register_N:reg16_t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_N datapath:path_of_data\|Register_N:reg3 " "Elaborating entity \"Register_N\" for hierarchy \"datapath:path_of_data\|Register_N:reg3\"" {  } { { "datapath.vhd" "reg3" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700253279 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_enable Register.vhd(21) " "VHDL Process Statement warning at Register.vhd(21): signal \"w_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Register.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701700253280 "|CPU|datapath:path_of_data|Register_N:reg3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_int Register.vhd(24) " "VHDL Process Statement warning at Register.vhd(24): signal \"data_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/Register.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701700253280 "|CPU|datapath:path_of_data|Register_N:reg3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3_To_8 datapath:path_of_data\|Decoder_3_To_8:dec3to8 " "Elaborating entity \"Decoder_3_To_8\" for hierarchy \"datapath:path_of_data\|Decoder_3_To_8:dec3to8\"" {  } { { "datapath.vhd" "dec3to8" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700253299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_2_To_4 datapath:path_of_data\|Decoder_2_To_4:dec2to4 " "Elaborating entity \"Decoder_2_To_4\" for hierarchy \"datapath:path_of_data\|Decoder_2_To_4:dec2to4\"" {  } { { "datapath.vhd" "dec2to4" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700253325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_1_To_2 datapath:path_of_data\|Decoder_1_To_2:dec1to2 " "Elaborating entity \"Decoder_1_To_2\" for hierarchy \"datapath:path_of_data\|Decoder_1_To_2:dec1to2\"" {  } { { "datapath.vhd" "dec1to2" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700253354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Left_Shifter datapath:path_of_data\|Left_Shifter:leftshift " "Elaborating entity \"Left_Shifter\" for hierarchy \"datapath:path_of_data\|Left_Shifter:leftshift\"" {  } { { "datapath.vhd" "leftshift" { Text "C:/Users/harsh/GitHub Desktop/EE224_CPU-IITB/CPU/CPU/datapath.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701700253378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File datapath:path_of_data\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"datapath:path_of_data\|Register_File:rf\"" {  } { { "datapath.vhd" "rf" { Text "C:/Users/harsh/GitHub Deskt