const i=JSON.parse('{"key":"v-5ed87646","path":"/en/tools/auto-scripts/iflow.html","title":"iFlow","lang":"en-US","frontmatter":{"title":"iFlow","order":1},"headers":[{"level":2,"title":"1. Introduction to the Backend Design Flow","slug":"_1-introduction-to-the-backend-design-flow","link":"#_1-introduction-to-the-backend-design-flow","children":[{"level":3,"title":"1.1 Chip Design Flow (From Function Definition to Chip Return)","slug":"_1-1-chip-design-flow-from-function-definition-to-chip-return","link":"#_1-1-chip-design-flow-from-function-definition-to-chip-return","children":[]},{"level":3,"title":"1.2 Logic Synthesis (Synthesis)","slug":"_1-2-logic-synthesis-synthesis","link":"#_1-2-logic-synthesis-synthesis","children":[]},{"level":3,"title":"1.2.1 Logic Foundation","slug":"_1-2-1-logic-foundation","link":"#_1-2-1-logic-foundation","children":[]},{"level":3,"title":"1.2.2 Input Files","slug":"_1-2-2-input-files","link":"#_1-2-2-input-files","children":[]},{"level":3,"title":"1.3 Formal Verification (Formal Verification)","slug":"_1-3-formal-verification-formal-verification","link":"#_1-3-formal-verification-formal-verification","children":[]},{"level":3,"title":"1.3.1 Formal Verification","slug":"_1-3-1-formal-verification","link":"#_1-3-1-formal-verification","children":[]},{"level":3,"title":"1.3.2 Comparison Principle","slug":"_1-3-2-comparison-principle","link":"#_1-3-2-comparison-principle","children":[]},{"level":3,"title":"1.3.3 Reasons Leading to Unmatch","slug":"_1-3-3-reasons-leading-to-unmatch","link":"#_1-3-3-reasons-leading-to-unmatch","children":[]},{"level":3,"title":"1.4 Placement and Routing","slug":"_1-4-placement-and-routing","link":"#_1-4-placement-and-routing","children":[]},{"level":3,"title":"1.4.1 Placement and Routing","slug":"_1-4-1-placement-and-routing","link":"#_1-4-1-placement-and-routing","children":[]},{"level":3,"title":"1.4.2 Init","slug":"_1-4-2-init","link":"#_1-4-2-init","children":[]},{"level":3,"title":"1.4.3 Floorplan","slug":"_1-4-3-floorplan","link":"#_1-4-3-floorplan","children":[]},{"level":3,"title":"1.4.4 CTS Clock Tree Synthesis (Clock Tree Synthesis)","slug":"_1-4-4-cts-clock-tree-synthesis-clock-tree-synthesis","link":"#_1-4-4-cts-clock-tree-synthesis-clock-tree-synthesis","children":[]},{"level":3,"title":"1.4.5 Route","slug":"_1-4-5-route","link":"#_1-4-5-route","children":[]},{"level":3,"title":"1.4.6 Insert fillers","slug":"_1-4-6-insert-fillers","link":"#_1-4-6-insert-fillers","children":[]},{"level":3,"title":"1.4.7 Export Files","slug":"_1-4-7-export-files","link":"#_1-4-7-export-files","children":[]},{"level":3,"title":"1.5 Static Timing Analysis (Static Prime Analysis, STA)","slug":"_1-5-static-timing-analysis-static-prime-analysis-sta","link":"#_1-5-static-timing-analysis-static-prime-analysis-sta","children":[]},{"level":3,"title":"1.5.1 Setup Time and Hold Time","slug":"_1-5-1-setup-time-and-hold-time","link":"#_1-5-1-setup-time-and-hold-time","children":[]},{"level":3,"title":"1.5.2 Input Files","slug":"_1-5-2-input-files","link":"#_1-5-2-input-files","children":[]}]},{"level":2,"title":"2. Introduction to the Open Source EDA Process iFlow","slug":"_2-introduction-to-the-open-source-eda-process-iflow","link":"#_2-introduction-to-the-open-source-eda-process-iflow","children":[{"level":3,"title":"2.1 Build iFlow","slug":"_2-1-build-iflow","link":"#_2-1-build-iflow","children":[]}]}],"git":{"createdTime":1723131714000,"updatedTime":1723362163000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2}]},"readingTime":{"minutes":10.02,"words":3005},"filePathRelative":"en/tools/auto-scripts/iflow.md","localizedDate":"August 8, 2024","excerpt":"<h2> 1. Introduction to the Backend Design Flow</h2>\\n<h3> 1.1 Chip Design Flow (From Function Definition to Chip Return)</h3>\\n<blockquote>\\n<p>The basic chip design process is shown in the following figure:</p>\\n</blockquote>\\n\\n\\n<p>Digital IC backend design process: (From the post-synthesis netlist to GDS)</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{i as data};
