{
  "module_name": "smuio_11_0_0_offset.h",
  "hash_id": "4500c2b2cd843bcfc6a1a872733e82929e6567f3e240a9e5cd73173618050367",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/smuio/smuio_11_0_0_offset.h",
  "human_readable_source": " \n#ifndef _smuio_11_0_0_OFFSET_HEADER\n#define _smuio_11_0_0_OFFSET_HEADER\n\n\n\n\n\n#define mmSMUSVI0_TEL_PLANE0                                                                           0x0004\n#define mmSMUSVI0_TEL_PLANE0_BASE_IDX                                                                  0\n#define mmSMUIO_MCM_CONFIG                                                                             0x0024\n#define mmSMUIO_MCM_CONFIG_BASE_IDX                                                                    0\n#define mmCKSVII2C_IC_CON                                                                              0x0040\n#define mmCKSVII2C_IC_CON_BASE_IDX                                                                     0\n#define mmCKSVII2C_IC_TAR                                                                              0x0041\n#define mmCKSVII2C_IC_TAR_BASE_IDX                                                                     0\n#define mmCKSVII2C_IC_SAR                                                                              0x0042\n#define mmCKSVII2C_IC_SAR_BASE_IDX                                                                     0\n#define mmCKSVII2C_IC_HS_MADDR                                                                         0x0043\n#define mmCKSVII2C_IC_HS_MADDR_BASE_IDX                                                                0\n#define mmCKSVII2C_IC_DATA_CMD                                                                         0x0044\n#define mmCKSVII2C_IC_DATA_CMD_BASE_IDX                                                                0\n#define mmCKSVII2C_IC_SS_SCL_HCNT                                                                      0x0045\n#define mmCKSVII2C_IC_SS_SCL_HCNT_BASE_IDX                                                             0\n#define mmCKSVII2C_IC_SS_SCL_LCNT                                                                      0x0046\n#define mmCKSVII2C_IC_SS_SCL_LCNT_BASE_IDX                                                             0\n#define mmCKSVII2C_IC_FS_SCL_HCNT                                                                      0x0047\n#define mmCKSVII2C_IC_FS_SCL_HCNT_BASE_IDX                                                             0\n#define mmCKSVII2C_IC_FS_SCL_LCNT                                                                      0x0048\n#define mmCKSVII2C_IC_FS_SCL_LCNT_BASE_IDX                                                             0\n#define mmCKSVII2C_IC_HS_SCL_HCNT                                                                      0x0049\n#define mmCKSVII2C_IC_HS_SCL_HCNT_BASE_IDX                                                             0\n#define mmCKSVII2C_IC_HS_SCL_LCNT                                                                      0x004a\n#define mmCKSVII2C_IC_HS_SCL_LCNT_BASE_IDX                                                             0\n#define mmCKSVII2C_IC_INTR_STAT                                                                        0x004b\n#define mmCKSVII2C_IC_INTR_STAT_BASE_IDX                                                               0\n#define mmCKSVII2C_IC_INTR_MASK                                                                        0x004c\n#define mmCKSVII2C_IC_INTR_MASK_BASE_IDX                                                               0\n#define mmCKSVII2C_IC_RAW_INTR_STAT                                                                    0x004d\n#define mmCKSVII2C_IC_RAW_INTR_STAT_BASE_IDX                                                           0\n#define mmCKSVII2C_IC_RX_TL                                                                            0x004e\n#define mmCKSVII2C_IC_RX_TL_BASE_IDX                                                                   0\n#define mmCKSVII2C_IC_TX_TL                                                                            0x004f\n#define mmCKSVII2C_IC_TX_TL_BASE_IDX                                                                   0\n#define mmCKSVII2C_IC_CLR_INTR                                                                         0x0050\n#define mmCKSVII2C_IC_CLR_INTR_BASE_IDX                                                                0\n#define mmCKSVII2C_IC_CLR_RX_UNDER                                                                     0x0051\n#define mmCKSVII2C_IC_CLR_RX_UNDER_BASE_IDX                                                            0\n#define mmCKSVII2C_IC_CLR_RX_OVER                                                                      0x0052\n#define mmCKSVII2C_IC_CLR_RX_OVER_BASE_IDX                                                             0\n#define mmCKSVII2C_IC_CLR_TX_OVER                                                                      0x0053\n#define mmCKSVII2C_IC_CLR_TX_OVER_BASE_IDX                                                             0\n#define mmCKSVII2C_IC_CLR_RD_REQ                                                                       0x0054\n#define mmCKSVII2C_IC_CLR_RD_REQ_BASE_IDX                                                              0\n#define mmCKSVII2C_IC_CLR_TX_ABRT                                                                      0x0055\n#define mmCKSVII2C_IC_CLR_TX_ABRT_BASE_IDX                                                             0\n#define mmCKSVII2C_IC_CLR_RX_DONE                                                                      0x0056\n#define mmCKSVII2C_IC_CLR_RX_DONE_BASE_IDX                                                             0\n#define mmCKSVII2C_IC_CLR_ACTIVITY                                                                     0x0057\n#define mmCKSVII2C_IC_CLR_ACTIVITY_BASE_IDX                                                            0\n#define mmCKSVII2C_IC_CLR_STOP_DET                                                                     0x0058\n#define mmCKSVII2C_IC_CLR_STOP_DET_BASE_IDX                                                            0\n#define mmCKSVII2C_IC_CLR_START_DET                                                                    0x0059\n#define mmCKSVII2C_IC_CLR_START_DET_BASE_IDX                                                           0\n#define mmCKSVII2C_IC_CLR_GEN_CALL                                                                     0x005a\n#define mmCKSVII2C_IC_CLR_GEN_CALL_BASE_IDX                                                            0\n#define mmCKSVII2C_IC_ENABLE                                                                           0x005b\n#define mmCKSVII2C_IC_ENABLE_BASE_IDX                                                                  0\n#define mmCKSVII2C_IC_STATUS                                                                           0x005c\n#define mmCKSVII2C_IC_STATUS_BASE_IDX                                                                  0\n#define mmCKSVII2C_IC_TXFLR                                                                            0x005d\n#define mmCKSVII2C_IC_TXFLR_BASE_IDX                                                                   0\n#define mmCKSVII2C_IC_RXFLR                                                                            0x005e\n#define mmCKSVII2C_IC_RXFLR_BASE_IDX                                                                   0\n#define mmCKSVII2C_IC_SDA_HOLD                                                                         0x005f\n#define mmCKSVII2C_IC_SDA_HOLD_BASE_IDX                                                                0\n#define mmCKSVII2C_IC_TX_ABRT_SOURCE                                                                   0x0060\n#define mmCKSVII2C_IC_TX_ABRT_SOURCE_BASE_IDX                                                          0\n#define mmCKSVII2C_IC_SLV_DATA_NACK_ONLY                                                               0x0061\n#define mmCKSVII2C_IC_SLV_DATA_NACK_ONLY_BASE_IDX                                                      0\n#define mmCKSVII2C_IC_DMA_CR                                                                           0x0062\n#define mmCKSVII2C_IC_DMA_CR_BASE_IDX                                                                  0\n#define mmCKSVII2C_IC_DMA_TDLR                                                                         0x0063\n#define mmCKSVII2C_IC_DMA_TDLR_BASE_IDX                                                                0\n#define mmCKSVII2C_IC_DMA_RDLR                                                                         0x0064\n#define mmCKSVII2C_IC_DMA_RDLR_BASE_IDX                                                                0\n#define mmCKSVII2C_IC_SDA_SETUP                                                                        0x0065\n#define mmCKSVII2C_IC_SDA_SETUP_BASE_IDX                                                               0\n#define mmCKSVII2C_IC_ACK_GENERAL_CALL                                                                 0x0066\n#define mmCKSVII2C_IC_ACK_GENERAL_CALL_BASE_IDX                                                        0\n#define mmCKSVII2C_IC_ENABLE_STATUS                                                                    0x0067\n#define mmCKSVII2C_IC_ENABLE_STATUS_BASE_IDX                                                           0\n#define mmCKSVII2C_IC_FS_SPKLEN                                                                        0x0068\n#define mmCKSVII2C_IC_FS_SPKLEN_BASE_IDX                                                               0\n#define mmCKSVII2C_IC_HS_SPKLEN                                                                        0x0069\n#define mmCKSVII2C_IC_HS_SPKLEN_BASE_IDX                                                               0\n#define mmCKSVII2C_IC_CLR_RESTART_DET                                                                  0x006a\n#define mmCKSVII2C_IC_CLR_RESTART_DET_BASE_IDX                                                         0\n#define mmCKSVII2C_IC_COMP_PARAM_1                                                                     0x006b\n#define mmCKSVII2C_IC_COMP_PARAM_1_BASE_IDX                                                            0\n#define mmCKSVII2C_IC_COMP_VERSION                                                                     0x006c\n#define mmCKSVII2C_IC_COMP_VERSION_BASE_IDX                                                            0\n#define mmCKSVII2C_IC_COMP_TYPE                                                                        0x006d\n#define mmCKSVII2C_IC_COMP_TYPE_BASE_IDX                                                               0\n#define mmCKSVII2C1_IC_CON                                                                             0x0080\n#define mmCKSVII2C1_IC_CON_BASE_IDX                                                                    0\n#define mmCKSVII2C1_IC_TAR                                                                             0x0081\n#define mmCKSVII2C1_IC_TAR_BASE_IDX                                                                    0\n#define mmCKSVII2C1_IC_SAR                                                                             0x0082\n#define mmCKSVII2C1_IC_SAR_BASE_IDX                                                                    0\n#define mmCKSVII2C1_IC_HS_MADDR                                                                        0x0083\n#define mmCKSVII2C1_IC_HS_MADDR_BASE_IDX                                                               0\n#define mmCKSVII2C1_IC_DATA_CMD                                                                        0x0084\n#define mmCKSVII2C1_IC_DATA_CMD_BASE_IDX                                                               0\n#define mmCKSVII2C1_IC_SS_SCL_HCNT                                                                     0x0085\n#define mmCKSVII2C1_IC_SS_SCL_HCNT_BASE_IDX                                                            0\n#define mmCKSVII2C1_IC_SS_SCL_LCNT                                                                     0x0086\n#define mmCKSVII2C1_IC_SS_SCL_LCNT_BASE_IDX                                                            0\n#define mmCKSVII2C1_IC_FS_SCL_HCNT                                                                     0x0087\n#define mmCKSVII2C1_IC_FS_SCL_HCNT_BASE_IDX                                                            0\n#define mmCKSVII2C1_IC_FS_SCL_LCNT                                                                     0x0088\n#define mmCKSVII2C1_IC_FS_SCL_LCNT_BASE_IDX                                                            0\n#define mmCKSVII2C1_IC_HS_SCL_HCNT                                                                     0x0089\n#define mmCKSVII2C1_IC_HS_SCL_HCNT_BASE_IDX                                                            0\n#define mmCKSVII2C1_IC_HS_SCL_LCNT                                                                     0x008a\n#define mmCKSVII2C1_IC_HS_SCL_LCNT_BASE_IDX                                                            0\n#define mmCKSVII2C1_IC_INTR_STAT                                                                       0x008b\n#define mmCKSVII2C1_IC_INTR_STAT_BASE_IDX                                                              0\n#define mmCKSVII2C1_IC_INTR_MASK                                                                       0x008c\n#define mmCKSVII2C1_IC_INTR_MASK_BASE_IDX                                                              0\n#define mmCKSVII2C1_IC_RAW_INTR_STAT                                                                   0x008d\n#define mmCKSVII2C1_IC_RAW_INTR_STAT_BASE_IDX                                                          0\n#define mmCKSVII2C1_IC_RX_TL                                                                           0x008e\n#define mmCKSVII2C1_IC_RX_TL_BASE_IDX                                                                  0\n#define mmCKSVII2C1_IC_TX_TL                                                                           0x008f\n#define mmCKSVII2C1_IC_TX_TL_BASE_IDX                                                                  0\n#define mmCKSVII2C1_IC_CLR_INTR                                                                        0x0090\n#define mmCKSVII2C1_IC_CLR_INTR_BASE_IDX                                                               0\n#define mmCKSVII2C1_IC_CLR_RX_UNDER                                                                    0x0091\n#define mmCKSVII2C1_IC_CLR_RX_UNDER_BASE_IDX                                                           0\n#define mmCKSVII2C1_IC_CLR_RX_OVER                                                                     0x0092\n#define mmCKSVII2C1_IC_CLR_RX_OVER_BASE_IDX                                                            0\n#define mmCKSVII2C1_IC_CLR_TX_OVER                                                                     0x0093\n#define mmCKSVII2C1_IC_CLR_TX_OVER_BASE_IDX                                                            0\n#define mmCKSVII2C1_IC_CLR_RD_REQ                                                                      0x0094\n#define mmCKSVII2C1_IC_CLR_RD_REQ_BASE_IDX                                                             0\n#define mmCKSVII2C1_IC_CLR_TX_ABRT                                                                     0x0095\n#define mmCKSVII2C1_IC_CLR_TX_ABRT_BASE_IDX                                                            0\n#define mmCKSVII2C1_IC_CLR_RX_DONE                                                                     0x0096\n#define mmCKSVII2C1_IC_CLR_RX_DONE_BASE_IDX                                                            0\n#define mmCKSVII2C1_IC_CLR_ACTIVITY                                                                    0x0097\n#define mmCKSVII2C1_IC_CLR_ACTIVITY_BASE_IDX                                                           0\n#define mmCKSVII2C1_IC_CLR_STOP_DET                                                                    0x0098\n#define mmCKSVII2C1_IC_CLR_STOP_DET_BASE_IDX                                                           0\n#define mmCKSVII2C1_IC_CLR_START_DET                                                                   0x0099\n#define mmCKSVII2C1_IC_CLR_START_DET_BASE_IDX                                                          0\n#define mmCKSVII2C1_IC_CLR_GEN_CALL                                                                    0x009a\n#define mmCKSVII2C1_IC_CLR_GEN_CALL_BASE_IDX                                                           0\n#define mmCKSVII2C1_IC_ENABLE                                                                          0x009b\n#define mmCKSVII2C1_IC_ENABLE_BASE_IDX                                                                 0\n#define mmCKSVII2C1_IC_STATUS                                                                          0x009c\n#define mmCKSVII2C1_IC_STATUS_BASE_IDX                                                                 0\n#define mmCKSVII2C1_IC_TXFLR                                                                           0x009d\n#define mmCKSVII2C1_IC_TXFLR_BASE_IDX                                                                  0\n#define mmCKSVII2C1_IC_RXFLR                                                                           0x009e\n#define mmCKSVII2C1_IC_RXFLR_BASE_IDX                                                                  0\n#define mmCKSVII2C1_IC_SDA_HOLD                                                                        0x009f\n#define mmCKSVII2C1_IC_SDA_HOLD_BASE_IDX                                                               0\n#define mmCKSVII2C1_IC_TX_ABRT_SOURCE                                                                  0x00a0\n#define mmCKSVII2C1_IC_TX_ABRT_SOURCE_BASE_IDX                                                         0\n#define mmCKSVII2C1_IC_SLV_DATA_NACK_ONLY                                                              0x00a1\n#define mmCKSVII2C1_IC_SLV_DATA_NACK_ONLY_BASE_IDX                                                     0\n#define mmCKSVII2C1_IC_DMA_CR                                                                          0x00a2\n#define mmCKSVII2C1_IC_DMA_CR_BASE_IDX                                                                 0\n#define mmCKSVII2C1_IC_DMA_TDLR                                                                        0x00a3\n#define mmCKSVII2C1_IC_DMA_TDLR_BASE_IDX                                                               0\n#define mmCKSVII2C1_IC_DMA_RDLR                                                                        0x00a4\n#define mmCKSVII2C1_IC_DMA_RDLR_BASE_IDX                                                               0\n#define mmCKSVII2C1_IC_SDA_SETUP                                                                       0x00a5\n#define mmCKSVII2C1_IC_SDA_SETUP_BASE_IDX                                                              0\n#define mmCKSVII2C1_IC_ACK_GENERAL_CALL                                                                0x00a6\n#define mmCKSVII2C1_IC_ACK_GENERAL_CALL_BASE_IDX                                                       0\n#define mmCKSVII2C1_IC_ENABLE_STATUS                                                                   0x00a7\n#define mmCKSVII2C1_IC_ENABLE_STATUS_BASE_IDX                                                          0\n#define mmCKSVII2C1_IC_FS_SPKLEN                                                                       0x00a8\n#define mmCKSVII2C1_IC_FS_SPKLEN_BASE_IDX                                                              0\n#define mmCKSVII2C1_IC_HS_SPKLEN                                                                       0x00a9\n#define mmCKSVII2C1_IC_HS_SPKLEN_BASE_IDX                                                              0\n#define mmCKSVII2C1_IC_CLR_RESTART_DET                                                                 0x00aa\n#define mmCKSVII2C1_IC_CLR_RESTART_DET_BASE_IDX                                                        0\n#define mmCKSVII2C1_IC_COMP_PARAM_1                                                                    0x00ab\n#define mmCKSVII2C1_IC_COMP_PARAM_1_BASE_IDX                                                           0\n#define mmCKSVII2C1_IC_COMP_VERSION                                                                    0x00ac\n#define mmCKSVII2C1_IC_COMP_VERSION_BASE_IDX                                                           0\n#define mmCKSVII2C1_IC_COMP_TYPE                                                                       0x00ad\n#define mmCKSVII2C1_IC_COMP_TYPE_BASE_IDX                                                              0\n#define mmSMUIO_MP_RESET_INTR                                                                          0x00c1\n#define mmSMUIO_MP_RESET_INTR_BASE_IDX                                                                 0\n#define mmSMUIO_SOC_HALT                                                                               0x00c2\n#define mmSMUIO_SOC_HALT_BASE_IDX                                                                      0\n#define mmSMUIO_PWRMGT                                                                                 0x00c8\n#define mmSMUIO_PWRMGT_BASE_IDX                                                                        0\n#define mmROM_CNTL                                                                                     0x00e0\n#define mmROM_CNTL_BASE_IDX                                                                            0\n#define mmPAGE_MIRROR_CNTL                                                                             0x00e1\n#define mmPAGE_MIRROR_CNTL_BASE_IDX                                                                    0\n#define mmROM_STATUS                                                                                   0x00e2\n#define mmROM_STATUS_BASE_IDX                                                                          0\n#define mmCGTT_ROM_CLK_CTRL0                                                                           0x00e3\n#define mmCGTT_ROM_CLK_CTRL0_BASE_IDX                                                                  0\n#define mmROM_INDEX                                                                                    0x00e4\n#define mmROM_INDEX_BASE_IDX                                                                           0\n#define mmROM_DATA                                                                                     0x00e5\n#define mmROM_DATA_BASE_IDX                                                                            0\n#define mmROM_START                                                                                    0x00e6\n#define mmROM_START_BASE_IDX                                                                           0\n#define mmROM_SW_CNTL                                                                                  0x00e7\n#define mmROM_SW_CNTL_BASE_IDX                                                                         0\n#define mmROM_SW_STATUS                                                                                0x00e8\n#define mmROM_SW_STATUS_BASE_IDX                                                                       0\n#define mmROM_SW_COMMAND                                                                               0x00e9\n#define mmROM_SW_COMMAND_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_1                                                                                0x00ea\n#define mmROM_SW_DATA_1_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_2                                                                                0x00eb\n#define mmROM_SW_DATA_2_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_3                                                                                0x00ec\n#define mmROM_SW_DATA_3_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_4                                                                                0x00ed\n#define mmROM_SW_DATA_4_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_5                                                                                0x00ee\n#define mmROM_SW_DATA_5_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_6                                                                                0x00ef\n#define mmROM_SW_DATA_6_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_7                                                                                0x00f0\n#define mmROM_SW_DATA_7_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_8                                                                                0x00f1\n#define mmROM_SW_DATA_8_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_9                                                                                0x00f2\n#define mmROM_SW_DATA_9_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_10                                                                               0x00f3\n#define mmROM_SW_DATA_10_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_11                                                                               0x00f4\n#define mmROM_SW_DATA_11_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_12                                                                               0x00f5\n#define mmROM_SW_DATA_12_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_13                                                                               0x00f6\n#define mmROM_SW_DATA_13_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_14                                                                               0x00f7\n#define mmROM_SW_DATA_14_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_15                                                                               0x00f8\n#define mmROM_SW_DATA_15_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_16                                                                               0x00f9\n#define mmROM_SW_DATA_16_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_17                                                                               0x00fa\n#define mmROM_SW_DATA_17_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_18                                                                               0x00fb\n#define mmROM_SW_DATA_18_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_19                                                                               0x00fc\n#define mmROM_SW_DATA_19_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_20                                                                               0x00fd\n#define mmROM_SW_DATA_20_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_21                                                                               0x00fe\n#define mmROM_SW_DATA_21_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_22                                                                               0x00ff\n#define mmROM_SW_DATA_22_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_23                                                                               0x0100\n#define mmROM_SW_DATA_23_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_24                                                                               0x0101\n#define mmROM_SW_DATA_24_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_25                                                                               0x0102\n#define mmROM_SW_DATA_25_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_26                                                                               0x0103\n#define mmROM_SW_DATA_26_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_27                                                                               0x0104\n#define mmROM_SW_DATA_27_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_28                                                                               0x0105\n#define mmROM_SW_DATA_28_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_29                                                                               0x0106\n#define mmROM_SW_DATA_29_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_30                                                                               0x0107\n#define mmROM_SW_DATA_30_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_31                                                                               0x0108\n#define mmROM_SW_DATA_31_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_32                                                                               0x0109\n#define mmROM_SW_DATA_32_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_33                                                                               0x010a\n#define mmROM_SW_DATA_33_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_34                                                                               0x010b\n#define mmROM_SW_DATA_34_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_35                                                                               0x010c\n#define mmROM_SW_DATA_35_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_36                                                                               0x010d\n#define mmROM_SW_DATA_36_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_37                                                                               0x010e\n#define mmROM_SW_DATA_37_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_38                                                                               0x010f\n#define mmROM_SW_DATA_38_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_39                                                                               0x0110\n#define mmROM_SW_DATA_39_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_40                                                                               0x0111\n#define mmROM_SW_DATA_40_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_41                                                                               0x0112\n#define mmROM_SW_DATA_41_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_42                                                                               0x0113\n#define mmROM_SW_DATA_42_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_43                                                                               0x0114\n#define mmROM_SW_DATA_43_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_44                                                                               0x0115\n#define mmROM_SW_DATA_44_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_45                                                                               0x0116\n#define mmROM_SW_DATA_45_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_46                                                                               0x0117\n#define mmROM_SW_DATA_46_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_47                                                                               0x0118\n#define mmROM_SW_DATA_47_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_48                                                                               0x0119\n#define mmROM_SW_DATA_48_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_49                                                                               0x011a\n#define mmROM_SW_DATA_49_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_50                                                                               0x011b\n#define mmROM_SW_DATA_50_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_51                                                                               0x011c\n#define mmROM_SW_DATA_51_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_52                                                                               0x011d\n#define mmROM_SW_DATA_52_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_53                                                                               0x011e\n#define mmROM_SW_DATA_53_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_54                                                                               0x011f\n#define mmROM_SW_DATA_54_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_55                                                                               0x0120\n#define mmROM_SW_DATA_55_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_56                                                                               0x0121\n#define mmROM_SW_DATA_56_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_57                                                                               0x0122\n#define mmROM_SW_DATA_57_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_58                                                                               0x0123\n#define mmROM_SW_DATA_58_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_59                                                                               0x0124\n#define mmROM_SW_DATA_59_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_60                                                                               0x0125\n#define mmROM_SW_DATA_60_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_61                                                                               0x0126\n#define mmROM_SW_DATA_61_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_62                                                                               0x0127\n#define mmROM_SW_DATA_62_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_63                                                                               0x0128\n#define mmROM_SW_DATA_63_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_64                                                                               0x0129\n#define mmROM_SW_DATA_64_BASE_IDX                                                                      0\n#define mmSMU_GPIOPAD_SW_INT_STAT                                                                      0x0140\n#define mmSMU_GPIOPAD_SW_INT_STAT_BASE_IDX                                                             0\n#define mmSMU_GPIOPAD_MASK                                                                             0x0141\n#define mmSMU_GPIOPAD_MASK_BASE_IDX                                                                    0\n#define mmSMU_GPIOPAD_A                                                                                0x0142\n#define mmSMU_GPIOPAD_A_BASE_IDX                                                                       0\n#define mmSMU_GPIOPAD_TXIMPSEL                                                                         0x0143\n#define mmSMU_GPIOPAD_TXIMPSEL_BASE_IDX                                                                0\n#define mmSMU_GPIOPAD_EN                                                                               0x0144\n#define mmSMU_GPIOPAD_EN_BASE_IDX                                                                      0\n#define mmSMU_GPIOPAD_Y                                                                                0x0145\n#define mmSMU_GPIOPAD_Y_BASE_IDX                                                                       0\n#define mmSMU_GPIOPAD_RXEN                                                                             0x0146\n#define mmSMU_GPIOPAD_RXEN_BASE_IDX                                                                    0\n#define mmSMU_GPIOPAD_RCVR_SEL0                                                                        0x0147\n#define mmSMU_GPIOPAD_RCVR_SEL0_BASE_IDX                                                               0\n#define mmSMU_GPIOPAD_RCVR_SEL1                                                                        0x0148\n#define mmSMU_GPIOPAD_RCVR_SEL1_BASE_IDX                                                               0\n#define mmSMU_GPIOPAD_PU_EN                                                                            0x0149\n#define mmSMU_GPIOPAD_PU_EN_BASE_IDX                                                                   0\n#define mmSMU_GPIOPAD_PD_EN                                                                            0x014a\n#define mmSMU_GPIOPAD_PD_EN_BASE_IDX                                                                   0\n#define mmSMU_GPIOPAD_PINSTRAPS                                                                        0x014b\n#define mmSMU_GPIOPAD_PINSTRAPS_BASE_IDX                                                               0\n#define mmDFT_PINSTRAPS                                                                                0x014c\n#define mmDFT_PINSTRAPS_BASE_IDX                                                                       0\n#define mmSMU_GPIOPAD_INT_STAT_EN                                                                      0x014d\n#define mmSMU_GPIOPAD_INT_STAT_EN_BASE_IDX                                                             0\n#define mmSMU_GPIOPAD_INT_STAT                                                                         0x014e\n#define mmSMU_GPIOPAD_INT_STAT_BASE_IDX                                                                0\n#define mmSMU_GPIOPAD_INT_STAT_AK                                                                      0x014f\n#define mmSMU_GPIOPAD_INT_STAT_AK_BASE_IDX                                                             0\n#define mmSMU_GPIOPAD_INT_EN                                                                           0x0150\n#define mmSMU_GPIOPAD_INT_EN_BASE_IDX                                                                  0\n#define mmSMU_GPIOPAD_INT_TYPE                                                                         0x0151\n#define mmSMU_GPIOPAD_INT_TYPE_BASE_IDX                                                                0\n#define mmSMU_GPIOPAD_INT_POLARITY                                                                     0x0152\n#define mmSMU_GPIOPAD_INT_POLARITY_BASE_IDX                                                            0\n#define mmROM_CC_BIF_PINSTRAP                                                                          0x0153\n#define mmROM_CC_BIF_PINSTRAP_BASE_IDX                                                                 0\n#define mmIO_SMUIO_PINSTRAP                                                                            0x0154\n#define mmIO_SMUIO_PINSTRAP_BASE_IDX                                                                   0\n#define mmSMUIO_PCC_CONTROL                                                                            0x0155\n#define mmSMUIO_PCC_CONTROL_BASE_IDX                                                                   0\n#define mmSMUIO_PCC_GPIO_SELECT                                                                        0x0156\n#define mmSMUIO_PCC_GPIO_SELECT_BASE_IDX                                                               0\n#define mmSMUIO_GPIO_INT0_SELECT                                                                       0x0157\n#define mmSMUIO_GPIO_INT0_SELECT_BASE_IDX                                                              0\n#define mmSMUIO_GPIO_INT1_SELECT                                                                       0x0158\n#define mmSMUIO_GPIO_INT1_SELECT_BASE_IDX                                                              0\n#define mmSMUIO_GPIO_INT2_SELECT                                                                       0x0159\n#define mmSMUIO_GPIO_INT2_SELECT_BASE_IDX                                                              0\n#define mmSMUIO_GPIO_INT3_SELECT                                                                       0x015a\n#define mmSMUIO_GPIO_INT3_SELECT_BASE_IDX                                                              0\n#define mmSMU_GPIOPAD_MP_INT0_STAT                                                                     0x015b\n#define mmSMU_GPIOPAD_MP_INT0_STAT_BASE_IDX                                                            0\n#define mmSMU_GPIOPAD_MP_INT1_STAT                                                                     0x015c\n#define mmSMU_GPIOPAD_MP_INT1_STAT_BASE_IDX                                                            0\n#define mmSMU_GPIOPAD_MP_INT2_STAT                                                                     0x015d\n#define mmSMU_GPIOPAD_MP_INT2_STAT_BASE_IDX                                                            0\n#define mmSMU_GPIOPAD_MP_INT3_STAT                                                                     0x015e\n#define mmSMU_GPIOPAD_MP_INT3_STAT_BASE_IDX                                                            0\n#define mmSMIO_INDEX                                                                                   0x015f\n#define mmSMIO_INDEX_BASE_IDX                                                                          0\n#define mmS0_VID_SMIO_CNTL                                                                             0x0160\n#define mmS0_VID_SMIO_CNTL_BASE_IDX                                                                    0\n#define mmS1_VID_SMIO_CNTL                                                                             0x0161\n#define mmS1_VID_SMIO_CNTL_BASE_IDX                                                                    0\n#define mmOPEN_DRAIN_SELECT                                                                            0x0162\n#define mmOPEN_DRAIN_SELECT_BASE_IDX                                                                   0\n#define mmSMIO_ENABLE                                                                                  0x0163\n#define mmSMIO_ENABLE_BASE_IDX                                                                         0\n#define mmSMU_GPIOPAD_S0                                                                               0x0166\n#define mmSMU_GPIOPAD_S0_BASE_IDX                                                                      0\n#define mmSMU_GPIOPAD_S1                                                                               0x0167\n#define mmSMU_GPIOPAD_S1_BASE_IDX                                                                      0\n#define mmSMU_GPIOPAD_SCL_EN                                                                           0x0168\n#define mmSMU_GPIOPAD_SCL_EN_BASE_IDX                                                                  0\n#define mmSMU_GPIOPAD_SDA_EN                                                                           0x0169\n#define mmSMU_GPIOPAD_SDA_EN_BASE_IDX                                                                  0\n#define mmSMU_GPIOPAD_SCHMEN                                                                           0x016a\n#define mmSMU_GPIOPAD_SCHMEN_BASE_IDX                                                                  0\n\n\n\n\n#define mmIP_DISCOVERY_VERSION                                                                         0x0000\n#define mmIP_DISCOVERY_VERSION_BASE_IDX                                                                1\n#define mmSOC_GAP_PWROK                                                                                0x00f8\n#define mmSOC_GAP_PWROK_BASE_IDX                                                                       1\n#define mmGFX_GAP_PWROK                                                                                0x00f9\n#define mmGFX_GAP_PWROK_BASE_IDX                                                                       1\n#define mmPWROK_REFCLK_GAP_CYCLES                                                                      0x00fa\n#define mmPWROK_REFCLK_GAP_CYCLES_BASE_IDX                                                             1\n#define mmGOLDEN_TSC_INCREMENT_UPPER                                                                   0x0100\n#define mmGOLDEN_TSC_INCREMENT_UPPER_BASE_IDX                                                          1\n#define mmGOLDEN_TSC_INCREMENT_LOWER                                                                   0x0101\n#define mmGOLDEN_TSC_INCREMENT_LOWER_BASE_IDX                                                          1\n#define mmGOLDEN_TSC_COUNT_UPPER                                                                       0x0102\n#define mmGOLDEN_TSC_COUNT_UPPER_BASE_IDX                                                              1\n#define mmGOLDEN_TSC_COUNT_LOWER                                                                       0x0103\n#define mmGOLDEN_TSC_COUNT_LOWER_BASE_IDX                                                              1\n#define mmSOC_GOLDEN_TSC_SHADOW_UPPER                                                                  0x0104\n#define mmSOC_GOLDEN_TSC_SHADOW_UPPER_BASE_IDX                                                         1\n#define mmSOC_GOLDEN_TSC_SHADOW_LOWER                                                                  0x0105\n#define mmSOC_GOLDEN_TSC_SHADOW_LOWER_BASE_IDX                                                         1\n#define mmGFX_GOLDEN_TSC_SHADOW_UPPER                                                                  0x0106\n#define mmGFX_GOLDEN_TSC_SHADOW_UPPER_BASE_IDX                                                         1\n#define mmGFX_GOLDEN_TSC_SHADOW_LOWER                                                                  0x0107\n#define mmGFX_GOLDEN_TSC_SHADOW_LOWER_BASE_IDX                                                         1\n#define mmPWR_VIRT_RESET_REQ                                                                           0x0108\n#define mmPWR_VIRT_RESET_REQ_BASE_IDX                                                                  1\n#define mmSCRATCH_REGISTER0                                                                            0x0110\n#define mmSCRATCH_REGISTER0_BASE_IDX                                                                   1\n#define mmSCRATCH_REGISTER1                                                                            0x0111\n#define mmSCRATCH_REGISTER1_BASE_IDX                                                                   1\n#define mmSCRATCH_REGISTER2                                                                            0x0112\n#define mmSCRATCH_REGISTER2_BASE_IDX                                                                   1\n#define mmSCRATCH_REGISTER3                                                                            0x0113\n#define mmSCRATCH_REGISTER3_BASE_IDX                                                                   1\n#define mmSCRATCH_REGISTER4                                                                            0x0114\n#define mmSCRATCH_REGISTER4_BASE_IDX                                                                   1\n#define mmSCRATCH_REGISTER5                                                                            0x0115\n#define mmSCRATCH_REGISTER5_BASE_IDX                                                                   1\n#define mmSCRATCH_REGISTER6                                                                            0x0116\n#define mmSCRATCH_REGISTER6_BASE_IDX                                                                   1\n#define mmSCRATCH_REGISTER7                                                                            0x0117\n#define mmSCRATCH_REGISTER7_BASE_IDX                                                                   1\n#define mmPWR_DISP_TIMER_CONTROL                                                                       0x012c\n#define mmPWR_DISP_TIMER_CONTROL_BASE_IDX                                                              1\n#define mmPWR_DISP_TIMER2_CONTROL                                                                      0x012e\n#define mmPWR_DISP_TIMER2_CONTROL_BASE_IDX                                                             1\n#define mmPWR_DISP_TIMER_GLOBAL_CONTROL                                                                0x0130\n#define mmPWR_DISP_TIMER_GLOBAL_CONTROL_BASE_IDX                                                       1\n#define mmPWR_IH_CONTROL                                                                               0x0131\n#define mmPWR_IH_CONTROL_BASE_IDX                                                                      1\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}