module edge_detector(
    input clk,
    input signal,
    output pulse
);
    always_ff @ (posedge(clk))
    begin
        
    end
    
endmodule