--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf -ucf
mojo_pinout.ucf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 556 paths analyzed, 310 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.139ns.
--------------------------------------------------------------------------------

Paths for end point input_capture/sample_q_2 (SLICE_X9Y32.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/new_sample_q (FF)
  Destination:          input_capture/sample_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.718 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/new_sample_q to input_capture/sample_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   avr_interface/ready_spi_ss_AND_3_o_inv
                                                       avr_interface/new_sample_q
    SLICE_X12Y24.A5      net (fanout=1)        1.224   avr_interface/new_sample_q
    SLICE_X12Y24.A       Tilo                  0.254   input_capture/new_sample_sample_channel[3]_AND_5_o
                                                       input_capture/new_sample_sample_channel[3]_AND_5_o1
    SLICE_X9Y32.CE       net (fanout=3)        1.654   input_capture/new_sample_sample_channel[3]_AND_5_o
    SLICE_X9Y32.CLK      Tceck                 0.408   input_capture/sample_q<3>
                                                       input_capture/sample_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (1.197ns logic, 2.878ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/sample_channel_q_0 (FF)
  Destination:          input_capture/sample_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.718 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/sample_channel_q_0 to input_capture/sample_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   avr_interface/sample_channel_q<3>
                                                       avr_interface/sample_channel_q_0
    SLICE_X12Y24.A6      net (fanout=1)        0.834   avr_interface/sample_channel_q<0>
    SLICE_X12Y24.A       Tilo                  0.254   input_capture/new_sample_sample_channel[3]_AND_5_o
                                                       input_capture/new_sample_sample_channel[3]_AND_5_o1
    SLICE_X9Y32.CE       net (fanout=3)        1.654   input_capture/new_sample_sample_channel[3]_AND_5_o
    SLICE_X9Y32.CLK      Tceck                 0.408   input_capture/sample_q<3>
                                                       input_capture/sample_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (1.092ns logic, 2.488ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/sample_channel_q_2 (FF)
  Destination:          input_capture/sample_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.718 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/sample_channel_q_2 to input_capture/sample_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.430   avr_interface/sample_channel_q<3>
                                                       avr_interface/sample_channel_q_2
    SLICE_X12Y24.A1      net (fanout=1)        0.570   avr_interface/sample_channel_q<2>
    SLICE_X12Y24.A       Tilo                  0.254   input_capture/new_sample_sample_channel[3]_AND_5_o
                                                       input_capture/new_sample_sample_channel[3]_AND_5_o1
    SLICE_X9Y32.CE       net (fanout=3)        1.654   input_capture/new_sample_sample_channel[3]_AND_5_o
    SLICE_X9Y32.CLK      Tceck                 0.408   input_capture/sample_q<3>
                                                       input_capture/sample_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.092ns logic, 2.224ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point input_capture/sample_q_1 (SLICE_X9Y32.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/new_sample_q (FF)
  Destination:          input_capture/sample_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.718 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/new_sample_q to input_capture/sample_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   avr_interface/ready_spi_ss_AND_3_o_inv
                                                       avr_interface/new_sample_q
    SLICE_X12Y24.A5      net (fanout=1)        1.224   avr_interface/new_sample_q
    SLICE_X12Y24.A       Tilo                  0.254   input_capture/new_sample_sample_channel[3]_AND_5_o
                                                       input_capture/new_sample_sample_channel[3]_AND_5_o1
    SLICE_X9Y32.CE       net (fanout=3)        1.654   input_capture/new_sample_sample_channel[3]_AND_5_o
    SLICE_X9Y32.CLK      Tceck                 0.390   input_capture/sample_q<3>
                                                       input_capture/sample_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.179ns logic, 2.878ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/sample_channel_q_0 (FF)
  Destination:          input_capture/sample_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.718 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/sample_channel_q_0 to input_capture/sample_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   avr_interface/sample_channel_q<3>
                                                       avr_interface/sample_channel_q_0
    SLICE_X12Y24.A6      net (fanout=1)        0.834   avr_interface/sample_channel_q<0>
    SLICE_X12Y24.A       Tilo                  0.254   input_capture/new_sample_sample_channel[3]_AND_5_o
                                                       input_capture/new_sample_sample_channel[3]_AND_5_o1
    SLICE_X9Y32.CE       net (fanout=3)        1.654   input_capture/new_sample_sample_channel[3]_AND_5_o
    SLICE_X9Y32.CLK      Tceck                 0.390   input_capture/sample_q<3>
                                                       input_capture/sample_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (1.074ns logic, 2.488ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/sample_channel_q_2 (FF)
  Destination:          input_capture/sample_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.718 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/sample_channel_q_2 to input_capture/sample_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.430   avr_interface/sample_channel_q<3>
                                                       avr_interface/sample_channel_q_2
    SLICE_X12Y24.A1      net (fanout=1)        0.570   avr_interface/sample_channel_q<2>
    SLICE_X12Y24.A       Tilo                  0.254   input_capture/new_sample_sample_channel[3]_AND_5_o
                                                       input_capture/new_sample_sample_channel[3]_AND_5_o1
    SLICE_X9Y32.CE       net (fanout=3)        1.654   input_capture/new_sample_sample_channel[3]_AND_5_o
    SLICE_X9Y32.CLK      Tceck                 0.390   input_capture/sample_q<3>
                                                       input_capture/sample_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (1.074ns logic, 2.224ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point input_capture/sample_q_3 (SLICE_X9Y32.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/new_sample_q (FF)
  Destination:          input_capture/sample_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.049ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.718 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/new_sample_q to input_capture/sample_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   avr_interface/ready_spi_ss_AND_3_o_inv
                                                       avr_interface/new_sample_q
    SLICE_X12Y24.A5      net (fanout=1)        1.224   avr_interface/new_sample_q
    SLICE_X12Y24.A       Tilo                  0.254   input_capture/new_sample_sample_channel[3]_AND_5_o
                                                       input_capture/new_sample_sample_channel[3]_AND_5_o1
    SLICE_X9Y32.CE       net (fanout=3)        1.654   input_capture/new_sample_sample_channel[3]_AND_5_o
    SLICE_X9Y32.CLK      Tceck                 0.382   input_capture/sample_q<3>
                                                       input_capture/sample_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (1.171ns logic, 2.878ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/sample_channel_q_0 (FF)
  Destination:          input_capture/sample_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.718 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/sample_channel_q_0 to input_capture/sample_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   avr_interface/sample_channel_q<3>
                                                       avr_interface/sample_channel_q_0
    SLICE_X12Y24.A6      net (fanout=1)        0.834   avr_interface/sample_channel_q<0>
    SLICE_X12Y24.A       Tilo                  0.254   input_capture/new_sample_sample_channel[3]_AND_5_o
                                                       input_capture/new_sample_sample_channel[3]_AND_5_o1
    SLICE_X9Y32.CE       net (fanout=3)        1.654   input_capture/new_sample_sample_channel[3]_AND_5_o
    SLICE_X9Y32.CLK      Tceck                 0.382   input_capture/sample_q<3>
                                                       input_capture/sample_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.066ns logic, 2.488ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/sample_channel_q_2 (FF)
  Destination:          input_capture/sample_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.718 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/sample_channel_q_2 to input_capture/sample_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.430   avr_interface/sample_channel_q<3>
                                                       avr_interface/sample_channel_q_2
    SLICE_X12Y24.A1      net (fanout=1)        0.570   avr_interface/sample_channel_q<2>
    SLICE_X12Y24.A       Tilo                  0.254   input_capture/new_sample_sample_channel[3]_AND_5_o
                                                       input_capture/new_sample_sample_channel[3]_AND_5_o1
    SLICE_X9Y32.CE       net (fanout=3)        1.654   input_capture/new_sample_sample_channel[3]_AND_5_o
    SLICE_X9Y32.CLK      Tceck                 0.382   input_capture/sample_q<3>
                                                       input_capture/sample_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.066ns logic, 2.224ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/data_q_7 (SLICE_X10Y18.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/spi_slave/data_q_7 (FF)
  Destination:          avr_interface/spi_slave/data_q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/spi_slave/data_q_7 to avr_interface/spi_slave/data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.DQ      Tcko                  0.200   avr_interface/spi_slave/data_q<7>
                                                       avr_interface/spi_slave/data_q_7
    SLICE_X10Y18.D6      net (fanout=2)        0.024   avr_interface/spi_slave/data_q<7>
    SLICE_X10Y18.CLK     Tah         (-Th)    -0.190   avr_interface/spi_slave/data_q<7>
                                                       avr_interface/spi_slave/data_q_7_dpot
                                                       avr_interface/spi_slave/data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/dout_q_3 (SLICE_X10Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/spi_slave/dout_q_3 (FF)
  Destination:          avr_interface/spi_slave/dout_q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/spi_slave/dout_q_3 to avr_interface/spi_slave/dout_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.DQ      Tcko                  0.200   avr_interface/spi_slave/dout_q<3>
                                                       avr_interface/spi_slave/dout_q_3
    SLICE_X10Y19.D6      net (fanout=2)        0.026   avr_interface/spi_slave/dout_q<3>
    SLICE_X10Y19.CLK     Tah         (-Th)    -0.190   avr_interface/spi_slave/dout_q<3>
                                                       avr_interface/spi_slave/dout_q_3_dpot
                                                       avr_interface/spi_slave/dout_q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/data_q_4 (SLICE_X10Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/spi_slave/data_q_4 (FF)
  Destination:          avr_interface/spi_slave/data_q_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/spi_slave/data_q_4 to avr_interface/spi_slave/data_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.AQ      Tcko                  0.200   avr_interface/spi_slave/data_q<7>
                                                       avr_interface/spi_slave/data_q_4
    SLICE_X10Y18.A6      net (fanout=3)        0.033   avr_interface/spi_slave/data_q<4>
    SLICE_X10Y18.CLK     Tah         (-Th)    -0.190   avr_interface/spi_slave/data_q<7>
                                                       avr_interface/spi_slave/data_q_4_dpot
                                                       avr_interface/spi_slave/data_q_4
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.390ns logic, 0.033ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_capture/led_pwm/ctr_q<3>/CLK
  Logical resource: input_capture/led_pwm/ctr_q_0/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_capture/led_pwm/ctr_q<3>/CLK
  Logical resource: input_capture/led_pwm/ctr_q_1/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.139|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 556 paths, 0 nets, and 274 connections

Design statistics:
   Minimum period:   4.139ns{1}   (Maximum frequency: 241.604MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 25 14:32:03 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



