r2	,	F_18
r4	,	F_9
"EPP-16"	,	L_8
frpw_read_block_int	,	F_7
mdelay	,	F_23
"%s: frpw: ASIC does not support mode 2\n"	,	L_2
"8-bit"	,	L_5
"EPP-8"	,	L_7
frpw_read_block	,	F_12
FRPW_HARD_RESET	,	F_21
"EPP-32"	,	L_9
mode	,	V_14
u32	,	V_16
FRPW_VERSION	,	V_31
frpw_write_block	,	F_13
w0	,	F_3
"%s: frpw: port 0x%x, chip %ld, mode %d, test=(%d,%d,%d)\n"	,	L_3
frpw_disconnect	,	F_19
w2	,	F_2
cont	,	V_2
w4	,	F_14
val	,	V_9
"EPP"	,	L_6
mode_string	,	V_30
frpw_write_regr	,	F_6
olddelay	,	V_19
count	,	V_11
"4-bit"	,	L_4
frpw_connect	,	F_17
scratch	,	V_23
r4l	,	F_11
delay	,	V_22
r4w	,	F_10
port	,	V_28
frpw_exit	,	F_29
frpw_init	,	F_27
cec4	,	V_8
device	,	V_29
private	,	V_27
saved_r2	,	V_18
printk	,	F_25
saved_r0	,	V_17
"ASIC"	,	L_12
frpw_test_proto	,	F_24
"%s: frpw: Xilinx does not support mode %d\n"	,	L_1
"mode %d (%s), delay %d\n"	,	L_13
frpw_read_regr	,	F_1
u16	,	V_15
frpw_test_pnp	,	F_20
frpw_log_adapter	,	F_26
a	,	V_20
b	,	V_21
cont_map	,	V_7
frpw	,	V_32
e	,	V_26
h	,	V_4
paride_unregister	,	F_30
PIA	,	T_1
j	,	V_25
regr	,	V_3
j44	,	F_5
k	,	V_12
l	,	V_5
w4l	,	F_16
verbose	,	V_24
r	,	V_6
buf	,	V_10
"%s: frpw %s, Freecom (%s) adapter at 0x%x, "	,	L_10
"Xilinx"	,	L_11
paride_register	,	F_28
ph	,	V_13
__init	,	T_2
__exit	,	T_3
pi	,	V_1
udelay	,	F_22
w4w	,	F_15
r0	,	F_8
r1	,	F_4
