<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006120A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006120</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17903253</doc-number><date>20220906</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2020-0028320</doc-number><date>20200306</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>62</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>38</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>01</class><subclass>R</subclass><main-group>31</main-group><subgroup>26</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>075</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>62</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>382</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>01</class><subclass>R</subclass><main-group>31</main-group><subgroup>2635</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0753</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">LIGHT EMITTING DIODE MODULE AND LIGHT-EMITTING DIODE MODULE INSPECTION METHOD</invention-title><us-related-documents><continuation><relation><parent-doc><document-id><country>US</country><doc-number>PCT/KR2021/002746</doc-number><date>20210305</date></document-id><parent-status>PENDING</parent-status></parent-doc><child-doc><document-id><country>US</country><doc-number>17903253</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>JUNG</last-name><first-name>Youngki</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>SHIN</last-name><first-name>Sangmin</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Donghun</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>JUNG</last-name><first-name>Chulgyu</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><role>03</role><address><city>Suwon-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A light emitting diode (LED) module includes a substrate layer including an active area and a non-active area excluding the active area, at least one wiring layer provided on the substrate layer, and a test pad connected to the at least one wiring layer and provided in the non-active area.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="72.14mm" wi="158.75mm" file="US20230006120A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="219.46mm" wi="139.45mm" file="US20230006120A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="153.75mm" wi="151.13mm" file="US20230006120A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="82.55mm" wi="83.23mm" file="US20230006120A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="116.08mm" wi="150.54mm" file="US20230006120A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="97.87mm" wi="134.20mm" file="US20230006120A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="216.75mm" wi="97.71mm" orientation="landscape" file="US20230006120A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="216.32mm" wi="102.28mm" orientation="landscape" file="US20230006120A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="217.93mm" wi="108.88mm" orientation="landscape" file="US20230006120A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="213.95mm" wi="116.33mm" orientation="landscape" file="US20230006120A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="214.38mm" wi="115.82mm" orientation="landscape" file="US20230006120A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="132.33mm" wi="100.41mm" file="US20230006120A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="132.59mm" wi="101.60mm" file="US20230006120A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="180.09mm" wi="153.84mm" orientation="landscape" file="US20230006120A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION(S)</heading><p id="p-0002" num="0001">This application is a by-pass continuation of International Application No. PCT/KR2021/002746, filed on Mar. 5, 2021, in the Korean Intellectual Property Receiving Office, which is based on and claims priority to Korean Patent Application No. 10-2020-0028320, filed on Mar. 6, 2020, in the Korean Intellectual Property Office, the disclosures of which are incorporated by reference herein in their entireties.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Field</heading><p id="p-0003" num="0002">The present disclosure relates to a light emitting diode module configured to display an image using a light emitting diode, and a light emitting diode module inspection method.</p><heading id="h-0004" level="1">2. Description of Related Art</heading><p id="p-0004" num="0003">A display apparatus converts electrical information into visual information and displays the visual information. The display apparatus may include a television and a monitor and further include a portable device such as a laptop personal computer (PC), a smart phone, or a tablet PC.</p><p id="p-0005" num="0004">The display apparatus may include a non-self-emissive display panel such as a liquid crystal display (LCD), and a self-emissive display panel that generates light corresponding to a data signal.</p><p id="p-0006" num="0005">Particularly, a light emitting diode (LED) has been actively studied for implementing the self-emissive display panel. The LED is a device for converting an electrical signal into the form of light such as infrared rays and visible light, by using the characteristics of compound semiconductors. The LED is used for home appliances, remote controls, electronic displays, and a variety of automation devices. In addition, the LED has been widely used for small hand-held electronic devices and large-size display apparatuses.</p><p id="p-0007" num="0006">A micro-light emitting diode (micro-LED or uLED) display panel is one of flat display panels and is composed of a plurality of inorganic light emitting diodes (inorganic LEDs) that is 100 micrometers or less. In comparison with the LCD panel requiring a backlight, a micro-LED panel may offer better contrast, response times, and energy efficiency. Both organic light emitting diodes (OLEDs) and micro-LEDs corresponding to inorganic light emitting devices have good energy efficiency. However, the micro-LED has higher brightness and emission efficiency, and longer lifetime than the OLED.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0008" num="0007">Provided are a light emitting diode (LED) module and an LED module inspection method capable of providing an efficient and high-quality product by detecting an error in each manufacturing operation in a manufacturing process of the LED module.</p><p id="p-0009" num="0008">Additional aspects will be set forth in part in the description which follows and, in part, will be apparent from the description, or may be learned by practice of the presented embodiments.</p><p id="p-0010" num="0009">According to an aspect of the disclosure, an LED module may include a substrate layer including an active area and a non-active area excluding the active area, at least one wiring layer provided on the substrate layer, and a test pad connected to the at least one wiring layer and provided in the non-active area.</p><p id="p-0011" num="0010">The LED module may further include an LED provided on an upper side of the substrate layer and configured to emit light toward the substrate layer, and the at least one wiring layer may be connected to the LED.</p><p id="p-0012" num="0011">The LED module may further include a plurality of upper electrodes provided on an upper side of the LED and connected to the LED.</p><p id="p-0013" num="0012">The LED module may further include an upper insulating layer provided on at least one of the plurality of upper electrodes; and a film on glass (FOG) electrode provided on an upper side of the upper insulating layer.</p><p id="p-0014" num="0013">According to an aspect of the disclosure, an LED module may include a substrate layer including a cutting surface and an active area, at least one wiring layer provided on the substrate layer, an LED provided on an upper side of the substrate layer and configured to emit light toward the substrate layer, a plurality of upper electrodes provided on an upper side of the LED and connected to the LED, and an upper insulating layer provided on at least one of the plurality of upper electrodes; and a film on glass (FOG) electrode provided on an upper side of the upper insulating layer, wherein the cutting surface is formed by cutting a predetermined boundary between the active area and a test pad.</p><p id="p-0015" num="0014">The cutting surface may be formed through grinding after cutting the test pad.</p><p id="p-0016" num="0015">The cutting surface may include a test line cutting surface to which the at least one wiring layer and the test pad are connected.</p><p id="p-0017" num="0016">The LED module may further include a protective coating structure corresponding to the cutting surface.</p><p id="p-0018" num="0017">According to an aspect of the disclosure, an LED module inspection method, where the LED module includes a plurality of layers, may include laminating at least one layer among the plurality of layers on a substrate, obtaining a test current from a test pad connected to at least one wiring layer provided on the LED module, and determining whether an error is generated in the LED module, based on the test current. The substrate may include an active area and a non-active area excluding the active area, and the test pad may be provided in an area of the substrate opposite to the active area.</p><p id="p-0019" num="0018">The determining whether an error is generated in the LED module may include identifying a capacitance of the LED module based on the test current, and determining whether an error is generated in the LED module based on the capacitance.</p><p id="p-0020" num="0019">The determining whether an error is generated in the LED module may be performed based on a test current that is obtained before mounting an LED.</p><p id="p-0021" num="0020">The LED module may further include an LED provided on an upper side of the substrate and configured to emit light toward the substrate, and the determining whether an error is generated in the LED module may be performed based on a light emission of the LED corresponding to the test current obtained after mounting the LED.</p><p id="p-0022" num="0021">The method may include cutting a predetermined boundary between the active area and the test pad, and, after cutting the predetermined boundary, grinding a cutting surface formed by cutting the predetermined boundary.</p><p id="p-0023" num="0022">The method may include, after cutting the predetermined boundary, providing a protective coating structure corresponding to the cutting surface.</p><p id="p-0024" num="0023">The method may include, before cutting the predetermined boundary, removing a test line connecting the at least one wiring layer to the test pad.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0025" num="0024">The above and other aspects, features, and advantages of certain embodiments of the present disclosure will be more apparent from the following description taken in conjunction with the accompanying drawings, in which:</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a view illustrating an exterior of a display apparatus according to an embodiment;</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a diagram illustrating a configuration of a light emitting diode (LED) module according to an embodiment;</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a diagram illustrating a sub-pixel circuit provided in a sub-pixel region of the LED module of <figref idref="DRAWINGS">FIG. <b>2</b></figref> according to an embodiment;</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref> are plan views illustrating the LED module according to an embodiment;</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIGS. <b>5</b>, <b>6</b>, <b>7</b> and <b>8</b></figref> are side views illustrating the LED module according to an embodiment;</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a view illustrating an operation of cutting a substrate of the LED module according to an embodiment;</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a view illustrating a cutting surface and a grinding operation of the cutting surface according to an embodiment;</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a view illustrating a structure of a protective coating corresponding to the cutting surface according to an embodiment; and</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a view illustrating an operation of removing a test line according to an embodiment.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0035" num="0034">In the following description, like reference numerals refer to like elements throughout the specification. Well-known functions or constructions are not described in detail since they would obscure the one or more exemplar embodiments with unnecessary detail. Terms such as &#x201c;unit&#x201d;, &#x201c;module&#x201d;, &#x201c;member&#x201d;, and &#x201c;block&#x201d; may be embodied as hardware or software. According to embodiments, a plurality of &#x201c;unit&#x201d;, &#x201c;module&#x201d;, &#x201c;member&#x201d;, and &#x201c;block&#x201d; may be implemented as a single component or a single &#x201c;unit&#x201d;, &#x201c;module&#x201d;, &#x201c;member&#x201d;, and &#x201c;block&#x201d; may include a plurality of components.</p><p id="p-0036" num="0035">It will be understood that when an element is referred to as being &#x201c;connected&#x201d; another element, it can be directly or indirectly connected to the other element, wherein the indirect connection includes &#x201c;connection via a wireless communication network&#x201d;.</p><p id="p-0037" num="0036">Also, when a part &#x201c;includes&#x201d; or &#x201c;comprises&#x201d; an element, unless there is a particular description contrary thereto, the part may further include other elements, not excluding the other elements.</p><p id="p-0038" num="0037">Throughout the description, when a member is &#x201c;on&#x201d; another member, this includes not only when the member is in contact with the other member, but also when there is another member between the two members.</p><p id="p-0039" num="0038">It will be understood that, although the terms first, second, third, etc., may be used herein to describe various elements, but is should not be limited by these terms. These terms are only used to distinguish one element from another element.</p><p id="p-0040" num="0039">As used herein, the singular forms &#x201c;a,&#x201d; &#x201c;an&#x201d; and &#x201c;the&#x201d; are intended to include the plural forms as well, unless the context clearly indicates otherwise.</p><p id="p-0041" num="0040">An identification code is used for the convenience of the description but is not intended to illustrate the order of each step. The each step may be implemented in the order different from the illustrated order unless the context clearly indicates otherwise.</p><p id="p-0042" num="0041">Reference will now be made in detail to embodiments of the disclosure, examples of which are illustrated in the accompanying drawings.</p><p id="p-0043" num="0042">A light emitting diode (LED) module and an LED module inspection method may provide an efficient and high-quality product by detecting an error in each manufacturing operation in a manufacturing process of the LED module.</p><p id="p-0044" num="0043">A display module may be applied and installed in a wearable device, a portable device, a handheld device, and electronic products or electric apparatuses that need various displays, as a single unit, and further a plurality of the display modules may be assembled in a matrix type and applied to a display apparatus such as a monitor for a personal computer, a high-resolution TV, a signage, an electronic display, and the like.</p><p id="p-0045" num="0044"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a view illustrating an exterior of a display apparatus according to an embodiment.</p><p id="p-0046" num="0045">X-axis, Y-axis, and Z-axis perpendicular to each other are indicated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. The X-axis direction represents the left-right direction, the Y-axis direction represents the up-down direction, and the Z-axis direction represents the front-rear direction.</p><p id="p-0047" num="0046">A display apparatus <b>1</b> is a device that displays information, material, data, etc. as characters, figures, graphs, images, etc. The display apparatus <b>1</b> may be implemented as a digital advertising display, an electronic display, a screen, a television, and a monitor. The display apparatus may be installed on a wall or a ceiling, or may be installed on an indoor or outdoor ground by a stand.</p><p id="p-0048" num="0047">The display apparatus <b>1</b> may include an LED module <b>110</b> provided to display an image, and a frame <b>21</b> coupled to a rear side of the LED module <b>110</b> so as to support the LED module <b>110</b>.</p><p id="p-0049" num="0048"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a diagram illustrating a configuration of an LED module according to an embodiment.</p><p id="p-0050" num="0049">Referring to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, a plurality of data lines D<b>1</b>-Dm arranged in a column direction, a plurality of scan lines S<b>1</b>-Sn arranged in a row direction, and a plurality of sub-pixel regions SP arranged adjacent to an intersection between the data line D<b>1</b>-Dm and the scan line S<b>1</b>-Sn may be provided on one surface of the LED module <b>110</b>. A sub-pixel circuit may be provided in each sub-pixel region SP. At least three sub-pixel regions SP adjacent to each other among the plurality of sub-pixel regions SP may form a pixel region P.</p><p id="p-0051" num="0050">The data lines D<b>1</b>-Dm may transmit a data signal representing an image signal to sub-pixel circuits in the sub-pixel regions SP, and the scan lines S<b>1</b>-Sn may transmit a scan signal to sub-pixel circuits in the sub-pixel regions SP.</p><p id="p-0052" num="0051">By a scan driver <b>130</b>, the scan signal may be sequentially applied to each of the plurality of scan lines S<b>1</b>-Sn, and by a data driver <b>140</b>, a data voltage corresponding to the image signal may be applied to the plurality of data lines D<b>1</b>-Dm.</p><p id="p-0053" num="0052">According to one embodiment of the present disclosure, the scan driver <b>130</b> and the data driver <b>140</b> may be mounted on an upper side of a substrate <b>111</b> of the LED module. Accordingly, a bezel (a width in a lateral direction surrounding the pixel region) of the LED module <b>110</b> may be minimized or omitted and thus an entire front surface of the LED module <b>110</b> may operate as the pixel region.</p><p id="p-0054" num="0053"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a diagram illustrating a sub-pixel circuit provided in a sub-pixel region of the LED module of <figref idref="DRAWINGS">FIG. <b>2</b></figref> according to an embodiment.</p><p id="p-0055" num="0054"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is an equivalent circuit diagram illustrating the sub-pixel circuit of the sub-pixel region SP of <figref idref="DRAWINGS">FIG. <b>2</b></figref>. Particularly, <figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates the sub-pixel circuit driven by a first scan line S<b>1</b> and a first data line D<b>1</b>.</p><p id="p-0056" num="0055">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the sub-pixel circuit may include an LED, two transistors M<b>1</b> and M<b>2</b>, and a capacitor Cst. The plurality of transistors M<b>1</b> and M<b>2</b> may be provided as PMOS transistors. However, such a circuit configuration is merely an example of the sub-pixel circuit. Therefore, the sub-pixel circuit is not limited to the circuit configuration of <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0057" num="0056">As for a switching transistor M<b>2</b>, a gate electrode may be connected to the scan line Sn. A source electrode may be connected to the data line Dm. A drain electrode may be connected to one end of the capacitor Cst and a gate electrode of a driver transistor M<b>1</b>. The other end of the capacitor Cst may be connected to a power voltage VDD. As for the driver transistor M<b>1</b>, a source electrode may be connected to the power voltage VDD. A drain electrode may be connected to an anode <b>310</b> of the LED, a cathode <b>320</b> of the LED may be connected to a reference voltage VSS and thus the LED may emit light based on a current applied from the driver transistor M<b>1</b>.</p><p id="p-0058" num="0057">The reference voltage VSS connected to the cathode <b>320</b> of the LED may be less than the power voltage VDD and thus a ground voltage may be used as the reference voltage VSS.</p><p id="p-0059" num="0058">An operation of the sub-pixel circuit is as follows. First, when the scan signal is applied to the scan line Sn and the switching transistor M<b>2</b> is turned on, the data voltage may be transmitted to one end of the capacitor Cst and the gate electrode of the driver transistor M<b>1</b>. As a result, a gate-source voltage VGS of the driver transistor M<b>1</b> may be maintained for a predetermined period of time, by the capacitor Cst. In addition, the driver transistor M<b>1</b> may allow the LED to emit light by applying a current ILED corresponding to the gate-source voltage VGS of the driver transistor M<b>1</b> to the anode <b>310</b> of the LED.</p><p id="p-0060" num="0059">In response to a high data voltage VDATA being transmitted to the gate electrode of the driver transistor M<b>1</b>, the gate-source voltage VGS of the driver transistor M<b>1</b> may be reduced. Accordingly, a small amount of current ILED may be applied to the anode <b>310</b> of the LED and thus the LED may emit less light. Therefore, the LED may display a low gradation. On the other hand, in response to a low data voltage VDATA being transmitted, the gate-source voltage VGS of the driver transistor M<b>1</b> may be increased. Accordingly, a large amount of current ILED may be applied to the anode <b>310</b> of the LED and thus the LED may emit more light. Therefore, the LED may display a high gradation. Thus, a level of data voltage VDATA applied to each sub-pixel circuits may be determined based on an image to be displayed.</p><p id="p-0061" num="0060">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, a wiring layer of the LED module according to one embodiment may be connected to P<b>3</b> to determine whether an error is generated in the LED module.</p><p id="p-0062" num="0061">Particularly, at least one wiring layer provided in the LED module may be connected to P<b>3</b> in which the wiring and the diode are connected.</p><p id="p-0063" num="0062">The wiring layer may be connected to a test pad provided on the substrate to be described later.</p><p id="p-0064" num="0063">The test pad may correspond to pad provided in a remaining part of an active module of the LED module, and may obtain a current for detecting whether an error is generated in the LED module.</p><p id="p-0065" num="0064">Particularly, while layers are laminated in the manufacturing process of the LED, a user may supply power to the LED module through the VDD.</p><p id="p-0066" num="0065">The user may obtain a current of the test pad connected through P<b>3</b> and the wiring layer.</p><p id="p-0067" num="0066">The user may determine the error of the LED module based on the current flowing through the test pad. Details related to this will be described later.</p><p id="p-0068" num="0067"><figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref> are plan views illustrating the LED module according to an embodiment.</p><p id="p-0069" num="0068">Particularly, <figref idref="DRAWINGS">FIG. <b>4</b>A</figref> is a perspective view of the LED module, and <figref idref="DRAWINGS">FIG. <b>4</b>B</figref> is a plan view of the LED module.</p><p id="p-0070" num="0069">Referring to <figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref>, the LED module may include a substrate layer S<b>4</b><i>a</i>. The LED module may be provided by laminating a plurality of layers of an active area AA provided on the substrate.</p><p id="p-0071" num="0070">In the LED module, a portion, in which an LED is mounted and the LED emits light, may be defined as an active area AA.</p><p id="p-0072" num="0071">The AA may represent an area including a wiring layer needed for driving a diode device, in addition to the diode device.</p><p id="p-0073" num="0072">Further, the substrate S<b>4</b><i>a </i>may include a non-active area NAA that is a region other than active area AA.</p><p id="p-0074" num="0073">The non-active area NAA may represent an area excluding the active area provided in the LED.</p><p id="p-0075" num="0074">Test pads TP<b>4</b><i>a </i>and TP<b>4</b><i>b </i>according to one embodiment may be provided in the non-active area NAA of the LED module.</p><p id="p-0076" num="0075">Particularly, the LED may include a wiring that is a data line, a power line, and a line for a control signal.</p><p id="p-0077" num="0076">In the LED module, the test pad and test lines TL<b>4</b><i>a </i>and TL<b>4</b><i>b </i>may be provided outside the active area. The test line may be connected to a signal wiring layer of the LED.</p><p id="p-0078" num="0077">A coating for protecting the line may be provided during a following process of the manufacture of the LED module.</p><p id="p-0079" num="0078">A shape of the LED module shown in <figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref> is only one embodiment of the present disclosure, and the shape of the LED module is not limited thereto.</p><p id="p-0080" num="0079"><figref idref="DRAWINGS">FIGS. <b>5</b>, <b>6</b>, <b>7</b> and <b>8</b></figref> are side views illustrating the LED module according to an embodiment.</p><p id="p-0081" num="0080"><figref idref="DRAWINGS">FIGS. <b>5</b> to <b>8</b></figref> are views illustrating cross-sections L<b>1</b> and L<b>2</b> of <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>.</p><p id="p-0082" num="0081">As shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the substrate <b>111</b> is prepared, and a light absorption layer <b>112</b> is provided on the substrate <b>111</b>.</p><p id="p-0083" num="0082">The substrate <b>111</b> may include various materials. For example, the substrate <b>111</b> may be formed of a transparent glass material containing SiO2 as a main component, but the substrate <b>111</b> is not limited thereto. Therefore, the substrate <b>111</b> may be formed of transparent plastic material and thus the substrate <b>111</b> may have flexibility. The plastic material may be an organic material selected from a group consisting of polyethersulphone (PES), polyacrylate (PAR), polyetherimide (PEI), polyethyelenenaphthalate (PEN), polyethylene terephthalate (PET), polyphenylene sulfide (PPS), polyallylate, polyimide, polycarbonate (PC), cellulose triacetate (TAC), and cellulose acetate propionate (CAP).</p><p id="p-0084" num="0083">According to one embodiment of the present disclosure, the LED module <b>110</b> is a bottom emission type, and the substrate <b>111</b> may be formed of a transparent material.</p><p id="p-0085" num="0084">The substrate <b>111</b> may include an emission region L<b>1</b> in which an LED <b>380</b> is arranged to emit light, and a non-emission region L<b>2</b> in which circuit elements such as a thin film transistor (TFT) <b>200</b> are arranged and light is not emitted. A light absorption layer provided to absorb external light to improve visibility may be provided on the non-emission region L<b>2</b> of the substrate <b>111</b>.</p><p id="p-0086" num="0085">The above-described LED may be provided as an inorganic LED.</p><p id="p-0087" num="0086">Particularly, the LED <b>380</b> may be an LED of 10-100 &#x3bc;m size, and the LED <b>380</b> may be formed in such a way that a thin film growth method is performed with inorganic materials such as Al, Ga, N, P, As and In, on a sapphire substrate or a silicon substrate and then the sapphire substrate or the silicon substrate is cut out and separated.</p><p id="p-0088" num="0087">The light absorption layer may include a black inorganic material, a black organic material, or a black metal that absorb light well.</p><p id="p-0089" num="0088">For example, a light absorbing material may include carbon black, polyene-based pigment, azo-based pigment, azomethine-based pigment, diimmonium-based pigment, phthalocyanine-based pigment, quinone-based pigment, indigo-based pigment, thioindigo-based pigment, dioxadin-based pigment, quinacridone-based pigment, isoindolinone-based pigment, metal oxides, metal complexes, and other materials such as aromatic hydrocarbons.</p><p id="p-0090" num="0089">As show in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, a buffer layer <b>113</b> may be provided on the substrate <b>111</b>. The buffer layer <b>113</b> may provide a flat surface on the upper side of the substrate <b>111</b>, and may prevent foreign matter or moisture from penetrating through the substrate <b>111</b>. For example, the buffer layer <b>113</b> may be formed of an inorganic material such as silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, aluminum nitride, titanium oxide or titanium nitride, or an organic material such as polyimide, polyester, or acryl, or may be formed with a laminated body in which a plurality of materials among the exemplified materials is laminated.</p><p id="p-0091" num="0090">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the LED module according to one embodiment may include a signal wiring layer.</p><p id="p-0092" num="0091">The signal wiring layer is a TFT substrate, and a thin film transistor and various wirings for driving an LED device <b>300</b> may be provided in the pixel region P of the upper surface.</p><p id="p-0093" num="0092">The TFT forming the TFT substrate is not limited to a specific structure or type. That is, the TFTs cited in the present disclosure include oxide TFTs and Si TFTs (poly silicon, a-silicon) other than Low-temperature polycrystalline silicon (LTPS) TFT. Alternatively, it is possible to apply P type (or N-type) MOSFET formed in a Si wafer CMOS process.</p><p id="p-0094" num="0093">In response to the TFT being turned on, a driving signal input from the outside through the wiring may be applied to the LED device <b>300</b> and thus the LED device <b>300</b> may emit light, thereby realizing an image.</p><p id="p-0095" num="0094">The signal wiring layer, to which a gate electrode <b>220</b>, a data electrode <b>250</b> and the LED are connected may be provided on a first insulating layer <b>117</b> and a second insulating layer <b>118</b>. Test pads TP<b>5</b>, TP<b>6</b>, TP<b>7</b>, and TP<b>8</b> may be connected to the above-described signal wiring layer through test lines TL<b>5</b>, TL<b>6</b>, TL<b>7</b>, and TL<b>8</b>.</p><p id="p-0096" num="0095">The test line may be provided in a structure including a line protective coating as well as the line itself.</p><p id="p-0097" num="0096">Based on the test pad TP<b>5</b> being provided as described above, the user can detect an error of the LED.</p><p id="p-0098" num="0097">The user may determine a capacitance of the LED module based on a test current obtained through the test pad by using a tester before the diode is mounted on the diode module.</p><p id="p-0099" num="0098">Further, the user may determine whether an error is generated in the LED module based on the obtained capacitance.</p><p id="p-0100" num="0099">Particularly, in response to the capacitance of the diode module, in which only the substrate layer is provided, exceeding a predetermined range, it may be determined that an error is generated in the substrate of the diode module.</p><p id="p-0101" num="0100">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the TFT <b>200</b> and the LED <b>380</b> may be provided on the buffer layer <b>113</b>.</p><p id="p-0102" num="0101">The transistor <b>200</b> may include a semiconductor active layer <b>210</b>, a gate electrode <b>220</b>, a source electrode <b>230</b><i>a</i>, and a drain electrode <b>230</b><i>b</i>. The semiconductor active layer <b>210</b> may include a semiconductor material, and may include a source region, a drain region, and a channel region between the source and drain regions. The gate electrode <b>220</b> may be provided on the active layer <b>210</b> to correspond to the channel region. The source electrode <b>230</b><i>a </i>and the drain electrode <b>230</b><i>b </i>may be electrically connected to the source region and the drain region of the active layer <b>210</b>, respectively.</p><p id="p-0103" num="0102">A gate insulating layer <b>114</b> may be arranged between the active layer <b>210</b> and the gate electrode <b>220</b>. The gate insulating layer <b>114</b> may be formed of an inorganic insulating material.</p><p id="p-0104" num="0103">An interlayer insulating layer <b>115</b> may be arranged between the gate electrode <b>220</b> and the source electrode <b>230</b><i>a </i>and between the gate electrode <b>220</b> and the drain electrode <b>230</b><i>b</i>. The interlayer insulating layer <b>115</b> may be formed of an organic insulating material or an inorganic insulating material, and may be provided by alternating the organic insulating material and the inorganic insulating material. The first insulating layer <b>117</b> as a planarization layer may be arranged on the source electrode <b>230</b><i>a </i>and the drain electrode <b>230</b><i>b</i>. The first insulating layer <b>117</b> may be formed of an organic insulating material or an inorganic insulating material, and may be provided by alternating the organic insulating material and the inorganic insulating material.</p><p id="p-0105" num="0104">According to one embodiment of the present disclosure, the TFT <b>200</b> is implemented in a top gate type in which the gate electrode <b>220</b> is arranged on top of the semiconductor active layer <b>210</b>, but is not limited thereto. Therefore, the gate electrode <b>220</b> may be arranged below the semiconductor active layer <b>210</b>.</p><p id="p-0106" num="0105">As shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the LED <b>380</b> may be arranged on the first insulating layer <b>117</b>. According to one embodiment of the present disclosure, the LED <b>380</b> may be a micro-LED. Micro may refer to a size of 1 to 100 &#x3bc;m, but the present disclosure is not limited thereto. Therefore, the LED <b>380</b> may employ an LED that is greater or less than the size of 1 to 100 &#x3bc;m.</p><p id="p-0107" num="0106">The LED <b>380</b> may be individually or multiply picked up from a wafer by a transfer mechanism and transferred to the substrate <b>111</b>. The micro-LED is formed of an inorganic material, and thus the micro-LED may provide a faster reaction rate, low power consumption and high luminance in comparison with an organic LED (OLED) using an organic material. In addition, because the OLED is vulnerable to exposure to moisture and oxygen, the OLED requires an encapsulation process and has poor durability. However, the micro-LED does not require an encapsulation process and has excellent durability.</p><p id="p-0108" num="0107">The LED <b>380</b> may emit light of a predetermined wavelength within a wavelength range from ultraviolet (UV) light to visible light. For example, the LED <b>380</b> may be a red, green, blue, white LED or UV LED. That is, a red LED, a green LED, and a blue LED are respectively arranged in the adjacent sub-pixel regions SP, and the three adjacent sub-pixel regions SP may form one pixel region P. One color may be determined by mixing red light, green light, and blue light generated in one pixel region P.</p><p id="p-0109" num="0108">The LED <b>380</b> may include a p-n diode, the anode <b>310</b> and the cathode <b>320</b>. The anode <b>310</b> and/or the cathode <b>320</b> may be formed of a variety of conductive materials, including metals, conductive oxides and conductive polymers. The anode <b>310</b> may be electrically connected to a signal electrode <b>510</b>, and the cathode <b>320</b> may be electrically connected to a common electrode <b>530</b>. The p-n diode may include a p-doped portion in the anode <b>310</b> side, one or more quantum well and a n-doped portion in the cathode <b>320</b> side. Alternatively, a doped portion in the cathode <b>320</b> side may correspond to the p-doped portion, and a doped portion in the anode <b>310</b> side may correspond to the n-doped portion.</p><p id="p-0110" num="0109">The anode <b>310</b> and the cathode <b>320</b> may be located on an upper surface of the LED <b>380</b>. Conversely, a light emitting surface of the LED <b>380</b> may be located on a lower surface of the LED <b>380</b>. Accordingly, the light emitting surface <b>380</b> of the LED <b>380</b> may be in contact with the first insulating layer <b>117</b>, and the LED <b>380</b> may emit light toward the substrate <b>111</b>.</p><p id="p-0111" num="0110">The gate electrode <b>220</b> and the data electrode <b>250</b> may be provided on the first insulating layer <b>117</b>. A wiring structure in which the gate electrode <b>220</b>, the data electrode <b>250</b> and the LED are connected may be provided on the first insulating layer <b>117</b> and the second insulating layer <b>118</b>.</p><p id="p-0112" num="0111">That is, according to one embodiment of the present disclosure, the LED <b>380</b> may be a bottom emission type. Because the LED <b>380</b> is a bottom emission type, the pixel circuit element such as the TFT <b>200</b> and the LED <b>380</b> are arranged so as not to overlap each other in the up-down direction. The LED <b>380</b> may be fixed on the first insulating layer <b>117</b> by an adhesive coating.</p><p id="p-0113" num="0112">As shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the second insulating layer <b>118</b> may be provided on the first insulating layer <b>117</b> to surround the LED <b>380</b>. The second insulating layer <b>118</b> may include an organic insulating material. For example, the second insulating layer <b>118</b> may be formed of acrylic, polymethyl methacrylate (PMMA), benzocyclobutene (BCB), polyimide, acrylate, epoxy, polyester, or the like, but is not limited thereto.</p><p id="p-0114" num="0113">Upper electrodes <b>220</b><i>s</i>, <b>250</b><i>s</i>, <b>240</b><i>s</i>, and Vss may connect various driver ICs <b>900</b> configured to drive the LED module <b>110</b> to the pixel circuit.</p><p id="p-0115" num="0114">For example, the upper electrodes <b>220</b><i>s</i>, <b>250</b><i>s</i>, <b>240</b><i>s</i>, and Vss may be provided in connection with a power voltage electrode <b>240</b>, the data electrode <b>250</b>, the gate electrode <b>220</b>, and the reference voltage VSS.</p><p id="p-0116" num="0115">The upper electrodes <b>220</b><i>s</i>, <b>250</b><i>s</i>, <b>240</b><i>s</i>, and Vss may include the signal electrode <b>510</b> provided to connect the drain electrode <b>230</b><i>b </i>of the TFT <b>200</b> to the anode <b>310</b> of the LED <b>380</b> so as to apply a data signal to the LED <b>380</b>, and the common ground electrode <b>530</b> provided to connect the cathode <b>320</b> of the LED <b>380</b> to the reference voltage VSS: <b>554</b> to provide a ground to the LED <b>380</b>.</p><p id="p-0117" num="0116">Because the LED <b>380</b> is a bottom emission type, the first insulating layer <b>117</b>, the interlayer insulating layer <b>115</b>, the gate insulating layer <b>114</b>, and the buffer layer <b>113</b> may all be formed of a transparent material.</p><p id="p-0118" num="0117"><figref idref="DRAWINGS">FIG. <b>6</b></figref> illustrates that the LED is transferred and then the second insulating layer is provided, but the form, in which the second insulating layer is provided and then the LED is transferred, may be allowed. In preparing the second insulator and the LED on the substrate, the sequence may vary, and the wiring shape may also vary according to the sequence.</p><p id="p-0119" num="0118">The user may determine whether an error is generated in the LED module based on the light emission of the LED corresponding to the test current obtained from the test pad TP<b>6</b> after the LED is mounted.</p><p id="p-0120" num="0119">Particularly, in response to a current being applied to the LED module, each LED <b>380</b> may operate. On the other hand, in response to a defect occurring in the LED module, the LED <b>380</b> may not emit light.</p><p id="p-0121" num="0120">The user may determine that an error is generated in the LED module.</p><p id="p-0122" num="0121">In this case, after the LED is transferred and the signal wiring layer is prepared, lighting evaluation may be performed through a tester.</p><p id="p-0123" num="0122">Thereafter, the repair of the defective pixel of the LED may be performed.</p><p id="p-0124" num="0123">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the above-described upper electrode may be provided on an upper insulating layer <b>119</b>, and the upper insulating layer <b>119</b> may further include fan-out lines <b>220</b>F, <b>250</b>F, <b>240</b>F, and Vss-F connected to the upper electrode.</p><p id="p-0125" num="0124">The upper insulating layer <b>119</b> may be provided to protect the LED while providing the wiring structure connected to the diode and the fan-out lines <b>220</b>F, <b>250</b>F, <b>240</b>F, Vss-F in different layer structures.</p><p id="p-0126" num="0125">In addition, via holes corresponding to the upper electrode <b>220</b><i>s</i>, <b>250</b><i>s</i>, <b>240</b><i>s</i>, and Vss may be provided in the upper insulating layer <b>119</b> to provide the fan-out lines <b>220</b>F, <b>250</b>F, <b>240</b>F, and Vss-F.</p><p id="p-0127" num="0126">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, a third insulating layer <b>120</b> may be provided on the upper insulating layer <b>119</b> to be connected to a film on glass (FOG) electrode <b>800</b> through the fan-out line and a capping metal <b>400</b>. According to one embodiment, the capping metal <b>400</b> may be formed of Indium Tin Oxide (ITO).</p><p id="p-0128" num="0127">The capping metal <b>400</b> may be connected to the FOG electrode <b>800</b> through an anisotropic conductive film (ACF) bonding <b>600</b>.</p><p id="p-0129" num="0128">Various driver integrated circuit (IC) chip, such as a power line, a data IC, a gate IC, a touch sensing IC, a wireless controller, and a communication IC, configured to drive the LED module <b>110</b> may be connected to the FOG electrode <b>800</b>.</p><p id="p-0130" num="0129">The FOG electrode <b>800</b> may be electrically connected to the fan-out lines <b>220</b>F, <b>250</b>F, <b>240</b>F, and VssF through the ACF bonding <b>600</b>.</p><p id="p-0131" num="0130">By the above structure, the driver IC <b>900</b> may be arranged on the rear side of the light emitting surface of the substrate <b>111</b>.</p><p id="p-0132" num="0131">Further, at least one light absorbing layer (black matrix) may be provided in the layers described with reference to <figref idref="DRAWINGS">FIGS. <b>5</b> to <b>8</b></figref>, so as to improve the uniformity of screen output and color separation through pixel-to-pixel separation.</p><p id="p-0133" num="0132">Based on the test current obtained through the test pads TL<b>7</b> and TL<b>8</b> prepared as described above, the user may detect the error of the LED.</p><p id="p-0134" num="0133">The embodiment described with reference to <figref idref="DRAWINGS">FIGS. <b>5</b> to <b>8</b></figref> is merely an example of the embodiments of the present disclosure. Therefore, the form in which the LED module is implemented may be the flip chip type and the vertical chip type, but the form of the LED is not limited thereto.</p><p id="p-0135" num="0134">Further, the embodiment described with reference to <figref idref="DRAWINGS">FIGS. <b>5</b> to <b>8</b></figref> is merely an example of the embodiments of the present disclosure, and the flip chip type, in which a pair of electrodes are formed in the same direction and a light emission direction is opposite to the direction in which the electrodes are formed, is described as an example of the LED module. However, the vertical chip type, in which a pair of electrodes are formed in opposite directions to each other, may be employed as the LED module, but the type of the LED module is not limited thereto.</p><p id="p-0136" num="0135"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a view illustrating an operation of cutting a substrate of the LED module according to an embodiment.</p><p id="p-0137" num="0136">Referring again to <figref idref="DRAWINGS">FIGS. <b>5</b> to <b>8</b></figref>, the user can produce the LED module by the above-described method, and in response to the completion of the production of the LED module, the user can cut a substrate S<b>9</b> including the above-described test pad TP<b>9</b>.</p><p id="p-0138" num="0137">Particularly, in cutting the substrate S<b>9</b>, an unnecessary part of the product may be cut by wheel cutting or laser cutting.</p><p id="p-0139" num="0138">In order to avoid cut damage, the substrate S<b>9</b> may be cut slightly larger than the product size.</p><p id="p-0140" num="0139">Based on the above-described operation, the substrate may include a cutting surface F<b>9</b>, and the cutting surface F<b>9</b> may be provided by cutting a predetermined boundary between the active area and a test pad provided in the area of the substrate.</p><p id="p-0141" num="0140"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a view illustrating a cutting surface and a grinding operation of the cutting surface according to an embodiment.</p><p id="p-0142" num="0141">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the above-described cutting surface may be provided by grinding the test pad after cutting.</p><p id="p-0143" num="0142">The grinding may be provided to include a cutting surface of the test line TL<b>10</b> to which at least one signal wiring layer and the test pad are connected.</p><p id="p-0144" num="0143">The test line may be provided as the test line itself TL<b>10</b> and a line protective coating TL<b>10</b>-<b>1</b> protecting the test line.</p><p id="p-0145" num="0144">Particularly, the test pad may be connected to the signal wiring layer of the LED module.</p><p id="p-0146" num="0145">Accordingly, in response to cutting between the active area and the non-active area, a cutting surface of the test line connecting the test pad and the signal wiring layer may be included therebetween.</p><p id="p-0147" num="0146">The cutting surface may be ground in the manufacture of the LED module.</p><p id="p-0148" num="0147">Particularly, it is possible to precisely control the size of the active area of the LED module through the grinding.</p><p id="p-0149" num="0148">Further, the production may be completed through chamfering of the LED module through the grinding.</p><p id="p-0150" num="0149">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the test line and the line protective coating TL<b>10</b> and TL<b>10</b>-<b>1</b> are exposed on one surface of the substrate C<b>10</b>, and chamfering is performed on the rear surface of the substrate.</p><p id="p-0151" num="0150">The chamfering is not performed on an area A<b>10</b> between the test line and the rear surface.</p><p id="p-0152" num="0151">The boundary between the active area and the non-active area including the test pad described in <figref idref="DRAWINGS">FIG. <b>10</b></figref> is only an exemplary embodiment of the present disclosure, and the shape of the cutting surface is not limited thereto.</p><p id="p-0153" num="0152"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a view illustrating a structure of a protective coating corresponding to the cutting surface according to an embodiment.</p><p id="p-0154" num="0153">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, a protective coating structure may be provided to correspond to the cutting surface formed by cutting the predetermined boundary.</p><p id="p-0155" num="0154"><figref idref="DRAWINGS">FIG. <b>11</b></figref> illustrates a state in which test line is not removed before cutting. In this case, because the test line TL<b>11</b> is not removed, the cutting surface of the line may be exposed on the cutting surface.</p><p id="p-0156" num="0155">The protective coating structure P<b>11</b> may be provided to correspond to the cutting surface in the manufacturing process of the LED.</p><p id="p-0157" num="0156">The protective coating structure P<b>11</b> may protect the test line.</p><p id="p-0158" num="0157">The protective coating structure P<b>11</b> may be processed to minimize a step difference from the surface of the glass substrate.</p><p id="p-0159" num="0158">In addition, for the visibility, the protective coating structure may be formed of a material having a refractive index similar to that of the substrate.</p><p id="p-0160" num="0159">In the present disclosure, the substrate <b>111</b> of the LED module may include glass.</p><p id="p-0161" num="0160">Accordingly, as for preparing the protective coating structure P<b>11</b> corresponding to the cutting surface, the user may provide a protective coating structure having a refractive index similar to that of glass included in the substrate.</p><p id="p-0162" num="0161">However, as will be described later, in the state in which the test line is removed before cutting, the line is not exposed and thus the protective coating structure is not required even when the active area and the non-active area are cut. Details related to this will be described in detail below.</p><p id="p-0163" num="0162"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a view illustrating an operation of removing a test line according to an embodiment.</p><p id="p-0164" num="0163">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, a user may cut the non-active area NAA including the test line TL<b>12</b> after the layer structure of the LED module is completed.</p><p id="p-0165" num="0164">The user may remove the test line and a test line protective coating TC<b>12</b> before cutting the non-active area in the manufacturing process of the LED module.</p><p id="p-0166" num="0165">A predetermined boundary D<b>12</b> may be identified between the active area AA and the test pad.</p><p id="p-0167" num="0166">Particularly, a masking pattern may be provided in the removal of the line.</p><p id="p-0168" num="0167">The user may remove the test line protective coating TC<b>12</b> and the test line TL<b>12</b> by using the masking pattern.</p><p id="p-0169" num="0168">A shape of the predetermined boundary D<b>12</b> may vary as long as the predetermined boundary D<b>12</b> is provided between the active area AA and the test pad TP<b>12</b>.</p><p id="p-0170" num="0169">In the state in which the test line TL<b>12</b> is removed before cutting the substrate based on the above-described operation, the test line may be not exposed on the cutting surface of the substrate, and thus a separate protective coating structure may not be provided in the manufacturing process of the LED.</p><p id="p-0171" num="0170">The operation of grinding of the cutting surface without removing the test line and the operation of cutting the substrate after removing the test line described in <figref idref="DRAWINGS">FIGS. <b>10</b> to <b>12</b></figref> are only one embodiment of the present disclosure, and the operation is not limited thereto.</p><p id="p-0172" num="0171">While the present disclosure has been particularly described with reference to exemplary embodiments, it should be understood by those of skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the present disclosure.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A light emitting diode (LED) module comprising:<claim-text>a substrate layer comprising an active area and a non-active area excluding the active area;</claim-text><claim-text>at least one wiring layer provided on the substrate layer; and</claim-text><claim-text>a test pad connected to the at least one wiring layer and provided in the non-active area.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The LED module of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising an LED provided on an upper side of the substrate layer and configured to emit light toward the substrate layer,<claim-text>wherein the at least one wiring layer is connected to the LED.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The LED module of <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising a plurality of upper electrodes provided on an upper side of the LED and connected to the LED.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The LED module of <claim-ref idref="CLM-00003">claim 3</claim-ref>, further comprising:<claim-text>an upper insulating layer provided on at least one of the plurality of upper electrodes; and</claim-text><claim-text>a film on glass (FOG) electrode provided on an upper side of the upper insulating layer.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. A light emitting diode (LED) module comprising:<claim-text>a substrate layer comprising a cutting surface and an active area;</claim-text><claim-text>at least one wiring layer provided on the substrate layer;</claim-text><claim-text>an LED provided on an upper side of the substrate layer and configured to emit light toward the substrate layer;</claim-text><claim-text>a plurality of upper electrodes provided on an upper side of the LED and connected to the LED;</claim-text><claim-text>an upper insulating layer provided on at least one of the plurality of upper electrodes; and</claim-text><claim-text>a film on glass (FOG) electrode provided on an upper side of the upper insulating layer,</claim-text><claim-text>wherein the cutting surface is formed by cutting a predetermined boundary between the active area and a test pad.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The LED module of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the cutting surface is formed through grinding after cutting the test pad.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The LED module of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the cutting surface comprises a test line cutting surface to which the at least one wiring layer and the test pad are connected.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The LED module of <claim-ref idref="CLM-00005">claim 5</claim-ref>, further comprising a protective coating structure corresponding to the cutting surface.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. A light emitting diode (LED) module inspection method, the LED module comprising a plurality of layers, the LED module inspection method comprising:<claim-text>laminating at least one layer among the plurality of layers on a substrate;</claim-text><claim-text>obtaining a test current from a test pad connected to at least one wiring layer provided on the LED module; and</claim-text><claim-text>determining whether an error is generated in the LED module, based on the test current,</claim-text><claim-text>wherein the substrate comprises an active area and a non-active area excluding the active area, and</claim-text><claim-text>wherein the test pad is provided in an area of the substrate opposite to the active area.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The LED module inspection method of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the determining whether the error is generated in the LED module comprises:<claim-text>identifying a capacitance of the LED module based on the test current; and</claim-text><claim-text>determining whether the error is generated in the LED module based on the capacitance.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The LED module inspection method of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the determining whether the error is generated in the LED module is performed before mounting an LED.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The LED module inspection method of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the LED module further comprises an LED provided on an upper side of the substrate and configured to emit light toward the substrate, and<claim-text>wherein the determining whether the error is generated in the LED module is performed based on a light emission of the LED corresponding to the test current obtained after mounting the LED.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The LED module inspection method of <claim-ref idref="CLM-00009">claim 9</claim-ref>, further comprising:<claim-text>cutting a predetermined boundary between the active area and the test pad; and</claim-text><claim-text>after cutting the predetermined boundary, grinding a cutting surface formed by cutting the predetermined boundary.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The LED module inspection method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, further comprising after cutting the predetermined boundary, providing a protective coating structure corresponding to the cutting surface.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The LED module inspection method of <claim-ref idref="CLM-00014">claim 14</claim-ref>, further comprising before cutting the predetermined boundary, removing a test line connecting the at least one wiring layer to the test pad.</claim-text></claim></claims></us-patent-application>