// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FPGA_Acc_weight_load_reorg (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_DATA_BUS1_AWVALID,
        m_axi_DATA_BUS1_AWREADY,
        m_axi_DATA_BUS1_AWADDR,
        m_axi_DATA_BUS1_AWID,
        m_axi_DATA_BUS1_AWLEN,
        m_axi_DATA_BUS1_AWSIZE,
        m_axi_DATA_BUS1_AWBURST,
        m_axi_DATA_BUS1_AWLOCK,
        m_axi_DATA_BUS1_AWCACHE,
        m_axi_DATA_BUS1_AWPROT,
        m_axi_DATA_BUS1_AWQOS,
        m_axi_DATA_BUS1_AWREGION,
        m_axi_DATA_BUS1_AWUSER,
        m_axi_DATA_BUS1_WVALID,
        m_axi_DATA_BUS1_WREADY,
        m_axi_DATA_BUS1_WDATA,
        m_axi_DATA_BUS1_WSTRB,
        m_axi_DATA_BUS1_WLAST,
        m_axi_DATA_BUS1_WID,
        m_axi_DATA_BUS1_WUSER,
        m_axi_DATA_BUS1_ARVALID,
        m_axi_DATA_BUS1_ARREADY,
        m_axi_DATA_BUS1_ARADDR,
        m_axi_DATA_BUS1_ARID,
        m_axi_DATA_BUS1_ARLEN,
        m_axi_DATA_BUS1_ARSIZE,
        m_axi_DATA_BUS1_ARBURST,
        m_axi_DATA_BUS1_ARLOCK,
        m_axi_DATA_BUS1_ARCACHE,
        m_axi_DATA_BUS1_ARPROT,
        m_axi_DATA_BUS1_ARQOS,
        m_axi_DATA_BUS1_ARREGION,
        m_axi_DATA_BUS1_ARUSER,
        m_axi_DATA_BUS1_RVALID,
        m_axi_DATA_BUS1_RREADY,
        m_axi_DATA_BUS1_RDATA,
        m_axi_DATA_BUS1_RLAST,
        m_axi_DATA_BUS1_RID,
        m_axi_DATA_BUS1_RUSER,
        m_axi_DATA_BUS1_RRESP,
        m_axi_DATA_BUS1_BVALID,
        m_axi_DATA_BUS1_BREADY,
        m_axi_DATA_BUS1_BRESP,
        m_axi_DATA_BUS1_BID,
        m_axi_DATA_BUS1_BUSER,
        Weight,
        weight_buffer_address0,
        weight_buffer_ce0,
        weight_buffer_we0,
        weight_buffer_d0,
        weight_buffer1_address0,
        weight_buffer1_ce0,
        weight_buffer1_we0,
        weight_buffer1_d0,
        weight_buffer12_address0,
        weight_buffer12_ce0,
        weight_buffer12_we0,
        weight_buffer12_d0,
        weight_buffer13_address0,
        weight_buffer13_ce0,
        weight_buffer13_we0,
        weight_buffer13_d0,
        weight_buffer2_address0,
        weight_buffer2_ce0,
        weight_buffer2_we0,
        weight_buffer2_d0,
        weight_buffer24_address0,
        weight_buffer24_ce0,
        weight_buffer24_we0,
        weight_buffer24_d0,
        weight_buffer3_address0,
        weight_buffer3_ce0,
        weight_buffer3_we0,
        weight_buffer3_d0,
        weight_buffer35_address0,
        weight_buffer35_ce0,
        weight_buffer35_we0,
        weight_buffer35_d0,
        weight_buffer4_address0,
        weight_buffer4_ce0,
        weight_buffer4_we0,
        weight_buffer4_d0,
        weight_buffer46_address0,
        weight_buffer46_ce0,
        weight_buffer46_we0,
        weight_buffer46_d0,
        weight_buffer5_address0,
        weight_buffer5_ce0,
        weight_buffer5_we0,
        weight_buffer5_d0,
        weight_buffer57_address0,
        weight_buffer57_ce0,
        weight_buffer57_we0,
        weight_buffer57_d0,
        weight_buffer6_address0,
        weight_buffer6_ce0,
        weight_buffer6_we0,
        weight_buffer6_d0,
        weight_buffer68_address0,
        weight_buffer68_ce0,
        weight_buffer68_we0,
        weight_buffer68_d0,
        weight_buffer7_address0,
        weight_buffer7_ce0,
        weight_buffer7_we0,
        weight_buffer7_d0,
        weight_buffer79_address0,
        weight_buffer79_ce0,
        weight_buffer79_we0,
        weight_buffer79_d0,
        weight_buffer8_address0,
        weight_buffer8_ce0,
        weight_buffer8_we0,
        weight_buffer8_d0,
        weight_buffer810_address0,
        weight_buffer810_ce0,
        weight_buffer810_we0,
        weight_buffer810_d0,
        weight_buffer9_address0,
        weight_buffer9_ce0,
        weight_buffer9_we0,
        weight_buffer9_d0,
        weight_buffer911_address0,
        weight_buffer911_ce0,
        weight_buffer911_we0,
        weight_buffer911_d0,
        weight_buffer10_address0,
        weight_buffer10_ce0,
        weight_buffer10_we0,
        weight_buffer10_d0,
        weight_buffer1012_address0,
        weight_buffer1012_ce0,
        weight_buffer1012_we0,
        weight_buffer1012_d0,
        weight_buffer11_address0,
        weight_buffer11_ce0,
        weight_buffer11_we0,
        weight_buffer11_d0,
        weight_buffer1113_address0,
        weight_buffer1113_ce0,
        weight_buffer1113_we0,
        weight_buffer1113_d0,
        weight_buffer1214_address0,
        weight_buffer1214_ce0,
        weight_buffer1214_we0,
        weight_buffer1214_d0,
        weight_buffer1215_address0,
        weight_buffer1215_ce0,
        weight_buffer1215_we0,
        weight_buffer1215_d0,
        weight_buffer1316_address0,
        weight_buffer1316_ce0,
        weight_buffer1316_we0,
        weight_buffer1316_d0,
        weight_buffer1317_address0,
        weight_buffer1317_ce0,
        weight_buffer1317_we0,
        weight_buffer1317_d0,
        weight_buffer14_address0,
        weight_buffer14_ce0,
        weight_buffer14_we0,
        weight_buffer14_d0,
        weight_buffer1418_address0,
        weight_buffer1418_ce0,
        weight_buffer1418_we0,
        weight_buffer1418_d0,
        weight_buffer15_address0,
        weight_buffer15_ce0,
        weight_buffer15_we0,
        weight_buffer15_d0,
        weight_buffer1519_address0,
        weight_buffer1519_ce0,
        weight_buffer1519_we0,
        weight_buffer1519_d0,
        weight_buffer16_address0,
        weight_buffer16_ce0,
        weight_buffer16_we0,
        weight_buffer16_d0,
        weight_buffer1620_address0,
        weight_buffer1620_ce0,
        weight_buffer1620_we0,
        weight_buffer1620_d0,
        weight_buffer17_address0,
        weight_buffer17_ce0,
        weight_buffer17_we0,
        weight_buffer17_d0,
        weight_buffer1721_address0,
        weight_buffer1721_ce0,
        weight_buffer1721_we0,
        weight_buffer1721_d0,
        weight_buffer18_address0,
        weight_buffer18_ce0,
        weight_buffer18_we0,
        weight_buffer18_d0,
        weight_buffer1822_address0,
        weight_buffer1822_ce0,
        weight_buffer1822_we0,
        weight_buffer1822_d0,
        weight_buffer19_address0,
        weight_buffer19_ce0,
        weight_buffer19_we0,
        weight_buffer19_d0,
        weight_buffer1923_address0,
        weight_buffer1923_ce0,
        weight_buffer1923_we0,
        weight_buffer1923_d0,
        weight_buffer20_address0,
        weight_buffer20_ce0,
        weight_buffer20_we0,
        weight_buffer20_d0,
        weight_buffer2024_address0,
        weight_buffer2024_ce0,
        weight_buffer2024_we0,
        weight_buffer2024_d0,
        weight_buffer21_address0,
        weight_buffer21_ce0,
        weight_buffer21_we0,
        weight_buffer21_d0,
        weight_buffer2125_address0,
        weight_buffer2125_ce0,
        weight_buffer2125_we0,
        weight_buffer2125_d0,
        weight_buffer22_address0,
        weight_buffer22_ce0,
        weight_buffer22_we0,
        weight_buffer22_d0,
        weight_buffer2226_address0,
        weight_buffer2226_ce0,
        weight_buffer2226_we0,
        weight_buffer2226_d0,
        weight_buffer23_address0,
        weight_buffer23_ce0,
        weight_buffer23_we0,
        weight_buffer23_d0,
        weight_buffer2327_address0,
        weight_buffer2327_ce0,
        weight_buffer2327_we0,
        weight_buffer2327_d0,
        weight_buffer2428_address0,
        weight_buffer2428_ce0,
        weight_buffer2428_we0,
        weight_buffer2428_d0,
        weight_buffer2429_address0,
        weight_buffer2429_ce0,
        weight_buffer2429_we0,
        weight_buffer2429_d0,
        weight_buffer25_address0,
        weight_buffer25_ce0,
        weight_buffer25_we0,
        weight_buffer25_d0,
        weight_buffer2530_address0,
        weight_buffer2530_ce0,
        weight_buffer2530_we0,
        weight_buffer2530_d0,
        weight_buffer26_address0,
        weight_buffer26_ce0,
        weight_buffer26_we0,
        weight_buffer26_d0,
        weight_buffer2631_address0,
        weight_buffer2631_ce0,
        weight_buffer2631_we0,
        weight_buffer2631_d0,
        weight_buffer27_address0,
        weight_buffer27_ce0,
        weight_buffer27_we0,
        weight_buffer27_d0,
        weight_buffer2732_address0,
        weight_buffer2732_ce0,
        weight_buffer2732_we0,
        weight_buffer2732_d0,
        weight_buffer28_address0,
        weight_buffer28_ce0,
        weight_buffer28_we0,
        weight_buffer28_d0,
        weight_buffer2833_address0,
        weight_buffer2833_ce0,
        weight_buffer2833_we0,
        weight_buffer2833_d0,
        weight_buffer29_address0,
        weight_buffer29_ce0,
        weight_buffer29_we0,
        weight_buffer29_d0,
        weight_buffer2934_address0,
        weight_buffer2934_ce0,
        weight_buffer2934_we0,
        weight_buffer2934_d0,
        weight_buffer30_address0,
        weight_buffer30_ce0,
        weight_buffer30_we0,
        weight_buffer30_d0,
        weight_buffer3035_address0,
        weight_buffer3035_ce0,
        weight_buffer3035_we0,
        weight_buffer3035_d0,
        weight_buffer31_address0,
        weight_buffer31_ce0,
        weight_buffer31_we0,
        weight_buffer31_d0,
        weight_buffer3136_address0,
        weight_buffer3136_ce0,
        weight_buffer3136_we0,
        weight_buffer3136_d0,
        weight_buffer32_address0,
        weight_buffer32_ce0,
        weight_buffer32_we0,
        weight_buffer32_d0,
        weight_buffer3237_address0,
        weight_buffer3237_ce0,
        weight_buffer3237_we0,
        weight_buffer3237_d0,
        weight_buffer33_address0,
        weight_buffer33_ce0,
        weight_buffer33_we0,
        weight_buffer33_d0,
        weight_buffer3338_address0,
        weight_buffer3338_ce0,
        weight_buffer3338_we0,
        weight_buffer3338_d0,
        weight_buffer34_address0,
        weight_buffer34_ce0,
        weight_buffer34_we0,
        weight_buffer34_d0,
        weight_buffer3439_address0,
        weight_buffer3439_ce0,
        weight_buffer3439_we0,
        weight_buffer3439_d0,
        weight_buffer3540_address0,
        weight_buffer3540_ce0,
        weight_buffer3540_we0,
        weight_buffer3540_d0,
        weight_buffer3541_address0,
        weight_buffer3541_ce0,
        weight_buffer3541_we0,
        weight_buffer3541_d0,
        weight_buffer36_address0,
        weight_buffer36_ce0,
        weight_buffer36_we0,
        weight_buffer36_d0,
        weight_buffer3642_address0,
        weight_buffer3642_ce0,
        weight_buffer3642_we0,
        weight_buffer3642_d0,
        weight_buffer37_address0,
        weight_buffer37_ce0,
        weight_buffer37_we0,
        weight_buffer37_d0,
        weight_buffer3743_address0,
        weight_buffer3743_ce0,
        weight_buffer3743_we0,
        weight_buffer3743_d0,
        weight_buffer38_address0,
        weight_buffer38_ce0,
        weight_buffer38_we0,
        weight_buffer38_d0,
        weight_buffer3844_address0,
        weight_buffer3844_ce0,
        weight_buffer3844_we0,
        weight_buffer3844_d0,
        weight_buffer39_address0,
        weight_buffer39_ce0,
        weight_buffer39_we0,
        weight_buffer39_d0,
        weight_buffer3945_address0,
        weight_buffer3945_ce0,
        weight_buffer3945_we0,
        weight_buffer3945_d0,
        weight_buffer40_address0,
        weight_buffer40_ce0,
        weight_buffer40_we0,
        weight_buffer40_d0,
        weight_buffer4046_address0,
        weight_buffer4046_ce0,
        weight_buffer4046_we0,
        weight_buffer4046_d0,
        weight_buffer41_address0,
        weight_buffer41_ce0,
        weight_buffer41_we0,
        weight_buffer41_d0,
        weight_buffer4147_address0,
        weight_buffer4147_ce0,
        weight_buffer4147_we0,
        weight_buffer4147_d0,
        weight_buffer42_address0,
        weight_buffer42_ce0,
        weight_buffer42_we0,
        weight_buffer42_d0,
        weight_buffer4248_address0,
        weight_buffer4248_ce0,
        weight_buffer4248_we0,
        weight_buffer4248_d0,
        weight_buffer43_address0,
        weight_buffer43_ce0,
        weight_buffer43_we0,
        weight_buffer43_d0,
        weight_buffer4349_address0,
        weight_buffer4349_ce0,
        weight_buffer4349_we0,
        weight_buffer4349_d0,
        weight_buffer44_address0,
        weight_buffer44_ce0,
        weight_buffer44_we0,
        weight_buffer44_d0,
        weight_buffer4450_address0,
        weight_buffer4450_ce0,
        weight_buffer4450_we0,
        weight_buffer4450_d0,
        weight_buffer45_address0,
        weight_buffer45_ce0,
        weight_buffer45_we0,
        weight_buffer45_d0,
        weight_buffer4551_address0,
        weight_buffer4551_ce0,
        weight_buffer4551_we0,
        weight_buffer4551_d0,
        weight_buffer4652_address0,
        weight_buffer4652_ce0,
        weight_buffer4652_we0,
        weight_buffer4652_d0,
        weight_buffer4653_address0,
        weight_buffer4653_ce0,
        weight_buffer4653_we0,
        weight_buffer4653_d0,
        weight_buffer47_address0,
        weight_buffer47_ce0,
        weight_buffer47_we0,
        weight_buffer47_d0,
        weight_buffer4754_address0,
        weight_buffer4754_ce0,
        weight_buffer4754_we0,
        weight_buffer4754_d0,
        weight_buffer48_address0,
        weight_buffer48_ce0,
        weight_buffer48_we0,
        weight_buffer48_d0,
        weight_buffer4855_address0,
        weight_buffer4855_ce0,
        weight_buffer4855_we0,
        weight_buffer4855_d0,
        weight_buffer49_address0,
        weight_buffer49_ce0,
        weight_buffer49_we0,
        weight_buffer49_d0,
        weight_buffer4956_address0,
        weight_buffer4956_ce0,
        weight_buffer4956_we0,
        weight_buffer4956_d0,
        weight_buffer50_address0,
        weight_buffer50_ce0,
        weight_buffer50_we0,
        weight_buffer50_d0,
        weight_buffer5057_address0,
        weight_buffer5057_ce0,
        weight_buffer5057_we0,
        weight_buffer5057_d0,
        weight_buffer51_address0,
        weight_buffer51_ce0,
        weight_buffer51_we0,
        weight_buffer51_d0,
        weight_buffer5158_address0,
        weight_buffer5158_ce0,
        weight_buffer5158_we0,
        weight_buffer5158_d0,
        weight_buffer52_address0,
        weight_buffer52_ce0,
        weight_buffer52_we0,
        weight_buffer52_d0,
        weight_buffer5259_address0,
        weight_buffer5259_ce0,
        weight_buffer5259_we0,
        weight_buffer5259_d0,
        weight_buffer53_address0,
        weight_buffer53_ce0,
        weight_buffer53_we0,
        weight_buffer53_d0,
        weight_buffer5360_address0,
        weight_buffer5360_ce0,
        weight_buffer5360_we0,
        weight_buffer5360_d0,
        weight_buffer54_address0,
        weight_buffer54_ce0,
        weight_buffer54_we0,
        weight_buffer54_d0,
        weight_buffer5461_address0,
        weight_buffer5461_ce0,
        weight_buffer5461_we0,
        weight_buffer5461_d0,
        weight_buffer55_address0,
        weight_buffer55_ce0,
        weight_buffer55_we0,
        weight_buffer55_d0,
        weight_buffer5562_address0,
        weight_buffer5562_ce0,
        weight_buffer5562_we0,
        weight_buffer5562_d0,
        weight_buffer56_address0,
        weight_buffer56_ce0,
        weight_buffer56_we0,
        weight_buffer56_d0,
        weight_buffer5663_address0,
        weight_buffer5663_ce0,
        weight_buffer5663_we0,
        weight_buffer5663_d0,
        weight_buffer5764_address0,
        weight_buffer5764_ce0,
        weight_buffer5764_we0,
        weight_buffer5764_d0,
        weight_buffer5765_address0,
        weight_buffer5765_ce0,
        weight_buffer5765_we0,
        weight_buffer5765_d0,
        weight_buffer58_address0,
        weight_buffer58_ce0,
        weight_buffer58_we0,
        weight_buffer58_d0,
        weight_buffer5866_address0,
        weight_buffer5866_ce0,
        weight_buffer5866_we0,
        weight_buffer5866_d0,
        weight_buffer59_address0,
        weight_buffer59_ce0,
        weight_buffer59_we0,
        weight_buffer59_d0,
        weight_buffer5967_address0,
        weight_buffer5967_ce0,
        weight_buffer5967_we0,
        weight_buffer5967_d0,
        m,
        n,
        KxK,
        Ksize,
        TM_MIN,
        TN_MIN,
        enable
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_pp0_stage0 = 20'd4096;
parameter    ap_ST_fsm_state16 = 20'd8192;
parameter    ap_ST_fsm_state17 = 20'd16384;
parameter    ap_ST_fsm_state18 = 20'd32768;
parameter    ap_ST_fsm_state19 = 20'd65536;
parameter    ap_ST_fsm_state20 = 20'd131072;
parameter    ap_ST_fsm_pp1_stage0 = 20'd262144;
parameter    ap_ST_fsm_state26 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_DATA_BUS1_AWVALID;
input   m_axi_DATA_BUS1_AWREADY;
output  [63:0] m_axi_DATA_BUS1_AWADDR;
output  [0:0] m_axi_DATA_BUS1_AWID;
output  [31:0] m_axi_DATA_BUS1_AWLEN;
output  [2:0] m_axi_DATA_BUS1_AWSIZE;
output  [1:0] m_axi_DATA_BUS1_AWBURST;
output  [1:0] m_axi_DATA_BUS1_AWLOCK;
output  [3:0] m_axi_DATA_BUS1_AWCACHE;
output  [2:0] m_axi_DATA_BUS1_AWPROT;
output  [3:0] m_axi_DATA_BUS1_AWQOS;
output  [3:0] m_axi_DATA_BUS1_AWREGION;
output  [0:0] m_axi_DATA_BUS1_AWUSER;
output   m_axi_DATA_BUS1_WVALID;
input   m_axi_DATA_BUS1_WREADY;
output  [31:0] m_axi_DATA_BUS1_WDATA;
output  [3:0] m_axi_DATA_BUS1_WSTRB;
output   m_axi_DATA_BUS1_WLAST;
output  [0:0] m_axi_DATA_BUS1_WID;
output  [0:0] m_axi_DATA_BUS1_WUSER;
output   m_axi_DATA_BUS1_ARVALID;
input   m_axi_DATA_BUS1_ARREADY;
output  [63:0] m_axi_DATA_BUS1_ARADDR;
output  [0:0] m_axi_DATA_BUS1_ARID;
output  [31:0] m_axi_DATA_BUS1_ARLEN;
output  [2:0] m_axi_DATA_BUS1_ARSIZE;
output  [1:0] m_axi_DATA_BUS1_ARBURST;
output  [1:0] m_axi_DATA_BUS1_ARLOCK;
output  [3:0] m_axi_DATA_BUS1_ARCACHE;
output  [2:0] m_axi_DATA_BUS1_ARPROT;
output  [3:0] m_axi_DATA_BUS1_ARQOS;
output  [3:0] m_axi_DATA_BUS1_ARREGION;
output  [0:0] m_axi_DATA_BUS1_ARUSER;
input   m_axi_DATA_BUS1_RVALID;
output   m_axi_DATA_BUS1_RREADY;
input  [31:0] m_axi_DATA_BUS1_RDATA;
input   m_axi_DATA_BUS1_RLAST;
input  [0:0] m_axi_DATA_BUS1_RID;
input  [0:0] m_axi_DATA_BUS1_RUSER;
input  [1:0] m_axi_DATA_BUS1_RRESP;
input   m_axi_DATA_BUS1_BVALID;
output   m_axi_DATA_BUS1_BREADY;
input  [1:0] m_axi_DATA_BUS1_BRESP;
input  [0:0] m_axi_DATA_BUS1_BID;
input  [0:0] m_axi_DATA_BUS1_BUSER;
input  [63:0] Weight;
output  [3:0] weight_buffer_address0;
output   weight_buffer_ce0;
output   weight_buffer_we0;
output  [15:0] weight_buffer_d0;
output  [3:0] weight_buffer1_address0;
output   weight_buffer1_ce0;
output   weight_buffer1_we0;
output  [15:0] weight_buffer1_d0;
output  [3:0] weight_buffer12_address0;
output   weight_buffer12_ce0;
output   weight_buffer12_we0;
output  [15:0] weight_buffer12_d0;
output  [3:0] weight_buffer13_address0;
output   weight_buffer13_ce0;
output   weight_buffer13_we0;
output  [15:0] weight_buffer13_d0;
output  [3:0] weight_buffer2_address0;
output   weight_buffer2_ce0;
output   weight_buffer2_we0;
output  [15:0] weight_buffer2_d0;
output  [3:0] weight_buffer24_address0;
output   weight_buffer24_ce0;
output   weight_buffer24_we0;
output  [15:0] weight_buffer24_d0;
output  [3:0] weight_buffer3_address0;
output   weight_buffer3_ce0;
output   weight_buffer3_we0;
output  [15:0] weight_buffer3_d0;
output  [3:0] weight_buffer35_address0;
output   weight_buffer35_ce0;
output   weight_buffer35_we0;
output  [15:0] weight_buffer35_d0;
output  [3:0] weight_buffer4_address0;
output   weight_buffer4_ce0;
output   weight_buffer4_we0;
output  [15:0] weight_buffer4_d0;
output  [3:0] weight_buffer46_address0;
output   weight_buffer46_ce0;
output   weight_buffer46_we0;
output  [15:0] weight_buffer46_d0;
output  [3:0] weight_buffer5_address0;
output   weight_buffer5_ce0;
output   weight_buffer5_we0;
output  [15:0] weight_buffer5_d0;
output  [3:0] weight_buffer57_address0;
output   weight_buffer57_ce0;
output   weight_buffer57_we0;
output  [15:0] weight_buffer57_d0;
output  [3:0] weight_buffer6_address0;
output   weight_buffer6_ce0;
output   weight_buffer6_we0;
output  [15:0] weight_buffer6_d0;
output  [3:0] weight_buffer68_address0;
output   weight_buffer68_ce0;
output   weight_buffer68_we0;
output  [15:0] weight_buffer68_d0;
output  [3:0] weight_buffer7_address0;
output   weight_buffer7_ce0;
output   weight_buffer7_we0;
output  [15:0] weight_buffer7_d0;
output  [3:0] weight_buffer79_address0;
output   weight_buffer79_ce0;
output   weight_buffer79_we0;
output  [15:0] weight_buffer79_d0;
output  [3:0] weight_buffer8_address0;
output   weight_buffer8_ce0;
output   weight_buffer8_we0;
output  [15:0] weight_buffer8_d0;
output  [3:0] weight_buffer810_address0;
output   weight_buffer810_ce0;
output   weight_buffer810_we0;
output  [15:0] weight_buffer810_d0;
output  [3:0] weight_buffer9_address0;
output   weight_buffer9_ce0;
output   weight_buffer9_we0;
output  [15:0] weight_buffer9_d0;
output  [3:0] weight_buffer911_address0;
output   weight_buffer911_ce0;
output   weight_buffer911_we0;
output  [15:0] weight_buffer911_d0;
output  [3:0] weight_buffer10_address0;
output   weight_buffer10_ce0;
output   weight_buffer10_we0;
output  [15:0] weight_buffer10_d0;
output  [3:0] weight_buffer1012_address0;
output   weight_buffer1012_ce0;
output   weight_buffer1012_we0;
output  [15:0] weight_buffer1012_d0;
output  [3:0] weight_buffer11_address0;
output   weight_buffer11_ce0;
output   weight_buffer11_we0;
output  [15:0] weight_buffer11_d0;
output  [3:0] weight_buffer1113_address0;
output   weight_buffer1113_ce0;
output   weight_buffer1113_we0;
output  [15:0] weight_buffer1113_d0;
output  [3:0] weight_buffer1214_address0;
output   weight_buffer1214_ce0;
output   weight_buffer1214_we0;
output  [15:0] weight_buffer1214_d0;
output  [3:0] weight_buffer1215_address0;
output   weight_buffer1215_ce0;
output   weight_buffer1215_we0;
output  [15:0] weight_buffer1215_d0;
output  [3:0] weight_buffer1316_address0;
output   weight_buffer1316_ce0;
output   weight_buffer1316_we0;
output  [15:0] weight_buffer1316_d0;
output  [3:0] weight_buffer1317_address0;
output   weight_buffer1317_ce0;
output   weight_buffer1317_we0;
output  [15:0] weight_buffer1317_d0;
output  [3:0] weight_buffer14_address0;
output   weight_buffer14_ce0;
output   weight_buffer14_we0;
output  [15:0] weight_buffer14_d0;
output  [3:0] weight_buffer1418_address0;
output   weight_buffer1418_ce0;
output   weight_buffer1418_we0;
output  [15:0] weight_buffer1418_d0;
output  [3:0] weight_buffer15_address0;
output   weight_buffer15_ce0;
output   weight_buffer15_we0;
output  [15:0] weight_buffer15_d0;
output  [3:0] weight_buffer1519_address0;
output   weight_buffer1519_ce0;
output   weight_buffer1519_we0;
output  [15:0] weight_buffer1519_d0;
output  [3:0] weight_buffer16_address0;
output   weight_buffer16_ce0;
output   weight_buffer16_we0;
output  [15:0] weight_buffer16_d0;
output  [3:0] weight_buffer1620_address0;
output   weight_buffer1620_ce0;
output   weight_buffer1620_we0;
output  [15:0] weight_buffer1620_d0;
output  [3:0] weight_buffer17_address0;
output   weight_buffer17_ce0;
output   weight_buffer17_we0;
output  [15:0] weight_buffer17_d0;
output  [3:0] weight_buffer1721_address0;
output   weight_buffer1721_ce0;
output   weight_buffer1721_we0;
output  [15:0] weight_buffer1721_d0;
output  [3:0] weight_buffer18_address0;
output   weight_buffer18_ce0;
output   weight_buffer18_we0;
output  [15:0] weight_buffer18_d0;
output  [3:0] weight_buffer1822_address0;
output   weight_buffer1822_ce0;
output   weight_buffer1822_we0;
output  [15:0] weight_buffer1822_d0;
output  [3:0] weight_buffer19_address0;
output   weight_buffer19_ce0;
output   weight_buffer19_we0;
output  [15:0] weight_buffer19_d0;
output  [3:0] weight_buffer1923_address0;
output   weight_buffer1923_ce0;
output   weight_buffer1923_we0;
output  [15:0] weight_buffer1923_d0;
output  [3:0] weight_buffer20_address0;
output   weight_buffer20_ce0;
output   weight_buffer20_we0;
output  [15:0] weight_buffer20_d0;
output  [3:0] weight_buffer2024_address0;
output   weight_buffer2024_ce0;
output   weight_buffer2024_we0;
output  [15:0] weight_buffer2024_d0;
output  [3:0] weight_buffer21_address0;
output   weight_buffer21_ce0;
output   weight_buffer21_we0;
output  [15:0] weight_buffer21_d0;
output  [3:0] weight_buffer2125_address0;
output   weight_buffer2125_ce0;
output   weight_buffer2125_we0;
output  [15:0] weight_buffer2125_d0;
output  [3:0] weight_buffer22_address0;
output   weight_buffer22_ce0;
output   weight_buffer22_we0;
output  [15:0] weight_buffer22_d0;
output  [3:0] weight_buffer2226_address0;
output   weight_buffer2226_ce0;
output   weight_buffer2226_we0;
output  [15:0] weight_buffer2226_d0;
output  [3:0] weight_buffer23_address0;
output   weight_buffer23_ce0;
output   weight_buffer23_we0;
output  [15:0] weight_buffer23_d0;
output  [3:0] weight_buffer2327_address0;
output   weight_buffer2327_ce0;
output   weight_buffer2327_we0;
output  [15:0] weight_buffer2327_d0;
output  [3:0] weight_buffer2428_address0;
output   weight_buffer2428_ce0;
output   weight_buffer2428_we0;
output  [15:0] weight_buffer2428_d0;
output  [3:0] weight_buffer2429_address0;
output   weight_buffer2429_ce0;
output   weight_buffer2429_we0;
output  [15:0] weight_buffer2429_d0;
output  [3:0] weight_buffer25_address0;
output   weight_buffer25_ce0;
output   weight_buffer25_we0;
output  [15:0] weight_buffer25_d0;
output  [3:0] weight_buffer2530_address0;
output   weight_buffer2530_ce0;
output   weight_buffer2530_we0;
output  [15:0] weight_buffer2530_d0;
output  [3:0] weight_buffer26_address0;
output   weight_buffer26_ce0;
output   weight_buffer26_we0;
output  [15:0] weight_buffer26_d0;
output  [3:0] weight_buffer2631_address0;
output   weight_buffer2631_ce0;
output   weight_buffer2631_we0;
output  [15:0] weight_buffer2631_d0;
output  [3:0] weight_buffer27_address0;
output   weight_buffer27_ce0;
output   weight_buffer27_we0;
output  [15:0] weight_buffer27_d0;
output  [3:0] weight_buffer2732_address0;
output   weight_buffer2732_ce0;
output   weight_buffer2732_we0;
output  [15:0] weight_buffer2732_d0;
output  [3:0] weight_buffer28_address0;
output   weight_buffer28_ce0;
output   weight_buffer28_we0;
output  [15:0] weight_buffer28_d0;
output  [3:0] weight_buffer2833_address0;
output   weight_buffer2833_ce0;
output   weight_buffer2833_we0;
output  [15:0] weight_buffer2833_d0;
output  [3:0] weight_buffer29_address0;
output   weight_buffer29_ce0;
output   weight_buffer29_we0;
output  [15:0] weight_buffer29_d0;
output  [3:0] weight_buffer2934_address0;
output   weight_buffer2934_ce0;
output   weight_buffer2934_we0;
output  [15:0] weight_buffer2934_d0;
output  [3:0] weight_buffer30_address0;
output   weight_buffer30_ce0;
output   weight_buffer30_we0;
output  [15:0] weight_buffer30_d0;
output  [3:0] weight_buffer3035_address0;
output   weight_buffer3035_ce0;
output   weight_buffer3035_we0;
output  [15:0] weight_buffer3035_d0;
output  [3:0] weight_buffer31_address0;
output   weight_buffer31_ce0;
output   weight_buffer31_we0;
output  [15:0] weight_buffer31_d0;
output  [3:0] weight_buffer3136_address0;
output   weight_buffer3136_ce0;
output   weight_buffer3136_we0;
output  [15:0] weight_buffer3136_d0;
output  [3:0] weight_buffer32_address0;
output   weight_buffer32_ce0;
output   weight_buffer32_we0;
output  [15:0] weight_buffer32_d0;
output  [3:0] weight_buffer3237_address0;
output   weight_buffer3237_ce0;
output   weight_buffer3237_we0;
output  [15:0] weight_buffer3237_d0;
output  [3:0] weight_buffer33_address0;
output   weight_buffer33_ce0;
output   weight_buffer33_we0;
output  [15:0] weight_buffer33_d0;
output  [3:0] weight_buffer3338_address0;
output   weight_buffer3338_ce0;
output   weight_buffer3338_we0;
output  [15:0] weight_buffer3338_d0;
output  [3:0] weight_buffer34_address0;
output   weight_buffer34_ce0;
output   weight_buffer34_we0;
output  [15:0] weight_buffer34_d0;
output  [3:0] weight_buffer3439_address0;
output   weight_buffer3439_ce0;
output   weight_buffer3439_we0;
output  [15:0] weight_buffer3439_d0;
output  [3:0] weight_buffer3540_address0;
output   weight_buffer3540_ce0;
output   weight_buffer3540_we0;
output  [15:0] weight_buffer3540_d0;
output  [3:0] weight_buffer3541_address0;
output   weight_buffer3541_ce0;
output   weight_buffer3541_we0;
output  [15:0] weight_buffer3541_d0;
output  [3:0] weight_buffer36_address0;
output   weight_buffer36_ce0;
output   weight_buffer36_we0;
output  [15:0] weight_buffer36_d0;
output  [3:0] weight_buffer3642_address0;
output   weight_buffer3642_ce0;
output   weight_buffer3642_we0;
output  [15:0] weight_buffer3642_d0;
output  [3:0] weight_buffer37_address0;
output   weight_buffer37_ce0;
output   weight_buffer37_we0;
output  [15:0] weight_buffer37_d0;
output  [3:0] weight_buffer3743_address0;
output   weight_buffer3743_ce0;
output   weight_buffer3743_we0;
output  [15:0] weight_buffer3743_d0;
output  [3:0] weight_buffer38_address0;
output   weight_buffer38_ce0;
output   weight_buffer38_we0;
output  [15:0] weight_buffer38_d0;
output  [3:0] weight_buffer3844_address0;
output   weight_buffer3844_ce0;
output   weight_buffer3844_we0;
output  [15:0] weight_buffer3844_d0;
output  [3:0] weight_buffer39_address0;
output   weight_buffer39_ce0;
output   weight_buffer39_we0;
output  [15:0] weight_buffer39_d0;
output  [3:0] weight_buffer3945_address0;
output   weight_buffer3945_ce0;
output   weight_buffer3945_we0;
output  [15:0] weight_buffer3945_d0;
output  [3:0] weight_buffer40_address0;
output   weight_buffer40_ce0;
output   weight_buffer40_we0;
output  [15:0] weight_buffer40_d0;
output  [3:0] weight_buffer4046_address0;
output   weight_buffer4046_ce0;
output   weight_buffer4046_we0;
output  [15:0] weight_buffer4046_d0;
output  [3:0] weight_buffer41_address0;
output   weight_buffer41_ce0;
output   weight_buffer41_we0;
output  [15:0] weight_buffer41_d0;
output  [3:0] weight_buffer4147_address0;
output   weight_buffer4147_ce0;
output   weight_buffer4147_we0;
output  [15:0] weight_buffer4147_d0;
output  [3:0] weight_buffer42_address0;
output   weight_buffer42_ce0;
output   weight_buffer42_we0;
output  [15:0] weight_buffer42_d0;
output  [3:0] weight_buffer4248_address0;
output   weight_buffer4248_ce0;
output   weight_buffer4248_we0;
output  [15:0] weight_buffer4248_d0;
output  [3:0] weight_buffer43_address0;
output   weight_buffer43_ce0;
output   weight_buffer43_we0;
output  [15:0] weight_buffer43_d0;
output  [3:0] weight_buffer4349_address0;
output   weight_buffer4349_ce0;
output   weight_buffer4349_we0;
output  [15:0] weight_buffer4349_d0;
output  [3:0] weight_buffer44_address0;
output   weight_buffer44_ce0;
output   weight_buffer44_we0;
output  [15:0] weight_buffer44_d0;
output  [3:0] weight_buffer4450_address0;
output   weight_buffer4450_ce0;
output   weight_buffer4450_we0;
output  [15:0] weight_buffer4450_d0;
output  [3:0] weight_buffer45_address0;
output   weight_buffer45_ce0;
output   weight_buffer45_we0;
output  [15:0] weight_buffer45_d0;
output  [3:0] weight_buffer4551_address0;
output   weight_buffer4551_ce0;
output   weight_buffer4551_we0;
output  [15:0] weight_buffer4551_d0;
output  [3:0] weight_buffer4652_address0;
output   weight_buffer4652_ce0;
output   weight_buffer4652_we0;
output  [15:0] weight_buffer4652_d0;
output  [3:0] weight_buffer4653_address0;
output   weight_buffer4653_ce0;
output   weight_buffer4653_we0;
output  [15:0] weight_buffer4653_d0;
output  [3:0] weight_buffer47_address0;
output   weight_buffer47_ce0;
output   weight_buffer47_we0;
output  [15:0] weight_buffer47_d0;
output  [3:0] weight_buffer4754_address0;
output   weight_buffer4754_ce0;
output   weight_buffer4754_we0;
output  [15:0] weight_buffer4754_d0;
output  [3:0] weight_buffer48_address0;
output   weight_buffer48_ce0;
output   weight_buffer48_we0;
output  [15:0] weight_buffer48_d0;
output  [3:0] weight_buffer4855_address0;
output   weight_buffer4855_ce0;
output   weight_buffer4855_we0;
output  [15:0] weight_buffer4855_d0;
output  [3:0] weight_buffer49_address0;
output   weight_buffer49_ce0;
output   weight_buffer49_we0;
output  [15:0] weight_buffer49_d0;
output  [3:0] weight_buffer4956_address0;
output   weight_buffer4956_ce0;
output   weight_buffer4956_we0;
output  [15:0] weight_buffer4956_d0;
output  [3:0] weight_buffer50_address0;
output   weight_buffer50_ce0;
output   weight_buffer50_we0;
output  [15:0] weight_buffer50_d0;
output  [3:0] weight_buffer5057_address0;
output   weight_buffer5057_ce0;
output   weight_buffer5057_we0;
output  [15:0] weight_buffer5057_d0;
output  [3:0] weight_buffer51_address0;
output   weight_buffer51_ce0;
output   weight_buffer51_we0;
output  [15:0] weight_buffer51_d0;
output  [3:0] weight_buffer5158_address0;
output   weight_buffer5158_ce0;
output   weight_buffer5158_we0;
output  [15:0] weight_buffer5158_d0;
output  [3:0] weight_buffer52_address0;
output   weight_buffer52_ce0;
output   weight_buffer52_we0;
output  [15:0] weight_buffer52_d0;
output  [3:0] weight_buffer5259_address0;
output   weight_buffer5259_ce0;
output   weight_buffer5259_we0;
output  [15:0] weight_buffer5259_d0;
output  [3:0] weight_buffer53_address0;
output   weight_buffer53_ce0;
output   weight_buffer53_we0;
output  [15:0] weight_buffer53_d0;
output  [3:0] weight_buffer5360_address0;
output   weight_buffer5360_ce0;
output   weight_buffer5360_we0;
output  [15:0] weight_buffer5360_d0;
output  [3:0] weight_buffer54_address0;
output   weight_buffer54_ce0;
output   weight_buffer54_we0;
output  [15:0] weight_buffer54_d0;
output  [3:0] weight_buffer5461_address0;
output   weight_buffer5461_ce0;
output   weight_buffer5461_we0;
output  [15:0] weight_buffer5461_d0;
output  [3:0] weight_buffer55_address0;
output   weight_buffer55_ce0;
output   weight_buffer55_we0;
output  [15:0] weight_buffer55_d0;
output  [3:0] weight_buffer5562_address0;
output   weight_buffer5562_ce0;
output   weight_buffer5562_we0;
output  [15:0] weight_buffer5562_d0;
output  [3:0] weight_buffer56_address0;
output   weight_buffer56_ce0;
output   weight_buffer56_we0;
output  [15:0] weight_buffer56_d0;
output  [3:0] weight_buffer5663_address0;
output   weight_buffer5663_ce0;
output   weight_buffer5663_we0;
output  [15:0] weight_buffer5663_d0;
output  [3:0] weight_buffer5764_address0;
output   weight_buffer5764_ce0;
output   weight_buffer5764_we0;
output  [15:0] weight_buffer5764_d0;
output  [3:0] weight_buffer5765_address0;
output   weight_buffer5765_ce0;
output   weight_buffer5765_we0;
output  [15:0] weight_buffer5765_d0;
output  [3:0] weight_buffer58_address0;
output   weight_buffer58_ce0;
output   weight_buffer58_we0;
output  [15:0] weight_buffer58_d0;
output  [3:0] weight_buffer5866_address0;
output   weight_buffer5866_ce0;
output   weight_buffer5866_we0;
output  [15:0] weight_buffer5866_d0;
output  [3:0] weight_buffer59_address0;
output   weight_buffer59_ce0;
output   weight_buffer59_we0;
output  [15:0] weight_buffer59_d0;
output  [3:0] weight_buffer5967_address0;
output   weight_buffer5967_ce0;
output   weight_buffer5967_we0;
output  [15:0] weight_buffer5967_d0;
input  [31:0] m;
input  [31:0] n;
input  [7:0] KxK;
input  [7:0] Ksize;
input  [7:0] TM_MIN;
input  [7:0] TN_MIN;
input  [0:0] enable;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_DATA_BUS1_ARVALID;
reg m_axi_DATA_BUS1_RREADY;
reg weight_buffer_ce0;
reg weight_buffer_we0;
reg[15:0] weight_buffer_d0;
reg weight_buffer1_ce0;
reg weight_buffer1_we0;
reg[15:0] weight_buffer1_d0;
reg weight_buffer12_ce0;
reg weight_buffer12_we0;
reg[15:0] weight_buffer12_d0;
reg weight_buffer13_ce0;
reg weight_buffer13_we0;
reg[15:0] weight_buffer13_d0;
reg weight_buffer2_ce0;
reg weight_buffer2_we0;
reg[15:0] weight_buffer2_d0;
reg weight_buffer24_ce0;
reg weight_buffer24_we0;
reg[15:0] weight_buffer24_d0;
reg weight_buffer3_ce0;
reg weight_buffer3_we0;
reg[15:0] weight_buffer3_d0;
reg weight_buffer35_ce0;
reg weight_buffer35_we0;
reg[15:0] weight_buffer35_d0;
reg weight_buffer4_ce0;
reg weight_buffer4_we0;
reg[15:0] weight_buffer4_d0;
reg weight_buffer46_ce0;
reg weight_buffer46_we0;
reg[15:0] weight_buffer46_d0;
reg weight_buffer5_ce0;
reg weight_buffer5_we0;
reg[15:0] weight_buffer5_d0;
reg weight_buffer57_ce0;
reg weight_buffer57_we0;
reg[15:0] weight_buffer57_d0;
reg weight_buffer6_ce0;
reg weight_buffer6_we0;
reg[15:0] weight_buffer6_d0;
reg weight_buffer68_ce0;
reg weight_buffer68_we0;
reg[15:0] weight_buffer68_d0;
reg weight_buffer7_ce0;
reg weight_buffer7_we0;
reg[15:0] weight_buffer7_d0;
reg weight_buffer79_ce0;
reg weight_buffer79_we0;
reg[15:0] weight_buffer79_d0;
reg weight_buffer8_ce0;
reg weight_buffer8_we0;
reg[15:0] weight_buffer8_d0;
reg weight_buffer810_ce0;
reg weight_buffer810_we0;
reg[15:0] weight_buffer810_d0;
reg weight_buffer9_ce0;
reg weight_buffer9_we0;
reg[15:0] weight_buffer9_d0;
reg weight_buffer911_ce0;
reg weight_buffer911_we0;
reg[15:0] weight_buffer911_d0;
reg weight_buffer10_ce0;
reg weight_buffer10_we0;
reg[15:0] weight_buffer10_d0;
reg weight_buffer1012_ce0;
reg weight_buffer1012_we0;
reg[15:0] weight_buffer1012_d0;
reg weight_buffer11_ce0;
reg weight_buffer11_we0;
reg[15:0] weight_buffer11_d0;
reg weight_buffer1113_ce0;
reg weight_buffer1113_we0;
reg[15:0] weight_buffer1113_d0;
reg weight_buffer1214_ce0;
reg weight_buffer1214_we0;
reg[15:0] weight_buffer1214_d0;
reg weight_buffer1215_ce0;
reg weight_buffer1215_we0;
reg[15:0] weight_buffer1215_d0;
reg weight_buffer1316_ce0;
reg weight_buffer1316_we0;
reg[15:0] weight_buffer1316_d0;
reg weight_buffer1317_ce0;
reg weight_buffer1317_we0;
reg[15:0] weight_buffer1317_d0;
reg weight_buffer14_ce0;
reg weight_buffer14_we0;
reg[15:0] weight_buffer14_d0;
reg weight_buffer1418_ce0;
reg weight_buffer1418_we0;
reg[15:0] weight_buffer1418_d0;
reg weight_buffer15_ce0;
reg weight_buffer15_we0;
reg[15:0] weight_buffer15_d0;
reg weight_buffer1519_ce0;
reg weight_buffer1519_we0;
reg[15:0] weight_buffer1519_d0;
reg weight_buffer16_ce0;
reg weight_buffer16_we0;
reg[15:0] weight_buffer16_d0;
reg weight_buffer1620_ce0;
reg weight_buffer1620_we0;
reg[15:0] weight_buffer1620_d0;
reg weight_buffer17_ce0;
reg weight_buffer17_we0;
reg[15:0] weight_buffer17_d0;
reg weight_buffer1721_ce0;
reg weight_buffer1721_we0;
reg[15:0] weight_buffer1721_d0;
reg weight_buffer18_ce0;
reg weight_buffer18_we0;
reg[15:0] weight_buffer18_d0;
reg weight_buffer1822_ce0;
reg weight_buffer1822_we0;
reg[15:0] weight_buffer1822_d0;
reg weight_buffer19_ce0;
reg weight_buffer19_we0;
reg[15:0] weight_buffer19_d0;
reg weight_buffer1923_ce0;
reg weight_buffer1923_we0;
reg[15:0] weight_buffer1923_d0;
reg weight_buffer20_ce0;
reg weight_buffer20_we0;
reg[15:0] weight_buffer20_d0;
reg weight_buffer2024_ce0;
reg weight_buffer2024_we0;
reg[15:0] weight_buffer2024_d0;
reg weight_buffer21_ce0;
reg weight_buffer21_we0;
reg[15:0] weight_buffer21_d0;
reg weight_buffer2125_ce0;
reg weight_buffer2125_we0;
reg[15:0] weight_buffer2125_d0;
reg weight_buffer22_ce0;
reg weight_buffer22_we0;
reg[15:0] weight_buffer22_d0;
reg weight_buffer2226_ce0;
reg weight_buffer2226_we0;
reg[15:0] weight_buffer2226_d0;
reg weight_buffer23_ce0;
reg weight_buffer23_we0;
reg[15:0] weight_buffer23_d0;
reg weight_buffer2327_ce0;
reg weight_buffer2327_we0;
reg[15:0] weight_buffer2327_d0;
reg weight_buffer2428_ce0;
reg weight_buffer2428_we0;
reg[15:0] weight_buffer2428_d0;
reg weight_buffer2429_ce0;
reg weight_buffer2429_we0;
reg[15:0] weight_buffer2429_d0;
reg weight_buffer25_ce0;
reg weight_buffer25_we0;
reg[15:0] weight_buffer25_d0;
reg weight_buffer2530_ce0;
reg weight_buffer2530_we0;
reg[15:0] weight_buffer2530_d0;
reg weight_buffer26_ce0;
reg weight_buffer26_we0;
reg[15:0] weight_buffer26_d0;
reg weight_buffer2631_ce0;
reg weight_buffer2631_we0;
reg[15:0] weight_buffer2631_d0;
reg weight_buffer27_ce0;
reg weight_buffer27_we0;
reg[15:0] weight_buffer27_d0;
reg weight_buffer2732_ce0;
reg weight_buffer2732_we0;
reg[15:0] weight_buffer2732_d0;
reg weight_buffer28_ce0;
reg weight_buffer28_we0;
reg[15:0] weight_buffer28_d0;
reg weight_buffer2833_ce0;
reg weight_buffer2833_we0;
reg[15:0] weight_buffer2833_d0;
reg weight_buffer29_ce0;
reg weight_buffer29_we0;
reg[15:0] weight_buffer29_d0;
reg weight_buffer2934_ce0;
reg weight_buffer2934_we0;
reg[15:0] weight_buffer2934_d0;
reg weight_buffer30_ce0;
reg weight_buffer30_we0;
reg[15:0] weight_buffer30_d0;
reg weight_buffer3035_ce0;
reg weight_buffer3035_we0;
reg[15:0] weight_buffer3035_d0;
reg weight_buffer31_ce0;
reg weight_buffer31_we0;
reg[15:0] weight_buffer31_d0;
reg weight_buffer3136_ce0;
reg weight_buffer3136_we0;
reg[15:0] weight_buffer3136_d0;
reg weight_buffer32_ce0;
reg weight_buffer32_we0;
reg[15:0] weight_buffer32_d0;
reg weight_buffer3237_ce0;
reg weight_buffer3237_we0;
reg[15:0] weight_buffer3237_d0;
reg weight_buffer33_ce0;
reg weight_buffer33_we0;
reg[15:0] weight_buffer33_d0;
reg weight_buffer3338_ce0;
reg weight_buffer3338_we0;
reg[15:0] weight_buffer3338_d0;
reg weight_buffer34_ce0;
reg weight_buffer34_we0;
reg[15:0] weight_buffer34_d0;
reg weight_buffer3439_ce0;
reg weight_buffer3439_we0;
reg[15:0] weight_buffer3439_d0;
reg weight_buffer3540_ce0;
reg weight_buffer3540_we0;
reg[15:0] weight_buffer3540_d0;
reg weight_buffer3541_ce0;
reg weight_buffer3541_we0;
reg[15:0] weight_buffer3541_d0;
reg weight_buffer36_ce0;
reg weight_buffer36_we0;
reg[15:0] weight_buffer36_d0;
reg weight_buffer3642_ce0;
reg weight_buffer3642_we0;
reg[15:0] weight_buffer3642_d0;
reg weight_buffer37_ce0;
reg weight_buffer37_we0;
reg[15:0] weight_buffer37_d0;
reg weight_buffer3743_ce0;
reg weight_buffer3743_we0;
reg[15:0] weight_buffer3743_d0;
reg weight_buffer38_ce0;
reg weight_buffer38_we0;
reg[15:0] weight_buffer38_d0;
reg weight_buffer3844_ce0;
reg weight_buffer3844_we0;
reg[15:0] weight_buffer3844_d0;
reg weight_buffer39_ce0;
reg weight_buffer39_we0;
reg[15:0] weight_buffer39_d0;
reg weight_buffer3945_ce0;
reg weight_buffer3945_we0;
reg[15:0] weight_buffer3945_d0;
reg weight_buffer40_ce0;
reg weight_buffer40_we0;
reg[15:0] weight_buffer40_d0;
reg weight_buffer4046_ce0;
reg weight_buffer4046_we0;
reg[15:0] weight_buffer4046_d0;
reg weight_buffer41_ce0;
reg weight_buffer41_we0;
reg[15:0] weight_buffer41_d0;
reg weight_buffer4147_ce0;
reg weight_buffer4147_we0;
reg[15:0] weight_buffer4147_d0;
reg weight_buffer42_ce0;
reg weight_buffer42_we0;
reg[15:0] weight_buffer42_d0;
reg weight_buffer4248_ce0;
reg weight_buffer4248_we0;
reg[15:0] weight_buffer4248_d0;
reg weight_buffer43_ce0;
reg weight_buffer43_we0;
reg[15:0] weight_buffer43_d0;
reg weight_buffer4349_ce0;
reg weight_buffer4349_we0;
reg[15:0] weight_buffer4349_d0;
reg weight_buffer44_ce0;
reg weight_buffer44_we0;
reg[15:0] weight_buffer44_d0;
reg weight_buffer4450_ce0;
reg weight_buffer4450_we0;
reg[15:0] weight_buffer4450_d0;
reg weight_buffer45_ce0;
reg weight_buffer45_we0;
reg[15:0] weight_buffer45_d0;
reg weight_buffer4551_ce0;
reg weight_buffer4551_we0;
reg[15:0] weight_buffer4551_d0;
reg weight_buffer4652_ce0;
reg weight_buffer4652_we0;
reg[15:0] weight_buffer4652_d0;
reg weight_buffer4653_ce0;
reg weight_buffer4653_we0;
reg[15:0] weight_buffer4653_d0;
reg weight_buffer47_ce0;
reg weight_buffer47_we0;
reg[15:0] weight_buffer47_d0;
reg weight_buffer4754_ce0;
reg weight_buffer4754_we0;
reg[15:0] weight_buffer4754_d0;
reg weight_buffer48_ce0;
reg weight_buffer48_we0;
reg[15:0] weight_buffer48_d0;
reg weight_buffer4855_ce0;
reg weight_buffer4855_we0;
reg[15:0] weight_buffer4855_d0;
reg weight_buffer49_ce0;
reg weight_buffer49_we0;
reg[15:0] weight_buffer49_d0;
reg weight_buffer4956_ce0;
reg weight_buffer4956_we0;
reg[15:0] weight_buffer4956_d0;
reg weight_buffer50_ce0;
reg weight_buffer50_we0;
reg[15:0] weight_buffer50_d0;
reg weight_buffer5057_ce0;
reg weight_buffer5057_we0;
reg[15:0] weight_buffer5057_d0;
reg weight_buffer51_ce0;
reg weight_buffer51_we0;
reg[15:0] weight_buffer51_d0;
reg weight_buffer5158_ce0;
reg weight_buffer5158_we0;
reg[15:0] weight_buffer5158_d0;
reg weight_buffer52_ce0;
reg weight_buffer52_we0;
reg[15:0] weight_buffer52_d0;
reg weight_buffer5259_ce0;
reg weight_buffer5259_we0;
reg[15:0] weight_buffer5259_d0;
reg weight_buffer53_ce0;
reg weight_buffer53_we0;
reg[15:0] weight_buffer53_d0;
reg weight_buffer5360_ce0;
reg weight_buffer5360_we0;
reg[15:0] weight_buffer5360_d0;
reg weight_buffer54_ce0;
reg weight_buffer54_we0;
reg[15:0] weight_buffer54_d0;
reg weight_buffer5461_ce0;
reg weight_buffer5461_we0;
reg[15:0] weight_buffer5461_d0;
reg weight_buffer55_ce0;
reg weight_buffer55_we0;
reg[15:0] weight_buffer55_d0;
reg weight_buffer5562_ce0;
reg weight_buffer5562_we0;
reg[15:0] weight_buffer5562_d0;
reg weight_buffer56_ce0;
reg weight_buffer56_we0;
reg[15:0] weight_buffer56_d0;
reg weight_buffer5663_ce0;
reg weight_buffer5663_we0;
reg[15:0] weight_buffer5663_d0;
reg weight_buffer5764_ce0;
reg weight_buffer5764_we0;
reg[15:0] weight_buffer5764_d0;
reg weight_buffer5765_ce0;
reg weight_buffer5765_we0;
reg[15:0] weight_buffer5765_d0;
reg weight_buffer58_ce0;
reg weight_buffer58_we0;
reg[15:0] weight_buffer58_d0;
reg weight_buffer5866_ce0;
reg weight_buffer5866_we0;
reg[15:0] weight_buffer5866_d0;
reg weight_buffer59_ce0;
reg weight_buffer59_we0;
reg[15:0] weight_buffer59_d0;
reg weight_buffer5967_ce0;
reg weight_buffer5967_we0;
reg[15:0] weight_buffer5967_d0;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] Woffset;
reg   [9:0] local_buf_address0;
reg    local_buf_ce0;
reg    local_buf_we0;
wire   [31:0] local_buf_q0;
reg    DATA_BUS1_blk_n_AR;
wire    ap_CS_fsm_state6;
reg    DATA_BUS1_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond319_reg_3235;
reg   [9:0] loop_index_reg_2283;
reg   [9:0] loop_index_reg_2283_pp0_iter1_reg;
wire    ap_block_state13_pp0_stage0_iter0;
reg    ap_block_state14_pp0_stage0_iter1;
wire    ap_block_state15_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [22:0] indvar_flatten301_reg_2295;
reg   [14:0] indvar_flatten263_reg_2306;
reg   [7:0] indvar_flatten_reg_2317;
reg   [7:0] t3_reg_2328;
reg   [7:0] t4_reg_2339;
reg   [5:0] t1_reg_2350;
reg   [1:0] t2_reg_2361;
wire   [0:0] enable_read_read_fu_522_p2;
wire   [0:0] icmp_ln124_fu_2401_p2;
reg   [0:0] icmp_ln124_reg_3192;
wire  signed [10:0] mul_ln127_fu_2407_p2;
reg  signed [10:0] mul_ln127_reg_3197;
wire    ap_CS_fsm_state2;
wire   [31:0] select_ln124_fu_2420_p3;
reg   [31:0] select_ln124_reg_3207;
reg   [63:0] DATA_BUS1_addr_reg_3212;
reg   [9:0] mm_offset_reg_3218;
wire    ap_CS_fsm_state5;
wire   [31:0] zext_ln128_fu_2473_p1;
reg   [31:0] zext_ln128_reg_3224;
wire   [9:0] empty_70_fu_2477_p2;
reg   [9:0] empty_70_reg_3230;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond319_fu_2483_p2;
reg   [0:0] exitcond319_reg_3235_pp0_iter1_reg;
reg   [31:0] DATA_BUS1_addr_read_reg_3239;
wire   [15:0] buf_256b_0_fu_2503_p1;
reg   [15:0] buf_256b_0_reg_3244;
wire    ap_CS_fsm_state17;
reg   [15:0] buf_256b_1_reg_3249;
wire   [0:0] icmp_ln138_fu_2507_p2;
wire   [14:0] sub_ln138_fu_2530_p2;
reg   [14:0] sub_ln138_reg_3287;
wire   [22:0] grp_fu_3156_p2;
reg   [22:0] mul_ln138_reg_3302;
wire    ap_CS_fsm_state20;
wire   [0:0] cmp43_mid1293_fu_2556_p2;
reg   [0:0] cmp43_mid1293_reg_3307;
wire   [22:0] add_ln138_fu_2561_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state21_pp1_stage0_iter0;
wire    ap_block_state22_pp1_stage0_iter1;
wire    ap_block_state23_pp1_stage0_iter2;
wire    ap_block_state24_pp1_stage0_iter3;
wire    ap_block_state25_pp1_stage0_iter4;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln138_1_fu_2567_p2;
reg   [0:0] icmp_ln138_1_reg_3318;
reg   [0:0] icmp_ln138_1_reg_3318_pp1_iter1_reg;
reg   [0:0] icmp_ln138_1_reg_3318_pp1_iter2_reg;
wire   [0:0] icmp_ln140_fu_2572_p2;
reg   [0:0] icmp_ln140_reg_3322;
reg   [0:0] icmp_ln140_reg_3322_pp1_iter1_reg;
wire   [14:0] select_ln140_1_fu_2583_p3;
wire   [0:0] xor_ln116_fu_2591_p2;
reg   [0:0] xor_ln116_reg_3339;
wire   [0:0] icmp_ln142_fu_2596_p2;
reg   [0:0] icmp_ln142_reg_3344;
wire   [0:0] and_ln116_1_fu_2602_p2;
reg   [0:0] and_ln116_1_reg_3349;
wire   [0:0] or_ln116_fu_2608_p2;
reg   [0:0] or_ln116_reg_3357;
wire   [7:0] select_ln142_1_fu_2619_p3;
reg    ap_enable_reg_pp1_iter1;
wire   [7:0] select_ln116_1_fu_2649_p3;
reg   [7:0] select_ln116_1_reg_3367;
reg    ap_enable_reg_pp1_iter2;
wire   [3:0] trunc_ln160_fu_2656_p1;
reg   [3:0] trunc_ln160_reg_3372;
wire   [1:0] trunc_ln160_1_fu_2660_p1;
reg   [1:0] trunc_ln160_1_reg_3377;
wire   [3:0] select_ln116_5_fu_2709_p3;
reg   [3:0] select_ln116_5_reg_3382;
wire   [0:0] select_ln116_6_fu_2716_p3;
reg   [0:0] select_ln116_6_reg_3387;
wire   [0:0] and_ln116_2_fu_2732_p2;
reg   [0:0] and_ln116_2_reg_3392;
wire   [7:0] select_ln140_fu_2738_p3;
wire   [5:0] add_ln142_fu_2745_p2;
reg   [5:0] add_ln142_reg_3402;
wire   [5:0] select_ln142_fu_2769_p3;
reg   [5:0] select_ln142_reg_3407;
reg   [5:0] select_ln142_reg_3407_pp1_iter3_reg;
wire   [0:0] trunc_ln146_fu_2777_p1;
reg   [0:0] trunc_ln146_reg_3412;
reg   [0:0] trunc_ln146_reg_3412_pp1_iter3_reg;
wire   [1:0] add_ln143_fu_2781_p2;
wire   [3:0] add_ln160_fu_2799_p2;
reg   [3:0] add_ln160_reg_3422;
wire   [0:0] Enable_fu_2826_p2;
reg   [0:0] Enable_reg_3427;
wire   [0:0] trunc_ln149_fu_2835_p1;
reg   [0:0] trunc_ln149_reg_3431;
wire   [0:0] icmp_ln151_fu_2848_p2;
reg   [0:0] icmp_ln151_reg_3436;
wire    ap_CS_fsm_state12;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state13;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter3;
reg    ap_condition_pp1_exit_iter2_state23;
reg    ap_enable_reg_pp1_iter4;
reg   [9:0] ap_phi_mux_loop_index_phi_fu_2287_p4;
reg   [7:0] ap_phi_mux_t3_phi_fu_2332_p4;
wire    ap_block_pp1_stage0;
reg   [5:0] ap_phi_mux_t1_phi_fu_2354_p4;
wire   [63:0] loop_index_cast_fu_2488_p1;
wire   [63:0] zext_ln154_fu_2862_p1;
wire   [63:0] zext_ln160_fu_2878_p1;
wire  signed [63:0] p_cast_cast_fu_2454_p1;
wire   [31:0] add_ln130_fu_2493_p2;
wire    ap_CS_fsm_state16;
reg   [15:0] lb_cnt_fu_506;
wire   [15:0] lb_cnt_1_fu_2867_p2;
reg   [15:0] buf_256b_0_1_fu_510;
wire   [15:0] buf_256b_0_2_fu_3134_p1;
wire    ap_CS_fsm_state18;
reg   [15:0] buf_256b_1_2_fu_514;
reg   [7:0] cnt_fu_518;
wire   [7:0] cnt_1_fu_2842_p2;
wire   [15:0] select_ln149_fu_3007_p3;
wire   [31:0] or_ln124_fu_2395_p2;
wire   [7:0] mul_ln127_fu_2407_p0;
wire   [7:0] mul_ln127_fu_2407_p1;
wire   [33:0] tmp_fu_2427_p3;
wire  signed [63:0] p_cast3_fu_2435_p1;
wire   [63:0] empty_fu_2439_p2;
wire   [61:0] p_cast_fu_2444_p4;
wire  signed [10:0] grp_fu_3148_p3;
wire   [10:0] tmp_4_fu_2519_p3;
wire   [14:0] p_shl_fu_2512_p3;
wire   [14:0] zext_ln138_fu_2526_p1;
wire   [14:0] add_ln140_1_fu_2577_p2;
wire   [7:0] add_ln142_1_fu_2613_p2;
wire   [7:0] t1_cast755_fu_2627_p1;
wire   [7:0] t3_2_fu_2636_p2;
wire   [3:0] trunc_ln116_fu_2664_p1;
wire   [0:0] cmp43_fu_2631_p2;
wire   [0:0] icmp_ln143_fu_2681_p2;
wire   [7:0] select_ln116_fu_2642_p3;
wire   [7:0] t4_2_fu_2692_p2;
wire   [3:0] trunc_ln116_1_fu_2705_p1;
wire   [3:0] select_ln116_2_fu_2668_p3;
wire   [0:0] select_ln116_3_fu_2675_p3;
wire   [0:0] xor_ln116_1_fu_2722_p2;
wire   [0:0] and_ln116_fu_2687_p2;
wire   [0:0] or_ln116_1_fu_2727_p2;
wire   [5:0] select_ln116_4_fu_2698_p3;
wire   [0:0] or_ln116_2_fu_2751_p2;
wire   [0:0] or_ln116_3_fu_2756_p2;
wire   [1:0] select_ln116_7_fu_2761_p3;
wire   [3:0] tmp_5_cast_fu_2787_p3;
wire   [3:0] sub_ln160_fu_2794_p2;
wire   [7:0] add_ln142_cast_fu_2804_p1;
wire   [0:0] cmp43_mid1_fu_2807_p2;
wire   [7:0] zext_ln146_fu_2818_p1;
wire   [0:0] select_ln116_8_fu_2812_p3;
wire   [0:0] icmp_ln146_fu_2821_p2;
wire   [7:0] grp_fu_3148_p1;
wire   [0:0] grp_fu_3148_p2;
wire    ap_CS_fsm_state4;
wire   [7:0] grp_fu_3156_p0;
wire   [14:0] grp_fu_3156_p1;
wire    ap_CS_fsm_state26;
reg   [19:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [10:0] grp_fu_3148_p10;
wire   [22:0] grp_fu_3156_p00;
wire   [22:0] grp_fu_3156_p10;
wire   [10:0] mul_ln127_fu_2407_p00;
wire   [10:0] mul_ln127_fu_2407_p10;
reg    ap_condition_3144;
reg    ap_condition_3148;
reg    ap_condition_3151;
reg    ap_condition_3154;
reg    ap_condition_3157;
reg    ap_condition_3160;
reg    ap_condition_3163;
reg    ap_condition_3166;
reg    ap_condition_3169;
reg    ap_condition_3172;
reg    ap_condition_3175;
reg    ap_condition_3178;
reg    ap_condition_3181;
reg    ap_condition_3184;
reg    ap_condition_3187;
reg    ap_condition_3190;
reg    ap_condition_3193;
reg    ap_condition_3196;
reg    ap_condition_3199;
reg    ap_condition_3202;
reg    ap_condition_3205;
reg    ap_condition_3208;
reg    ap_condition_3211;
reg    ap_condition_3214;
reg    ap_condition_3217;
reg    ap_condition_3220;
reg    ap_condition_3223;
reg    ap_condition_3226;
reg    ap_condition_3229;
reg    ap_condition_3232;
reg    ap_condition_3235;
reg    ap_condition_3238;
reg    ap_condition_3241;
reg    ap_condition_3244;
reg    ap_condition_3247;
reg    ap_condition_3250;
reg    ap_condition_3253;
reg    ap_condition_3256;
reg    ap_condition_3259;
reg    ap_condition_3262;
reg    ap_condition_3265;
reg    ap_condition_3268;
reg    ap_condition_3271;
reg    ap_condition_3274;
reg    ap_condition_3277;
reg    ap_condition_3280;
reg    ap_condition_3283;
reg    ap_condition_3286;
reg    ap_condition_3289;
reg    ap_condition_3292;
reg    ap_condition_3295;
reg    ap_condition_3298;
reg    ap_condition_3301;
reg    ap_condition_3304;
reg    ap_condition_3307;
reg    ap_condition_3310;
reg    ap_condition_3313;
reg    ap_condition_3316;
reg    ap_condition_3319;
reg    ap_condition_3322;
reg    ap_condition_3325;
reg    ap_condition_3328;
reg    ap_condition_3331;
reg    ap_condition_3334;
reg    ap_condition_3337;
reg    ap_condition_3340;
reg    ap_condition_3343;
reg    ap_condition_3346;
reg    ap_condition_3349;
reg    ap_condition_3352;
reg    ap_condition_3355;
reg    ap_condition_3358;
reg    ap_condition_3361;
reg    ap_condition_3364;
reg    ap_condition_3367;
reg    ap_condition_3370;
reg    ap_condition_3373;
reg    ap_condition_3376;
reg    ap_condition_3379;
reg    ap_condition_3382;
reg    ap_condition_3385;
reg    ap_condition_3388;
reg    ap_condition_3391;
reg    ap_condition_3394;
reg    ap_condition_3397;
reg    ap_condition_3400;
reg    ap_condition_3403;
reg    ap_condition_3406;
reg    ap_condition_3409;
reg    ap_condition_3412;
reg    ap_condition_3415;
reg    ap_condition_3418;
reg    ap_condition_3421;
reg    ap_condition_3424;
reg    ap_condition_3427;
reg    ap_condition_3430;
reg    ap_condition_3433;
reg    ap_condition_3436;
reg    ap_condition_3439;
reg    ap_condition_3442;
reg    ap_condition_3445;
reg    ap_condition_3448;
reg    ap_condition_3451;
reg    ap_condition_3454;
reg    ap_condition_3457;
reg    ap_condition_3460;
reg    ap_condition_3464;
reg    ap_condition_3467;
reg    ap_condition_2680;
reg    ap_condition_2691;
reg    ap_condition_2651;
reg    ap_condition_2667;
reg    ap_condition_3478;
reg    ap_condition_3481;
reg    ap_condition_3484;
reg    ap_condition_3487;
reg    ap_condition_3490;
reg    ap_condition_3493;
reg    ap_condition_3496;
reg    ap_condition_3499;
reg    ap_condition_3502;
reg    ap_condition_3505;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 Woffset = 32'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
end

FPGA_Acc_weight_load_reorg_local_buf #(
    .DataWidth( 32 ),
    .AddressRange( 541 ),
    .AddressWidth( 10 ))
local_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_buf_address0),
    .ce0(local_buf_ce0),
    .we0(local_buf_we0),
    .d0(DATA_BUS1_addr_read_reg_3239),
    .q0(local_buf_q0)
);

FPGA_Acc_mul_8ns_8ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_8ns_8ns_11_1_1_U17(
    .din0(mul_ln127_fu_2407_p0),
    .din1(mul_ln127_fu_2407_p1),
    .dout(mul_ln127_fu_2407_p2)
);

FPGA_Acc_mac_muladd_11s_8ns_1ns_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 11 ))
mac_muladd_11s_8ns_1ns_11_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln127_reg_3197),
    .din1(grp_fu_3148_p1),
    .din2(grp_fu_3148_p2),
    .ce(1'b1),
    .dout(grp_fu_3148_p3)
);

FPGA_Acc_mul_mul_8ns_15ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 23 ))
mul_mul_8ns_15ns_23_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3156_p0),
    .din1(grp_fu_3156_p1),
    .ce(1'b1),
    .dout(grp_fu_3156_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state13))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state13)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state13);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter2_state23)) begin
                ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end else if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_enable_reg_pp1_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        buf_256b_0_1_fu_510 <= buf_256b_0_reg_3244;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln151_reg_3436 == 1'd1) & (1'd1 == Enable_reg_3427))) begin
        buf_256b_0_1_fu_510 <= buf_256b_0_2_fu_3134_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        buf_256b_1_2_fu_514 <= buf_256b_1_reg_3249;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln151_reg_3436 == 1'd1) & (1'd1 == Enable_reg_3427))) begin
        buf_256b_1_2_fu_514 <= {{local_buf_q0[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln151_fu_2848_p2 == 1'd1) & (1'd1 == Enable_fu_2826_p2)) | ((1'b1 == ap_CS_fsm_state17) & (icmp_ln138_fu_2507_p2 == 1'd0)))) begin
        cnt_fu_518 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln151_fu_2848_p2 == 1'd0) & (1'd1 == Enable_fu_2826_p2))) begin
        cnt_fu_518 <= cnt_1_fu_2842_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln138_1_fu_2567_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        indvar_flatten263_reg_2306 <= select_ln140_1_fu_2583_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        indvar_flatten263_reg_2306 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln138_1_fu_2567_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        indvar_flatten301_reg_2295 <= add_ln138_fu_2561_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        indvar_flatten301_reg_2295 <= 23'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln138_1_reg_3318 == 1'd0))) begin
        indvar_flatten_reg_2317 <= select_ln142_1_fu_2619_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        indvar_flatten_reg_2317 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln138_fu_2507_p2 == 1'd0))) begin
        lb_cnt_fu_506 <= 16'd1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln151_fu_2848_p2 == 1'd1) & (1'd1 == Enable_fu_2826_p2))) begin
        lb_cnt_fu_506 <= lb_cnt_1_fu_2867_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        loop_index_reg_2283 <= 10'd0;
    end else if (((exitcond319_reg_3235 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        loop_index_reg_2283 <= empty_70_reg_3230;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln138_1_reg_3318_pp1_iter2_reg == 1'd0))) begin
        t1_reg_2350 <= select_ln142_reg_3407;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        t1_reg_2350 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln138_1_reg_3318_pp1_iter1_reg == 1'd0))) begin
        t2_reg_2361 <= add_ln143_fu_2781_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        t2_reg_2361 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln138_1_reg_3318_pp1_iter2_reg == 1'd0))) begin
        t3_reg_2328 <= select_ln116_1_reg_3367;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        t3_reg_2328 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln138_1_reg_3318_pp1_iter1_reg == 1'd0))) begin
        t4_reg_2339 <= select_ln140_fu_2738_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        t4_reg_2339 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond319_reg_3235 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DATA_BUS1_addr_read_reg_3239 <= m_axi_DATA_BUS1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        DATA_BUS1_addr_reg_3212 <= p_cast_cast_fu_2454_p1;
        select_ln124_reg_3207 <= select_ln124_fu_2420_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln138_1_reg_3318_pp1_iter2_reg == 1'd0))) begin
        Enable_reg_3427 <= Enable_fu_2826_p2;
        add_ln160_reg_3422 <= add_ln160_fu_2799_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Woffset <= add_ln130_fu_2493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln138_1_reg_3318_pp1_iter1_reg == 1'd0))) begin
        add_ln142_reg_3402 <= add_ln142_fu_2745_p2;
        and_ln116_2_reg_3392 <= and_ln116_2_fu_2732_p2;
        select_ln116_5_reg_3382 <= select_ln116_5_fu_2709_p3;
        select_ln116_6_reg_3387 <= select_ln116_6_fu_2716_p3;
        trunc_ln146_reg_3412 <= trunc_ln146_fu_2777_p1;
        trunc_ln160_1_reg_3377 <= trunc_ln160_1_fu_2660_p1;
        trunc_ln160_reg_3372 <= trunc_ln160_fu_2656_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln138_1_reg_3318 == 1'd0))) begin
        and_ln116_1_reg_3349 <= and_ln116_1_fu_2602_p2;
        icmp_ln142_reg_3344 <= icmp_ln142_fu_2596_p2;
        or_ln116_reg_3357 <= or_ln116_fu_2608_p2;
        xor_ln116_reg_3339 <= xor_ln116_fu_2591_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buf_256b_0_reg_3244 <= buf_256b_0_fu_2503_p1;
        buf_256b_1_reg_3249 <= {{local_buf_q0[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        cmp43_mid1293_reg_3307 <= cmp43_mid1293_fu_2556_p2;
        mul_ln138_reg_3302 <= grp_fu_3156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        empty_70_reg_3230 <= empty_70_fu_2477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond319_reg_3235 <= exitcond319_fu_2483_p2;
        exitcond319_reg_3235_pp0_iter1_reg <= exitcond319_reg_3235;
        loop_index_reg_2283_pp0_iter1_reg <= loop_index_reg_2283;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (enable_read_read_fu_522_p2 == 1'd1))) begin
        icmp_ln124_reg_3192 <= icmp_ln124_fu_2401_p2;
        mul_ln127_reg_3197 <= mul_ln127_fu_2407_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln138_1_reg_3318 <= icmp_ln138_1_fu_2567_p2;
        icmp_ln138_1_reg_3318_pp1_iter1_reg <= icmp_ln138_1_reg_3318;
        icmp_ln140_reg_3322_pp1_iter1_reg <= icmp_ln140_reg_3322;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln138_1_reg_3318_pp1_iter2_reg <= icmp_ln138_1_reg_3318_pp1_iter1_reg;
        select_ln142_reg_3407_pp1_iter3_reg <= select_ln142_reg_3407;
        trunc_ln146_reg_3412_pp1_iter3_reg <= trunc_ln146_reg_3412;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln138_1_fu_2567_p2 == 1'd0))) begin
        icmp_ln140_reg_3322 <= icmp_ln140_fu_2572_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'd1 == Enable_fu_2826_p2))) begin
        icmp_ln151_reg_3436 <= icmp_ln151_fu_2848_p2;
        trunc_ln149_reg_3431 <= trunc_ln149_fu_2835_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mm_offset_reg_3218 <= {{grp_fu_3148_p3[10:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln138_1_reg_3318_pp1_iter1_reg == 1'd0))) begin
        select_ln116_1_reg_3367 <= select_ln116_1_fu_2649_p3;
        select_ln142_reg_3407 <= select_ln142_fu_2769_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln138_fu_2507_p2 == 1'd0))) begin
        sub_ln138_reg_3287[14 : 3] <= sub_ln138_fu_2530_p2[14 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        zext_ln128_reg_3224[9 : 0] <= zext_ln128_fu_2473_p1[9 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        DATA_BUS1_blk_n_AR = m_axi_DATA_BUS1_ARREADY;
    end else begin
        DATA_BUS1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond319_reg_3235 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DATA_BUS1_blk_n_R = m_axi_DATA_BUS1_RVALID;
    end else begin
        DATA_BUS1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond319_fu_2483_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state13 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state13 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_condition_pp1_exit_iter2_state23 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter2_state23 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln138_1_fu_2567_p2 == 1'd1))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond319_reg_3235 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_loop_index_phi_fu_2287_p4 = empty_70_reg_3230;
    end else begin
        ap_phi_mux_loop_index_phi_fu_2287_p4 = loop_index_reg_2283;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln138_1_reg_3318_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_t1_phi_fu_2354_p4 = select_ln142_reg_3407;
    end else begin
        ap_phi_mux_t1_phi_fu_2354_p4 = t1_reg_2350;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln138_1_reg_3318_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_t3_phi_fu_2332_p4 = select_ln116_1_reg_3367;
    end else begin
        ap_phi_mux_t3_phi_fu_2332_p4 = t3_reg_2328;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        local_buf_address0 = zext_ln154_fu_2862_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_buf_address0 = 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_buf_address0 = loop_index_cast_fu_2488_p1;
    end else begin
        local_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)))) begin
        local_buf_ce0 = 1'b1;
    end else begin
        local_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (exitcond319_reg_3235_pp0_iter1_reg == 1'd0))) begin
        local_buf_we0 = 1'b1;
    end else begin
        local_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_DATA_BUS1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_DATA_BUS1_ARVALID = 1'b1;
    end else begin
        m_axi_DATA_BUS1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond319_reg_3235 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_DATA_BUS1_RREADY = 1'b1;
    end else begin
        m_axi_DATA_BUS1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd10)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd10) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1012_ce0 = 1'b1;
    end else begin
        weight_buffer1012_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3144)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1012_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1012_d0 = 16'd0;
        end else begin
            weight_buffer1012_d0 = 'bx;
        end
    end else begin
        weight_buffer1012_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd10)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd10) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1012_we0 = 1'b1;
    end else begin
        weight_buffer1012_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd10)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd10) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer10_ce0 = 1'b1;
    end else begin
        weight_buffer10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3148)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer10_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer10_d0 = 16'd0;
        end else begin
            weight_buffer10_d0 = 'bx;
        end
    end else begin
        weight_buffer10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd10)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd10) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer10_we0 = 1'b1;
    end else begin
        weight_buffer10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd11)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd11) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1113_ce0 = 1'b1;
    end else begin
        weight_buffer1113_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3151)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1113_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1113_d0 = 16'd0;
        end else begin
            weight_buffer1113_d0 = 'bx;
        end
    end else begin
        weight_buffer1113_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd11)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd11) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1113_we0 = 1'b1;
    end else begin
        weight_buffer1113_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd11)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd11) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer11_ce0 = 1'b1;
    end else begin
        weight_buffer11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3154)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer11_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer11_d0 = 16'd0;
        end else begin
            weight_buffer11_d0 = 'bx;
        end
    end else begin
        weight_buffer11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd11)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd11) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer11_we0 = 1'b1;
    end else begin
        weight_buffer11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd12)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd12) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1214_ce0 = 1'b1;
    end else begin
        weight_buffer1214_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3157)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1214_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1214_d0 = 16'd0;
        end else begin
            weight_buffer1214_d0 = 'bx;
        end
    end else begin
        weight_buffer1214_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd12)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd12) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1214_we0 = 1'b1;
    end else begin
        weight_buffer1214_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd12)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd12) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1215_ce0 = 1'b1;
    end else begin
        weight_buffer1215_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3160)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1215_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1215_d0 = 16'd0;
        end else begin
            weight_buffer1215_d0 = 'bx;
        end
    end else begin
        weight_buffer1215_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd12)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd12) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1215_we0 = 1'b1;
    end else begin
        weight_buffer1215_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd1) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer12_ce0 = 1'b1;
    end else begin
        weight_buffer12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3163)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer12_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer12_d0 = 16'd0;
        end else begin
            weight_buffer12_d0 = 'bx;
        end
    end else begin
        weight_buffer12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd1) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer12_we0 = 1'b1;
    end else begin
        weight_buffer12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd13)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd13) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1316_ce0 = 1'b1;
    end else begin
        weight_buffer1316_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3166)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1316_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1316_d0 = 16'd0;
        end else begin
            weight_buffer1316_d0 = 'bx;
        end
    end else begin
        weight_buffer1316_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd13)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd13) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1316_we0 = 1'b1;
    end else begin
        weight_buffer1316_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd13)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd13) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1317_ce0 = 1'b1;
    end else begin
        weight_buffer1317_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3169)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1317_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1317_d0 = 16'd0;
        end else begin
            weight_buffer1317_d0 = 'bx;
        end
    end else begin
        weight_buffer1317_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd13)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd13) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1317_we0 = 1'b1;
    end else begin
        weight_buffer1317_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd1) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer13_ce0 = 1'b1;
    end else begin
        weight_buffer13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3172)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer13_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer13_d0 = 16'd0;
        end else begin
            weight_buffer13_d0 = 'bx;
        end
    end else begin
        weight_buffer13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd1) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer13_we0 = 1'b1;
    end else begin
        weight_buffer13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd14)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd14) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1418_ce0 = 1'b1;
    end else begin
        weight_buffer1418_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3175)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1418_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1418_d0 = 16'd0;
        end else begin
            weight_buffer1418_d0 = 'bx;
        end
    end else begin
        weight_buffer1418_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd14)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd14) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1418_we0 = 1'b1;
    end else begin
        weight_buffer1418_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd14)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd14) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer14_ce0 = 1'b1;
    end else begin
        weight_buffer14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3178)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer14_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer14_d0 = 16'd0;
        end else begin
            weight_buffer14_d0 = 'bx;
        end
    end else begin
        weight_buffer14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd14)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd14) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer14_we0 = 1'b1;
    end else begin
        weight_buffer14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd15)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd15) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1519_ce0 = 1'b1;
    end else begin
        weight_buffer1519_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3181)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1519_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1519_d0 = 16'd0;
        end else begin
            weight_buffer1519_d0 = 'bx;
        end
    end else begin
        weight_buffer1519_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd15)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd15) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1519_we0 = 1'b1;
    end else begin
        weight_buffer1519_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd15)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd15) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer15_ce0 = 1'b1;
    end else begin
        weight_buffer15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3184)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer15_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer15_d0 = 16'd0;
        end else begin
            weight_buffer15_d0 = 'bx;
        end
    end else begin
        weight_buffer15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd15)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd15) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer15_we0 = 1'b1;
    end else begin
        weight_buffer15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd16)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd16) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1620_ce0 = 1'b1;
    end else begin
        weight_buffer1620_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3187)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1620_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1620_d0 = 16'd0;
        end else begin
            weight_buffer1620_d0 = 'bx;
        end
    end else begin
        weight_buffer1620_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd16)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd16) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1620_we0 = 1'b1;
    end else begin
        weight_buffer1620_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd16)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd16) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer16_ce0 = 1'b1;
    end else begin
        weight_buffer16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3190)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer16_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer16_d0 = 16'd0;
        end else begin
            weight_buffer16_d0 = 'bx;
        end
    end else begin
        weight_buffer16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd16)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd16) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer16_we0 = 1'b1;
    end else begin
        weight_buffer16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd17)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd17) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1721_ce0 = 1'b1;
    end else begin
        weight_buffer1721_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3193)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1721_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1721_d0 = 16'd0;
        end else begin
            weight_buffer1721_d0 = 'bx;
        end
    end else begin
        weight_buffer1721_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd17)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd17) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1721_we0 = 1'b1;
    end else begin
        weight_buffer1721_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd17)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd17) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer17_ce0 = 1'b1;
    end else begin
        weight_buffer17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3196)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer17_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer17_d0 = 16'd0;
        end else begin
            weight_buffer17_d0 = 'bx;
        end
    end else begin
        weight_buffer17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd17)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd17) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer17_we0 = 1'b1;
    end else begin
        weight_buffer17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd18)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd18) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1822_ce0 = 1'b1;
    end else begin
        weight_buffer1822_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3199)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1822_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1822_d0 = 16'd0;
        end else begin
            weight_buffer1822_d0 = 'bx;
        end
    end else begin
        weight_buffer1822_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd18)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd18) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1822_we0 = 1'b1;
    end else begin
        weight_buffer1822_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd18)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd18) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer18_ce0 = 1'b1;
    end else begin
        weight_buffer18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3202)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer18_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer18_d0 = 16'd0;
        end else begin
            weight_buffer18_d0 = 'bx;
        end
    end else begin
        weight_buffer18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd18)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd18) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer18_we0 = 1'b1;
    end else begin
        weight_buffer18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd19)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd19) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1923_ce0 = 1'b1;
    end else begin
        weight_buffer1923_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3205)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1923_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1923_d0 = 16'd0;
        end else begin
            weight_buffer1923_d0 = 'bx;
        end
    end else begin
        weight_buffer1923_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd19)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd19) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1923_we0 = 1'b1;
    end else begin
        weight_buffer1923_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd19)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd19) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer19_ce0 = 1'b1;
    end else begin
        weight_buffer19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3208)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer19_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer19_d0 = 16'd0;
        end else begin
            weight_buffer19_d0 = 'bx;
        end
    end else begin
        weight_buffer19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd19)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd19) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer19_we0 = 1'b1;
    end else begin
        weight_buffer19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd0) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1_ce0 = 1'b1;
    end else begin
        weight_buffer1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3211)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer1_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer1_d0 = 16'd0;
        end else begin
            weight_buffer1_d0 = 'bx;
        end
    end else begin
        weight_buffer1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd0) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer1_we0 = 1'b1;
    end else begin
        weight_buffer1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd20)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd20) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2024_ce0 = 1'b1;
    end else begin
        weight_buffer2024_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3214)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer2024_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer2024_d0 = 16'd0;
        end else begin
            weight_buffer2024_d0 = 'bx;
        end
    end else begin
        weight_buffer2024_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd20)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd20) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2024_we0 = 1'b1;
    end else begin
        weight_buffer2024_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd20)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd20) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer20_ce0 = 1'b1;
    end else begin
        weight_buffer20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3217)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer20_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer20_d0 = 16'd0;
        end else begin
            weight_buffer20_d0 = 'bx;
        end
    end else begin
        weight_buffer20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd20)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd20) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer20_we0 = 1'b1;
    end else begin
        weight_buffer20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd21)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd21) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2125_ce0 = 1'b1;
    end else begin
        weight_buffer2125_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3220)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer2125_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer2125_d0 = 16'd0;
        end else begin
            weight_buffer2125_d0 = 'bx;
        end
    end else begin
        weight_buffer2125_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd21)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd21) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2125_we0 = 1'b1;
    end else begin
        weight_buffer2125_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd21)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd21) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer21_ce0 = 1'b1;
    end else begin
        weight_buffer21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3223)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer21_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer21_d0 = 16'd0;
        end else begin
            weight_buffer21_d0 = 'bx;
        end
    end else begin
        weight_buffer21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd21)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd21) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer21_we0 = 1'b1;
    end else begin
        weight_buffer21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd22)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd22) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2226_ce0 = 1'b1;
    end else begin
        weight_buffer2226_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3226)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer2226_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer2226_d0 = 16'd0;
        end else begin
            weight_buffer2226_d0 = 'bx;
        end
    end else begin
        weight_buffer2226_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd22)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd22) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2226_we0 = 1'b1;
    end else begin
        weight_buffer2226_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd22)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd22) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer22_ce0 = 1'b1;
    end else begin
        weight_buffer22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3229)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer22_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer22_d0 = 16'd0;
        end else begin
            weight_buffer22_d0 = 'bx;
        end
    end else begin
        weight_buffer22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd22)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd22) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer22_we0 = 1'b1;
    end else begin
        weight_buffer22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd23)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd23) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2327_ce0 = 1'b1;
    end else begin
        weight_buffer2327_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3232)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer2327_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer2327_d0 = 16'd0;
        end else begin
            weight_buffer2327_d0 = 'bx;
        end
    end else begin
        weight_buffer2327_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd23)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd23) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2327_we0 = 1'b1;
    end else begin
        weight_buffer2327_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd23)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd23) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer23_ce0 = 1'b1;
    end else begin
        weight_buffer23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3235)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer23_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer23_d0 = 16'd0;
        end else begin
            weight_buffer23_d0 = 'bx;
        end
    end else begin
        weight_buffer23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd23)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd23) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer23_we0 = 1'b1;
    end else begin
        weight_buffer23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd24)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd24) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2428_ce0 = 1'b1;
    end else begin
        weight_buffer2428_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3238)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer2428_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer2428_d0 = 16'd0;
        end else begin
            weight_buffer2428_d0 = 'bx;
        end
    end else begin
        weight_buffer2428_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd24)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd24) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2428_we0 = 1'b1;
    end else begin
        weight_buffer2428_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd24)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd24) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2429_ce0 = 1'b1;
    end else begin
        weight_buffer2429_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3241)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer2429_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer2429_d0 = 16'd0;
        end else begin
            weight_buffer2429_d0 = 'bx;
        end
    end else begin
        weight_buffer2429_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd24)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd24) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2429_we0 = 1'b1;
    end else begin
        weight_buffer2429_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd2)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd2) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer24_ce0 = 1'b1;
    end else begin
        weight_buffer24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3244)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer24_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer24_d0 = 16'd0;
        end else begin
            weight_buffer24_d0 = 'bx;
        end
    end else begin
        weight_buffer24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd2)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd2) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer24_we0 = 1'b1;
    end else begin
        weight_buffer24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd25)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd25) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2530_ce0 = 1'b1;
    end else begin
        weight_buffer2530_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3247)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer2530_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer2530_d0 = 16'd0;
        end else begin
            weight_buffer2530_d0 = 'bx;
        end
    end else begin
        weight_buffer2530_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd25)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd25) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2530_we0 = 1'b1;
    end else begin
        weight_buffer2530_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd25)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd25) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer25_ce0 = 1'b1;
    end else begin
        weight_buffer25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3250)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer25_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer25_d0 = 16'd0;
        end else begin
            weight_buffer25_d0 = 'bx;
        end
    end else begin
        weight_buffer25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd25)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd25) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer25_we0 = 1'b1;
    end else begin
        weight_buffer25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd26)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd26) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2631_ce0 = 1'b1;
    end else begin
        weight_buffer2631_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3253)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer2631_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer2631_d0 = 16'd0;
        end else begin
            weight_buffer2631_d0 = 'bx;
        end
    end else begin
        weight_buffer2631_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd26)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd26) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2631_we0 = 1'b1;
    end else begin
        weight_buffer2631_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd26)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd26) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer26_ce0 = 1'b1;
    end else begin
        weight_buffer26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3256)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer26_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer26_d0 = 16'd0;
        end else begin
            weight_buffer26_d0 = 'bx;
        end
    end else begin
        weight_buffer26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd26)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd26) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer26_we0 = 1'b1;
    end else begin
        weight_buffer26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd27)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd27) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2732_ce0 = 1'b1;
    end else begin
        weight_buffer2732_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3259)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer2732_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer2732_d0 = 16'd0;
        end else begin
            weight_buffer2732_d0 = 'bx;
        end
    end else begin
        weight_buffer2732_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd27)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd27) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2732_we0 = 1'b1;
    end else begin
        weight_buffer2732_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd27)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd27) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer27_ce0 = 1'b1;
    end else begin
        weight_buffer27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3262)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer27_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer27_d0 = 16'd0;
        end else begin
            weight_buffer27_d0 = 'bx;
        end
    end else begin
        weight_buffer27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd27)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd27) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer27_we0 = 1'b1;
    end else begin
        weight_buffer27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd28)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd28) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2833_ce0 = 1'b1;
    end else begin
        weight_buffer2833_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3265)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer2833_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer2833_d0 = 16'd0;
        end else begin
            weight_buffer2833_d0 = 'bx;
        end
    end else begin
        weight_buffer2833_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd28)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd28) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2833_we0 = 1'b1;
    end else begin
        weight_buffer2833_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd28)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd28) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer28_ce0 = 1'b1;
    end else begin
        weight_buffer28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3268)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer28_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer28_d0 = 16'd0;
        end else begin
            weight_buffer28_d0 = 'bx;
        end
    end else begin
        weight_buffer28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd28)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd28) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer28_we0 = 1'b1;
    end else begin
        weight_buffer28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd29)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd29) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2934_ce0 = 1'b1;
    end else begin
        weight_buffer2934_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3271)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer2934_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer2934_d0 = 16'd0;
        end else begin
            weight_buffer2934_d0 = 'bx;
        end
    end else begin
        weight_buffer2934_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd29)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd29) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2934_we0 = 1'b1;
    end else begin
        weight_buffer2934_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd29)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd29) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer29_ce0 = 1'b1;
    end else begin
        weight_buffer29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3274)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer29_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer29_d0 = 16'd0;
        end else begin
            weight_buffer29_d0 = 'bx;
        end
    end else begin
        weight_buffer29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd29)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd29) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer29_we0 = 1'b1;
    end else begin
        weight_buffer29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd2)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd2) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2_ce0 = 1'b1;
    end else begin
        weight_buffer2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3277)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer2_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer2_d0 = 16'd0;
        end else begin
            weight_buffer2_d0 = 'bx;
        end
    end else begin
        weight_buffer2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd2)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd2) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer2_we0 = 1'b1;
    end else begin
        weight_buffer2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd30)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd30) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3035_ce0 = 1'b1;
    end else begin
        weight_buffer3035_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3280)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer3035_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer3035_d0 = 16'd0;
        end else begin
            weight_buffer3035_d0 = 'bx;
        end
    end else begin
        weight_buffer3035_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd30)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd30) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3035_we0 = 1'b1;
    end else begin
        weight_buffer3035_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd30)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd30) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer30_ce0 = 1'b1;
    end else begin
        weight_buffer30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3283)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer30_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer30_d0 = 16'd0;
        end else begin
            weight_buffer30_d0 = 'bx;
        end
    end else begin
        weight_buffer30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd30)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd30) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer30_we0 = 1'b1;
    end else begin
        weight_buffer30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd31)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd31) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3136_ce0 = 1'b1;
    end else begin
        weight_buffer3136_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3286)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer3136_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer3136_d0 = 16'd0;
        end else begin
            weight_buffer3136_d0 = 'bx;
        end
    end else begin
        weight_buffer3136_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd31)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd31) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3136_we0 = 1'b1;
    end else begin
        weight_buffer3136_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd31)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd31) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer31_ce0 = 1'b1;
    end else begin
        weight_buffer31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3289)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer31_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer31_d0 = 16'd0;
        end else begin
            weight_buffer31_d0 = 'bx;
        end
    end else begin
        weight_buffer31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd31)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd31) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer31_we0 = 1'b1;
    end else begin
        weight_buffer31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd32)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd32) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3237_ce0 = 1'b1;
    end else begin
        weight_buffer3237_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3292)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer3237_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer3237_d0 = 16'd0;
        end else begin
            weight_buffer3237_d0 = 'bx;
        end
    end else begin
        weight_buffer3237_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd32)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd32) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3237_we0 = 1'b1;
    end else begin
        weight_buffer3237_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd32)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd32) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer32_ce0 = 1'b1;
    end else begin
        weight_buffer32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3295)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer32_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer32_d0 = 16'd0;
        end else begin
            weight_buffer32_d0 = 'bx;
        end
    end else begin
        weight_buffer32_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd32)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd32) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer32_we0 = 1'b1;
    end else begin
        weight_buffer32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd33)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd33) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3338_ce0 = 1'b1;
    end else begin
        weight_buffer3338_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3298)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer3338_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer3338_d0 = 16'd0;
        end else begin
            weight_buffer3338_d0 = 'bx;
        end
    end else begin
        weight_buffer3338_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd33)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd33) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3338_we0 = 1'b1;
    end else begin
        weight_buffer3338_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd33)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd33) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer33_ce0 = 1'b1;
    end else begin
        weight_buffer33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3301)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer33_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer33_d0 = 16'd0;
        end else begin
            weight_buffer33_d0 = 'bx;
        end
    end else begin
        weight_buffer33_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd33)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd33) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer33_we0 = 1'b1;
    end else begin
        weight_buffer33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd34)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd34) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3439_ce0 = 1'b1;
    end else begin
        weight_buffer3439_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3304)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer3439_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer3439_d0 = 16'd0;
        end else begin
            weight_buffer3439_d0 = 'bx;
        end
    end else begin
        weight_buffer3439_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd34)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd34) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3439_we0 = 1'b1;
    end else begin
        weight_buffer3439_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd34)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd34) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer34_ce0 = 1'b1;
    end else begin
        weight_buffer34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3307)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer34_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer34_d0 = 16'd0;
        end else begin
            weight_buffer34_d0 = 'bx;
        end
    end else begin
        weight_buffer34_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd34)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd34) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer34_we0 = 1'b1;
    end else begin
        weight_buffer34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd35)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd35) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3540_ce0 = 1'b1;
    end else begin
        weight_buffer3540_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3310)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer3540_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer3540_d0 = 16'd0;
        end else begin
            weight_buffer3540_d0 = 'bx;
        end
    end else begin
        weight_buffer3540_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd35)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd35) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3540_we0 = 1'b1;
    end else begin
        weight_buffer3540_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd35)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd35) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3541_ce0 = 1'b1;
    end else begin
        weight_buffer3541_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3313)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer3541_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer3541_d0 = 16'd0;
        end else begin
            weight_buffer3541_d0 = 'bx;
        end
    end else begin
        weight_buffer3541_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd35)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd35) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3541_we0 = 1'b1;
    end else begin
        weight_buffer3541_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd3) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer35_ce0 = 1'b1;
    end else begin
        weight_buffer35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3316)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer35_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer35_d0 = 16'd0;
        end else begin
            weight_buffer35_d0 = 'bx;
        end
    end else begin
        weight_buffer35_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd3) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer35_we0 = 1'b1;
    end else begin
        weight_buffer35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd36)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd36) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3642_ce0 = 1'b1;
    end else begin
        weight_buffer3642_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3319)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer3642_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer3642_d0 = 16'd0;
        end else begin
            weight_buffer3642_d0 = 'bx;
        end
    end else begin
        weight_buffer3642_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd36)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd36) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3642_we0 = 1'b1;
    end else begin
        weight_buffer3642_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd36)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd36) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer36_ce0 = 1'b1;
    end else begin
        weight_buffer36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3322)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer36_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer36_d0 = 16'd0;
        end else begin
            weight_buffer36_d0 = 'bx;
        end
    end else begin
        weight_buffer36_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd36)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd36) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer36_we0 = 1'b1;
    end else begin
        weight_buffer36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd37)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd37) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3743_ce0 = 1'b1;
    end else begin
        weight_buffer3743_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3325)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer3743_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer3743_d0 = 16'd0;
        end else begin
            weight_buffer3743_d0 = 'bx;
        end
    end else begin
        weight_buffer3743_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd37)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd37) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3743_we0 = 1'b1;
    end else begin
        weight_buffer3743_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd37)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd37) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer37_ce0 = 1'b1;
    end else begin
        weight_buffer37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3328)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer37_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer37_d0 = 16'd0;
        end else begin
            weight_buffer37_d0 = 'bx;
        end
    end else begin
        weight_buffer37_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd37)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd37) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer37_we0 = 1'b1;
    end else begin
        weight_buffer37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd38)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd38) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3844_ce0 = 1'b1;
    end else begin
        weight_buffer3844_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3331)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer3844_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer3844_d0 = 16'd0;
        end else begin
            weight_buffer3844_d0 = 'bx;
        end
    end else begin
        weight_buffer3844_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd38)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd38) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3844_we0 = 1'b1;
    end else begin
        weight_buffer3844_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd38)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd38) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer38_ce0 = 1'b1;
    end else begin
        weight_buffer38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3334)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer38_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer38_d0 = 16'd0;
        end else begin
            weight_buffer38_d0 = 'bx;
        end
    end else begin
        weight_buffer38_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd38)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd38) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer38_we0 = 1'b1;
    end else begin
        weight_buffer38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd39)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd39) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3945_ce0 = 1'b1;
    end else begin
        weight_buffer3945_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3337)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer3945_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer3945_d0 = 16'd0;
        end else begin
            weight_buffer3945_d0 = 'bx;
        end
    end else begin
        weight_buffer3945_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd39)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd39) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3945_we0 = 1'b1;
    end else begin
        weight_buffer3945_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd39)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd39) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer39_ce0 = 1'b1;
    end else begin
        weight_buffer39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3340)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer39_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer39_d0 = 16'd0;
        end else begin
            weight_buffer39_d0 = 'bx;
        end
    end else begin
        weight_buffer39_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd39)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd39) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer39_we0 = 1'b1;
    end else begin
        weight_buffer39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd3) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3_ce0 = 1'b1;
    end else begin
        weight_buffer3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3343)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer3_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer3_d0 = 16'd0;
        end else begin
            weight_buffer3_d0 = 'bx;
        end
    end else begin
        weight_buffer3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd3) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer3_we0 = 1'b1;
    end else begin
        weight_buffer3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd40)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd40) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4046_ce0 = 1'b1;
    end else begin
        weight_buffer4046_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3346)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer4046_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer4046_d0 = 16'd0;
        end else begin
            weight_buffer4046_d0 = 'bx;
        end
    end else begin
        weight_buffer4046_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd40)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd40) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4046_we0 = 1'b1;
    end else begin
        weight_buffer4046_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd40)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd40) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer40_ce0 = 1'b1;
    end else begin
        weight_buffer40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3349)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer40_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer40_d0 = 16'd0;
        end else begin
            weight_buffer40_d0 = 'bx;
        end
    end else begin
        weight_buffer40_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd40)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd40) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer40_we0 = 1'b1;
    end else begin
        weight_buffer40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd41)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd41) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4147_ce0 = 1'b1;
    end else begin
        weight_buffer4147_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3352)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer4147_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer4147_d0 = 16'd0;
        end else begin
            weight_buffer4147_d0 = 'bx;
        end
    end else begin
        weight_buffer4147_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd41)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd41) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4147_we0 = 1'b1;
    end else begin
        weight_buffer4147_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd41)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd41) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer41_ce0 = 1'b1;
    end else begin
        weight_buffer41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3355)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer41_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer41_d0 = 16'd0;
        end else begin
            weight_buffer41_d0 = 'bx;
        end
    end else begin
        weight_buffer41_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd41)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd41) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer41_we0 = 1'b1;
    end else begin
        weight_buffer41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd42)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd42) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4248_ce0 = 1'b1;
    end else begin
        weight_buffer4248_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3358)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer4248_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer4248_d0 = 16'd0;
        end else begin
            weight_buffer4248_d0 = 'bx;
        end
    end else begin
        weight_buffer4248_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd42)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd42) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4248_we0 = 1'b1;
    end else begin
        weight_buffer4248_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd42)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd42) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer42_ce0 = 1'b1;
    end else begin
        weight_buffer42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3361)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer42_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer42_d0 = 16'd0;
        end else begin
            weight_buffer42_d0 = 'bx;
        end
    end else begin
        weight_buffer42_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd42)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd42) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer42_we0 = 1'b1;
    end else begin
        weight_buffer42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd43)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd43) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4349_ce0 = 1'b1;
    end else begin
        weight_buffer4349_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3364)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer4349_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer4349_d0 = 16'd0;
        end else begin
            weight_buffer4349_d0 = 'bx;
        end
    end else begin
        weight_buffer4349_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd43)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd43) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4349_we0 = 1'b1;
    end else begin
        weight_buffer4349_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd43)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd43) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer43_ce0 = 1'b1;
    end else begin
        weight_buffer43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3367)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer43_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer43_d0 = 16'd0;
        end else begin
            weight_buffer43_d0 = 'bx;
        end
    end else begin
        weight_buffer43_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd43)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd43) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer43_we0 = 1'b1;
    end else begin
        weight_buffer43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd44)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd44) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4450_ce0 = 1'b1;
    end else begin
        weight_buffer4450_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3370)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer4450_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer4450_d0 = 16'd0;
        end else begin
            weight_buffer4450_d0 = 'bx;
        end
    end else begin
        weight_buffer4450_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd44)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd44) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4450_we0 = 1'b1;
    end else begin
        weight_buffer4450_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd44)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd44) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer44_ce0 = 1'b1;
    end else begin
        weight_buffer44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3373)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer44_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer44_d0 = 16'd0;
        end else begin
            weight_buffer44_d0 = 'bx;
        end
    end else begin
        weight_buffer44_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd44)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd44) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer44_we0 = 1'b1;
    end else begin
        weight_buffer44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd45)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd45) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4551_ce0 = 1'b1;
    end else begin
        weight_buffer4551_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3376)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer4551_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer4551_d0 = 16'd0;
        end else begin
            weight_buffer4551_d0 = 'bx;
        end
    end else begin
        weight_buffer4551_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd45)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd45) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4551_we0 = 1'b1;
    end else begin
        weight_buffer4551_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd45)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd45) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer45_ce0 = 1'b1;
    end else begin
        weight_buffer45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3379)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer45_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer45_d0 = 16'd0;
        end else begin
            weight_buffer45_d0 = 'bx;
        end
    end else begin
        weight_buffer45_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd45)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd45) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer45_we0 = 1'b1;
    end else begin
        weight_buffer45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd46)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd46) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4652_ce0 = 1'b1;
    end else begin
        weight_buffer4652_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3382)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer4652_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer4652_d0 = 16'd0;
        end else begin
            weight_buffer4652_d0 = 'bx;
        end
    end else begin
        weight_buffer4652_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd46)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd46) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4652_we0 = 1'b1;
    end else begin
        weight_buffer4652_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd46)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd46) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4653_ce0 = 1'b1;
    end else begin
        weight_buffer4653_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3385)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer4653_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer4653_d0 = 16'd0;
        end else begin
            weight_buffer4653_d0 = 'bx;
        end
    end else begin
        weight_buffer4653_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd46)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd46) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4653_we0 = 1'b1;
    end else begin
        weight_buffer4653_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd4)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd4) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer46_ce0 = 1'b1;
    end else begin
        weight_buffer46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3388)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer46_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer46_d0 = 16'd0;
        end else begin
            weight_buffer46_d0 = 'bx;
        end
    end else begin
        weight_buffer46_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd4)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd4) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer46_we0 = 1'b1;
    end else begin
        weight_buffer46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd47)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd47) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4754_ce0 = 1'b1;
    end else begin
        weight_buffer4754_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3391)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer4754_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer4754_d0 = 16'd0;
        end else begin
            weight_buffer4754_d0 = 'bx;
        end
    end else begin
        weight_buffer4754_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd47)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd47) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4754_we0 = 1'b1;
    end else begin
        weight_buffer4754_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd47)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd47) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer47_ce0 = 1'b1;
    end else begin
        weight_buffer47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3394)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer47_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer47_d0 = 16'd0;
        end else begin
            weight_buffer47_d0 = 'bx;
        end
    end else begin
        weight_buffer47_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd47)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd47) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer47_we0 = 1'b1;
    end else begin
        weight_buffer47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd48)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd48) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4855_ce0 = 1'b1;
    end else begin
        weight_buffer4855_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3397)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer4855_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer4855_d0 = 16'd0;
        end else begin
            weight_buffer4855_d0 = 'bx;
        end
    end else begin
        weight_buffer4855_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd48)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd48) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4855_we0 = 1'b1;
    end else begin
        weight_buffer4855_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd48)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd48) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer48_ce0 = 1'b1;
    end else begin
        weight_buffer48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3400)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer48_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer48_d0 = 16'd0;
        end else begin
            weight_buffer48_d0 = 'bx;
        end
    end else begin
        weight_buffer48_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd48)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd48) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer48_we0 = 1'b1;
    end else begin
        weight_buffer48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd49)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd49) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4956_ce0 = 1'b1;
    end else begin
        weight_buffer4956_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3403)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer4956_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer4956_d0 = 16'd0;
        end else begin
            weight_buffer4956_d0 = 'bx;
        end
    end else begin
        weight_buffer4956_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd49)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd49) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4956_we0 = 1'b1;
    end else begin
        weight_buffer4956_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd49)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd49) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer49_ce0 = 1'b1;
    end else begin
        weight_buffer49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3406)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer49_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer49_d0 = 16'd0;
        end else begin
            weight_buffer49_d0 = 'bx;
        end
    end else begin
        weight_buffer49_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd49)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd49) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer49_we0 = 1'b1;
    end else begin
        weight_buffer49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd4)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd4) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4_ce0 = 1'b1;
    end else begin
        weight_buffer4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3409)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer4_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer4_d0 = 16'd0;
        end else begin
            weight_buffer4_d0 = 'bx;
        end
    end else begin
        weight_buffer4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd4)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd4) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer4_we0 = 1'b1;
    end else begin
        weight_buffer4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd50)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd50) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5057_ce0 = 1'b1;
    end else begin
        weight_buffer5057_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3412)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer5057_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer5057_d0 = 16'd0;
        end else begin
            weight_buffer5057_d0 = 'bx;
        end
    end else begin
        weight_buffer5057_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd50)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd50) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5057_we0 = 1'b1;
    end else begin
        weight_buffer5057_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd50)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd50) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer50_ce0 = 1'b1;
    end else begin
        weight_buffer50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3415)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer50_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer50_d0 = 16'd0;
        end else begin
            weight_buffer50_d0 = 'bx;
        end
    end else begin
        weight_buffer50_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd50)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd50) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer50_we0 = 1'b1;
    end else begin
        weight_buffer50_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd51)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd51) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5158_ce0 = 1'b1;
    end else begin
        weight_buffer5158_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3418)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer5158_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer5158_d0 = 16'd0;
        end else begin
            weight_buffer5158_d0 = 'bx;
        end
    end else begin
        weight_buffer5158_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd51)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd51) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5158_we0 = 1'b1;
    end else begin
        weight_buffer5158_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd51)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd51) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer51_ce0 = 1'b1;
    end else begin
        weight_buffer51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3421)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer51_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer51_d0 = 16'd0;
        end else begin
            weight_buffer51_d0 = 'bx;
        end
    end else begin
        weight_buffer51_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd51)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd51) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer51_we0 = 1'b1;
    end else begin
        weight_buffer51_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd52)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd52) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5259_ce0 = 1'b1;
    end else begin
        weight_buffer5259_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3424)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer5259_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer5259_d0 = 16'd0;
        end else begin
            weight_buffer5259_d0 = 'bx;
        end
    end else begin
        weight_buffer5259_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd52)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd52) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5259_we0 = 1'b1;
    end else begin
        weight_buffer5259_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd52)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd52) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer52_ce0 = 1'b1;
    end else begin
        weight_buffer52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3427)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer52_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer52_d0 = 16'd0;
        end else begin
            weight_buffer52_d0 = 'bx;
        end
    end else begin
        weight_buffer52_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd52)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd52) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer52_we0 = 1'b1;
    end else begin
        weight_buffer52_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd53)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd53) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5360_ce0 = 1'b1;
    end else begin
        weight_buffer5360_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3430)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer5360_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer5360_d0 = 16'd0;
        end else begin
            weight_buffer5360_d0 = 'bx;
        end
    end else begin
        weight_buffer5360_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd53)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd53) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5360_we0 = 1'b1;
    end else begin
        weight_buffer5360_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd53)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd53) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer53_ce0 = 1'b1;
    end else begin
        weight_buffer53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3433)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer53_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer53_d0 = 16'd0;
        end else begin
            weight_buffer53_d0 = 'bx;
        end
    end else begin
        weight_buffer53_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd53)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd53) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer53_we0 = 1'b1;
    end else begin
        weight_buffer53_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd54)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd54) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5461_ce0 = 1'b1;
    end else begin
        weight_buffer5461_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3436)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer5461_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer5461_d0 = 16'd0;
        end else begin
            weight_buffer5461_d0 = 'bx;
        end
    end else begin
        weight_buffer5461_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd54)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd54) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5461_we0 = 1'b1;
    end else begin
        weight_buffer5461_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd54)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd54) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer54_ce0 = 1'b1;
    end else begin
        weight_buffer54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3439)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer54_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer54_d0 = 16'd0;
        end else begin
            weight_buffer54_d0 = 'bx;
        end
    end else begin
        weight_buffer54_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd54)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd54) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer54_we0 = 1'b1;
    end else begin
        weight_buffer54_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd55)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd55) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5562_ce0 = 1'b1;
    end else begin
        weight_buffer5562_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3442)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer5562_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer5562_d0 = 16'd0;
        end else begin
            weight_buffer5562_d0 = 'bx;
        end
    end else begin
        weight_buffer5562_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd55)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd55) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5562_we0 = 1'b1;
    end else begin
        weight_buffer5562_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd55)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd55) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer55_ce0 = 1'b1;
    end else begin
        weight_buffer55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3445)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer55_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer55_d0 = 16'd0;
        end else begin
            weight_buffer55_d0 = 'bx;
        end
    end else begin
        weight_buffer55_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd55)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd55) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer55_we0 = 1'b1;
    end else begin
        weight_buffer55_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd56)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd56) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5663_ce0 = 1'b1;
    end else begin
        weight_buffer5663_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3448)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer5663_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer5663_d0 = 16'd0;
        end else begin
            weight_buffer5663_d0 = 'bx;
        end
    end else begin
        weight_buffer5663_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd56)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd56) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5663_we0 = 1'b1;
    end else begin
        weight_buffer5663_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd56)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd56) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer56_ce0 = 1'b1;
    end else begin
        weight_buffer56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3451)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer56_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer56_d0 = 16'd0;
        end else begin
            weight_buffer56_d0 = 'bx;
        end
    end else begin
        weight_buffer56_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd56)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd56) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer56_we0 = 1'b1;
    end else begin
        weight_buffer56_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd57)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd57) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5764_ce0 = 1'b1;
    end else begin
        weight_buffer5764_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3454)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer5764_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer5764_d0 = 16'd0;
        end else begin
            weight_buffer5764_d0 = 'bx;
        end
    end else begin
        weight_buffer5764_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd57)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd57) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5764_we0 = 1'b1;
    end else begin
        weight_buffer5764_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd57)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd57) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5765_ce0 = 1'b1;
    end else begin
        weight_buffer5765_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3457)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer5765_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer5765_d0 = 16'd0;
        end else begin
            weight_buffer5765_d0 = 'bx;
        end
    end else begin
        weight_buffer5765_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd57)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd57) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5765_we0 = 1'b1;
    end else begin
        weight_buffer5765_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd5)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd5) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer57_ce0 = 1'b1;
    end else begin
        weight_buffer57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3460)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer57_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer57_d0 = 16'd0;
        end else begin
            weight_buffer57_d0 = 'bx;
        end
    end else begin
        weight_buffer57_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd5)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd5) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer57_we0 = 1'b1;
    end else begin
        weight_buffer57_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd58)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd58) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5866_ce0 = 1'b1;
    end else begin
        weight_buffer5866_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3464)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer5866_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer5866_d0 = 16'd0;
        end else begin
            weight_buffer5866_d0 = 'bx;
        end
    end else begin
        weight_buffer5866_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd58)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd58) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5866_we0 = 1'b1;
    end else begin
        weight_buffer5866_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd58)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd58) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer58_ce0 = 1'b1;
    end else begin
        weight_buffer58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3467)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer58_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer58_d0 = 16'd0;
        end else begin
            weight_buffer58_d0 = 'bx;
        end
    end else begin
        weight_buffer58_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd58)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd58) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer58_we0 = 1'b1;
    end else begin
        weight_buffer58_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & ((((((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd62) & (1'd1 == Enable_reg_3427)) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd63) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd61) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd60) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd59) & (1'd1 == Enable_reg_3427)))) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & ((((((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd62)) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd63))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd61))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd60))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd59)))))) begin
        weight_buffer5967_ce0 = 1'b1;
    end else begin
        weight_buffer5967_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        if ((1'b1 == ap_condition_2691)) begin
            weight_buffer5967_d0 = select_ln149_fu_3007_p3;
        end else if ((1'b1 == ap_condition_2680)) begin
            weight_buffer5967_d0 = 16'd0;
        end else begin
            weight_buffer5967_d0 = 'bx;
        end
    end else begin
        weight_buffer5967_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & ((((((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd62) & (1'd1 == Enable_reg_3427)) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd63) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd61) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd60) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd59) & (1'd1 == Enable_reg_3427)))) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & ((((((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd62)) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd63))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd61))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd60))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd59)))))) begin
        weight_buffer5967_we0 = 1'b1;
    end else begin
        weight_buffer5967_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & ((((((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd62) & (1'd1 == Enable_reg_3427)) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd63) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd61) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd60) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd59) & (1'd1 == Enable_reg_3427)))) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & ((((((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd62)) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd63))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd61))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd60))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd59)))))) begin
        weight_buffer59_ce0 = 1'b1;
    end else begin
        weight_buffer59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        if ((1'b1 == ap_condition_2667)) begin
            weight_buffer59_d0 = select_ln149_fu_3007_p3;
        end else if ((1'b1 == ap_condition_2651)) begin
            weight_buffer59_d0 = 16'd0;
        end else begin
            weight_buffer59_d0 = 'bx;
        end
    end else begin
        weight_buffer59_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & ((((((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd62) & (1'd1 == Enable_reg_3427)) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd63) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd61) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd60) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd59) & (1'd1 == Enable_reg_3427)))) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & ((((((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd62)) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd63))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd61))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd60))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd59)))))) begin
        weight_buffer59_we0 = 1'b1;
    end else begin
        weight_buffer59_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd5)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd5) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5_ce0 = 1'b1;
    end else begin
        weight_buffer5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3478)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer5_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer5_d0 = 16'd0;
        end else begin
            weight_buffer5_d0 = 'bx;
        end
    end else begin
        weight_buffer5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd5)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd5) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer5_we0 = 1'b1;
    end else begin
        weight_buffer5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd6) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer68_ce0 = 1'b1;
    end else begin
        weight_buffer68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3481)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer68_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer68_d0 = 16'd0;
        end else begin
            weight_buffer68_d0 = 'bx;
        end
    end else begin
        weight_buffer68_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd6) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer68_we0 = 1'b1;
    end else begin
        weight_buffer68_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd6) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer6_ce0 = 1'b1;
    end else begin
        weight_buffer6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3484)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer6_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer6_d0 = 16'd0;
        end else begin
            weight_buffer6_d0 = 'bx;
        end
    end else begin
        weight_buffer6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd6)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd6) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer6_we0 = 1'b1;
    end else begin
        weight_buffer6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd7)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd7) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer79_ce0 = 1'b1;
    end else begin
        weight_buffer79_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3487)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer79_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer79_d0 = 16'd0;
        end else begin
            weight_buffer79_d0 = 'bx;
        end
    end else begin
        weight_buffer79_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd7)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd7) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer79_we0 = 1'b1;
    end else begin
        weight_buffer79_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd7)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd7) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer7_ce0 = 1'b1;
    end else begin
        weight_buffer7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3490)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer7_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer7_d0 = 16'd0;
        end else begin
            weight_buffer7_d0 = 'bx;
        end
    end else begin
        weight_buffer7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd7)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd7) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer7_we0 = 1'b1;
    end else begin
        weight_buffer7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd8)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd8) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer810_ce0 = 1'b1;
    end else begin
        weight_buffer810_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3493)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer810_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer810_d0 = 16'd0;
        end else begin
            weight_buffer810_d0 = 'bx;
        end
    end else begin
        weight_buffer810_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd8)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd8) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer810_we0 = 1'b1;
    end else begin
        weight_buffer810_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd8)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd8) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer8_ce0 = 1'b1;
    end else begin
        weight_buffer8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3496)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer8_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer8_d0 = 16'd0;
        end else begin
            weight_buffer8_d0 = 'bx;
        end
    end else begin
        weight_buffer8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd8)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd8) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer8_we0 = 1'b1;
    end else begin
        weight_buffer8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd9)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd9) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer911_ce0 = 1'b1;
    end else begin
        weight_buffer911_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3499)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer911_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer911_d0 = 16'd0;
        end else begin
            weight_buffer911_d0 = 'bx;
        end
    end else begin
        weight_buffer911_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd9)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd9) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer911_we0 = 1'b1;
    end else begin
        weight_buffer911_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd9)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd9) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer9_ce0 = 1'b1;
    end else begin
        weight_buffer9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3502)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer9_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer9_d0 = 16'd0;
        end else begin
            weight_buffer9_d0 = 'bx;
        end
    end else begin
        weight_buffer9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd9)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd9) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer9_we0 = 1'b1;
    end else begin
        weight_buffer9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd0) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer_ce0 = 1'b1;
    end else begin
        weight_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3505)) begin
        if ((1'd1 == Enable_reg_3427)) begin
            weight_buffer_d0 = select_ln149_fu_3007_p3;
        end else if ((1'd0 == Enable_reg_3427)) begin
            weight_buffer_d0 = 16'd0;
        end else begin
            weight_buffer_d0 = 'bx;
        end
    end else begin
        weight_buffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (1'd0 == Enable_reg_3427) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd0) & (1'd1 == Enable_reg_3427)))) begin
        weight_buffer_we0 = 1'b1;
    end else begin
        weight_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (enable_read_read_fu_522_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (enable_read_read_fu_522_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((m_axi_DATA_BUS1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond319_fu_2483_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond319_fu_2483_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln138_fu_2507_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter4 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter4 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b0)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Enable_fu_2826_p2 = (select_ln116_8_fu_2812_p3 & icmp_ln146_fu_2821_p2);

assign add_ln130_fu_2493_p2 = (select_ln124_reg_3207 + zext_ln128_reg_3224);

assign add_ln138_fu_2561_p2 = (indvar_flatten301_reg_2295 + 23'd1);

assign add_ln140_1_fu_2577_p2 = (indvar_flatten263_reg_2306 + 15'd1);

assign add_ln142_1_fu_2613_p2 = (indvar_flatten_reg_2317 + 8'd1);

assign add_ln142_cast_fu_2804_p1 = add_ln142_reg_3402;

assign add_ln142_fu_2745_p2 = (select_ln116_4_fu_2698_p3 + 6'd1);

assign add_ln143_fu_2781_p2 = (select_ln116_7_fu_2761_p3 + 2'd1);

assign add_ln160_fu_2799_p2 = (sub_ln160_fu_2794_p2 + select_ln116_5_reg_3382);

assign and_ln116_1_fu_2602_p2 = (xor_ln116_fu_2591_p2 & icmp_ln142_fu_2596_p2);

assign and_ln116_2_fu_2732_p2 = (or_ln116_1_fu_2727_p2 & and_ln116_fu_2687_p2);

assign and_ln116_fu_2687_p2 = (xor_ln116_reg_3339 & icmp_ln143_fu_2681_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((exitcond319_reg_3235 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_DATA_BUS1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((exitcond319_reg_3235 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_DATA_BUS1_RVALID == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp0_stage0_iter1 = ((exitcond319_reg_3235 == 1'd0) & (m_axi_DATA_BUS1_RVALID == 1'b0));
end

assign ap_block_state15_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2651 = ((((((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd62)) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd63))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd61))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd60))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd59)));
end

always @ (*) begin
    ap_condition_2667 = ((((((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd62) & (1'd1 == Enable_reg_3427)) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd63) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd61) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd60) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd59) & (1'd1 == Enable_reg_3427)));
end

always @ (*) begin
    ap_condition_2680 = ((((((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd62)) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd63))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd61))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd60))) | ((1'd0 == Enable_reg_3427) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd59)));
end

always @ (*) begin
    ap_condition_2691 = ((((((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd62) & (1'd1 == Enable_reg_3427)) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd63) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd61) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd60) & (1'd1 == Enable_reg_3427))) | ((trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd59) & (1'd1 == Enable_reg_3427)));
end

always @ (*) begin
    ap_condition_3144 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd10));
end

always @ (*) begin
    ap_condition_3148 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd10));
end

always @ (*) begin
    ap_condition_3151 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd11));
end

always @ (*) begin
    ap_condition_3154 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd11));
end

always @ (*) begin
    ap_condition_3157 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd12));
end

always @ (*) begin
    ap_condition_3160 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd12));
end

always @ (*) begin
    ap_condition_3163 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd1));
end

always @ (*) begin
    ap_condition_3166 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd13));
end

always @ (*) begin
    ap_condition_3169 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd13));
end

always @ (*) begin
    ap_condition_3172 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd1));
end

always @ (*) begin
    ap_condition_3175 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd14));
end

always @ (*) begin
    ap_condition_3178 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd14));
end

always @ (*) begin
    ap_condition_3181 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd15));
end

always @ (*) begin
    ap_condition_3184 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd15));
end

always @ (*) begin
    ap_condition_3187 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd16));
end

always @ (*) begin
    ap_condition_3190 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd16));
end

always @ (*) begin
    ap_condition_3193 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd17));
end

always @ (*) begin
    ap_condition_3196 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd17));
end

always @ (*) begin
    ap_condition_3199 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd18));
end

always @ (*) begin
    ap_condition_3202 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd18));
end

always @ (*) begin
    ap_condition_3205 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd19));
end

always @ (*) begin
    ap_condition_3208 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd19));
end

always @ (*) begin
    ap_condition_3211 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd0));
end

always @ (*) begin
    ap_condition_3214 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd20));
end

always @ (*) begin
    ap_condition_3217 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd20));
end

always @ (*) begin
    ap_condition_3220 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd21));
end

always @ (*) begin
    ap_condition_3223 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd21));
end

always @ (*) begin
    ap_condition_3226 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd22));
end

always @ (*) begin
    ap_condition_3229 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd22));
end

always @ (*) begin
    ap_condition_3232 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd23));
end

always @ (*) begin
    ap_condition_3235 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd23));
end

always @ (*) begin
    ap_condition_3238 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd24));
end

always @ (*) begin
    ap_condition_3241 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd24));
end

always @ (*) begin
    ap_condition_3244 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd2));
end

always @ (*) begin
    ap_condition_3247 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd25));
end

always @ (*) begin
    ap_condition_3250 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd25));
end

always @ (*) begin
    ap_condition_3253 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd26));
end

always @ (*) begin
    ap_condition_3256 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd26));
end

always @ (*) begin
    ap_condition_3259 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd27));
end

always @ (*) begin
    ap_condition_3262 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd27));
end

always @ (*) begin
    ap_condition_3265 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd28));
end

always @ (*) begin
    ap_condition_3268 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd28));
end

always @ (*) begin
    ap_condition_3271 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd29));
end

always @ (*) begin
    ap_condition_3274 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd29));
end

always @ (*) begin
    ap_condition_3277 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd2));
end

always @ (*) begin
    ap_condition_3280 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd30));
end

always @ (*) begin
    ap_condition_3283 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd30));
end

always @ (*) begin
    ap_condition_3286 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd31));
end

always @ (*) begin
    ap_condition_3289 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd31));
end

always @ (*) begin
    ap_condition_3292 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd32));
end

always @ (*) begin
    ap_condition_3295 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd32));
end

always @ (*) begin
    ap_condition_3298 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd33));
end

always @ (*) begin
    ap_condition_3301 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd33));
end

always @ (*) begin
    ap_condition_3304 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd34));
end

always @ (*) begin
    ap_condition_3307 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd34));
end

always @ (*) begin
    ap_condition_3310 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd35));
end

always @ (*) begin
    ap_condition_3313 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd35));
end

always @ (*) begin
    ap_condition_3316 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd3));
end

always @ (*) begin
    ap_condition_3319 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd36));
end

always @ (*) begin
    ap_condition_3322 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd36));
end

always @ (*) begin
    ap_condition_3325 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd37));
end

always @ (*) begin
    ap_condition_3328 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd37));
end

always @ (*) begin
    ap_condition_3331 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd38));
end

always @ (*) begin
    ap_condition_3334 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd38));
end

always @ (*) begin
    ap_condition_3337 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd39));
end

always @ (*) begin
    ap_condition_3340 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd39));
end

always @ (*) begin
    ap_condition_3343 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd3));
end

always @ (*) begin
    ap_condition_3346 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd40));
end

always @ (*) begin
    ap_condition_3349 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd40));
end

always @ (*) begin
    ap_condition_3352 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd41));
end

always @ (*) begin
    ap_condition_3355 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd41));
end

always @ (*) begin
    ap_condition_3358 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd42));
end

always @ (*) begin
    ap_condition_3361 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd42));
end

always @ (*) begin
    ap_condition_3364 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd43));
end

always @ (*) begin
    ap_condition_3367 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd43));
end

always @ (*) begin
    ap_condition_3370 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd44));
end

always @ (*) begin
    ap_condition_3373 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd44));
end

always @ (*) begin
    ap_condition_3376 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd45));
end

always @ (*) begin
    ap_condition_3379 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd45));
end

always @ (*) begin
    ap_condition_3382 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd46));
end

always @ (*) begin
    ap_condition_3385 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd46));
end

always @ (*) begin
    ap_condition_3388 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd4));
end

always @ (*) begin
    ap_condition_3391 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd47));
end

always @ (*) begin
    ap_condition_3394 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd47));
end

always @ (*) begin
    ap_condition_3397 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd48));
end

always @ (*) begin
    ap_condition_3400 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd48));
end

always @ (*) begin
    ap_condition_3403 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd49));
end

always @ (*) begin
    ap_condition_3406 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd49));
end

always @ (*) begin
    ap_condition_3409 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd4));
end

always @ (*) begin
    ap_condition_3412 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd50));
end

always @ (*) begin
    ap_condition_3415 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd50));
end

always @ (*) begin
    ap_condition_3418 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd51));
end

always @ (*) begin
    ap_condition_3421 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd51));
end

always @ (*) begin
    ap_condition_3424 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd52));
end

always @ (*) begin
    ap_condition_3427 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd52));
end

always @ (*) begin
    ap_condition_3430 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd53));
end

always @ (*) begin
    ap_condition_3433 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd53));
end

always @ (*) begin
    ap_condition_3436 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd54));
end

always @ (*) begin
    ap_condition_3439 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd54));
end

always @ (*) begin
    ap_condition_3442 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd55));
end

always @ (*) begin
    ap_condition_3445 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd55));
end

always @ (*) begin
    ap_condition_3448 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd56));
end

always @ (*) begin
    ap_condition_3451 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd56));
end

always @ (*) begin
    ap_condition_3454 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd57));
end

always @ (*) begin
    ap_condition_3457 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd57));
end

always @ (*) begin
    ap_condition_3460 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd5));
end

always @ (*) begin
    ap_condition_3464 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd58));
end

always @ (*) begin
    ap_condition_3467 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd58));
end

always @ (*) begin
    ap_condition_3478 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd5));
end

always @ (*) begin
    ap_condition_3481 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd6));
end

always @ (*) begin
    ap_condition_3484 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd6));
end

always @ (*) begin
    ap_condition_3487 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd7));
end

always @ (*) begin
    ap_condition_3490 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd7));
end

always @ (*) begin
    ap_condition_3493 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd8));
end

always @ (*) begin
    ap_condition_3496 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd8));
end

always @ (*) begin
    ap_condition_3499 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd1) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd9));
end

always @ (*) begin
    ap_condition_3502 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd9));
end

always @ (*) begin
    ap_condition_3505 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (trunc_ln146_reg_3412_pp1_iter3_reg == 1'd0) & (select_ln142_reg_3407_pp1_iter3_reg == 6'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign buf_256b_0_2_fu_3134_p1 = local_buf_q0[15:0];

assign buf_256b_0_fu_2503_p1 = local_buf_q0[15:0];

assign cmp43_fu_2631_p2 = ((t1_cast755_fu_2627_p1 < TM_MIN) ? 1'b1 : 1'b0);

assign cmp43_mid1293_fu_2556_p2 = ((TM_MIN != 8'd0) ? 1'b1 : 1'b0);

assign cmp43_mid1_fu_2807_p2 = ((add_ln142_cast_fu_2804_p1 < TM_MIN) ? 1'b1 : 1'b0);

assign cnt_1_fu_2842_p2 = (cnt_fu_518 + 8'd1);

assign empty_70_fu_2477_p2 = (ap_phi_mux_loop_index_phi_fu_2287_p4 + 10'd1);

assign empty_fu_2439_p2 = ($signed(p_cast3_fu_2435_p1) + $signed(Weight));

assign enable_read_read_fu_522_p2 = enable;

assign exitcond319_fu_2483_p2 = ((ap_phi_mux_loop_index_phi_fu_2287_p4 == mm_offset_reg_3218) ? 1'b1 : 1'b0);

assign grp_fu_3148_p1 = grp_fu_3148_p10;

assign grp_fu_3148_p10 = TM_MIN;

assign grp_fu_3148_p2 = 11'd1;

assign grp_fu_3156_p0 = grp_fu_3156_p00;

assign grp_fu_3156_p00 = Ksize;

assign grp_fu_3156_p1 = grp_fu_3156_p10;

assign grp_fu_3156_p10 = sub_ln138_fu_2530_p2;

assign icmp_ln124_fu_2401_p2 = ((or_ln124_fu_2395_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln138_1_fu_2567_p2 = ((indvar_flatten301_reg_2295 == mul_ln138_reg_3302) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_2507_p2 = ((Ksize == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_2572_p2 = ((indvar_flatten263_reg_2306 == sub_ln138_reg_3287) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_2596_p2 = ((indvar_flatten_reg_2317 == 8'd120) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_2681_p2 = ((t2_reg_2361 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_2821_p2 = ((zext_ln146_fu_2818_p1 < TN_MIN) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_2848_p2 = ((cnt_1_fu_2842_p2 == 8'd2) ? 1'b1 : 1'b0);

assign lb_cnt_1_fu_2867_p2 = (lb_cnt_fu_506 + 16'd1);

assign loop_index_cast_fu_2488_p1 = loop_index_reg_2283_pp0_iter1_reg;

assign m_axi_DATA_BUS1_ARADDR = DATA_BUS1_addr_reg_3212;

assign m_axi_DATA_BUS1_ARBURST = 2'd0;

assign m_axi_DATA_BUS1_ARCACHE = 4'd0;

assign m_axi_DATA_BUS1_ARID = 1'd0;

assign m_axi_DATA_BUS1_ARLEN = mm_offset_reg_3218;

assign m_axi_DATA_BUS1_ARLOCK = 2'd0;

assign m_axi_DATA_BUS1_ARPROT = 3'd0;

assign m_axi_DATA_BUS1_ARQOS = 4'd0;

assign m_axi_DATA_BUS1_ARREGION = 4'd0;

assign m_axi_DATA_BUS1_ARSIZE = 3'd0;

assign m_axi_DATA_BUS1_ARUSER = 1'd0;

assign m_axi_DATA_BUS1_AWADDR = 64'd0;

assign m_axi_DATA_BUS1_AWBURST = 2'd0;

assign m_axi_DATA_BUS1_AWCACHE = 4'd0;

assign m_axi_DATA_BUS1_AWID = 1'd0;

assign m_axi_DATA_BUS1_AWLEN = 32'd0;

assign m_axi_DATA_BUS1_AWLOCK = 2'd0;

assign m_axi_DATA_BUS1_AWPROT = 3'd0;

assign m_axi_DATA_BUS1_AWQOS = 4'd0;

assign m_axi_DATA_BUS1_AWREGION = 4'd0;

assign m_axi_DATA_BUS1_AWSIZE = 3'd0;

assign m_axi_DATA_BUS1_AWUSER = 1'd0;

assign m_axi_DATA_BUS1_AWVALID = 1'b0;

assign m_axi_DATA_BUS1_BREADY = 1'b0;

assign m_axi_DATA_BUS1_WDATA = 32'd0;

assign m_axi_DATA_BUS1_WID = 1'd0;

assign m_axi_DATA_BUS1_WLAST = 1'b0;

assign m_axi_DATA_BUS1_WSTRB = 4'd0;

assign m_axi_DATA_BUS1_WUSER = 1'd0;

assign m_axi_DATA_BUS1_WVALID = 1'b0;

assign mul_ln127_fu_2407_p0 = mul_ln127_fu_2407_p00;

assign mul_ln127_fu_2407_p00 = KxK;

assign mul_ln127_fu_2407_p1 = mul_ln127_fu_2407_p10;

assign mul_ln127_fu_2407_p10 = TN_MIN;

assign or_ln116_1_fu_2727_p2 = (xor_ln116_1_fu_2722_p2 | icmp_ln140_reg_3322_pp1_iter1_reg);

assign or_ln116_2_fu_2751_p2 = (and_ln116_2_fu_2732_p2 | and_ln116_1_reg_3349);

assign or_ln116_3_fu_2756_p2 = (or_ln116_2_fu_2751_p2 | icmp_ln140_reg_3322_pp1_iter1_reg);

assign or_ln116_fu_2608_p2 = (icmp_ln140_reg_3322 | and_ln116_1_fu_2602_p2);

assign or_ln124_fu_2395_p2 = (n | m);

assign p_cast3_fu_2435_p1 = $signed(tmp_fu_2427_p3);

assign p_cast_cast_fu_2454_p1 = $signed(p_cast_fu_2444_p4);

assign p_cast_fu_2444_p4 = {{empty_fu_2439_p2[63:2]}};

assign p_shl_fu_2512_p3 = {{Ksize}, {7'd0}};

assign select_ln116_1_fu_2649_p3 = ((icmp_ln140_reg_3322_pp1_iter1_reg[0:0] == 1'b1) ? t3_2_fu_2636_p2 : ap_phi_mux_t3_phi_fu_2332_p4);

assign select_ln116_2_fu_2668_p3 = ((icmp_ln140_reg_3322_pp1_iter1_reg[0:0] == 1'b1) ? 4'd0 : trunc_ln116_fu_2664_p1);

assign select_ln116_3_fu_2675_p3 = ((icmp_ln140_reg_3322_pp1_iter1_reg[0:0] == 1'b1) ? cmp43_mid1293_reg_3307 : cmp43_fu_2631_p2);

assign select_ln116_4_fu_2698_p3 = ((or_ln116_reg_3357[0:0] == 1'b1) ? 6'd0 : ap_phi_mux_t1_phi_fu_2354_p4);

assign select_ln116_5_fu_2709_p3 = ((and_ln116_1_reg_3349[0:0] == 1'b1) ? trunc_ln116_1_fu_2705_p1 : select_ln116_2_fu_2668_p3);

assign select_ln116_6_fu_2716_p3 = ((and_ln116_1_reg_3349[0:0] == 1'b1) ? cmp43_mid1293_reg_3307 : select_ln116_3_fu_2675_p3);

assign select_ln116_7_fu_2761_p3 = ((or_ln116_3_fu_2756_p2[0:0] == 1'b1) ? 2'd0 : t2_reg_2361);

assign select_ln116_8_fu_2812_p3 = ((and_ln116_2_reg_3392[0:0] == 1'b1) ? cmp43_mid1_fu_2807_p2 : select_ln116_6_reg_3387);

assign select_ln116_fu_2642_p3 = ((icmp_ln140_reg_3322_pp1_iter1_reg[0:0] == 1'b1) ? 8'd0 : t4_reg_2339);

assign select_ln124_fu_2420_p3 = ((icmp_ln124_reg_3192[0:0] == 1'b1) ? 32'd0 : Woffset);

assign select_ln140_1_fu_2583_p3 = ((icmp_ln140_fu_2572_p2[0:0] == 1'b1) ? 15'd1 : add_ln140_1_fu_2577_p2);

assign select_ln140_fu_2738_p3 = ((and_ln116_1_reg_3349[0:0] == 1'b1) ? t4_2_fu_2692_p2 : select_ln116_fu_2642_p3);

assign select_ln142_1_fu_2619_p3 = ((or_ln116_fu_2608_p2[0:0] == 1'b1) ? 8'd1 : add_ln142_1_fu_2613_p2);

assign select_ln142_fu_2769_p3 = ((and_ln116_2_fu_2732_p2[0:0] == 1'b1) ? add_ln142_fu_2745_p2 : select_ln116_4_fu_2698_p3);

assign select_ln149_fu_3007_p3 = ((trunc_ln149_reg_3431[0:0] == 1'b1) ? buf_256b_1_2_fu_514 : buf_256b_0_1_fu_510);

assign sub_ln138_fu_2530_p2 = (p_shl_fu_2512_p3 - zext_ln138_fu_2526_p1);

assign sub_ln160_fu_2794_p2 = (tmp_5_cast_fu_2787_p3 - trunc_ln160_reg_3372);

assign t1_cast755_fu_2627_p1 = ap_phi_mux_t1_phi_fu_2354_p4;

assign t3_2_fu_2636_p2 = (ap_phi_mux_t3_phi_fu_2332_p4 + 8'd1);

assign t4_2_fu_2692_p2 = (select_ln116_fu_2642_p3 + 8'd1);

assign tmp_4_fu_2519_p3 = {{Ksize}, {3'd0}};

assign tmp_5_cast_fu_2787_p3 = {{trunc_ln160_1_reg_3377}, {2'd0}};

assign tmp_fu_2427_p3 = {{select_ln124_fu_2420_p3}, {2'd0}};

assign trunc_ln116_1_fu_2705_p1 = t4_2_fu_2692_p2[3:0];

assign trunc_ln116_fu_2664_p1 = t4_reg_2339[3:0];

assign trunc_ln146_fu_2777_p1 = select_ln116_7_fu_2761_p3[0:0];

assign trunc_ln149_fu_2835_p1 = cnt_fu_518[0:0];

assign trunc_ln160_1_fu_2660_p1 = select_ln116_1_fu_2649_p3[1:0];

assign trunc_ln160_fu_2656_p1 = select_ln116_1_fu_2649_p3[3:0];

assign weight_buffer1012_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer10_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer1113_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer11_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer1214_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer1215_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer12_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer1316_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer1317_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer13_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer1418_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer14_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer1519_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer15_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer1620_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer16_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer1721_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer17_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer1822_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer18_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer1923_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer19_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer1_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer2024_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer20_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer2125_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer21_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer2226_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer22_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer2327_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer23_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer2428_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer2429_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer24_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer2530_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer25_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer2631_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer26_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer2732_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer27_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer2833_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer28_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer2934_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer29_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer2_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer3035_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer30_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer3136_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer31_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer3237_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer32_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer3338_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer33_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer3439_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer34_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer3540_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer3541_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer35_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer3642_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer36_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer3743_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer37_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer3844_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer38_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer3945_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer39_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer3_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer4046_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer40_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer4147_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer41_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer4248_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer42_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer4349_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer43_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer4450_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer44_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer4551_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer45_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer4652_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer4653_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer46_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer4754_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer47_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer4855_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer48_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer4956_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer49_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer4_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer5057_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer50_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer5158_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer51_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer5259_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer52_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer5360_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer53_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer5461_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer54_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer5562_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer55_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer5663_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer56_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer5764_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer5765_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer57_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer5866_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer58_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer5967_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer59_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer5_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer68_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer6_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer79_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer7_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer810_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer8_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer911_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer9_address0 = zext_ln160_fu_2878_p1;

assign weight_buffer_address0 = zext_ln160_fu_2878_p1;

assign xor_ln116_1_fu_2722_p2 = (icmp_ln142_reg_3344 ^ 1'd1);

assign xor_ln116_fu_2591_p2 = (icmp_ln140_reg_3322 ^ 1'd1);

assign zext_ln128_fu_2473_p1 = mm_offset_reg_3218;

assign zext_ln138_fu_2526_p1 = tmp_4_fu_2519_p3;

assign zext_ln146_fu_2818_p1 = trunc_ln146_reg_3412;

assign zext_ln154_fu_2862_p1 = lb_cnt_fu_506;

assign zext_ln160_fu_2878_p1 = add_ln160_reg_3422;

always @ (posedge ap_clk) begin
    zext_ln128_reg_3224[31:10] <= 22'b0000000000000000000000;
    sub_ln138_reg_3287[2:0] <= 3'b000;
end

endmodule //FPGA_Acc_weight_load_reorg
