Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Jul 22 15:58:50 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file btn_led_blink_timing_summary_routed.rpt -pb btn_led_blink_timing_summary_routed.pb -rpx btn_led_blink_timing_summary_routed.rpx -warn_on_violation
| Design       : btn_led_blink
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.086        0.000                      0                   54        0.217        0.000                      0                   54        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.086        0.000                      0                   54        0.217        0.000                      0                   54        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 U1/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/btn_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.828ns (21.331%)  route 3.054ns (78.669%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    U1/CLK
    SLICE_X3Y32          FDCE                                         r  U1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  U1/cnt_reg[6]/Q
                         net (fo=2, routed)           0.868     6.474    U1/cnt[6]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.598 r  U1/cnt[16]_i_3/O
                         net (fo=1, routed)           0.800     7.397    U1/cnt[16]_i_3_n_0
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.124     7.521 r  U1/cnt[16]_i_2/O
                         net (fo=18, routed)          1.386     8.908    U1/cnt[16]_i_2_n_0
    SLICE_X3Y31          LUT3 (Prop_lut3_I2_O)        0.124     9.032 r  U1/btn_state_i_1/O
                         net (fo=1, routed)           0.000     9.032    U1/btn_state_i_1_n_0
    SLICE_X3Y31          FDCE                                         r  U1/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509    14.850    U1/CLK
    SLICE_X3Y31          FDCE                                         r  U1/btn_state_reg/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y31          FDCE (Setup_fdce_C_D)        0.029    15.118    U1/btn_state_reg
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 U1/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.856ns (21.895%)  route 3.054ns (78.105%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    U1/CLK
    SLICE_X3Y32          FDCE                                         r  U1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  U1/cnt_reg[6]/Q
                         net (fo=2, routed)           0.868     6.474    U1/cnt[6]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.598 r  U1/cnt[16]_i_3/O
                         net (fo=1, routed)           0.800     7.397    U1/cnt[16]_i_3_n_0
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.124     7.521 r  U1/cnt[16]_i_2/O
                         net (fo=18, routed)          1.386     8.908    U1/cnt[16]_i_2_n_0
    SLICE_X3Y31          LUT4 (Prop_lut4_I0_O)        0.152     9.060 r  U1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.060    U1/cnt[0]_i_1_n_0
    SLICE_X3Y31          FDCE                                         r  U1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509    14.850    U1/CLK
    SLICE_X3Y31          FDCE                                         r  U1/cnt_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y31          FDCE (Setup_fdce_C_D)        0.075    15.164    U1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 U2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.914ns (50.445%)  route 1.880ns (49.556%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.627     5.148    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U2/cnt_reg[4]/Q
                         net (fo=1, routed)           0.628     6.196    U2/cnt_reg_n_0_[4]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     6.894 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.894    U2/cnt0_carry_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.008    U2/cnt0_carry__0_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.122    U2/cnt0_carry__1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.361 r  U2/cnt0_carry__2/O[2]
                         net (fo=1, routed)           1.252     8.613    U2/cnt0_carry__2_n_5
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.330     8.943 r  U2/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000     8.943    U2/cnt[15]_i_1__0_n_0
    SLICE_X0Y34          FDCE                                         r  U2/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.513    14.854    U2/CLK
    SLICE_X0Y34          FDCE                                         r  U2/cnt_reg[15]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)        0.075    15.168    U2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 U2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/btn_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.966ns (26.959%)  route 2.617ns (73.041%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    U2/CLK
    SLICE_X0Y32          FDCE                                         r  U2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.419     5.569 f  U2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.874     6.443    U2/cnt_reg_n_0_[7]
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.299     6.742 r  U2/cnt[16]_i_3__0/O
                         net (fo=1, routed)           0.581     7.323    U2/cnt[16]_i_3__0_n_0
    SLICE_X0Y34          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  U2/cnt[16]_i_2__0/O
                         net (fo=18, routed)          1.162     8.609    U2/cnt[16]_i_2__0_n_0
    SLICE_X0Y31          LUT3 (Prop_lut3_I2_O)        0.124     8.733 r  U2/btn_state_i_1__0/O
                         net (fo=1, routed)           0.000     8.733    U2/btn_state_i_1__0_n_0
    SLICE_X0Y31          FDCE                                         r  U2/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509    14.850    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/btn_state_reg/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.029    15.118    U2/btn_state_reg
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 U2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.966ns (27.044%)  route 2.606ns (72.956%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    U2/CLK
    SLICE_X0Y32          FDCE                                         r  U2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.419     5.569 f  U2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.874     6.443    U2/cnt_reg_n_0_[7]
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.299     6.742 r  U2/cnt[16]_i_3__0/O
                         net (fo=1, routed)           0.581     7.323    U2/cnt[16]_i_3__0_n_0
    SLICE_X0Y34          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  U2/cnt[16]_i_2__0/O
                         net (fo=18, routed)          1.151     8.598    U2/cnt[16]_i_2__0_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124     8.722 r  U2/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.722    U2/cnt[1]_i_1__0_n_0
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509    14.850    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.031    15.120    U2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 U2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.992ns (27.485%)  route 2.617ns (72.515%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    U2/CLK
    SLICE_X0Y32          FDCE                                         r  U2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.419     5.569 f  U2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.874     6.443    U2/cnt_reg_n_0_[7]
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.299     6.742 r  U2/cnt[16]_i_3__0/O
                         net (fo=1, routed)           0.581     7.323    U2/cnt[16]_i_3__0_n_0
    SLICE_X0Y34          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  U2/cnt[16]_i_2__0/O
                         net (fo=18, routed)          1.162     8.609    U2/cnt[16]_i_2__0_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.150     8.759 r  U2/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.759    U2/cnt[0]_i_1__0_n_0
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509    14.850    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.075    15.164    U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 U2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.992ns (27.571%)  route 2.606ns (72.429%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    U2/CLK
    SLICE_X0Y32          FDCE                                         r  U2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.419     5.569 f  U2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.874     6.443    U2/cnt_reg_n_0_[7]
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.299     6.742 r  U2/cnt[16]_i_3__0/O
                         net (fo=1, routed)           0.581     7.323    U2/cnt[16]_i_3__0_n_0
    SLICE_X0Y34          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  U2/cnt[16]_i_2__0/O
                         net (fo=18, routed)          1.151     8.598    U2/cnt[16]_i_2__0_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.150     8.748 r  U2/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.748    U2/cnt[3]_i_1__0_n_0
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509    14.850    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.075    15.164    U2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 U1/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.828ns (23.294%)  route 2.727ns (76.706%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    U1/CLK
    SLICE_X3Y32          FDCE                                         r  U1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  U1/cnt_reg[6]/Q
                         net (fo=2, routed)           0.868     6.474    U1/cnt[6]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.598 r  U1/cnt[16]_i_3/O
                         net (fo=1, routed)           0.800     7.397    U1/cnt[16]_i_3_n_0
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.124     7.521 r  U1/cnt[16]_i_2/O
                         net (fo=18, routed)          1.059     8.581    U1/cnt[16]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     8.705 r  U1/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     8.705    U1/cnt[11]_i_1_n_0
    SLICE_X3Y33          FDCE                                         r  U1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.512    14.853    U1/CLK
    SLICE_X3Y33          FDCE                                         r  U1/cnt_reg[11]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.031    15.123    U1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 U1/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.856ns (23.893%)  route 2.727ns (76.107%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.150    U1/CLK
    SLICE_X3Y32          FDCE                                         r  U1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  U1/cnt_reg[6]/Q
                         net (fo=2, routed)           0.868     6.474    U1/cnt[6]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.598 r  U1/cnt[16]_i_3/O
                         net (fo=1, routed)           0.800     7.397    U1/cnt[16]_i_3_n_0
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.124     7.521 r  U1/cnt[16]_i_2/O
                         net (fo=18, routed)          1.059     8.581    U1/cnt[16]_i_2_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.152     8.733 r  U1/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.733    U1/cnt[9]_i_1_n_0
    SLICE_X3Y33          FDCE                                         r  U1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.512    14.853    U1/CLK
    SLICE_X3Y33          FDCE                                         r  U1/cnt_reg[9]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.075    15.167    U1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 U2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.982ns (56.400%)  route 1.532ns (43.600%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.627     5.148    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U2/cnt_reg[4]/Q
                         net (fo=1, routed)           0.628     6.196    U2/cnt_reg_n_0_[4]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     6.894 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.894    U2/cnt0_carry_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.008    U2/cnt0_carry__0_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.122    U2/cnt0_carry__1_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 r  U2/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.904     8.359    U2/cnt0_carry__2_n_6
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.303     8.662 r  U2/cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.662    U2/cnt[14]_i_1__0_n_0
    SLICE_X0Y34          FDCE                                         r  U2/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.513    14.854    U2/CLK
    SLICE_X0Y34          FDCE                                         r  U2/cnt_reg[14]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)        0.031    15.124    U2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  6.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U1/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.702%)  route 0.150ns (44.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.471    U1/CLK
    SLICE_X3Y31          FDCE                                         r  U1/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U1/btn_state_reg/Q
                         net (fo=20, routed)          0.150     1.762    U1/btn_L_clean
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.048     1.810 r  U1/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U1/cnt[7]_i_1_n_0
    SLICE_X3Y32          FDCE                                         r  U1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    U1/CLK
    SLICE_X3Y32          FDCE                                         r  U1/cnt_reg[7]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.107     1.593    U1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U1/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.471    U1/CLK
    SLICE_X3Y31          FDCE                                         r  U1/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U1/btn_state_reg/Q
                         net (fo=20, routed)          0.150     1.762    U1/btn_L_clean
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.807 r  U1/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.807    U1/cnt[5]_i_1_n_0
    SLICE_X3Y32          FDCE                                         r  U1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    U1/CLK
    SLICE_X3Y32          FDCE                                         r  U1/cnt_reg[5]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.091     1.577    U1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U2/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/btn_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    U2/CLK
    SLICE_X2Y27          FDRE                                         r  U2/btn_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U2/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.176     1.809    U2/btn_sync_0_reg_n_0
    SLICE_X2Y27          FDRE                                         r  U2/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    U2/CLK
    SLICE_X2Y27          FDRE                                         r  U2/btn_sync_1_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.063     1.531    U2/btn_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 U1/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/btn_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    U1/CLK
    SLICE_X2Y27          FDRE                                         r  U1/btn_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U1/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.170     1.802    U1/btn_sync_0
    SLICE_X2Y27          FDRE                                         r  U1/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    U1/CLK
    SLICE_X2Y27          FDRE                                         r  U1/btn_sync_1_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.052     1.520    U1/btn_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.263%)  route 0.172ns (42.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.471    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.128     1.599 f  U2/cnt_reg[0]/Q
                         net (fo=2, routed)           0.172     1.771    U2/cnt_reg_n_0_[0]
    SLICE_X0Y31          LUT4 (Prop_lut4_I3_O)        0.102     1.873 r  U2/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    U2/cnt[0]_i_1__0_n_0
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     1.984    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.107     1.578    U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 U1/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.210ns (41.657%)  route 0.294ns (58.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    U1/CLK
    SLICE_X2Y27          FDRE                                         r  U1/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U1/btn_sync_1_reg/Q
                         net (fo=18, routed)          0.294     1.926    U1/btn_sync_1
    SLICE_X3Y31          LUT4 (Prop_lut4_I2_O)        0.046     1.972 r  U1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.972    U1/cnt[0]_i_1_n_0
    SLICE_X3Y31          FDCE                                         r  U1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     1.984    U1/CLK
    SLICE_X3Y31          FDCE                                         r  U1/cnt_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y31          FDCE (Hold_fdce_C_D)         0.107     1.592    U1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 U2/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.184ns (37.029%)  route 0.313ns (62.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.471    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U2/btn_state_reg/Q
                         net (fo=20, routed)          0.313     1.925    U2/btn_R_clean
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.043     1.968 r  U2/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.968    U2/cnt[4]_i_1__0_n_0
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     1.984    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.107     1.578    U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 U1/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/btn_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.541%)  route 0.294ns (58.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    U1/CLK
    SLICE_X2Y27          FDRE                                         r  U1/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U1/btn_sync_1_reg/Q
                         net (fo=18, routed)          0.294     1.926    U1/btn_sync_1
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.971 r  U1/btn_state_i_1/O
                         net (fo=1, routed)           0.000     1.971    U1/btn_state_i_1_n_0
    SLICE_X3Y31          FDCE                                         r  U1/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     1.984    U1/CLK
    SLICE_X3Y31          FDCE                                         r  U1/btn_state_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y31          FDCE (Hold_fdce_C_D)         0.091     1.576    U1/btn_state_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 U2/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.281%)  route 0.313ns (62.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.471    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U2/btn_state_reg/Q
                         net (fo=20, routed)          0.313     1.925    U2/btn_R_clean
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.045     1.970 r  U2/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.970    U2/cnt[2]_i_1__0_n_0
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     1.984    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092     1.563    U2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 U1/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.719%)  route 0.335ns (64.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.471    U1/CLK
    SLICE_X3Y31          FDCE                                         r  U1/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U1/btn_state_reg/Q
                         net (fo=20, routed)          0.335     1.947    U1/btn_L_clean
    SLICE_X3Y31          LUT4 (Prop_lut4_I1_O)        0.045     1.992 r  U1/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.992    U1/cnt[3]_i_1_n_0
    SLICE_X3Y31          FDCE                                         r  U1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     1.984    U1/CLK
    SLICE_X3Y31          FDCE                                         r  U1/cnt_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y31          FDCE (Hold_fdce_C_D)         0.107     1.578    U1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.414    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    led_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    led_reg[7]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30    led_reg[7]_lopt_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    led_reg[7]_lopt_replica_3/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    led_reg[7]_lopt_replica_4/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    led_reg[7]_lopt_replica_5/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    led_reg[7]_lopt_replica_6/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    led_reg[7]_lopt_replica_7/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    U1/btn_state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    led_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    led_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    led_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    led_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    led_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    led_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    led_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    led_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    led_reg[7]_lopt_replica_4/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    led_reg[7]_lopt_replica_4/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    led_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    led_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    led_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    led_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    led_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    led_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    led_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    led_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    led_reg[7]_lopt_replica_4/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    led_reg[7]_lopt_replica_4/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[7]_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 3.962ns (59.531%)  route 2.693ns (40.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  led_reg[7]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  led_reg[7]_lopt_replica_7/Q
                         net (fo=1, routed)           2.693     8.291    led_reg[7]_lopt_replica_7_1
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.797 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.797    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.638ns  (logic 3.957ns (59.605%)  route 2.681ns (40.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  led_reg[7]/Q
                         net (fo=1, routed)           2.681     8.279    led_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.779 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.779    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 3.970ns (62.627%)  route 2.369ns (37.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  led_reg[7]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  led_reg[7]_lopt_replica_6/Q
                         net (fo=1, routed)           2.369     7.967    led_reg[7]_lopt_replica_6_1
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.481 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.481    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.318ns  (logic 3.961ns (62.690%)  route 2.357ns (37.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  led_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  led_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.357     7.954    led_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.459 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.459    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 3.986ns (65.887%)  route 2.064ns (34.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  led_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  led_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.064     7.667    led_reg[7]_lopt_replica_2_1
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.197 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.197    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.872ns  (logic 3.965ns (67.521%)  route 1.907ns (32.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  led_reg[7]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  led_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           1.907     7.505    led_reg[7]_lopt_replica_4_1
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.014 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.014    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 3.957ns (67.553%)  route 1.901ns (32.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  led_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  led_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           1.901     7.498    led_reg[7]_lopt_replica_3_1
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.999 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.999    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 3.965ns (67.689%)  route 1.892ns (32.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  led_reg[7]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  led_reg[7]_lopt_replica_5/Q
                         net (fo=1, routed)           1.892     7.490    led_reg[7]_lopt_replica_5_1
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.998 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.998    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.343ns (75.004%)  route 0.448ns (24.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  led_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  led_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           0.448     2.055    led_reg[7]_lopt_replica_3_1
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.257 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.257    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.351ns (74.838%)  route 0.454ns (25.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  led_reg[7]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  led_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           0.454     2.061    led_reg[7]_lopt_replica_4_1
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.272 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.272    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.351ns (74.783%)  route 0.455ns (25.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  led_reg[7]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  led_reg[7]_lopt_replica_5/Q
                         net (fo=1, routed)           0.455     2.063    led_reg[7]_lopt_replica_5_1
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.272 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.272    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.372ns (73.733%)  route 0.489ns (26.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  led_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  led_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           0.489     2.100    led_reg[7]_lopt_replica_2_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.330 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.330    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.347ns (67.645%)  route 0.644ns (32.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  led_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  led_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.644     2.251    led_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.457 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.457    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.357ns (67.423%)  route 0.655ns (32.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  led_reg[7]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  led_reg[7]_lopt_replica_6/Q
                         net (fo=1, routed)           0.655     2.263    led_reg[7]_lopt_replica_6_1
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.478 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.478    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.343ns (63.694%)  route 0.765ns (36.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  led_reg[7]/Q
                         net (fo=1, routed)           0.765     2.373    led_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.574 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.574    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.348ns (62.544%)  route 0.807ns (37.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  led_reg[7]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  led_reg[7]_lopt_replica_7/Q
                         net (fo=1, routed)           0.807     2.415    led_reg[7]_lopt_replica_7_1
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.622 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.622    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[7]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.387ns  (logic 1.441ns (32.856%)  route 2.945ns (67.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.945     4.387    reset_IBUF
    SLICE_X0Y30          FDCE                                         f  led_reg[7]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  led_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U2/btn_state_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 1.441ns (33.947%)  route 2.804ns (66.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.804     4.246    U2/AR[0]
    SLICE_X0Y31          FDCE                                         f  U2/btn_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509     4.850    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/btn_state_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U2/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 1.441ns (33.947%)  route 2.804ns (66.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.804     4.246    U2/AR[0]
    SLICE_X0Y31          FDCE                                         f  U2/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509     4.850    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U2/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 1.441ns (33.947%)  route 2.804ns (66.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.804     4.246    U2/AR[0]
    SLICE_X0Y31          FDCE                                         f  U2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509     4.850    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U2/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 1.441ns (33.947%)  route 2.804ns (66.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.804     4.246    U2/AR[0]
    SLICE_X0Y31          FDCE                                         f  U2/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509     4.850    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U2/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 1.441ns (33.947%)  route 2.804ns (66.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.804     4.246    U2/AR[0]
    SLICE_X0Y31          FDCE                                         f  U2/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509     4.850    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U2/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 1.441ns (33.947%)  route 2.804ns (66.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.804     4.246    U2/AR[0]
    SLICE_X0Y31          FDCE                                         f  U2/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.509     4.850    U2/CLK
    SLICE_X0Y31          FDCE                                         r  U2/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U2/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.092ns  (logic 1.441ns (35.225%)  route 2.650ns (64.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.650     4.092    U2/AR[0]
    SLICE_X0Y33          FDCE                                         f  U2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.512     4.853    U2/CLK
    SLICE_X0Y33          FDCE                                         r  U2/cnt_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U2/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.092ns  (logic 1.441ns (35.225%)  route 2.650ns (64.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.650     4.092    U2/AR[0]
    SLICE_X0Y33          FDCE                                         f  U2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.512     4.853    U2/CLK
    SLICE_X0Y33          FDCE                                         r  U2/cnt_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U2/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.092ns  (logic 1.441ns (35.225%)  route 2.650ns (64.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.650     4.092    U2/AR[0]
    SLICE_X0Y33          FDCE                                         f  U2/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.512     4.853    U2/CLK
    SLICE_X0Y33          FDCE                                         r  U2/cnt_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_L
                            (input port)
  Destination:            U1/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.219ns (30.868%)  route 0.491ns (69.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_L (IN)
                         net (fo=0)                   0.000     0.000    btn_L
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_L_IBUF_inst/O
                         net (fo=1, routed)           0.491     0.711    U1/btn_L_IBUF
    SLICE_X2Y27          FDRE                                         r  U1/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    U1/CLK
    SLICE_X2Y27          FDRE                                         r  U1/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn_R
                            (input port)
  Destination:            U2/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.219ns (29.456%)  route 0.525ns (70.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_R (IN)
                         net (fo=0)                   0.000     0.000    btn_R
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_R_IBUF_inst/O
                         net (fo=1, routed)           0.525     0.744    U2/btn_R_IBUF
    SLICE_X2Y27          FDRE                                         r  U2/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    U2/CLK
    SLICE_X2Y27          FDRE                                         r  U2/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.210ns (22.444%)  route 0.724ns (77.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.724     0.934    reset_IBUF
    SLICE_X1Y26          FDCE                                         f  led_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  led_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[7]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.210ns (22.444%)  route 0.724ns (77.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.724     0.934    reset_IBUF
    SLICE_X1Y26          FDCE                                         f  led_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  led_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[7]_lopt_replica_3/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.210ns (22.444%)  route 0.724ns (77.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.724     0.934    reset_IBUF
    SLICE_X1Y26          FDCE                                         f  led_reg[7]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  led_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[7]_lopt_replica_4/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.210ns (22.340%)  route 0.728ns (77.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.728     0.938    reset_IBUF
    SLICE_X0Y26          FDCE                                         f  led_reg[7]_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  led_reg[7]_lopt_replica_4/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[7]_lopt_replica_5/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.210ns (22.340%)  route 0.728ns (77.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.728     0.938    reset_IBUF
    SLICE_X0Y26          FDCE                                         f  led_reg[7]_lopt_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  led_reg[7]_lopt_replica_5/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[7]_lopt_replica_6/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.210ns (22.340%)  route 0.728ns (77.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.728     0.938    reset_IBUF
    SLICE_X0Y26          FDCE                                         f  led_reg[7]_lopt_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  led_reg[7]_lopt_replica_6/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[7]_lopt_replica_7/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.210ns (22.340%)  route 0.728ns (77.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.728     0.938    reset_IBUF
    SLICE_X0Y26          FDCE                                         f  led_reg[7]_lopt_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  led_reg[7]_lopt_replica_7/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/btn_state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.210ns (20.804%)  route 0.798ns (79.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.798     1.007    U1/AR[0]
    SLICE_X3Y31          FDCE                                         f  U1/btn_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     1.984    U1/CLK
    SLICE_X3Y31          FDCE                                         r  U1/btn_state_reg/C





