<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L3_out_x0'" level="0">
<item name = "Date">Thu Sep 15 14:03:56 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.916 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">19457, 19457, 64.850 us, 64.850 us, 19457, 19457, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- C_drain_IO_L3_out_x0_loop_1">19456, 19456, 19, -, -, 1024, no</column>
<column name=" + C_drain_IO_L3_out_x0_loop_2">16, 16, 2, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 53, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 32, 33, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 40, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="mem_data_split_V_U">C_drain_IO_L3_out_x0_mem_data_split_V, 0, 32, 33, 0, 8, 32, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_fu_121_p2">+, 0, 0, 12, 4, 1</column>
<column name="i_V_2_fu_109_p2">+, 0, 0, 18, 11, 1</column>
<column name="icmp_ln878_2_fu_131_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln878_fu_115_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_0_x0135_blk_n">9, 2, 1, 2</column>
<column name="i_V_reg_86">9, 2, 11, 22</column>
<column name="mem_data_split_V_address0">14, 3, 3, 9</column>
<column name="p_V_reg_98">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_reg_160">4, 0, 4, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_V_2_reg_152">11, 0, 11, 0</column>
<column name="i_V_reg_86">11, 0, 11, 0</column>
<column name="p_V_reg_98">4, 0, 4, 0</column>
<column name="zext_ln878_reg_165">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L3_out_x0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L3_out_x0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L3_out_x0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L3_out_x0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L3_out_x0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L3_out_x0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L3_out_x0, return value</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_0_x0135_dout">in, 64, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_0_x0135, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_0_x0135_empty_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_0_x0135, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_0_x0135_read">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_0_x0135, pointer</column>
<column name="C_address0">out, 10, ap_memory, C, array</column>
<column name="C_ce0">out, 1, ap_memory, C, array</column>
<column name="C_we0">out, 1, ap_memory, C, array</column>
<column name="C_d0">out, 32, ap_memory, C, array</column>
</table>
</item>
</section>
</profile>
