pin,slack
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:CLK,7493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:D,11335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:EN,6004
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:Q,7493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:C,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:Y,5178
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[0]:A,6471
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[0]:B,6429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[0]:C,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[0]:Y,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:A,1984
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:B,1386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:C,4080
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:D,3775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:Y,1386
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:CLK,9056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:D,9458
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:Q,9056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_201:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_201:B,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_201:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_201:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_201:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_201:FCO,996139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:CLK,8039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:D,8569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:Q,8039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/N_388_i:A,3026
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/N_388_i:B,5091
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/N_388_i:Y,3026
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:CLK,8671
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:EN,9354
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:Q,8671
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_1_sqmuxa_2:A,9038
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_1_sqmuxa_2:B,8433
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_1_sqmuxa_2:C,7742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_1_sqmuxa_2:D,7784
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_1_sqmuxa_2:Y,7742
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:CLK,2156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:Q,2156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:A,6635
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:B,6523
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:C,2314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:D,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[3]:Y,2314
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:CLK,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:D,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:Q,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3[1]:A,9531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3[1]:B,8569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3[1]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3[1]:D,11614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3[1]:Y,8569
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:CLK,537
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:Q,537
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[5]:A,8709
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[5]:B,8602
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[5]:C,8342
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[5]:Y,8342
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:B,996116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:S,996013
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:B,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:C,11544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:FCI,10000
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNINDUM[0]:S,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable_1:A,1693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable_1:B,2113
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable_1:Y,1693
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:CLK,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:EN,10349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:Q,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:A,6030
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:B,9464
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:C,3394
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:D,4678
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:Y,3394
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:CLK,2901
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:D,5710
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:Q,2901
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:A,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:B,5814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:C,8492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:D,8187
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:Y,4774
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:A,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:Y,10718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:D,10436
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[2]:A,8473
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[2]:B,8389
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[2]:C,4117
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[2]:D,8203
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[2]:Y,4117
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:B,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNII4NM3[6]:S,8872
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:CLK,2564
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:Q,2564
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_i_RNIG2S5:A,5127
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_i_RNIG2S5:B,5187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_i_RNIG2S5:C,3078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_i_RNIG2S5:D,5027
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_i_RNIG2S5:Y,3078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:CLK,8164
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:Q,8164
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un22_spi_clk_tick:A,6857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un22_spi_clk_tick:B,6893
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un22_spi_clk_tick:Y,6857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a3:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a3:B,11808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a3:C,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a3:D,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a3:Y,10581
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:A,10349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:B,2804
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCO,2677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a2_0_0:A,9302
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a2_0_0:B,9239
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a2_0_0:C,9166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a2_0_0:D,9056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a2_0_0:Y,9056
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:CLK,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:Q,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_o2[26]:A,5674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_o2[26]:B,6645
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_o2[26]:Y,5674
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0:A,6108
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0:B,5580
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0:C,3903
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0:D,3026
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0:Y,3026
SF2_MSS_sys_sb_0/OR3_0/U0:A,3139
SF2_MSS_sys_sb_0/OR3_0/U0:B,3048
SF2_MSS_sys_sb_0/OR3_0/U0:C,2780
SF2_MSS_sys_sb_0/OR3_0/U0:Y,2780
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:CLK,8446
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:D,5316
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:Q,8446
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[0]:A,11837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[0]:B,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[0]:C,8425
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[0]:D,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[0]:Y,8425
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_2_sqmuxa_i:A,11833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_2_sqmuxa_i:B,11634
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_2_sqmuxa_i:C,11703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_2_sqmuxa_i:Y,11634
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:A,11794
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:B,11703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:C,9420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:Y,9420
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:C,13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:IPC,13022
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:B,8923
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5EPM2[4]:S,8906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:CLK,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:D,10546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:Q,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_1:A,10699
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_1:B,9113
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_1:C,5848
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_1:D,3402
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_1:Y,3402
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[2]:A,9434
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[2]:B,8230
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[2]:C,9514
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[2]:Y,8230
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:A,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:B,7065
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:C,11724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:D,9238
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:Y,7065
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:A,3402
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:C,3378
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:Y,3378
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:A,8488
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:B,8432
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:C,8328
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:D,8214
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:Y,8214
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:A,2522
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:B,1924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:C,4627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:D,4322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:Y,1924
GPIO_IN_ibuf[1]/U0/U_IOINFF:A,
GPIO_IN_ibuf[1]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:CLK,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:D,9384
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:Q,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:CLK,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:D,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:Q,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un60_ens1_1:A,4902
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un60_ens1_1:B,4858
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un60_ens1_1:C,4807
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un60_ens1_1:D,4719
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un60_ens1_1:Y,4719
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:CLK,3297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:Q,3297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:A,7457
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:B,7358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:C,4537
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:Y,4537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:CLK,2889
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:Q,2889
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:A,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:B,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:C,1842
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:D,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:Y,537
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:CLK,10785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:D,11638
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:EN,11656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:Q,10785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:B,9665
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:D,11606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:Y,9665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[21]:A,8022
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[21]:B,10763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[21]:C,6720
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[21]:D,6575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[21]:Y,6575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:CLK,10607
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:D,5725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:Q,10607
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:A,4591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:B,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:C,8666
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:D,8582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:Y,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:A,10605
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:B,10514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:C,6027
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:D,5101
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:Y,5101
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:A,6023
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:B,11670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:Y,6023
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[22]:A,10718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[22]:B,7884
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[22]:C,6632
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[22]:D,5674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[22]:Y,5674
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:B,8872
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:C,11563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI94T61[1]:S,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:D,10622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:EN,10610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:CLK,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:Q,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:CLK,9555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:EN,10500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:Q,9555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:A,10275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:B,2736
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCO,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:CLK,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:Q,3183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[1]:A,3221
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[1]:B,2946
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[1]:C,4163
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[1]:Y,2946
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:CLK,8709
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:D,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:Q,8709
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:D,10436
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:Y,10436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:A,6797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:B,6922
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:C,1317
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:D,1924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[6]:Y,1317
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:A,3386
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCO,3164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:CLK,4835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:Q,4835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:A,9674
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:B,7589
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:C,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:D,9691
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:Y,7589
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:CLK,2581
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:Q,2581
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_s_1[1]:A,4120
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_s_1[1]:B,4443
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_s_1[1]:C,6851
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_s_1[1]:D,5379
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_s_1[1]:Y,4120
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:D,11806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:YWn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:A,9478
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:B,8910
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:C,7710
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:D,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:Y,6821
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:A,2156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:B,2598
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCO,1985
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:FCO,2890
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d:A,4412
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d:B,4356
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d:C,3214
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d:D,3126
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d:Y,3126
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:C,11608
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:Y,11536
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:A,10243
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:B,11816
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:C,6777
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:D,6459
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:Y,6459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:A,4624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:B,5669
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:C,8342
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:D,8037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:Y,4624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[1]:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[1]:B,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[1]:C,8425
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[1]:D,7223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_0[1]:Y,7223
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:A,837
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:B,715
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:C,716
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:D,574
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:Y,574
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_3:A,6932
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_3:B,6748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_3:C,5616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_3:D,5033
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_3:Y,5033
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:CLK,1873
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:EN,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:Q,1873
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:CLK,8582
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:EN,9354
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:Q,8582
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:B,11631
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:C,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:D,11274
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:S,8686
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:A,3437
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCO,3164
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:A,5843
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:B,7493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:C,7362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:Y,5843
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:CLK,9331
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:D,9702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:Q,9331
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIB1G31[3]:A,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIB1G31[3]:B,9423
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIB1G31[3]:C,9355
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIB1G31[3]:Y,9355
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_8_0_a2_0[0]:A,4760
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_8_0_a2_0[0]:B,4736
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_8_0_a2_0[0]:Y,4736
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:A,11891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:B,10623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:D,11559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:Y,10623
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_1_sqmuxa[0]:A,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_1_sqmuxa[0]:B,10619
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_1_sqmuxa[0]:C,10416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_1_sqmuxa[0]:Y,4530
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:CLK,2437
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:Q,2437
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:CLK,5065
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:Q,5065
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:SLn,
SPISDI_ibuf/U0/U_IOPAD:PAD,
SPISDI_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:A,10332
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:C,3386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:Y,3266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:EN,6501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:CLK,10432
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:D,10065
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:EN,9236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:Q,10432
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[19]:A,6939
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[19]:B,6845
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[19]:C,9529
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[19]:D,8210
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[19]:Y,6845
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:A,10660
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:B,8463
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:D,11559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:Y,8463
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[2]:A,11752
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[2]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[2]:Y,11752
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[5]:A,9521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[5]:B,7807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[5]:C,7717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[5]:D,3126
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[5]:Y,3126
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_read:A,6550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_read:B,6514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_read:C,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_read:D,6352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_read:Y,6290
SPISCLK_obuf/U0/U_IOOUTFF:A,
SPISCLK_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:CLK,7358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:D,11393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:EN,5920
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:Q,7358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:CLK,8937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:D,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:Q,8937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:A,9052
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:B,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:C,9419
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:D,9643
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:Y,7195
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[0]:A,1156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[0]:B,4104
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[0]:Y,1156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:A,10586
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:B,10495
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:C,6008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:D,5082
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:Y,5082
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:CLK,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:D,11737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:Q,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_35_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_35_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_35_i:Y,1985
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:CLK,2547
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:Q,2547
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:B,8039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:C,8256
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPB,8039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPC,8256
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_RNO:A,6986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_RNO:B,6336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_RNO:C,1693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_RNO:Y,1693
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:A,4598
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:B,5643
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:C,8316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:D,8011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:Y,4598
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:A,5725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:B,5435
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:C,11742
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:D,6785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:Y,5435
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:B,995945
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:S,996272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:CLK,2004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:Q,2004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:A,5023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:B,4445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:C,7118
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:D,6813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:Y,4445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:B,11669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:C,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:D,11312
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:S,8652
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:Y,10060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:D,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:A,9527
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:B,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:C,9380
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:D,9262
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:Y,8106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:A,1269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:B,7908
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:C,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:D,4048
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[4]:Y,1269
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:CLK,9654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:D,11507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:Q,9654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:CLK,2770
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:Q,2770
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_0:A,5406
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_0:B,5874
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_0:Y,5406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:CLK,9486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:D,10549
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:Q,9486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_0[23]:A,7847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_0[23]:B,9269
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_0[23]:C,6851
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_0[23]:D,6785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_0[23]:Y,6785
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write:A,9445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write:B,10686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write:Y,9445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:A,1763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:B,2808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:C,5481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:D,5176
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:Y,1763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[6]:A,6639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[6]:B,6597
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[6]:C,3244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[6]:Y,3244
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:CLK,3316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:Q,3316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:A,7133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:B,5182
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:C,4255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:D,3959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:Y,3959
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_a2_1:A,4491
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_a2_1:B,4165
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_a2_1:C,4145
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_a2_1:D,4182
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_a2_1:Y,4145
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_2:A,7084
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_2:B,8380
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_2:Y,7084
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:CLK,7522
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:D,11393
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:EN,6687
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:Q,7522
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[4]:A,5515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[4]:B,8197
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[4]:C,8136
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[4]:Y,5515
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIQVA3[3]:A,4434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIQVA3[3]:B,7077
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIQVA3[3]:Y,4434
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1:A,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1:B,9367
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1:C,4554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1:Y,3266
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:A,3728
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:B,4153
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:C,7090
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:D,5772
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:Y,3728
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:CLK,8256
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:D,8569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:Q,8256
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:A,484
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,484
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:CLK,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:D,10053
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:Q,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:A,4173
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:B,4807
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:C,4778
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:Y,4173
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[0]:A,8446
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[0]:B,8363
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[0]:C,4125
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[0]:D,8176
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[0]:Y,4125
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:CLK,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:D,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:EN,9113
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:Q,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:A,2464
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:B,1866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:C,4569
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:D,4264
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:Y,1866
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:A,10698
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:C,9286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:D,10269
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:Y,9286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:A,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:B,8617
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:C,10683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:D,10180
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:Y,8617
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:A,8966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:B,8413
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:C,8840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:D,7740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_1:Y,7740
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:A,7016
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:C,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:Y,5461
GPIO_OUT_obuf[1]/U0/U_IOPAD:D,
GPIO_OUT_obuf[1]/U0/U_IOPAD:E,
GPIO_OUT_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d:A,3176
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d:B,3092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d:C,1970
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d:D,1693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d:Y,1693
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:B,10650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:C,9343
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:D,9176
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:Y,9176
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[6]:A,3107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[6]:B,9535
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[6]:C,5048
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[6]:Y,3107
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:CLK,9166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:D,8617
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:Q,9166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:CLK,7218
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:D,11333
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:EN,6687
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:Q,7218
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:CLK,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:D,9693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:Q,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:D,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:EN,9113
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:SLn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:YWn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:CLK,10605
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:D,8349
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:Q,10605
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:CLK,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:D,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:EN,11656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:Q,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,2780
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,2780
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:DEVRST_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:FF_TO_START,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:POWER_ON_RESET_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TCK,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TDI,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TMS,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TRSTB,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:UTDO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:Y,10613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:A,9035
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:B,8715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:C,8525
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:D,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:Y,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:B,11708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:C,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:D,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:Y,11701
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:A,10737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:B,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:C,8348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:D,10552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:Y,8348
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:CLK,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:D,11391
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:Q,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable:A,9221
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable:B,7712
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable:C,6290
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable:D,5406
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable:Y,5406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:CLK,9453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:EN,10500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:Q,9453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:CLK,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:Q,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:A,4157
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:B,5616
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:C,1288
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:D,3114
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:Y,1288
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:CLK,6958
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:D,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:Q,6958
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:B,9309
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:C,10170
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:D,5108
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:Y,5108
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:C,11360
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPC,11360
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:B,8240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:D,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:Y,8240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:CLK,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:Q,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:A,3803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:B,3213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:C,7049
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:D,5151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[7]:Y,3213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNIJ2NV2:A,9354
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNIJ2NV2:B,11525
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNIJ2NV2:C,10523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNIJ2NV2:Y,9354
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:A,10601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:B,10510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:C,6023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:D,5097
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:Y,5097
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:CLK,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:D,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:Q,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[3]:A,4905
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[3]:B,5605
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[3]:C,8013
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[3]:D,6541
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[3]:Y,4905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:A,3721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:B,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:C,5826
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:D,5521
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:Y,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:A,5239
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:B,5057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:C,1979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:D,1876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:Y,1876
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:CLK,7093
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:D,7991
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:Q,7093
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:A,5412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:B,4814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:C,7517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:D,7212
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:Y,4814
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:CLK,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:D,8652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:Q,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:C,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_0:A,3288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_0:B,2851
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_0:Y,2851
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:A,8251
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:B,8134
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:C,8036
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:FCI,7999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:FCO,7999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:S,9308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:CLK,7047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:EN,5480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:Q,7047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:SLn,
PWM_obuf[3]/U0/U_IOOUTFF:A,
PWM_obuf[3]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:EN,6501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:CLK,2632
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:Q,2632
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:EN,6501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:A,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:Y,10779
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[23]:A,6202
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[23]:B,5605
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[23]:C,5541
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[23]:D,5435
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[23]:Y,5435
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:A,5280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:B,4682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:C,7385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:D,7080
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:Y,4682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:CLK,8417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:D,7803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:Q,8417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[4]:A,8224
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[4]:B,8125
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[4]:C,6354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[4]:Y,6354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:CLK,7950
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:D,5448
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:Q,7950
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:A,4474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:B,5493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:C,8206
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:D,7901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:Y,4474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:A,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:B,4858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:C,7561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:D,7256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:Y,4858
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_o2_0[1]:A,9743
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_o2_0[1]:B,9702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_o2_0[1]:Y,9702
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:CLK,3386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:Q,3386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[6]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[6]:B,7512
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[6]:C,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[6]:Y,6907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:CLK,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:D,11224
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:Q,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:A,5431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:B,4833
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:C,7536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:D,7231
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:Y,4833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:A,10436
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:B,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:Y,10436
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_m5:A,9407
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_m5:B,10693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_m5:C,6941
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_m5:D,7938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_m5:Y,6941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:B,8240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:Y,8240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a2_0_2:A,8428
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a2_0_2:B,9466
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a2_0_2:C,9321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_a2_0_2:Y,8428
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[0]:A,8388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[0]:B,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[0]:C,9071
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[0]:Y,8388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:A,2827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:B,2229
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:C,4923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:D,4618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:Y,2229
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:A,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:B,5317
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:C,8030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:D,7745
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:Y,4298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:CLK,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:D,9539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:Q,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:CLK,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:D,10065
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:Q,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:CLK,10474
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:D,9021
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:Q,10474
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:A,3917
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:B,3758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:C,3816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:D,1693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:Y,1693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/data_out_d[4]:A,8039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/data_out_d[4]:B,9705
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/data_out_d[4]:Y,8039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[5]:A,6520
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[5]:B,6478
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[5]:C,3125
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[5]:Y,3125
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:B,9384
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:Y,9384
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:CLK,7298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:D,1693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:Q,7298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:CLK,4554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:D,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:Q,4554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:C,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPC,13069
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:C,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPC,13064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:CLK,2023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:Q,2023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:A,996253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:Y,3156
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:D,10057
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:Y,10142
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:A,3376
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:B,996028
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:C,995938
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:D,2981
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCO,2896
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_200_i:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_200_i:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_200_i:Y,11796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:C,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa_0:A,7742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa_0:B,7775
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa_0:Y,7742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[1]:A,7102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[1]:B,9567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[1]:C,1978
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[1]:D,6446
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[1]:Y,1978
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:A,9018
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:B,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:C,8874
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:D,8222
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:Y,8218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:EN,4292
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:IPENn,4292
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:B,11650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:C,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:D,11293
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:S,8669
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:A,9739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:B,8338
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:C,6935
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:D,5972
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:Y,5972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:Y,1988
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:A,996215
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:Y,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[0]:A,5126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[0]:B,4944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[0]:C,1866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[0]:D,1763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[0]:Y,1763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_a2_0_2[2]:A,7982
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_a2_0_2[2]:B,9282
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_a2_0_2[2]:Y,7982
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:CLK,2683
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:Q,2683
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:B,11665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:C,10630
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:D,7803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:Y,7803
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:CLK,6961
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:EN,7011
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:Q,6961
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:CLK,4736
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:D,7982
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:Q,4736
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:CLK,7127
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:D,5016
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:Q,7127
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_1_0[4]:A,3096
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_1_0[4]:B,3026
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_1_0[4]:Y,3026
GPIO_OUT_obuf[2]/U0/U_IOENFF:A,
GPIO_OUT_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:B,11808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:Y,11731
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:CLK,7583
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:D,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:Q,7583
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[5]:A,10321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[5]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[5]:C,3386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[5]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[5]:Y,3266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:A,5321
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:B,4723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:C,7426
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:D,7121
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:Y,4723
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[2]:A,7057
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[2]:B,10533
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[2]:C,7914
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[2]:Y,7057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:B,996078
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:S,996051
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_3:A,9559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_3:B,9516
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_3:C,9381
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_3:D,9286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_3:Y,9286
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:A,8340
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:B,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:C,9451
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:D,9325
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:Y,7154
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:CLK,6457
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:EN,5480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:Q,6457
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:B,10682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:C,10409
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:Y,10409
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[2]:A,5556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[2]:B,5440
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[2]:C,1235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[2]:D,2147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[2]:Y,1235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:Y,1988
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:A,4187
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:B,7076
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:C,3324
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:D,2314
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:Y,2314
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[4]:A,9569
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[4]:B,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[4]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[4]:Y,8590
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:CLK,8778
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:D,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:Q,8778
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:A,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:B,9367
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:C,4128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[0]:Y,3242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:CLK,6097
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:EN,7011
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:Q,6097
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:CLK,8767
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:EN,9354
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:Q,8767
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:A,8316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:B,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:C,9700
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:D,8695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:Y,6966
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:A,8858
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:B,9043
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:C,8623
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:D,8115
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:Y,8115
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:CLK,2615
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:Q,2615
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:IPENn,
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:A,3784
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:B,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:C,7030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:D,5132
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[4]:Y,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:A,1915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:B,2960
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:C,5633
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:D,5328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:Y,1915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:A,2027
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:B,3072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:C,5745
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:D,5440
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:Y,2027
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:C,11737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPC,11737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:A,4594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:B,5639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:C,8312
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:D,8007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:Y,4594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[4]:A,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[4]:B,9485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[4]:C,4998
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[4]:Y,3057
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNILCQE:A,5803
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNILCQE:B,6924
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNILCQE:C,5710
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNILCQE:Y,5710
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:A,11802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:B,11719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:C,8283
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:D,9248
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:Y,8283
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:A,9865
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:B,9845
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:Y,9845
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:CLK,9332
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:D,5861
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:Q,9332
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_a2_2:A,10806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_a2_2:B,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_a2_2:C,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_a2_2:D,10548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_a2_2:Y,9514
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:A,9366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:B,9310
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:Y,9310
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:A,6094
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:B,5000
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:C,6025
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:D,5840
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:Y,5000
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:CLK,7644
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:D,3194
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:Q,7644
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0:A,8002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0:B,6590
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0:Y,6590
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:A,2577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:B,1979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:C,4682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:D,4377
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:Y,1979
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:C,11441
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPC,11441
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:CLK,7068
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:EN,5480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:Q,7068
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:CLK,8586
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:D,11391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:EN,5920
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:Q,8586
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:A,7240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:B,7184
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:C,7080
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:D,6966
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:Y,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:A,4447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:B,5492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:C,8165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:D,7860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:Y,4447
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
GPIO_IN_ibuf[2]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[2]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:C,10546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:Y,10546
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i:A,8172
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i:B,7121
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i:C,6853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i:Y,6853
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:A,2298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:B,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:C,6016
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:D,5711
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:Y,2298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_40_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_40_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_40_i:Y,1985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_1_0[3]:A,9561
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_1_0[3]:B,9469
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_1_0[3]:C,9407
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_1_0[3]:D,9296
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_1_0[3]:Y,9296
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:A,10876
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:B,10785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:C,10716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:D,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:Y,10581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2_0[3]:A,5616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2_0[3]:B,6716
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2_0[3]:Y,5616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[4]:A,5659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[4]:B,8205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[4]:C,6283
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[4]:Y,5659
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:D,11224
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIUKU36[0]:A,7176
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIUKU36[0]:B,4258
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIUKU36[0]:C,2946
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIUKU36[0]:D,1156
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_RNIUKU36[0]:Y,1156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:A,7890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:B,7729
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:C,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:D,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:Y,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:CLK,8052
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:D,4199
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:Q,8052
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_bitsel_0_sqmuxa_i:A,7223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_bitsel_0_sqmuxa_i:B,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_bitsel_0_sqmuxa_i:C,8135
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_bitsel_0_sqmuxa_i:Y,7223
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:CLK,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:D,11322
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:Q,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:A,4905
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:B,5950
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:C,8639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:D,8326
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:Y,4905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:A,4475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:B,5494
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:C,8207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:D,7922
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:Y,4475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:A,5463
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:B,4865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:C,7568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:D,7263
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:Y,4865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:A,5638
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:B,5516
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:C,1317
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:D,2229
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[6]:Y,1317
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un92_fsmsta:A,5848
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un92_fsmsta:B,8224
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un92_fsmsta:Y,5848
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:A,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:B,8111
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:C,10074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:Y,8111
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:D,11335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:Q,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_0_1[3]:A,9798
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_0_1[3]:B,9667
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_0_1[3]:C,9476
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_0_1[3]:D,8138
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_0_1[3]:Y,8138
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:C,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:Y,11708
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:A,5092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:B,4514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:C,7187
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:D,6882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:Y,4514
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:A,2117
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:B,3150
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:C,5835
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:D,5530
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:Y,2117
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:CLK,5933
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:D,5548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:Q,5933
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[3]:A,3060
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[3]:B,2314
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[3]:C,5067
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[3]:D,5334
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[3]:Y,2314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:A,1886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:B,1288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:C,3986
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:D,3681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:Y,1288
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:B,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:C,11577
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:D,7803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:Y,7803
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[3]:A,8507
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[3]:B,7116
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[3]:C,6153
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[3]:D,6098
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[3]:Y,6098
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un52_spi_clk_ticklto4_1:A,8192
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un52_spi_clk_ticklto4_1:B,8094
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un52_spi_clk_ticklto4_1:Y,8094
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_0:A,9076
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_0:B,7946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_0:C,8746
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_0:Y,7946
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_5:A,9509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_5:B,9452
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_5:C,9331
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_5:D,9206
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_5:Y,9206
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:A,2194
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:B,2632
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCO,1985
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:D,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:EN,10610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:A,4562
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:B,1693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:C,6510
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:D,6205
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:Y,1693
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOOUTFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:A,10237
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:B,2702
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCO,2677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[29]:A,8235
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[29]:B,5548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[29]:C,10650
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[29]:D,9392
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[29]:Y,5548
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,1235
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:B,4481
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,1235
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:Y,1985
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:CLK,8216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:D,11224
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:Q,8216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:CLK,2012
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:Q,2012
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:A,11813
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:B,11839
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:C,9252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:D,9452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:Y,9252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:A,1288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:B,2332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:C,5006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:D,4701
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:Y,1288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:A,4738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:B,5783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:C,8456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:D,8151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:Y,4738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2[0]:A,3092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2[0]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2[0]:C,3184
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2[0]:Y,3092
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SLn,
RX_ibuf/U0/U_IOINFF:A,
RX_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_0_sqmuxa_3:A,9512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_0_sqmuxa_3:B,5827
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_0_sqmuxa_3:C,4698
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_0_sqmuxa_3:D,3094
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_0_sqmuxa_3:Y,3094
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:A,6934
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:B,6885
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:Y,6885
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1_1:A,9568
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1_1:B,9431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1_1:C,9362
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1_1:D,8172
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1_1:Y,8172
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:A,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:B,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:C,10550
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:D,9250
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:Y,7154
ip_interface_inst:A,
ip_interface_inst:B,
ip_interface_inst:C,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:A,10392
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:C,3386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:Y,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_6:A,10806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_6:B,10756
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_6:C,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_6:D,10541
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_6:Y,10541
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:B,8285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:Y,8285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:CLK,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:D,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:Q,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:A,10690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:Y,10690
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[1]:A,9569
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[1]:B,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[1]:C,10702
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[1]:Y,8590
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:A,890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:B,768
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:C,769
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:D,627
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:Y,627
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:C,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:CLK,2649
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:Q,2649
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:CLK,7717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:D,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:Q,7717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/and_br_rtn_1:A,10598
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/and_br_rtn_1:B,10500
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/and_br_rtn_1:C,10447
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/and_br_rtn_1:Y,10447
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_a2:A,5314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_a2:B,6754
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_a2:Y,5314
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:C,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:D,10254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:Y,9386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:B,8211
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:FCI,7807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:FCO,7807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:S,7829
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:CLK,9466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:D,10582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:Q,9466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_0[2]:A,10605
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_0[2]:B,10563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_0[2]:C,9342
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_0[2]:D,10340
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_0[2]:Y,9342
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:A,627
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:B,567
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:C,1761
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:Y,567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:A,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:B,2181
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:C,4873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:D,4568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:Y,2181
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[0]:A,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[0]:B,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[0]:C,9887
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[0]:D,8893
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[0]:Y,8426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:B,8240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:D,11708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:Y,8240
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0_RNIOVFM[3]:A,4553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0_RNIOVFM[3]:B,3324
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0_RNIOVFM[3]:C,6579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0_RNIOVFM[3]:Y,3324
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27[3]:A,5016
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27[3]:B,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27[3]:C,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27[3]:Y,5016
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:CLK,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:D,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:Q,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:CLK,6885
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:D,8168
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:Q,6885
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:CLK,5413
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:D,11393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:EN,6004
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:Q,5413
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:B,996002
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:S,996225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:A,9478
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:B,8900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:C,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:Y,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:CLK,1862
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:EN,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:Q,1862
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[5]:A,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[5]:B,9416
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[5]:C,4929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[5]:Y,2988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:CLK,2513
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:Q,2513
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:A,11891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:B,11773
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:C,10646
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:D,11629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:Y,10646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:CLK,3202
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:Q,3202
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:B,996135
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:S,995994
TX_obuf/U0/U_IOPAD:D,
TX_obuf/U0/U_IOPAD:E,
TX_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa:A,11702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa:B,11565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa:C,7981
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa:D,5406
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa:Y,5406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_30_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_30_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_30_i:Y,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],8256
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],8039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],8039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[1],8892
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[2],8809
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[3],8797
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[4],8644
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],13125
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],13010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],7114
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],11419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],11445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],11396
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],11621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,4292
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:A,4898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:B,5943
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:C,8616
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:D,8311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:Y,4898
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:A,8097
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:B,5678
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:C,5488
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:D,5033
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:Y,5033
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_6:A,5884
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_6:B,4581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_6:C,7154
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_6:D,6822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_6:Y,4581
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:A,4430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:B,5449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:C,8162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:D,7864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:Y,4430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:CLK,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:Q,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:B,10467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:C,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:Y,9386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:CLK,7152
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:D,11391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:EN,6004
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:Q,7152
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_1[1]:A,9495
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_1[1]:B,9428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_1[1]:C,9413
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_1[1]:Y,9413
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:A,10768
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:B,10709
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:C,10648
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:D,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:Y,10507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:A,2147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:B,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:C,5865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:D,5560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:Y,2147
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1_RNIM1K01:A,6961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1_RNIM1K01:B,6876
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1_RNIM1K01:C,5510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1_RNIM1K01:D,6716
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1_RNIM1K01:Y,5510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:A,5725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:C,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:Y,5725
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1_1:A,4524
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1_1:B,8182
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1_1:C,4157
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1_1:D,4729
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1_1:Y,4157
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2:A,7853
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2:B,7803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2:Y,7803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:A,5844
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:B,4581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:D,5471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:Y,4581
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2_0[21]:A,9412
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2_0[21]:B,6853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2_0[21]:C,6575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2_0[21]:Y,6575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:A,11922
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:B,11665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:Y,11665
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:B,996261
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:S,996212
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:CLK,2598
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:Q,2598
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SLn,
GPIO_OUT_obuf[0]/U0/U_IOENFF:A,
GPIO_OUT_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:A,9546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:B,9486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:C,9428
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:D,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:Y,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:A,7338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:B,7098
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:C,8889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:D,6590
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:Y,6590
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:A,4865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:B,5910
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:C,8583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:D,8278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:Y,4865
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:EN,11673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:IPENn,11673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:D,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:B,10552
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:C,11724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:Y,10552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3[0]:A,4687
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3[0]:B,4395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3[0]:C,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3[0]:Y,4395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_0:A,7770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_0:B,8607
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_0:Y,7770
GPIO_OUT_obuf[2]/U0/U_IOPAD:D,
GPIO_OUT_obuf[2]/U0/U_IOPAD:E,
GPIO_OUT_obuf[2]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:B,995810
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCO,3164
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:B,996288
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:Y,3254
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[0]:A,6457
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[0]:B,4173
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[0]:C,6337
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[0]:Y,4173
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:A,3221
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:B,995708
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCO,3164
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[3]:A,4076
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[3]:B,9654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[3]:C,6859
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[3]:Y,4076
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[7]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[7]:B,7512
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[7]:C,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[7]:Y,6907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:A,7858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:B,7699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:C,4598
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:D,4449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:Y,4449
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[20]:A,5999
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[20]:B,9554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[20]:Y,5999
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[2]:A,7507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[2]:B,7416
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[2]:C,2177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[2]:D,2003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[2]:Y,2003
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:D,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_1:A,10636
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_1:B,10578
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_1:C,10528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_1:D,10386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_1:Y,10386
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:CLK,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:EN,12856
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:Q,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0[2]:A,11852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0[2]:B,11670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0[2]:C,8138
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0[2]:D,7982
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0[2]:Y,7982
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[7]:A,10751
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[7]:B,10830
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[7]:C,8160
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[7]:D,8095
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[7]:Y,8095
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNI8KEN:A,10646
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNI8KEN:B,10661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNI8KEN:Y,10646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:A,2061
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:B,2513
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCO,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:A,8608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:B,8538
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:C,8450
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:D,8340
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:Y,8340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:A,8389
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:B,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:C,11427
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:D,10037
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:Y,8218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:A,4514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:B,5533
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:C,8246
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:D,7944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:Y,4514
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:D,8588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel_0_a2:A,5760
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel_0_a2:B,7147
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel_0_a2:C,5659
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel_0_a2:Y,5659
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:A,7058
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:B,8309
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:C,8252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:FCI,7020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:FCO,7020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNICMRU1[2]:S,8252
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:A,10677
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:B,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:C,10549
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:Y,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:D,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:EN,10456
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:Q,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0:A,7757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0:B,7338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0:Y,7338
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:CLK,9417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:Q,9417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:CLK,7229
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:D,11244
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:EN,6657
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:Q,7229
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:SLn,
GPIO_OUT_obuf[0]/U0/U_IOPAD:D,
GPIO_OUT_obuf[0]/U0/U_IOPAD:E,
GPIO_OUT_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_1:A,8609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_1:B,8494
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_1:C,8496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_1:D,8191
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_1:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_1:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_1:Y,8191
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:C,11724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:D,11646
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:Y,11646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:CLK,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:Q,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:A,2660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:B,2068
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:C,4755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:D,4450
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[0]:Y,2068
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:A,10434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:B,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCO,2677
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:B,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:D,11621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:Y,10673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:B,996174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:S,995937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[2]:A,1235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[2]:B,4192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[2]:Y,1235
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:A,9174
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:C,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:Y,5461
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:A,5445
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:B,6824
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:C,4449
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:D,5101
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:Y,4449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_a2_RNI6TNA:A,6927
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_a2_RNI6TNA:B,7196
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_a2_RNI6TNA:Y,6927
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:A,5000
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:B,5646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:C,4736
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:D,4604
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:Y,4604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:CLK,4790
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:Q,4790
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:CLK,7030
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:EN,7011
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:Q,7030
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0:A,10745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0:B,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0:C,10650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0:Y,9594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:YWn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:CLK,7013
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:D,10601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:Q,7013
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:A,10589
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:B,10510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:C,10532
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:D,10201
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:Y,10201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:A,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:B,9141
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:D,11567
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:Y,9141
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:CLK,10724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:D,9319
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:Q,10724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa:A,10556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa:B,7008
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa:C,3378
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa:Y,3378
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:CLK,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:Q,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a2_0[2]:A,1993
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a2_0[2]:B,1937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a2_0[2]:C,1882
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a2_0[2]:D,1723
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a2_0[2]:Y,1723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:A,10485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:B,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCO,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:A,5192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:B,4594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:C,7297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:D,6992
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:Y,4594
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:Y,10613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:A,6734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:B,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:C,10545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:Y,6734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:A,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:B,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:C,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:FCO,9851
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:Y,8601
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:A,996244
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:Y,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_d_0_sqmuxa_0:A,8569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_d_0_sqmuxa_0:B,9546
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_d_0_sqmuxa_0:Y,8569
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:CLK,3420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:Q,3420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SLn,
PWM_obuf[1]/U0/U_IOPAD:D,
PWM_obuf[1]/U0/U_IOPAD:E,
PWM_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:CLK,8128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:D,11322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:Q,8128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:CLK,6398
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:D,11335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:EN,6657
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:Q,6398
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:A,9123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:B,8358
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:C,9022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:D,8309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:Y,8309
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:A,10743
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:B,10553
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:C,11642
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:D,10447
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:Y,10447
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:CLK,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:D,10690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:Q,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2:A,4839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2:B,4790
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2:C,4695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2:D,4585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2:Y,4585
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[3]:A,9575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[3]:B,9534
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[3]:C,9422
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[3]:D,9331
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[3]:Y,9331
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:CLK,3139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:D,11614
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:Q,3139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:A,2410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:B,1812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:C,4515
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:D,4210
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:Y,1812
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:A,2118
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:B,2564
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCO,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:CLK,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:D,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:Q,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:A,10063
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:B,8971
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:C,8115
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:D,7011
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:Y,7011
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:B,11781
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:C,10588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:D,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:Y,8089
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2_RNIN6AM:A,5674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2_RNIN6AM:B,5811
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2_RNIN6AM:Y,5674
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:A,6618
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:B,5108
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:Y,5108
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:SLn,
PWM_obuf[1]/U0/U_IOENFF:A,
PWM_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:A,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:B,8575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:C,11731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:D,9342
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:Y,8575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[1]:A,10743
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[1]:B,10815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[1]:Y,10743
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:Y,10060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:A,2694
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:B,2096
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:C,4799
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:D,4494
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:Y,2096
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:SLn,
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:A,5426
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:B,6805
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:C,4430
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:D,5082
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:Y,4430
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:CLK,8862
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:D,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:Q,8862
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[0]:A,7327
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[0]:B,9623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[0]:C,2034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[0]:D,6521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[0]:Y,2034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:A,5798
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:B,5742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:C,3959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:D,5413
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:Y,3959
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:A,3862
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:B,1235
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:C,7055
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:D,6882
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:Y,1235
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:D,11322
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:Q,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:A,2096
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:B,3141
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:C,5814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:D,5509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:Y,2096
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe:A,9654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe:B,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe:C,9539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe:D,9406
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe:Y,8522
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[1]:A,4184
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[1]:B,1386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[1]:C,5190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[1]:D,4946
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0[1]:Y,1386
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:B,8136
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:C,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:D,5314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:Y,5314
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:A,9582
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:B,7268
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:C,6704
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:Y,6704
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:B,996242
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:S,996231
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0_RNIIA9N[2]:A,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0_RNIIA9N[2]:B,6780
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0_RNIIA9N[2]:C,5843
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0_RNIIA9N[2]:Y,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:A,2137
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:B,2581
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCO,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d:A,3176
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d:B,3120
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d:C,1978
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d:D,1890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d:Y,1890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:B,996299
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:S,996272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:CLK,9546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:D,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:EN,11570
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:Q,9546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:D,9575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:EN,10328
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:A,5196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:B,4598
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:C,7301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:D,6996
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:Y,4598
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:A,11737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:B,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:C,9370
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:D,9331
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:Y,9331
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:Y,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:B,11574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:C,8669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:D,11217
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:S,8737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:A,9296
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:B,9141
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:C,9485
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:D,9015
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:Y,9015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:A,7467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:B,7404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:C,7292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:D,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:Y,7154
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_2:A,9474
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_2:B,9417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_2:C,9296
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_2:Y,9296
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_2_0:A,10813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_2_0:B,10756
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_2_0:C,10659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_2_0:D,10510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_2_0:Y,10510
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:A,10002
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:B,9411
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:C,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:D,8755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:Y,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:CLK,10717
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:D,8296
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:Q,10717
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:CLK,8400
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:Q,8400
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:CLK,2700
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:Q,2700
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:CLK,9570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:D,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:Q,9570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:CLK,9032
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:D,8923
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:Q,9032
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:CLK,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:D,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:Q,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:CLK,1937
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:EN,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:Q,1937
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:A,3420
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCO,3164
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,1156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,1156
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_3:A,8191
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_3:B,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_3:C,10485
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_3:D,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_3:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_3:Y,8089
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[0]:A,9876
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[0]:B,9569
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[0]:C,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[0]:Y,9569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_a2_1:A,5175
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_a2_1:B,5288
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_a2_1:C,3126
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_a2_1:Y,3126
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc_tx_parity_4:A,8306
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc_tx_parity_4:B,11835
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc_tx_parity_4:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc_tx_parity_4:Y,8306
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:A,10223
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:B,5618
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:Y,5618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa:A,6018
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa:B,3308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa:C,9414
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa:D,9140
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa:Y,3308
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:B,10467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:C,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:Y,8272
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:B,6845
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:C,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:Y,5461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_0:A,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_0:B,9439
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_0:C,9453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_0:D,9194
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_0:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_0:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_0:Y,8089
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_d_0_sqmuxa_0:A,9637
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_d_0_sqmuxa_0:B,9542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_d_0_sqmuxa_0:Y,9542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:B,9201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:C,9068
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:D,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:FCO,10000
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNI6OV6:Y,8855
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_1_sqmuxa:A,10623
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_1_sqmuxa:B,10448
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_1_sqmuxa:C,10486
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_1_sqmuxa:D,10369
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_1_sqmuxa:Y,10369
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:CLK,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:D,8404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:Q,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:CLK,11855
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:EN,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:Q,11855
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:B,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:C,9559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:D,10473
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:Y,9559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:A,1812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:B,2857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:C,5530
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:D,5225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:Y,1812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:A,1924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:B,2969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:C,5642
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:D,5337
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:Y,1924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx_RNO:A,9711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx_RNO:B,8588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx_RNO:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx_RNO:D,11539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx_RNO:Y,8588
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:CLK,9509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:Q,9509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:A,3031
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:B,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:C,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:Y,2896
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[7]:A,6108
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[7]:B,4915
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[7]:C,4157
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[7]:D,5896
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[7]:Y,4157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:CLK,8229
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:D,5440
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:Q,8229
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:Y,1988
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[3]:A,9876
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[3]:B,9569
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[3]:C,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[3]:Y,9569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:CLK,8587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:D,11244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:EN,5920
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:Q,8587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:A,10601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:B,10545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:Y,10545
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:CLK,8197
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:D,11333
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:Q,8197
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3[0]:A,9531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3[0]:B,8569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3[0]:C,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q_3[0]:Y,8569
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[3]:A,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[3]:B,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[3]:C,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[3]:D,8665
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[3]:Y,8426
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:A,10702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:B,10561
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:C,9399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:D,8283
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:Y,8283
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:CLK,11945
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:Q,11945
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[5]:A,1205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[5]:B,7839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[5]:C,3125
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[5]:D,3979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[5]:Y,1205
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:C,11818
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPC,11818
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:Y,1985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:CLK,6451
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:D,5636
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:Q,6451
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:CLK,9539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:D,9495
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:Q,9539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNITCO43[0]:A,4932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNITCO43[0]:B,4771
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNITCO43[0]:C,5634
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNITCO43[0]:D,4258
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNITCO43[0]:Y,4258
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:A,11752
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:Y,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[0]:A,6630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[0]:B,6754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[0]:C,1156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[0]:D,1763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[0]:Y,1156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:A,10321
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:B,11831
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:C,6777
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:D,6459
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:Y,6459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr_4_u:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr_4_u:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr_4_u:C,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr_4_u:D,11553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr_4_u:Y,8522
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa:A,11775
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa:Y,11775
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:CLK,5022
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:D,10447
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:Q,5022
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
TX_obuf/U0/U_IOENFF:A,
TX_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:A,5471
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:B,6850
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:C,4475
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:D,5127
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:Y,4475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:A,1915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:B,1317
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:C,4017
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:D,3712
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:Y,1317
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:A,5027
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:B,4449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:C,7122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:D,6817
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:Y,4449
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:CLK,2175
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:Q,2175
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:A,10506
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:B,5618
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:Y,5618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:CLK,9285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:EN,10500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:Q,9285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:CLK,4794
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:D,5033
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:Q,4794
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[6]:A,6765
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[6]:B,8098
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[6]:C,5540
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[6]:D,4657
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[6]:Y,4657
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[3]:A,10506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[3]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[3]:C,3386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[3]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[3]:Y,3266
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:A,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:B,9975
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:Y,6907
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:CLK,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:D,6023
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:Q,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
PWM_obuf[6]/U0/U_IOOUTFF:A,
PWM_obuf[6]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:A,10605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:B,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:C,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:D,11685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:Y,8139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[3]:A,8308
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[3]:B,10765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[3]:C,3176
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[3]:D,7614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[3]:Y,3176
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:A,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:B,11827
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:C,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:D,8027
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:Y,8027
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:CLK,8717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:D,11335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:EN,5920
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:Q,8717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2_RNI06AJ3:A,9436
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2_RNI06AJ3:B,10496
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2_RNI06AJ3:C,7121
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2_RNI06AJ3:D,8282
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2_RNI06AJ3:Y,7121
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_11_i_0_o2[1]:A,10717
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_11_i_0_o2[1]:B,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_11_i_0_o2[1]:Y,10669
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[5]:A,10785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[5]:B,11793
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[5]:C,7991
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[5]:D,8943
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[5]:Y,7991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:C,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:A,3824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:B,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:C,5929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:D,5624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:Y,3226
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:B,6837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:C,5674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:Y,5461
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:A,3202
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:B,995691
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCO,3164
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa:A,5882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa:B,5016
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa:C,7806
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa:D,7734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa:Y,5016
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:CLK,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:D,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:EN,9113
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:Q,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_199_i:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_199_i:B,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_199_i:Y,11788
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:A,9674
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:B,7589
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:C,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:D,9691
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:Y,7589
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:B,8348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:D,11621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:Y,8348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNIVRP6:A,5880
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNIVRP6:B,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNIVRP6:Y,5822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:B,996097
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:S,996032
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:CLK,9232
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:D,10530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:Q,9232
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:CLK,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:Q,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:D,8644
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:CLK,8136
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:D,11333
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:EN,5920
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:Q,8136
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:A,10721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:B,8476
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:C,11669
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:D,11662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:Y,8476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:C,11704
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPC,11704
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:A,11906
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:B,9523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:C,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:Y,9523
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_7:A,10608
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_7:B,9206
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_7:C,10461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_7:Y,9206
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:A,8336
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:B,8188
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:C,8092
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:D,5660
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:Y,5660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:A,11922
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:B,11824
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:C,11577
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:Y,11577
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:CLK,6550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:Q,6550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:SLn,
PWM_obuf[0]/U0/U_IOPAD:D,
PWM_obuf[0]/U0/U_IOPAD:E,
PWM_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:CLK,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:D,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:Q,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:B,996395
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:S,996139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE:A,8214
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE:B,6966
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE:C,8065
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE:Y,6966
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:CLK,9129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:D,8094
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:EN,8442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:Q,9129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:CLK,8874
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:D,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:Q,8874
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:C,11790
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPC,11790
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:A,1269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:B,2313
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:C,4987
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:D,4682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:Y,1269
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:A,6734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:B,9445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:Y,6734
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:A,6748
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:B,6872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:C,1269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:D,1876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[4]:Y,1269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:CLK,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:D,8892
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:EN,9113
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:Q,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a2_0_a2_2:A,9691
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a2_0_a2_2:B,9601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a2_0_a2_2:C,10620
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a2_0_a2_2:D,10487
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a2_0_a2_2:Y,9601
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOINFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:EN,6501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:A,9539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:B,9566
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:D,11662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:Y,9539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:CLK,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:D,8409
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:Q,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/DATA_OUT[2]:A,8536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/DATA_OUT[2]:B,8230
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/DATA_OUT[2]:C,8400
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/DATA_OUT[2]:Y,8230
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:CLK,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:D,11244
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:Q,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[1]:A,3341
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[1]:B,8446
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[1]:C,3005
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[1]:D,2946
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0[1]:Y,2946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config:Y,10654
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_RNO:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_RNO:B,8588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_RNO:C,11747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_RNO:D,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_RNO:Y,8588
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[1]:A,8320
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[1]:B,8113
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[1]:C,11619
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[1]:Y,8113
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_202:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_202:B,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_202:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_202:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_202:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_202:FCO,995918
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:B,996021
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:S,996206
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:C,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:IPC,13010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIP3I8[6]:A,6801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIP3I8[6]:B,9504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIP3I8[6]:C,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNIP3I8[6]:Y,6801
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:CLK,8326
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:D,11507
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:EN,6687
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:Q,8326
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOINFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:A,8289
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:B,8168
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:C,8070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:FCI,7999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:FCO,7999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:S,8127
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_i_RNIBQQM:A,3706
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_i_RNIBQQM:B,4571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_i_RNIBQQM:Y,3706
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:A,10775
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:B,8376
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:C,10643
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:Y,8376
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:A,1317
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:B,7958
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:C,3244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:D,4098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[6]:Y,1317
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:A,2044
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:B,3089
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:C,5762
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:D,5457
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:Y,2044
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1:A,8266
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1:B,4500
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1:C,4243
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1:Y,4243
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_0_sqmuxa_1_i_o3:A,9536
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_0_sqmuxa_1_i_o3:B,9430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_0_sqmuxa_1_i_o3:C,7223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_0_sqmuxa_1_i_o3:Y,7223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:C,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:IPC,13010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out_RNI8PC5:A,7120
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out_RNI8PC5:Y,7120
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:A,2314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:B,3359
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:C,6032
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:D,5727
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[3]:Y,2314
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/xhdl28_xhdl29_un7_prdata_regif_i_i_a2:A,4318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/xhdl28_xhdl29_un7_prdata_regif_i_i_a2:B,4518
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/xhdl28_xhdl29_un7_prdata_regif_i_i_a2:C,4217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/xhdl28_xhdl29_un7_prdata_regif_i_i_a2:D,3944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/xhdl28_xhdl29_un7_prdata_regif_i_i_a2:Y,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:CLK,8677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:D,11391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:Q,8677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNIQI4P1[1]:A,9578
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNIQI4P1[1]:B,9525
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNIQI4P1[1]:C,9437
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNIQI4P1[1]:D,9314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNIQI4P1[1]:Y,9314
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:CLK,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:Q,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:CLK,9504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:D,11244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:Q,9504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:CO,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:FCI,3164
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_30_f0[0]:A,10622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_30_f0[0]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_30_f0[0]:C,5971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_30_f0[0]:D,10139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_30_f0[0]:Y,5971
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:A,10332
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:B,5636
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:C,10542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:D,9359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:Y,5636
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_38_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_38_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_38_i:Y,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:CLK,6025
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:Q,6025
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[0]:A,9665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[0]:B,8267
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[0]:C,9572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[0]:D,9435
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[0]:Y,8267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:CLK,11755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:Q,11755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:B,6845
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:C,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:D,5033
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:Y,5033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[2]:A,9762
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[2]:B,9452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[2]:C,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[2]:D,8797
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[2]:Y,7400
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m44:A,9592
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m44:B,9545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m44:Y,9545
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:EN,6501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:A,9762
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:B,9452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:C,8892
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:Y,8892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2_0:A,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2_0:B,8622
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2_0:C,7586
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2_0:Y,5882
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[2]:A,4079
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[2]:B,4483
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[2]:C,6901
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[2]:D,5417
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[2]:Y,4079
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0:A,6918
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0:B,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0:C,8014
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0:D,6817
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0:Y,4530
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:A,9124
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:B,8001
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:C,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:Y,8001
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_a2:A,4961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_a2:B,4920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_a2:C,4824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_a2:Y,4824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:A,1998
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:B,3043
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:C,5716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:D,5411
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:Y,1998
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:A,7854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:B,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:C,9358
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:D,7608
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:Y,7095
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un20_fsmmod_0_o2:A,7011
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un20_fsmmod_0_o2:B,6967
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un20_fsmmod_0_o2:C,6882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un20_fsmmod_0_o2:Y,6882
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:A,5336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:B,4738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:C,7441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:D,7136
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:Y,4738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:A,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:B,9545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:C,9514
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:D,7964
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:Y,7964
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0:A,8907
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0:B,9038
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0:C,8389
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0:Y,8389
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_0_0:A,5616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_0_0:B,5599
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_0_0:Y,5599
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:A,7077
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:B,8326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:C,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:FCI,7020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:FCO,7020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIIAQJ2[3]:S,8308
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:CLK,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:Q,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_1[6]:A,10718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_1[6]:B,10683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_1[6]:Y,10683
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:C,11387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPC,11387
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:CLK,10486
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:D,11752
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:Q,10486
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:A,9638
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:B,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:Y,9594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:CLK,10788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:D,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:Q,10788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[3]:A,10672
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[3]:B,11816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[3]:C,9053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[3]:D,9021
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[3]:Y,9021
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIHMRU2[3]:A,8088
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIHMRU2[3]:B,9261
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIHMRU2[3]:C,7964
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIHMRU2[3]:Y,7964
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNITTHQ[2]:A,2261
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNITTHQ[2]:B,6844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNITTHQ[2]:C,1235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNITTHQ[2]:D,2044
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNITTHQ[2]:Y,1235
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:C,10594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:D,10295
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:Y,10295
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:CLK,6177
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:EN,5480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:Q,6177
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[4]:A,11790
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[4]:B,11938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[4]:Y,11790
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:C,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:Y,5178
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:CLK,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:D,10549
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:Q,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:A,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:B,2437
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCO,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:B,13010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:C,13125
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPB,13010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPC,13125
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:CLK,10587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:Q,10587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:Y,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:A,1867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:B,1269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:C,3967
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:D,3662
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:Y,1269
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:CLK,6972
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:D,8388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:Q,6972
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:SLn,
PWM_obuf[7]/U0/U_IOPAD:D,
PWM_obuf[7]/U0/U_IOPAD:E,
PWM_obuf[7]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:CLK,11891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:D,10646
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:Q,11891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[2]:A,10031
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[2]:B,7057
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[2]:C,6704
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[2]:Y,6704
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SLn,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:CLK,9557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:D,2948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:Q,9557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:B,10720
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:D,11621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:Y,10720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:B,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:D,11331
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:S,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:A,10670
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:B,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:C,11749
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:D,11669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:Y,9594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:CLK,2872
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:Q,2872
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_sqmuxa_0_a2_0_a2:A,6932
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_sqmuxa_0_a2_0_a2:B,7002
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_sqmuxa_0_a2_0_a2:Y,6932
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:A,6098
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:B,4905
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:C,4187
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:D,5886
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:Y,4187
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:Y,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:CLK,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:Q,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46:A,4758
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46:B,5499
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46:C,4587
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46:Y,4587
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a2_1:A,8644
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a2_1:B,8596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un41_spi_clk_tick_0_a2_1:Y,8596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0[2]:A,10718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0[2]:B,10621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0[2]:C,9485
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0[2]:Y,9485
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:A,3297
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:B,995776
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCO,3164
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:CLK,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:D,10575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:Q,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
PWM_obuf[7]/U0/U_IOOUTFF:A,
PWM_obuf[7]/U0/U_IOOUTFF:Y,
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:A,9539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:B,9967
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:C,6004
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:D,7770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:Y,6004
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:C,11657
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:Y,11536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:A,6901
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:B,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:C,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:D,5659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:Y,5581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:A,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:B,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:Y,11656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:CLK,8115
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:Q,8115
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:CLK,620
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:D,6459
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:Q,620
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:A,10468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:B,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCO,2677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:A,5189
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:B,4591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:C,7294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:D,6989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:Y,4591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:CLK,6284
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:D,11393
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:EN,6657
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:Q,6284
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:CLK,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:Q,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:CLK,8211
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:D,5448
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:Q,8211
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_2:A,3981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_2:B,3044
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_2:C,3490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_2:Y,3044
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:Y,1985
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:CLK,9068
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:D,8906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:Q,9068
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:A,2361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:B,1763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:C,4466
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:D,4161
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:Y,1763
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:C,11533
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPC,11533
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:B,8157
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:C,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:Y,5461
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:A,9616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:B,8409
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:C,10643
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:Y,8409
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[2]:A,2942
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[2]:B,4117
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[2]:C,2998
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[2]:Y,2942
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:A,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:B,11680
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:Y,11680
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:B,11536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:C,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:D,11179
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:S,8764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:A,996177
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:Y,3156
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:CLK,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:D,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:Q,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:A,4876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:B,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:C,6971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:D,6666
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:Y,4298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:A,9660
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:B,9475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:C,11666
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:D,11538
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:Y,9475
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:CLK,4947
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:D,5548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:Q,4947
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:CLK,5972
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:D,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:Q,5972
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un16_ens1_0:A,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un16_ens1_0:B,6704
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un16_ens1_0:Y,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:A,5503
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:B,4905
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:C,7431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:D,7295
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:Y,4905
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:A,2745
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:B,2147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:C,4847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:D,4542
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:Y,2147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[24]:A,10707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[24]:B,8136
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[24]:C,10674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[24]:Y,8136
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:A,5059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:B,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:C,7154
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:D,6849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:Y,4481
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[5]:A,8492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[5]:B,8401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[5]:C,3162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[5]:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[5]:Y,2988
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[12]:A,9294
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[12]:B,10763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[12]:C,6927
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[12]:D,7956
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[12]:Y,6927
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:B,5016
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:C,11755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:Y,5016
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[7]:A,4915
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[7]:B,5615
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[7]:C,8023
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[7]:D,6551
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[7]:Y,4915
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:A,11891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:D,11638
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:Y,11638
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:A,1993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:B,3038
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:C,5711
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:D,5406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:Y,1993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:A,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:B,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:C,11747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:D,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:Y,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[6]:A,1317
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[6]:B,4272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[6]:Y,1317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[4]:A,9545
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[4]:B,6720
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[4]:C,9401
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[4]:Y,6720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:A,8060
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:B,5678
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:C,5488
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:D,5033
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:Y,5033
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:CLK,716
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:EN,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:Q,716
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:CLK,9302
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:D,8575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:Q,9302
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un134_fsmsta:A,4814
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un134_fsmsta:B,7173
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un134_fsmsta:C,4698
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un134_fsmsta:Y,4698
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:A,3728
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:B,4773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:C,7462
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:D,7149
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:Y,3728
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2_RNIHCAK:A,7247
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2_RNIHCAK:B,6501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2_RNIHCAK:Y,6501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259:A,10638
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259:B,11816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259:C,6941
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259:D,9467
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259:Y,6941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:A,3410
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:B,996062
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:C,995972
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:D,3015
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCO,2896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1[1]:A,3959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1[1]:B,3078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1[1]:C,5156
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_1_1[1]:Y,3078
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:C,10461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:D,11647
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:Y,10461
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:C,11447
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPC,11447
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:Y,10060
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_5:A,7025
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_5:B,5844
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_5:C,10733
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_5:Y,5844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIPUU7[2]:A,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIPUU7[2]:B,5624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIPUU7[2]:C,2261
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIPUU7[2]:Y,2261
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[12]:A,9614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[12]:B,6998
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[12]:C,6927
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[12]:Y,6927
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_a2:A,6746
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_a2:B,5255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_a2:C,3126
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_a2:D,4420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_a2:Y,3126
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa:A,8529
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa:B,6030
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa:C,8339
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa:Y,6030
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOOUTFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_130:A,11821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_130:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_130:C,8537
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_130:D,10380
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_130:Y,8537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:D,10053
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:EN,9236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:Y,10654
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:A,9021
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:B,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:C,9419
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:D,9643
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:Y,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:CLK,8689
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:D,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:Q,8689
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_225_i_1:A,9430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_225_i_1:B,10484
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_225_i_1:C,8094
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_225_i_1:D,9271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_225_i_1:Y,8094
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:B,8240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:C,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:D,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:Y,8240
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_N_3L3:A,4492
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_N_3L3:B,4412
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_N_3L3:C,4719
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_N_3L3:D,3078
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_N_3L3:Y,3078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:A,8524
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:B,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:C,8419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:D,8268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:Y,7154
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:CLK,9514
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:D,6704
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:Q,9514
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:B,997411
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:Y,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:A,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:B,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:C,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:D,7807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:Y,7807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:A,10721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:B,8409
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:C,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:D,11559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:Y,8409
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[1]:A,6404
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[1]:B,4120
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[1]:C,6284
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[1]:Y,4120
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:A,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:B,7725
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:C,4624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:D,4475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:Y,4475
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i_0_a2:A,4705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i_0_a2:B,4649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i_0_a2:C,4554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i_0_a2:Y,4554
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:D,11391
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:EN,6639
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SLn,
PWM_obuf[3]/U0/U_IOENFF:A,
PWM_obuf[3]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:A,1754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:B,1156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:C,3849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:D,3544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:Y,1156
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config:A,5725
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config:B,5613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config:C,4214
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config:D,2942
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config:Y,2942
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:CLK,8649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:D,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:Q,8649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:CLK,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:D,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:Q,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SLn,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:A,3342
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:B,995994
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:C,995904
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCO,2896
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:A,10313
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:B,2770
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCO,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:D,9040
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:EN,9244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:CLK,8363
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:D,11393
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:EN,6556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:Q,8363
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[4]:A,4099
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[4]:B,3026
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[4]:C,4009
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[4]:D,3845
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[4]:Y,3026
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:CLK,9582
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:D,11335
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:Q,9582
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:A,996272
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:Y,3156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_sn_m7_0:A,4135
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_sn_m7_0:B,3744
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_sn_m7_0:Y,3744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNIMP1S1[3]:A,4076
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNIMP1S1[3]:B,3706
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNIMP1S1[3]:C,3324
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNIMP1S1[3]:Y,3324
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:CLK,7184
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:D,11244
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:EN,6687
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:Q,7184
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:C,11642
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:D,11577
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:Y,11577
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:B,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:D,11338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:S,8601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:A,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:B,567
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:C,2888
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:D,2714
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:Y,537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_0_0[24]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_0_0[24]:B,7834
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_0_0[24]:Y,6673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:A,7323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:B,10294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:C,7742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:Y,7323
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0:A,8101
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0:B,7636
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0:C,2977
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0:D,1693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0:Y,1693
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:Y,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:A,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:B,4271
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:C,6944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:D,6639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:Y,3226
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un54_clock_rx_fe:A,7442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un54_clock_rx_fe:B,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un54_clock_rx_fe:Y,7400
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_1_0_a2:A,4010
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_1_0_a2:B,3914
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_1_0_a2:Y,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:CLK,7326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:D,11792
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:Q,7326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:CLK,7226
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:D,11322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:EN,6004
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:Q,7226
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:CLK,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:D,9614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:Q,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:CLK,7300
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:EN,6556
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:Q,7300
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIQVU7[3]:A,6978
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIQVU7[3]:B,6720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIQVU7[3]:C,3340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2_RNIQVU7[3]:Y,3340
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:A,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:B,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:C,6590
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:D,11435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:Y,6590
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:A,7707
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:B,7548
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:C,4447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:D,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:Y,4298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:B,8141
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:C,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:D,5314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:Y,5314
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:CLK,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:D,12899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:Q,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:CLK,11629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:D,10712
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:Q,11629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_o2_1[9]:A,9516
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_o2_1[9]:B,7075
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_o2_1[9]:C,6822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_o2_1[9]:Y,6822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:CLK,10617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:D,3092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:Q,10617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1:A,5880
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1:B,5839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1:C,5742
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1:D,5616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1:Y,5616
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:A,8611
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:B,8520
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:C,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:D,3107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:Y,3107
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:A,3183
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:B,995674
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCO,3164
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:CLK,8155
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:D,5448
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:Q,8155
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:B,11662
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:C,9544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:D,9250
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:Y,9250
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:A,5470
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:B,6849
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:C,4474
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:D,5126
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:Y,4474
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:IPC,
SPISCLK_obuf/U0/U_IOPAD:D,
SPISCLK_obuf/U0/U_IOPAD:E,
SPISCLK_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_1[2]:A,2075
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_1[2]:B,2012
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_1[2]:C,1939
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_1[2]:D,1811
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_1[2]:Y,1811
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:A,3278
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:B,995759
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCO,3164
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:C,11421
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPC,11421
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_CO2:A,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_CO2:B,8261
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_CO2:Y,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:CLK,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:D,8240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:Q,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:C,11445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPC,11445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn_1:A,10750
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn_1:B,10698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn_1:C,9542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn_1:D,4395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn_1:Y,4395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:A,7078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:B,8316
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:C,8290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:FCI,7020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:FCO,7020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIPVO83[4]:S,7078
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:C,7123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:D,6885
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:Y,6885
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:CLK,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:D,11507
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:Q,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:CLK,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:D,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:Q,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:B,7971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:C,7863
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:D,7644
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:FCO,7644
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:B,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:D,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:Y,10681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:CLK,2061
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:Q,2061
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:CLK,7404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:D,11765
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:EN,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:Q,7404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:A,10686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:B,10594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:Y,10594
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3_i_o2[2]:A,10600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3_i_o2[2]:B,10526
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3_i_o2[2]:C,10285
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3_i_o2[2]:D,9005
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3_i_o2[2]:Y,9005
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit_2:A,9695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit_2:B,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit_2:Y,9695
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_a2_0:A,6902
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_a2_0:B,5732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_a2_0:C,8012
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_a2_0:D,6604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_a2_0:Y,5732
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNI0G6H2[2]:A,5063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNI0G6H2[2]:B,3862
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNI0G6H2[2]:C,4649
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_RNI0G6H2[2]:Y,3862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:B,996174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:S,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:B,996173
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:S,995956
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:A,484
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:B,514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:C,2835
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:D,2661
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:Y,484
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:CLK,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:D,10581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:Q,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:A,9545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:B,9461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:C,9401
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:Y,9401
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:B,995956
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[3]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[3]:B,11777
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[3]:Y,11777
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[4]:A,5515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[4]:B,6354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[4]:C,3490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[4]:D,3095
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[4]:Y,3095
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:B,8210
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:FCI,7807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:FCO,7807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:S,9041
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:A,6746
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:B,6803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:C,5658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:D,4312
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2[0]:Y,4312
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:A,3308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:B,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:Y,3266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,1269
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:B,4430
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,1269
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,4430
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:A,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:B,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:C,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:Y,8601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[25]:A,10681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[25]:B,8141
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[25]:C,10659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[25]:Y,8141
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:CLK,7621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:D,5016
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:Q,7621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:CLK,2251
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:Q,2251
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIDVMK[6]:A,8095
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIDVMK[6]:B,8027
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIDVMK[6]:Y,8027
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:A,4663
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:B,5708
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:C,8381
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:D,8076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:Y,4663
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:CLK,9734
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:D,8111
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:EN,3391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:Q,9734
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:B,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:C,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:D,11160
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:S,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:B,11793
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:C,10461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:Y,10461
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:A,9502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:B,8910
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:C,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:Y,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:A,2474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:B,1876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:C,4579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:D,4274
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:Y,1876
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:A,2023
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:B,2479
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCO,1985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_0:A,3030
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_0:B,3481
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_0:Y,3030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:A,10670
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:B,10579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:C,6092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:D,5166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:Y,5166
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[2]:A,8145
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[2]:B,5896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[2]:C,5906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[2]:D,5063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[2]:Y,5063
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:D,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:E,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:CLK,9572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:D,10730
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:Q,9572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d:A,4439
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d:B,4356
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d:C,3206
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d:D,3194
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d:Y,3194
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:CLK,5616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:D,8267
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:EN,6853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:Q,5616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux_0[6]:A,4657
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux_0[6]:B,5702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux_0[6]:C,8391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux_0[6]:D,8078
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux_0[6]:Y,4657
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[7]:A,1288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[7]:B,4241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[7]:Y,1288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[2]:A,2851
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[2]:B,2261
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[2]:C,6097
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[2]:D,4199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[2]:Y,2261
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[9]:A,5678
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[9]:B,7128
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[9]:C,5996
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[9]:Y,5678
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:A,9401
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:B,10531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:Y,9401
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:CLK,6404
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:EN,5480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:Q,6404
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:CLK,10447
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:D,11752
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:Q,10447
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:IPC,
PWM_obuf[7]/U0/U_IOENFF:A,
PWM_obuf[7]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:A,7839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:B,7680
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:C,4579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:D,4430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:Y,4430
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un10_busfree_0_a2_0_a2_0:A,8166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un10_busfree_0_a2_0_a2_0:B,8128
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un10_busfree_0_a2_0_a2_0:Y,8128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0[3]:A,5750
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0[3]:B,6537
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0[3]:C,3324
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0[3]:D,4348
SF2_MSS_sys_sb_0/CORESPI_0/USPI/PRDDATA_0[3]:Y,3324
PWM_obuf[2]/U0/U_IOPAD:D,
PWM_obuf[2]/U0/U_IOPAD:E,
PWM_obuf[2]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:CLK,8755
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:EN,9354
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:Q,8755
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:A,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:B,9975
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:Y,6907
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[3]:A,8589
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[3]:B,8458
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[3]:C,8267
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[3]:Y,8267
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:EN,12736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:IPENn,12736
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:CLK,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:D,10042
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:Q,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO1:A,10797
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO1:B,8285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO1:C,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO1:Y,8285
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,1386
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:B,4445
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,1386
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,4445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:CLK,5742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:D,5710
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:Q,5742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa:A,8588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa:B,9415
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa:Y,8588
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:A,4326
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:B,3728
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:C,6423
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:D,6118
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:Y,3728
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:A,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:Y,10718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[27]:A,10718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[27]:B,7884
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[27]:C,6563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[27]:D,5674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[27]:Y,5674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_o2_0[9]:A,8312
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_o2_0[9]:B,7142
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_o2_0[9]:C,8261
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a3_i_o2_0[9]:Y,7142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:CLK,2462
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:Q,2462
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[4]:A,9577
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[4]:B,8127
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[4]:C,7829
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[4]:D,3182
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[4]:Y,3182
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK,12821
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q,12821
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:A,10396
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:B,5316
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:Y,5316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:A,7844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:B,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:C,8761
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:D,8107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:Y,7095
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i_RNO:A,10724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i_RNO:B,10625
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i_RNO:C,10588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i_RNO:Y,10588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:C,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:Y,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:A,1895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:B,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:C,5613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:D,5308
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:Y,1895
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:A,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:B,10438
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:Y,9300
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:B,995964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:S,996263
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[7]:A,6608
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[7]:B,6566
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[7]:C,3213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[7]:Y,3213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[7]:A,5534
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[7]:B,8216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[7]:C,8155
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[7]:Y,5534
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:A,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:B,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:C,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:D,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:Y,8941
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:CLK,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:D,8042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:Q,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[0]:A,8296
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[0]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[0]:Y,8296
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:C,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:Y,5178
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:C,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:A,996206
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:Y,3105
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:D,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:E,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:CLK,7720
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:D,11333
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:EN,6004
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:Q,7720
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:CLK,6032
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:D,10369
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:Q,6032
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:A,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:B,10456
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:C,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:D,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:Y,10456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:A,4859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:B,5904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:C,8577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:D,8272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:Y,4859
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_1[23]:A,7389
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_1[23]:B,6910
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_1[23]:C,5605
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_1[23]:Y,5605
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:A,2912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:B,2314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:C,5017
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:D,4712
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[3]:Y,2314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i[2]:A,1811
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i[2]:B,1723
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i[2]:C,2901
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i[2]:D,1671
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i[2]:Y,1671
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:A,9621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:B,6933
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:C,6020
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:D,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:Y,4782
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:A,9446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:B,10549
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:D,11609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:Y,9446
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:A,4807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:B,5852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:C,8525
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:D,8220
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:Y,4807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:CLK,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:D,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:Q,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:CLK,8443
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:D,5971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:Q,8443
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[0]:A,4173
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[0]:B,4496
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[0]:C,6904
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[0]:D,5432
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[0]:Y,4173
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:A,11898
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:B,11665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:C,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:Y,7154
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_2:A,6977
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_2:B,6882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_2:Y,6882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:Y,10142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[0]:A,8677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[0]:B,8586
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[0]:C,5765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[0]:Y,5765
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:C,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:Y,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0:A,7710
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0:B,8576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0:Y,7710
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_RNO:A,3194
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_RNO:B,8041
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_RNO:C,7644
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_RNO:Y,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:A,1317
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:B,2362
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:C,5035
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:D,4730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:Y,1317
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:CLK,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:D,6885
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:Q,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:IPENn,
PWM_obuf[4]/U0/U_IOPAD:D,
PWM_obuf[4]/U0/U_IOPAD:E,
PWM_obuf[4]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0:A,10607
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0:B,10549
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0:C,10269
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a2_0:Y,10269
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_0:A,8197
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_0:B,4444
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_0:C,4153
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIVIKK1_0:Y,4153
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:CLK,7467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:D,11777
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:EN,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:Q,7467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[0]:A,3666
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[0]:B,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[0]:C,6912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[0]:D,5014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[0]:Y,3076
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_i:A,3078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_i:B,3515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1_i:Y,3078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:B,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:C,11582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNISRRM1[2]:S,8933
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[0]:A,5248
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[0]:B,5557
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[0]:C,3242
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[0]:D,1156
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[0]:Y,1156
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[4]:A,9876
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[4]:B,9569
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[4]:C,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[4]:Y,9569
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_0:A,3897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_0:B,4084
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_0:Y,3897
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:A,3308
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:B,995960
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:C,995870
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:D,2913
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCO,2896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:A,2099
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:B,2547
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCO,1985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:A,9648
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:B,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:D,10269
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:Y,9514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:A,4898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:B,4807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:C,7758
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:Y,4807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:A,4445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:B,5464
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:C,8177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:D,7892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:Y,4445
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:CLK,7964
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:D,11391
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:Q,7964
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:B,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIR8O63[5]:S,8889
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:D,8537
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m18:A,10784
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m18:B,10756
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m18:Y,10756
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:A,4120
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:B,7164
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:C,2946
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:D,3035
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:Y,2946
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:CLK,5815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:D,9141
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:Q,5815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:EN,10337
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:IPENn,10337
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:CLK,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:D,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:EN,12686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:Q,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_269_i_m4:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_269_i_m4:B,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_269_i_m4:C,10622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_269_i_m4:Y,10622
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1_0:A,4396
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1_0:B,8040
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1_0:C,4058
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1_0:D,4587
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1_0:Y,4058
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:A,9845
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:B,8388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:C,10764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:D,10635
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:Y,8388
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:CLK,8884
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:D,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:Q,8884
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:CLK,3164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:Q,3164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SLn,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:A,996272
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:A,3930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:B,3340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:C,7176
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:D,5278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[3]:Y,3340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:CLK,8073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:D,4191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:Q,8073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_2:A,8191
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_2:B,9541
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_2:C,9555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_2:D,9285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_2:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_2:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_wmux_2:Y,8191
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:CLK,6118
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:EN,5480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:Q,6118
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:SLn,
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:CLK,7457
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:D,11393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:Q,7457
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:CLK,7240
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:D,11224
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:EN,6687
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:Q,7240
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:B,9702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:C,11731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:D,11614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:Y,9702
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:CLK,9238
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:D,11665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:Q,9238
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:A,4768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:B,4475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:C,8843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:D,8759
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:Y,4475
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[26]:A,7193
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[26]:B,7972
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[26]:C,6651
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[26]:D,6646
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_1[26]:Y,6646
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:A,11883
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:B,10712
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:C,11685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:Y,10712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[3]:A,11737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[3]:B,11899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[3]:Y,11737
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[3],3005
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[4],3306
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[0],3011
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[1],3005
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[2],3028
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[3],4187
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[4],4243
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[5],4153
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[6],4058
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[7],4157
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[3],10367
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[4],10762
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[0],11533
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[1],11421
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[2],11387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[3],11568
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[4],11447
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[5],11441
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[6],11360
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[7],11347
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WEN,7828
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:A,6483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:B,5669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:D,6739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:Y,5669
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un3_busy_1:A,7228
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un3_busy_1:B,7013
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un3_busy_1:C,7092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un3_busy_1:Y,7013
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_3:A,1946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_3:B,1890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_3:Y,1890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:A,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:B,5671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:C,8348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:D,8043
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:Y,4630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0:A,10443
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0:B,10384
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0:C,10253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0:D,9056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0:Y,9056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:A,8135
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:B,9232
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:Y,8135
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[3]:A,7233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[3]:B,6366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[3]:C,5972
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[3]:D,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[3]:Y,4782
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:A,5008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:B,4430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:C,7103
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:D,6798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:Y,4430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[3]:A,9762
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[3]:B,9452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[3]:C,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[3]:D,8801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[3]:Y,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:A,11883
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:C,9424
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:D,9196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:Y,9196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:A,10707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:B,10530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:C,10572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:Y,10530
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:A,4723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:B,4430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:C,8798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:D,8714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:Y,4430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:CLK,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:EN,9420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:Q,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:B,13018
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:C,13133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPB,13018
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPC,13133
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:D,11391
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:EN,6556
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:CLK,7077
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:D,11507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:EN,6004
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:Q,7077
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:C,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPC,13063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[1]:A,4946
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[1]:B,9324
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[1]:Y,4946
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:CLK,484
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:Q,484
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:B,8092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:FCI,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:FCO,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIHGPH1[4]:S,6365
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_o2:A,7230
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_o2:B,5972
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_o2:C,7086
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a3_0_o2:Y,5972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0:A,7793
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0:B,6629
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0:C,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0:Y,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:EN,6501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8_1:A,8187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8_1:B,8115
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8_1:C,9153
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8_1:Y,8115
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:A,9322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:B,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:C,9178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:D,9068
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:Y,9068
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:CLK,1671
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:D,5710
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:Q,1671
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_sqmuxa_18_0_a3_0_o2:A,6822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_sqmuxa_18_0_a3_0_o2:B,7000
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_sqmuxa_18_0_a3_0_o2:Y,6822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:A,10589
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:C,9286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:D,10269
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:Y,9286
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_0_sqmuxa_1:A,9525
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_0_sqmuxa_1:B,10434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_0_sqmuxa_1:C,9273
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_0_sqmuxa_1:D,9196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_0_sqmuxa_1:Y,9196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_RNILIHC2[0]:A,8369
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_RNILIHC2[0]:B,8319
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_RNILIHC2[0]:C,8222
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_RNILIHC2[0]:D,6853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_RNILIHC2[0]:Y,6853
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:C,13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:IPC,13022
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:CLK,9534
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:D,11646
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:Q,9534
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:B,11498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:C,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:D,11141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:FCI,9851
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:S,8764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1:A,8434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1:B,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1:C,9466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1:Y,7400
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_1_o2[5]:A,8473
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_1_o2[5]:B,9588
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_1_o2[5]:Y,8473
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:A,10631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:B,10540
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:C,6053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:D,5127
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:Y,5127
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:CLK,6024
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:D,5548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:Q,6024
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:CLK,7442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:D,8115
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:Q,7442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_101:A,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_101:B,10582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_101:C,11780
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_101:D,11509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_101:Y,10582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa:A,3386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa:B,5660
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa:Y,3386
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:A,673
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:B,597
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:C,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:Y,537
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:A,11775
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:B,9559
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:C,9515
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:D,8066
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:Y,8066
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:D,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_o2_0[3]:A,7374
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_o2_0[3]:B,9682
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_o2_0[3]:Y,7374
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:C,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:IPC,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[5]:A,11795
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[5]:B,11941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[5]:Y,11795
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:A,2200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:B,3238
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:C,5918
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:D,5613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:Y,2200
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:A,7740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:B,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:C,10063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:D,9582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:Y,7095
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIENJG:A,8025
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIENJG:B,8466
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIENJG:C,5659
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIENJG:D,5618
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIENJG:Y,5618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[7]:A,7013
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[7]:B,6457
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[7]:C,8107
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[7]:D,6857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[7]:Y,6457
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:A,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:B,10549
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:D,11647
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:Y,10549
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:C,13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPC,13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:CLK,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:D,8348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:Q,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_1[4]:A,7116
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_1[4]:B,8399
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_1[4]:C,3797
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_1[4]:D,6008
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_1[4]:Y,3797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[20]:A,7954
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[20]:B,5999
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[20]:C,10541
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[20]:D,7680
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[20]:Y,5999
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:A,8252
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:B,8153
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:C,8093
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:D,8001
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:Y,8001
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:A,8339
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:B,8283
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:C,8179
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:D,8065
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:Y,8065
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[1]:A,5390
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[1]:B,7522
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[1]:C,4120
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[1]:D,4571
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[1]:Y,4120
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:A,8164
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:B,8115
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:Y,8115
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:CLK,10861
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:D,10295
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:Q,10861
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:A,5618
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:B,6918
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:Y,5618
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a2_0_m2:A,9314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a2_0_m2:B,9040
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a2_0_m2:C,10434
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_0_a2_0_m2:Y,9040
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:B,11719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:C,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:Y,11719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:C,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:D,10254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:Y,8272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:A,9478
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:B,8900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:C,7710
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:D,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:Y,6821
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:CLK,9547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:D,11813
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:Q,9547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:A,10366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:B,2821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCO,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:A,7323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:B,10292
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:C,7742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:Y,7323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:A,9688
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:B,9597
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:C,4358
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:D,4184
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[1]:Y,4184
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:A,5340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:B,4742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:C,7445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:D,7140
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:Y,4742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:A,4742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:B,4449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:C,8817
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:D,8733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:Y,4449
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_RNO[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_RNO[5]:B,8299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_RNO[5]:C,7120
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_RNO[5]:D,6573
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_RNO[5]:FCI,7020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_RNO[5]:S,6573
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:A,2175
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:B,2615
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCO,1985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[3]:A,9655
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[3]:B,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[3]:C,9526
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[3]:Y,9514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:A,5222
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:B,4624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:C,7327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:D,7022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:Y,4624
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:CLK,8067
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:D,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:EN,6734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:Q,8067
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIU72R[0]:A,7213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIU72R[0]:B,7152
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIU72R[0]:C,4258
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIU72R[0]:D,5282
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_RNIU72R[0]:Y,4258
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:CLK,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:D,8368
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:Q,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOENFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:EN,6501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel:A,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel:B,7813
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel:Y,7195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:CLK,10701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:D,8376
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:Q,10701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:D,11507
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un2_penable:A,5255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un2_penable:B,5223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un2_penable:C,3044
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un2_penable:D,1693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un2_penable:Y,1693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:CLK,7634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:D,11224
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:EN,6657
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:Q,7634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:CLK,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:Q,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[0]:A,2946
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[0]:B,4125
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[0]:C,2983
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_ns[0]:Y,2946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_RNO_0[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_RNO_0[5]:B,8052
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_RNO_0[5]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_RNO_0[5]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_RNO_0[5]:FCI,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_RNO_0[5]:S,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_d_0_0_sqmuxa:A,3074
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_d_0_0_sqmuxa:B,10542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_d_0_0_sqmuxa:Y,3074
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a3[3]:A,6269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a3[3]:B,8417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a3[3]:C,5198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a3[3]:D,5546
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a3[3]:Y,5198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:A,7923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:B,7764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:C,4663
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:D,4514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:Y,4514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:A,10506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:B,11662
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:C,5548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:D,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:Y,5548
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:CLK,2753
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:Q,2753
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[5]:A,10751
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[5]:B,8248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[5]:C,10730
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[5]:D,10660
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[5]:Y,8248
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:A,5356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:B,5174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:C,2096
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:D,1993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:Y,1993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:CLK,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:D,12892
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:Q,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:A,5052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:B,4474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:C,7147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:D,6842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:Y,4474
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_0_sqmuxa:A,3378
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_0_sqmuxa:B,9404
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_0_sqmuxa:Y,3378
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:A,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:B,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:C,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:D,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:Y,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:A,9376
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:B,9278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:D,9401
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:Y,9278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:A,9032
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:B,8988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:C,8937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:D,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:Y,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_33[1]:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_33[1]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_33[1]:C,10252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_33[1]:D,5861
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_33[1]:Y,5861
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:CLK,4258
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:D,4395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:Q,4258
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNIT5JM3:A,10557
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNIT5JM3:B,9394
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNIT5JM3:C,7964
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNIT5JM3:Y,7964
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[5]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[5]:B,7512
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[5]:C,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[5]:Y,6907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:CLK,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:EN,9420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:Q,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[4]:A,8773
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[4]:B,6720
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[4]:C,4560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[4]:D,3095
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[4]:Y,3095
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:A,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:B,11670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:Y,4782
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:A,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:B,4168
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:C,6841
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:D,6536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:Y,3123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[1]:A,9876
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[1]:B,9569
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[1]:C,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[1]:Y,9569
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:A,2591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:B,1993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:C,4696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:D,4391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:Y,1993
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:CLK,8536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:EN,9354
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:Q,8536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:A,11883
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:B,10629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:C,9614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:Y,9614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:A,8187
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:B,7098
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:C,8123
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:D,7986
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:Y,7098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:CLK,7995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:D,7323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:Q,7995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:SLn,
PWM_obuf[5]/U0/U_IOPAD:D,
PWM_obuf[5]/U0/U_IOPAD:E,
PWM_obuf[5]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:CLK,11899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:D,8240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:Q,11899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_msrxp_strobe:A,11795
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_msrxp_strobe:B,11656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_msrxp_strobe:Y,11656
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:A,4623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:B,5668
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:C,8341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:D,8036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:Y,4623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:A,10417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:B,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCO,2677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:CLK,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:D,8240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:Q,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2:A,4167
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2:B,2983
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2:Y,2983
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_3:A,8390
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_3:B,8318
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_3:C,6966
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_3:Y,6966
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:CO,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:A,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:B,9411
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:C,7700
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:Y,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:A,5228
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:B,4630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:C,7325
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:D,7020
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:Y,4630
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:A,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:Y,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:CLK,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:D,10771
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:Q,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:CLK,6687
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:D,11681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:EN,11574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:Q,6687
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[0]:A,10597
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[0]:B,10575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[0]:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[0]:D,11674
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[0]:Y,10575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2:A,3445
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2:B,4711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2:Y,3445
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:CLK,9390
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:D,3030
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:Q,9390
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:CLK,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:Q,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:B,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:C,11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPB,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPC,11078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_0_wmux:A,10834
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_0_wmux:B,10743
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_0_wmux:C,10737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_0_wmux:D,10432
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_0_wmux:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_0_wmux:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_0_wmux:Y,10432
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:B,996297
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:Y,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:A,2232
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:B,2666
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCO,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:CLK,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:D,9523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:Q,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:A,7589
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:B,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:D,7898
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:Y,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:A,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:C,9333
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:Y,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_USBA_DATA0_MGPIO2A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_BASE,1156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_MDDR_APB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:COLF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CONFIG_PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CRSF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2HCALIB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[0],2780
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[1],484
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_AVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_HOSTDISCON,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_IDDIG,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_M3_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_PLL_LOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXACTIVE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXERROR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALIDH,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_SESSEND,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_TXREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VBUSVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_MDDR_ARESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARVALID_HWRITE1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWVALID_HWRITE0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_BREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_MASTLOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_TRANS1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[0],4135
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[12],3026
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[13],3845
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[14],3096
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[15],4009
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[1],4195
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[2],1156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[3],1754
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[4],3288
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[5],2995
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[6],3156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[7],3312
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[8],5566
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ENABLE,4084
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[0],1156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[10],4449
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[11],4430
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[12],4298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[13],4514
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[14],4475
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[15],4474
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[1],1386
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[2],1235
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[3],2314
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[4],1269
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[5],1205
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[6],1317
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[7],1288
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[8],4445
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[9],4481
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RESP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_SEL,4099
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[0],10139
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[10],11431
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[11],11399
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[12],11444
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[13],11296
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[14],11512
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[15],11400
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[1],10142
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[2],9071
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[3],9266
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[4],10170
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[5],10156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[6],9951
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[7],9113
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[8],11353
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[9],11376
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WRITE,3897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RMW_AXI,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[32],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[33],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[34],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[35],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[36],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[37],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[38],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[39],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[40],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[41],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[42],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[43],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[44],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[45],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[46],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[47],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[48],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[49],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[50],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[51],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[52],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[53],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[54],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[55],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[56],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[57],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[58],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[59],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[60],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[61],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[62],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[63],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WLAST,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:GTX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_USBC_DATA1_MGPIO31B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_USBC_DATA0_MGPIO30B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PSEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDIF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO0A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO10A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO12A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO13A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO14A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO15A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO16A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO17B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO18B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO19B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO1A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO20B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO21B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO22B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO24B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO27B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO28B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO29B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO2A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO30B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO31B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO3A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO4A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO5A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO6A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO7A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO8A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO9A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_USBC_DATA7_MGPIO19B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_MGPIO22B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_MGPIO20B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_USBC_DATA6_MGPIO18B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_MGPIO21B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_USBC_DATA5_MGPIO17B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_USBC_STP_MGPIO28B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_USBC_NXT_MGPIO29B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_MGPIO13B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_MGPIO16B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_MGPIO14B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DTR_MGPIO12B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_MGPIO15B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_MGPIO11B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_USBC_DATA3_MGPIO26B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_USBC_DATA4_MGPIO25B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PSLVERR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDC_RMII_MDC_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD3_USBB_DATA4_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD0_RMII_TXD0_USBB_DIR_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD1_RMII_TXD1_USBB_STP_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD2_USBB_DATA5_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD3_USBB_DATA6_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_DVF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_ERRF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_EV,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SLEEPHOLDREQ,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_OUT,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_USBA_DIR_MGPIO5A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_MGPIO6A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_USBA_STP_MGPIO6A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_USBA_NXT_MGPIO7A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_MGPIO8A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_MGPIO9A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_USBA_DATA6_MGPIO9A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_MGPIO10A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_USBA_DATA7_MGPIO10A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS5_MGPIO20A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS6_MGPIO21A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS7_MGPIO22A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SCK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_MGPIO11A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_MGPIO12A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_MGPIO13A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_MGPIO14A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_MGPIO15A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_MGPIO16A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS4_MGPIO17A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS5_MGPIO18A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS6_MGPIO23A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS7_MGPIO24A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:TX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USBC_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_GPIO_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:XCLK_FAB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:B,8906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:FCO,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIGKQ62[3]:S,8923
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:CLK,8035
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:D,4199
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:Q,8035
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:CLK,8389
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:D,11393
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:EN,6731
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:Q,8389
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:CLK,6071
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:Q,6071
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:A,5477
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:B,6856
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:C,4481
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:D,5133
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:Y,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:CLK,9612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:D,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:Q,9612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:CLK,6423
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:D,5636
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:Q,6423
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_a2:A,4470
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_a2:B,4938
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_a2:C,4117
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_a2:D,4145
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_a2:Y,4117
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:Y,1985
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[5]:A,5297
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[5]:B,5606
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[5]:C,2988
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[5]:D,1205
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[5]:Y,1205
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[1]:A,9609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[1]:B,8158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[1]:C,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[1]:D,3214
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[1]:Y,3214
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_4:A,10725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_4:B,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_4:C,9286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_4:D,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_4:Y,9286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:CLK,4920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:D,5033
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:Q,4920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNI01IQ[3]:A,3340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNI01IQ[3]:B,7933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNI01IQ[3]:C,2314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNI01IQ[3]:D,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0_RNI01IQ[3]:Y,2314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta:A,4554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta:B,6880
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta:Y,4554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:CLK,8394
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:EN,10500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:Q,8394
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[4]:A,7078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[4]:B,9535
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[4]:C,1946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[4]:D,6365
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[4]:Y,1946
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:CLK,5510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:Q,5510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:A,3325
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:B,995977
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:C,995887
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:D,2930
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCO,2896
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:C,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:A,3797
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:B,4243
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:C,7156
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:D,5841
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:Y,3797
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:CLK,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:D,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:EN,11656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:Q,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:CLK,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:D,10123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:Q,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[5]:A,3728
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[5]:B,4428
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[5]:C,6836
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[5]:D,5364
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[5]:Y,3728
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:A,9238
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:B,9140
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:C,9087
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:D,7803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:Y,7803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:A,10451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:B,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCO,2677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6:A,8198
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6:B,8107
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6:C,6575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6:Y,6575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_RNIAMNB1[1]:A,7118
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_RNIAMNB1[1]:B,7068
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_RNIAMNB1[1]:C,6971
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_RNIAMNB1[1]:D,6853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_RNIAMNB1[1]:Y,6853
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:A,9622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:B,11816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:Y,9622
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un24_sdao_int_0_a2:A,7133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un24_sdao_int_0_a2:B,6958
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un24_sdao_int_0_a2:Y,6958
PWM_obuf[6]/U0/U_IOPAD:D,
PWM_obuf[6]/U0/U_IOPAD:E,
PWM_obuf[6]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:C,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:IPC,10967
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[2]:A,8816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[2]:B,8717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[2]:C,5896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[2]:Y,5896
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:CLK,7575
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:D,11391
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:EN,6687
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:Q,7575
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:SLn,
PWM_obuf[3]/U0/U_IOPAD:D,
PWM_obuf[3]/U0/U_IOPAD:E,
PWM_obuf[3]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM[1]:A,9364
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM[1]:B,8320
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM[1]:C,10707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM[1]:D,10589
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM[1]:Y,8320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:A,3715
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:B,3125
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:C,6961
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:D,5063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[5]:Y,3125
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[7]:A,9564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[7]:B,6739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[7]:C,9420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[7]:Y,6739
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[0]:A,1156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[0]:B,7790
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[0]:C,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[0]:D,3930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[0]:Y,1156
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0:A,7114
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0:B,6977
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0:C,5972
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0:Y,5972
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[6]:A,5416
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[6]:B,5725
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[6]:C,3107
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[6]:D,1317
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[6]:Y,1317
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:A,10598
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:B,10500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:C,8013
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:D,6885
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:Y,6885
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:A,11899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:B,11781
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:C,8219
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:Y,8219
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1_0[0]:A,5650
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1_0[0]:B,7262
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_1_0[0]:Y,5650
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:A,11841
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:B,11758
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:Y,11758
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:A,2596
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:B,1998
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:C,4701
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:D,4396
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:Y,1998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:CLK,8572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:D,9665
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:Q,8572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_0[4]:A,7134
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_0[4]:B,7910
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_0[4]:C,5539
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_0[4]:D,6881
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_0[4]:Y,5539
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:CLK,2804
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:Q,2804
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:A,4395
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:B,3797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:C,6451
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:D,6177
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:Y,3797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:CLK,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:D,11806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:Q,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:CLK,10369
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:D,11744
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:Q,10369
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa:A,3394
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa:B,3445
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa:C,3386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa:Y,3386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:A,5010
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:B,4415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:C,3944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:Y,3944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI865N:A,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI865N:B,7192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI865N:Y,7186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_sqmuxa_0_a2_0_a2:A,6977
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_sqmuxa_0_a2_0_a2:B,7047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_sqmuxa_0_a2_0_a2:Y,6977
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_RNI2UHV1[3]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_RNI2UHV1[3]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_RNI2UHV1[3]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_RNI2UHV1[3]:D,11614
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_RNI2UHV1[3]:Y,11614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_2_1[23]:A,7403
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_2_1[23]:B,6202
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_2_1[23]:C,8433
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_2_1[23]:D,8315
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_2_1[23]:Y,6202
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:A,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:Y,10718
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa_2:A,6829
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa_2:B,5882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa_2:C,6313
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_1_sqmuxa_2:Y,5882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:A,11821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:C,5971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:D,9951
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:Y,5971
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1:A,5815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1:B,5724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1:C,5510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un87_ens1:Y,5510
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:A,10479
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:B,8721
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:C,8917
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:D,6687
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:Y,6687
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:D,11244
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:Q,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:A,5609
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:B,5485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:C,1288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:D,2200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[7]:Y,1288
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:A,10506
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:C,6777
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:D,6459
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:Y,6459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:CLK,9401
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:D,5861
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:Q,9401
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[7]:A,5385
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[7]:B,5694
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[7]:C,3076
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[7]:D,1288
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[7]:Y,1288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:A,1979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:B,3024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:C,5697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:D,5392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:Y,1979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_102:A,10717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_102:B,10601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_102:C,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_102:Y,10601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:CLK,10602
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:D,8476
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:Q,10602
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:A,5053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:B,4475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:C,7148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:D,6843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:Y,4475
SPISCLK_obuf/U0/U_IOENFF:A,
SPISCLK_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:A,6767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:B,6891
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:C,1288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:D,1895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[7]:Y,1288
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:A,2213
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:B,2649
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCO,1985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[7]:A,10223
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[7]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[7]:C,3386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[7]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[7]:Y,3266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:A,1235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:B,2280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:C,4953
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:D,4648
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:Y,1235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:A,8561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:B,8470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:C,3231
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:D,3057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:Y,3057
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:B,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:A,5261
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:B,4663
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:C,7365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:D,7060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:Y,4663
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:CLK,8092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:D,4199
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:Q,8092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:C,9333
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:D,11614
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:Y,9333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:A,10383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:B,2838
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCO,2677
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:CLK,7853
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:D,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:Q,7853
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:CLK,4839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:Q,4839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:A,9502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:B,8910
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:C,7710
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:D,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:Y,6821
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:CLK,8644
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:D,8307
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:EN,8442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:Q,8644
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:A,6486
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:B,6304
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:C,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:D,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[3]:Y,3123
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:A,2251
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:B,2683
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCO,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:A,5258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:B,5076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:C,1998
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:D,1895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:Y,1895
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:CLK,9250
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:D,9015
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:Q,9250
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[4]:A,1269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[4]:B,4222
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[4]:Y,1269
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:A,5725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:B,5548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:C,11749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:D,6739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:Y,5548
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4_RNO:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4_RNO:Y,11891
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:A,5496
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:B,4898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:C,7601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:D,7296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:Y,4898
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un36_clock_rx_fe:A,9612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un36_clock_rx_fe:B,9547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un36_clock_rx_fe:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un36_clock_rx_fe:D,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un36_clock_rx_fe:Y,9358
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:SLn,
GPIO_IN_ibuf[0]/U0/U_IOINFF:A,
GPIO_IN_ibuf[0]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_1_sqmuxa_2:A,4698
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_1_sqmuxa_2:B,8188
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_1_sqmuxa_2:Y,4698
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:CLK,8054
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:D,4191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:Q,8054
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_0_0[0]:A,7428
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_0_0[0]:B,7337
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_0_0[0]:C,5042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_0_0[0]:D,4406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_a2_0_0[0]:Y,4406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[1]:A,11704
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[1]:B,11867
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[1]:Y,11704
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:CLK,8191
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:EN,10500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:Q,8191
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:CLK,4508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:D,4395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:Q,4508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:CLK,4649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:Q,4649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:CLK,7476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:EN,9354
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:Q,7476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:A,11791
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:B,11670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:D,11498
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:Y,11498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:B,6845
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:C,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:D,5033
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:Y,5033
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[2]:A,4312
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[2]:B,4604
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[2]:C,2003
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[2]:D,1235
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[2]:Y,1235
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:CLK,8364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:D,7803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:Q,8364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:CLK,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:D,11498
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:Q,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:CLK,2042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:Q,2042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_nxt_0_sqmuxa_0_a2:A,7070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_nxt_0_sqmuxa_0_a2:B,6879
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_nxt_0_sqmuxa_0_a2:C,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_nxt_0_sqmuxa_0_a2:Y,5822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:A,3873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:B,4192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:C,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:D,2003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:Y,2003
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m7_0:A,5130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m7_0:B,4028
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m7_0:C,4459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m7_0:D,4710
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m7_0:Y,4028
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:A,8908
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:B,8900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:C,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:D,8107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:Y,6019
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO_0:A,10591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO_0:B,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO_0:Y,10515
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:B,997534
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:Y,3254
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:EN,7828
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:IPENn,7828
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:CLK,6345
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:EN,6731
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:Q,6345
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:A,4807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:B,4514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:C,8882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:D,8798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:Y,4514
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:CLK,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:D,9333
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:Q,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:C,11799
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPC,11799
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1:A,8308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1:B,8244
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1:C,4678
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1:D,5719
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1:Y,4678
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:B,8240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:Y,8240
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:CLK,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:D,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:Q,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:CLK,7086
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:D,5669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:Q,7086
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:CLK,8816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:D,11335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:Q,8816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI2M6V1:A,4258
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI2M6V1:B,4372
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI2M6V1:C,6427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI2M6V1:Y,4258
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:CLK,9142
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:D,8428
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:Q,9142
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:A,4915
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:B,5960
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:C,8649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:D,8336
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:Y,4915
RX_ibuf/U0/U_IOPAD:PAD,
RX_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:A,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:B,6378
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:Y,5775
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:A,4058
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:B,1317
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:C,5543
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:D,4557
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:Y,1317
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:CLK,7080
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:EN,7011
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:Q,7080
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:CLK,10542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:D,8138
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:Q,10542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:CLK,8596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:D,8307
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:EN,8442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:Q,8596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:CLK,8067
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:D,11322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:EN,5920
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:Q,8067
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:A,10715
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:B,8307
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:Y,8307
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:CLK,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:D,11393
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:Q,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2_0[26]:A,9412
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2_0[26]:B,6646
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2_0[26]:C,9386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2_0[26]:Y,6646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:B,11555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:C,8652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:D,11198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:S,8754
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0:A,10540
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0:B,11661
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0:C,9449
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0:D,9312
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0:Y,9312
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:A,9217
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:B,6885
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:C,9073
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:Y,6885
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[1]:A,3078
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[1]:B,4499
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[1]:C,5606
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[1]:D,4120
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[1]:Y,3078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:B,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:Y,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:B,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:FCI,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:S,8855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:A,2709
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:B,2117
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:C,4804
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:D,4499
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:Y,2117
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:A,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:B,10320
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:Y,9418
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_2:A,8572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_2:B,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_2:Y,8522
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SLn,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:A,8580
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:B,8489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:C,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:D,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:Y,3076
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:D,11507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:Q,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0:A,9248
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0:B,8997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0:C,4336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0:D,3194
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0:Y,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:CLK,11613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:D,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:Q,11613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_4_0_a2:A,4415
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_4_0_a2:B,4117
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_4_0_a2:Y,4117
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:A,10243
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:B,5618
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:Y,5618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:B,11696
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:C,10557
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:D,10369
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:Y,10369
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:CLK,2479
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:Q,2479
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[2]:A,2003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[2]:B,8431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[2]:C,3944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[2]:Y,2003
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:CLK,7143
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:EN,7011
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:Q,7143
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:A,8248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:C,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:D,6635
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:Y,5581
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[0]:A,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[0]:B,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[0]:C,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[0]:D,8665
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[0]:Y,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:A,10788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:B,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO0:Y,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:C,11792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPC,11792
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:A,9601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:B,10554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:C,9040
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:D,9044
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:Y,9040
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:CLK,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:Q,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:CLK,6514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:D,9369
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:Q,6514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:A,3291
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:B,995935
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:C,995853
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:D,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCO,2896
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_0_1[16]:A,7804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_0_1[16]:B,6882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_0_1[16]:C,5033
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_0_1[16]:Y,5033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:B,8073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:FCI,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:FCO,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIJ4FD1[3]:S,7614
PWM_obuf[1]/U0/U_IOOUTFF:A,
PWM_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_o2:A,6124
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_o2:B,6025
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_o2:C,5972
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_o2:Y,5972
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:A,10820
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:B,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:C,9494
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:D,9464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:Y,9464
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:C,11568
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPC,11568
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:A,2042
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:B,2496
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCO,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:CLK,9406
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:D,9665
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:Q,9406
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[1]:A,6702
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[1]:B,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[1]:C,3307
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[1]:Y,3307
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_282_a2:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_282_a2:B,11681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_282_a2:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_282_a2:D,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_282_a2:Y,11681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:A,620
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:B,544
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:C,484
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:Y,484
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:D,8066
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:CLK,2666
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:Q,2666
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SLn,
PWM_obuf[5]/U0/U_IOENFF:A,
PWM_obuf[5]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[2]:A,8575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[2]:B,10625
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[2]:Y,8575
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:A,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:B,9975
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:Y,6907
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a2[2]:A,1862
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a2[2]:B,1810
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a2[2]:C,1751
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a2[2]:D,1671
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a2[2]:Y,1671
PWM_obuf[4]/U0/U_IOOUTFF:A,
PWM_obuf[4]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_RNO:A,9494
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_RNO:B,8172
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_RNO:C,10635
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_RNO:D,10558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_RNO:Y,8172
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:A,10630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:B,10539
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:C,6052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:D,5126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:Y,5126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:A,10294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:B,2753
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCO,2677
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:A,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:Y,3156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[1]:A,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[1]:B,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[1]:C,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[1]:D,8665
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[1]:Y,8426
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_CO1:A,5813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_CO1:B,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_CO1:C,7185
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_CO1:D,7085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_CO1:Y,4782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[2]:A,3309
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[2]:B,8473
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[2]:C,3028
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[2]:D,2942
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[2]:Y,2942
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[6]:A,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[6]:B,10804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[6]:C,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[6]:Y,9514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:CLK,673
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:D,5618
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:Q,673
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:B,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:Y,11852
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[1]:A,8484
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[1]:B,8401
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[1]:C,4163
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[1]:D,8214
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1[1]:Y,4163
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIJ1DL[4]:A,10500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIJ1DL[4]:B,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIJ1DL[4]:Y,10500
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:Y,10139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:A,7114
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:B,8398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:C,10445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:Y,7114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:CLK,2496
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:Q,2496
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:CLK,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:Q,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_a2_1:A,4153
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_a2_1:B,3716
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_a2_1:C,4236
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_a2_1:D,2983
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_a2_1:Y,2983
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:CLK,3240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:Q,3240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:Y,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:A,2181
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:B,3219
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:C,5899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:D,5594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:Y,2181
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:CLK,3048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:D,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:Q,3048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:A,7854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:B,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:C,9358
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:D,8755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:Y,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:CLK,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:Q,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[6]:A,8531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[6]:B,7309
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[6]:C,6506
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[6]:D,6538
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[6]:Y,6506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:CLK,4961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:Q,4961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:A,10637
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:B,10546
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:C,6059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:D,5133
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:Y,5133
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:CLK,6454
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:EN,5480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:Q,6454
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[21]:A,6753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[21]:B,9425
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[21]:C,6632
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[21]:Y,6632
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:A,11721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:B,11673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:Y,11673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:A,6483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:B,5669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:D,6739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:Y,5669
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:A,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:B,9428
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:C,7700
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:Y,5919
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m9_0:A,4995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m9_0:B,3903
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m9_0:C,4693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m9_0:Y,3903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:A,3834
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:B,3244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:C,7080
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:D,5182
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[6]:Y,3244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:A,1156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:B,2195
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:C,4874
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:D,4569
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:Y,1156
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_o4_0:A,8234
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_o4_0:B,6941
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_o4_0:C,9504
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_o4_0:D,9377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_o4_0:Y,6941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:CLK,10620
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:Q,10620
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:A,5045
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:B,4447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:C,7150
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:D,6845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:Y,4447
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:D,11244
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:CLK,7531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:D,9286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:Q,7531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:CLK,7133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:D,5861
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:Q,7133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:CLK,7133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:D,6941
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:EN,9040
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:Q,7133
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:CLK,8484
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:D,11393
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:EN,7570
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:Q,8484
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:A,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:B,4271
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:C,6944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:D,6639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:Y,3226
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:CLK,8094
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:D,7223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:Q,8094
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[5]:A,6573
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[5]:B,9479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[5]:C,1890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[5]:D,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[5]:Y,1890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2_0[9]:A,6785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2_0[9]:B,7943
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2_0[9]:Y,6785
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCO,3164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:B,6646
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:C,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:Y,5461
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:A,5175
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:B,4993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:C,1915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:D,1812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:Y,1812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:A,996291
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:Y,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:A,10332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:B,2787
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCO,2677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0:A,10315
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0:B,9546
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0:C,11627
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0:D,11400
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0:Y,9546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:CLK,9217
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:D,9544
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:Q,9217
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:A,10218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:B,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCO,2677
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:D,11224
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:Q,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:CLK,2719
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:Q,2719
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:A,7173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:B,6685
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:Y,6685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:A,10830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:B,10670
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:C,8463
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:Y,8463
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:CLK,7149
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:D,11322
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:EN,6687
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:Q,7149
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:A,10243
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:B,5710
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:Y,5710
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[1]:A,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[1]:B,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[1]:C,9887
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[1]:D,8893
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[1]:Y,8426
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:A,11801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:B,10646
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:C,10386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:D,9113
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:Y,9113
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:FCO,3105
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:A,2642
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:B,2044
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:C,4747
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:D,4442
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:Y,2044
SPISS_obuf/U0/U_IOPAD:D,
SPISS_obuf/U0/U_IOPAD:E,
SPISS_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:CLK,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:D,9196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:Q,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:B,8191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:FCI,7807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:FCO,7807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:S,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:CLK,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:D,11719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:EN,9420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:Q,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:CLK,2194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:Q,2194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:A,6318
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:B,7162
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:C,6249
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:Y,6249
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[6]:A,11737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[6]:Y,11737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:A,7946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:B,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:C,9870
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:D,9274
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:Y,7080
SPISS_obuf/U0/U_IOOUTFF:A,
SPISS_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:A,11770
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:B,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:Y,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:A,10685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:B,10594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:C,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:D,9310
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:Y,8106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[24]:A,8007
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[24]:B,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[24]:C,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[24]:D,5314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[24]:Y,5314
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:CLK,1751
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:D,5710
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:Q,1751
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_1[3]:A,3060
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_1[3]:B,5198
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_1[3]:Y,3060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[2]:A,8532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[2]:B,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[2]:C,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[2]:D,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[2]:Y,7400
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:CLK,6912
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:EN,7011
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:Q,6912
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_d_0_sqmuxa_0:A,9557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_d_0_sqmuxa_0:B,9493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_d_0_sqmuxa_0:Y,9493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:B,996032
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:Y,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:A,10921
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:B,9626
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:C,8389
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:D,6483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:Y,6483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2[22]:A,9306
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2[22]:B,6576
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2[22]:C,5674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2[22]:Y,5674
SPISS_obuf/U0/U_IOENFF:A,
SPISS_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:CLK,2677
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:Q,2677
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:A,5725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:C,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:Y,5725
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:CLK,6289
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:EN,6639
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:Q,6289
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2:A,9435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2:B,9394
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2:Y,9394
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m8:A,3421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m8:B,6217
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m8:C,4028
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m8:Y,3421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[5]:A,8155
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[5]:B,8056
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[5]:C,6285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[5]:Y,6285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_RNI8BBF[6]:A,8587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_RNI8BBF[6]:B,5758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_RNI8BBF[6]:C,8443
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_RNI8BBF[6]:Y,5758
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:CLK,9504
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:D,3378
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:EN,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:Q,9504
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:A,11929
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:B,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:Y,11723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[11]:A,8248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[11]:B,8157
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[11]:C,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[11]:D,10493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[11]:Y,8157
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[3]:A,2314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[3]:B,5271
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[3]:Y,2314
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_tick_10:A,10594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_tick_10:B,9431
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_tick_10:C,8151
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_tick_10:Y,8151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:A,10400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:B,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCO,2677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:A,8455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:B,7991
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:C,9410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:D,9302
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:Y,7991
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:CLK,10295
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:D,10597
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:EN,10456
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:Q,10295
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:CLK,769
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:EN,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:Q,769
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:B,10712
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:C,10571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:D,8094
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:Y,8094
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2[26]:A,8308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2[26]:B,9412
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2[26]:C,6620
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2[26]:D,6563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_m2[26]:Y,6563
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:C,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:Y,5178
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:D,8039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:EN,11634
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:C,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:IPC,10837
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,2314
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:B,4449
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,2314
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,4449
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:Y,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:CLK,3278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:Q,3278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un16_ens1_1:A,9423
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un16_ens1_1:B,8008
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un16_ens1_1:C,8034
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un16_ens1_1:D,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un16_ens1_1:Y,5822
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:C,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:Y,5178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:C,7114
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPC,7114
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:CLK,6813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:D,5435
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:Q,6813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0:A,5618
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0:B,6449
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0:Y,5618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:A,4767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:B,4474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:C,8842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:D,8758
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:Y,4474
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:CLK,597
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:D,5618
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:Q,597
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:CLK,8446
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:D,11391
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:EN,7570
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:Q,8446
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_3:A,3182
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_3:B,3126
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_3:Y,3126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:CLK,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:Q,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:A,10478
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:B,11793
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:C,9053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:D,9005
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:Y,9005
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:A,3393
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:B,996045
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:C,995955
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:D,2998
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCO,2896
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un133_fsmsta:A,5926
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un133_fsmsta:B,8252
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un133_fsmsta:C,5827
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un133_fsmsta:Y,5827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i:A,10597
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i:Y,10597
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],4508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],4258
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],4258
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[1],6427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[2],5156
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[3],6731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[4],6579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],13133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],13018
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,11673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
PWM_obuf[4]/U0/U_IOENFF:A,
PWM_obuf[4]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:CLK,2787
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:Q,2787
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_pktsel_3_sqmuxa_0:A,11833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_pktsel_3_sqmuxa_0:B,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_pktsel_3_sqmuxa_0:C,10536
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_pktsel_3_sqmuxa_0:D,10328
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_pktsel_3_sqmuxa_0:Y,10328
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:A,7036
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:C,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:Y,5461
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:CLK,9423
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:D,9331
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:Q,9423
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_cfg_enable:A,8149
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_cfg_enable:B,8135
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_cfg_enable:Y,8135
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:CLK,4010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:D,11775
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:EN,6590
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:Q,4010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:CLK,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:D,5725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:Q,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_5:A,10718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_5:B,10668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_5:C,9286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_5:D,9296
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a3_0_a2_5:Y,9286
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a2:A,8596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a2:B,8409
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a2:C,9517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a2:D,9424
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a2:Y,8409
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:CLK,10788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:D,10540
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:Q,10788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:A,8564
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:B,8473
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:C,3234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:D,3060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[3]:Y,3060
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:CLK,8128
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:D,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:EN,9312
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:Q,8128
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:A,996196
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:Y,3156
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[0]:A,3323
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[0]:B,8446
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[0]:C,3011
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[0]:D,2946
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[0]:Y,2946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:CLK,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:EN,9420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:Q,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:B,6575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:C,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:Y,5461
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_1[5]:A,7047
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_1[5]:B,8342
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_1[5]:C,3728
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_1[5]:D,5952
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_1[5]:Y,3728
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:B,7950
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:FCI,7644
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:FCO,7807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:S,7644
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[17]:A,9594
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[17]:B,9099
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[17]:C,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[17]:Y,5574
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_0_0[2]:A,8483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_0_0[2]:B,8427
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_0_0[2]:Y,8427
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[4]:A,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[4]:B,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[4]:C,9887
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[4]:D,8893
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[4]:Y,8426
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:Y,10142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:C,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:IPC,10967
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:A,7896
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:B,7828
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:C,10075
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:D,8568
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:Y,7828
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:EN,12792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:IPENn,12792
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:CLK,544
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:D,6459
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:Q,544
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[2]:A,6454
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[2]:B,6398
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[2]:C,4079
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[2]:Y,4079
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[0]:A,11798
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[0]:B,11765
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[0]:Y,11765
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_RNO[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_RNO[5]:B,8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_RNO[5]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_RNO[5]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_RNO[5]:FCI,7807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_RNO[5]:S,7807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:B,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:Y,10673
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un1_sresetn:A,10670
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un1_sresetn:B,10617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un1_sresetn:C,9493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un1_sresetn:D,2948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un1_sresetn:Y,2948
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:A,8095
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:C,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:D,6635
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:Y,5581
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:A,5177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:B,4579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:C,7282
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:D,6977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:Y,4579
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_x2[3]:A,8207
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_x2[3]:B,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_x2[3]:Y,8139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:A,3728
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:B,5539
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:C,1205
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:D,3026
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:Y,1205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:CLK,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:D,11333
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:Q,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_o2[1]:A,10737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_o2[1]:B,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_o2[1]:Y,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_4[2]:A,7057
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_4[2]:B,9532
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_4[2]:Y,7057
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:A,8270
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:B,8151
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:C,8053
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:FCI,7999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:FCO,7999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:S,9308
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:A,9709
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:B,9660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:C,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:D,9451
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:Y,8270
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f1[0]:A,10566
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f1[0]:B,8355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f1[0]:C,8115
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f1[0]:Y,8115
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[5]:A,9476
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[5]:B,6651
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[5]:C,9332
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[5]:Y,6651
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:CLK,8192
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:D,8425
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:Q,8192
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_1[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:A,10701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:B,10602
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:C,9413
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:D,9252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:Y,9252
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:A,1876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:B,2921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:C,5594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:D,5289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:Y,1876
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:CLK,2702
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:Q,2702
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata48:A,4959
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata48:B,5690
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata48:C,4778
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata48:Y,4778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_37_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_37_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_37_i:Y,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:CLK,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:Q,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:CLK,7971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:D,7323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:Q,7971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_1[3]:A,9296
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_1[3]:B,10500
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_1[3]:C,9065
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_1[3]:D,9015
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_1[3]:Y,9015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:A,11770
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:B,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:Y,11753
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:B,996280
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:S,996291
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[2]:A,3345
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[2]:B,4079
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[2]:C,1235
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[2]:D,2942
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[2]:Y,1235
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:A,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:B,9333
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:Y,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1:A,5016
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1:B,5726
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/psel_1:Y,5016
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:CLK,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:Q,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un60_ens1:A,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un60_ens1:B,4719
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un60_ens1:Y,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_a2:A,4835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_a2:B,4794
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_a2:C,4698
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_a2:Y,4698
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:A,10928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:B,8477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:C,8196
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:D,6483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:Y,6483
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:A,2080
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:B,2530
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCO,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:CLK,7092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:EN,8283
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:Q,7092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[23]:A,8014
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[23]:B,6806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[23]:C,5435
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[23]:D,5530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[23]:Y,5435
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:A,1964
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:B,1873
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:C,1789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:D,484
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:Y,484
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1[0]:A,9396
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1[0]:B,9305
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1[0]:C,9258
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1[0]:Y,9258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:CLK,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:D,10461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:Q,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:CLK,9399
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:EN,12686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:Q,9399
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[1]:A,8532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[1]:B,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[1]:C,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[1]:D,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[1]:Y,7400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:A,4737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:B,4430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:C,3879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:D,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:Y,3242
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOENFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:A,9502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:B,8900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:C,7710
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:D,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:Y,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:A,2004
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:B,2462
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCO,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIHADT[6]:A,5758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIHADT[6]:B,6506
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIHADT[6]:C,7597
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2_RNIHADT[6]:Y,5758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:CLK,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:Q,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:A,5294
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:B,6673
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:C,4298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:D,4950
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:Y,4298
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:CLK,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:D,8348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:Q,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_RNO:A,9247
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_RNO:B,3391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_RNO:C,11558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_RNO:D,11400
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_RNO:Y,3391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0:A,8455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0:B,8478
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0:Y,8455
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:B,995975
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:B,995994
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:Y,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:A,3403
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCO,3164
SPI_0_DO_M2F_obuf/U0/U_IOPAD:D,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:E,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[7]:A,5534
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[7]:B,6457
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[7]:C,3509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[7]:D,3114
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[7]:Y,3114
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:A,10715
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:B,8307
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:D,11621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:Y,8307
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:CLK,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:D,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:Q,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:CLK,8391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:D,9286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:Q,8391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:CLK,8401
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:D,11393
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:EN,6639
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:Q,8401
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:A,9319
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:B,9399
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:Y,9319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:A,4292
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:B,11658
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:Y,4292
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:CLK,2888
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:D,5618
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:Q,2888
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:CLK,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:D,8240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:Q,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:EN,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_3:A,10789
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_3:B,10582
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_3:C,10652
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_3:D,10553
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_3:Y,10553
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_1[3]:A,9652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_1[3]:B,10618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_1[3]:C,7123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_1[3]:D,8001
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_1[3]:Y,7123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:CLK,7292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:D,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:Q,7292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:A,4814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:B,5859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:C,8532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:D,8227
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:Y,4814
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:CLK,6124
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:Q,6124
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:CLK,3221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:Q,3221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:CLK,9422
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:D,10552
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:Q,9422
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:A,9502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:B,8900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:C,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:Y,5882
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:CLK,8777
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:D,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:EN,9354
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:Q,8777
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[0]:A,11818
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[0]:B,11959
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[0]:Y,11818
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[0]:A,4406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[0]:B,5650
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[0]:C,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[0]:D,5013
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[0]:Y,3242
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3_0:A,8368
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3_0:B,11793
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3_0:Y,8368
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK,11770
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:D,11796
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:Q,11770
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:CLK,10531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:D,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:EN,12686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:Q,10531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:A,4865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:B,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:C,7725
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:Y,4774
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:A,4768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:B,5813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:C,8486
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:D,8181
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:Y,4768
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:D,11391
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:EN,8218
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:Q,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_1:A,3270
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_1:B,3214
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_1:Y,3214
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:A,1288
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:B,7927
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:C,3213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:D,4067
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[7]:Y,1288
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:CLK,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:D,8669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:Q,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa:A,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa:B,9358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa:Y,8522
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1_0[3]:A,8400
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1_0[3]:B,8292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1_0[3]:C,8239
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1_0[3]:D,8088
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1_0[3]:Y,8088
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:A,574
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:B,514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:C,1708
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:Y,514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:A,8233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:B,8157
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:C,10674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:D,10509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:Y,8157
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:A,4682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:B,5727
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:C,8400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:D,8095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:Y,4682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:CLK,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:Q,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[0]:A,5475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[0]:B,5348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[0]:C,1156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[0]:D,2068
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[0]:Y,1156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:ALn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:A,4858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:B,5903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:C,8576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:D,8271
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:Y,4858
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:B,11593
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:C,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:D,11236
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:S,8720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1:A,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1:B,8785
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1:Y,6019
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:CLK,7321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:EN,5480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:Q,7321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:D,11322
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_3:A,7647
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_3:B,5406
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_3:C,6120
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_3:D,6273
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_3:Y,5406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:A,4833
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:B,5878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:C,8551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:D,8246
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:Y,4833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:A,7720
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:B,7621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:C,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:Y,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa:A,9571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa:B,8979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa:C,8767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa:D,5920
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2_1_sqmuxa:Y,5920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:C,11657
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:Y,11536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:A,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:B,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:C,8849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:D,8765
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:Y,4481
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:CLK,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:D,7964
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:Q,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:C,11621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPC,11621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:A,4859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:B,4768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:C,7719
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:Y,4768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:CLK,2137
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:Q,2137
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:CLK,10427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:D,8309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:Q,10427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:CLK,8496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:EN,10500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:Q,8496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNI4SMF1:A,10702
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNI4SMF1:B,9514
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNI4SMF1:C,10557
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNI4SMF1:D,10437
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNI4SMF1:Y,9514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:CLK,9178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:D,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:Q,9178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_1_0_a2:A,5659
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_1_0_a2:B,7966
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_1_0_a2:Y,5659
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[4]:A,6589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[4]:B,6547
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[4]:C,3194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_2[4]:Y,3194
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
SF2_MSS_sys_sb_0/OR3_1/U0:A,2780
SF2_MSS_sys_sb_0/OR3_1/U0:B,4063
SF2_MSS_sys_sb_0/OR3_1/U0:C,4010
SF2_MSS_sys_sb_0/OR3_1/U0:Y,2780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:CLK,8639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:D,9206
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:Q,8639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:D,11391
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:EN,6731
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:A,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:B,11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:C,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:D,9159
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:Y,8106
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[14]:A,7089
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[14]:B,8044
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[14]:C,6927
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[14]:Y,6927
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:A,9585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:B,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:C,8349
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:D,9252
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:Y,8349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_1:A,5548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_1:B,7265
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_1:Y,5548
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:Y,10139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:CLK,4705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:D,4581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:Q,4705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:CLK,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:D,8240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:Q,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un6_clock_rx_fe:A,8214
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un6_clock_rx_fe:B,8263
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un6_clock_rx_fe:C,8187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un6_clock_rx_fe:Y,8187
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:A,11945
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:B,11855
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:C,11796
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:Y,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:B,8348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:Y,8348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:C,10156
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:D,5861
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:Y,5861
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:YL,3469
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:CLK,9399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:D,9252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:Q,9399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:A,6086
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:B,4657
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:C,5966
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:D,4058
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:Y,4058
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:B,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:Y,11835
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:CLK,10588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:D,8306
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:EN,10411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:Q,10588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNIOVDP[4]:A,8027
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNIOVDP[4]:B,9092
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNIOVDP[4]:Y,8027
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/ssel_both:A,7309
SF2_MSS_sys_sb_0/CORESPI_0/USPI/ssel_both:B,7326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/ssel_both:Y,7309
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:CLK,8191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:D,5448
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:Q,8191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:CLK,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:EN,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:Q,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:A,8535
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:B,8435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:C,8382
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:D,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:Y,8270
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:C,10170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:D,5861
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:Y,5861
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:CLK,10552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:D,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:Q,10552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta_RNIISHB1:A,8130
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta_RNIISHB1:B,8132
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta_RNIISHB1:C,4554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta_RNIISHB1:D,5512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un91_fsmsta_RNIISHB1:Y,4554
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:CLK,8003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:D,4199
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:Q,8003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un1_sresetn_1:A,10789
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un1_sresetn_1:B,10667
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un1_sresetn_1:C,8569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un1_sresetn_1:D,9239
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un1_sresetn_1:Y,8569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:B,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:D,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:Y,11682
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:B,3306
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:C,3005
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPB,3306
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPC,3005
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:B,10674
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:C,10526
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:D,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:Y,9300
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:B,8157
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:C,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:Y,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_1_RNO:A,9734
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_1_RNO:B,9522
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_1_RNO:C,9388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_1_RNO:D,5848
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_1_RNO:Y,5848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:CLK,10549
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:D,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:Q,10549
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:A,2625
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:B,2027
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:C,4730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:D,4425
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:Y,2027
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_3_0_o2:A,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_3_0_o2:B,3312
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_3_0_o2:Y,3156
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:B,11612
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:C,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:D,11255
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:S,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIETJC1:A,4716
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIETJC1:B,3309
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIETJC1:C,7300
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIETJC1:D,4994
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIETJC1:Y,3309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1[3]:A,8247
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1[3]:B,8198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1[3]:C,8101
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1[3]:D,7964
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRHJB1[3]:Y,7964
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:Y,10613
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[0]:A,10390
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[0]:B,11785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[0]:C,3386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[0]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[0]:Y,3266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[2]:A,10751
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[2]:B,9308
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[2]:C,9041
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[2]:D,4356
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[2]:Y,4356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:A,2946
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:B,1386
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:C,6696
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:D,3078
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:Y,1386
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:A,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:B,995649
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCO,3164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:A,8239
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:B,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:C,11558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:Y,4530
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un93_ens1:A,8379
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un93_ens1:B,7939
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un93_ens1:C,9405
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un93_ens1:D,9276
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un93_ens1:Y,7939
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[28]:A,8235
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[28]:B,5548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[28]:C,10650
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[28]:D,9384
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[28]:Y,5548
PWM_obuf[2]/U0/U_IOENFF:A,
PWM_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_18:A,5982
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_18:B,4679
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_18:C,7374
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_18:D,7142
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_18:Y,4679
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1:A,9319
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1:B,8172
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1:C,6966
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1:D,6853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1:Y,6853
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:CLK,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:D,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:Q,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:A,1803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:B,1205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:C,3898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:D,3593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:Y,1205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:A,11806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:B,11785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:C,3030
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:D,7992
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:Y,3030
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:B,8035
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:FCI,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:FCO,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIQFQ41[1]:S,6446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:A,3797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:B,4836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:C,7531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:D,7218
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:Y,3797
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:CLK,1964
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:D,10139
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:EN,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:Q,1964
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCO,3164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:A,6679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:B,6803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:C,1205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:D,1812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[5]:Y,1205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_36_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_36_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_36_i:Y,1985
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:CLK,2835
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:D,6459
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:Q,2835
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_4:A,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_4:B,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_4:C,10707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_4:D,10589
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_4:Y,10589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:A,5287
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:B,5105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:C,2027
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:D,1924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:Y,1924
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_RNIQS1B_0[1]:A,7332
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_RNIQS1B_0[1]:B,8108
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_RNIQS1B_0[1]:C,7176
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_RNIQS1B_0[1]:Y,7176
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:C,11728
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPC,11728
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:B,996250
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:Y,3254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:A,6861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:B,6985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:C,1386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:D,1993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux[1]:Y,1386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un33_fsmdet:A,5022
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un33_fsmdet:B,4947
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un33_fsmdet:C,5065
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un33_fsmdet:Y,4947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:B,996013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:Y,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0[6]:A,10604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0[6]:B,10524
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0[6]:C,10335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0[6]:D,10180
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0[6]:Y,10180
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_1[2]:A,4939
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_1[2]:B,4079
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_1[2]:Y,4079
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:A,10771
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:Y,10771
PWM_obuf[2]/U0/U_IOOUTFF:A,
PWM_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:CLK,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:D,7807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:Q,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:A,10594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:B,10496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:C,10427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:D,10295
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:Y,10295
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:A,4829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:B,5874
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:C,8547
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:D,8242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:Y,4829
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[4]:A,9331
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[4]:B,10542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[4]:Y,9331
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:CLK,514
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:D,6459
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:Q,514
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2[0]:A,8427
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2[0]:B,8349
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2[0]:C,9364
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2[0]:D,9223
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2[0]:Y,8349
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[17]:A,10862
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[17]:B,10723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[17]:C,9174
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[17]:D,7036
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[17]:Y,7036
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:CLK,1810
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:D,5710
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:Q,1810
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2_RNI3MT91:A,6024
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2_RNI3MT91:B,5933
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2_RNI3MT91:C,4585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2_RNI3MT91:D,4554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_a2_RNI3MT91:Y,4554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_1:A,8281
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_1:B,6940
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_1:C,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_1:Y,4530
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
GPIO_IN_ibuf[2]/U0/U_IOINFF:A,
GPIO_IN_ibuf[2]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:A,4829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:B,4738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:C,7689
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:Y,4738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO_0:A,11763
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO_0:B,10576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO_0:C,8151
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO_0:Y,8151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNI77NS:A,6345
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNI77NS:B,6289
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNI77NS:C,3953
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNI77NS:D,3309
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNI77NS:Y,3309
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:CLK,9239
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:D,9250
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:Q,9239
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:A,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:B,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:Y,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:A,3240
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:B,995725
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCO,3164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:CLK,9845
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:D,12892
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:EN,11680
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:Q,9845
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:B,996040
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:S,996187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_a2_RNIU6Q11:A,6170
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_a2_RNIU6Q11:B,6071
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_a2_RNIU6Q11:C,4824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_a2_RNIU6Q11:D,4698
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_a2_RNIU6Q11:Y,4698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:CLK,9194
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:EN,10500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:Q,9194
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[0]:A,7583
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[0]:B,7476
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[0]:C,7216
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[0]:Y,7216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:CLK,6716
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:D,9005
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:Q,6716
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:C,11347
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPC,11347
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:EN,9415
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:IPENn,9415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:A,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:B,995878
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:C,995788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:D,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_temp_xhdl6:A,10861
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_temp_xhdl6:B,10802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_temp_xhdl6:C,10706
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_temp_xhdl6:D,10581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_temp_xhdl6:Y,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:A,11883
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:C,10541
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:D,9495
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:Y,9495
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:A,2229
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:B,3269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:C,5947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:D,5642
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:Y,2229
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_0_256_a2:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_0_256_a2:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_0_256_a2:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_0_256_a2:Y,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:CLK,9420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:D,5971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:Q,9420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:CLK,8210
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:D,5440
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:Q,8210
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:A,10703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:B,9504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:C,11705
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:D,11613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:Y,9504
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:A,10454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:B,10363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:C,5876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:D,4950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:Y,4950
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:CLK,1993
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:D,10060
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:EN,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:Q,1993
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[6]:A,8862
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[6]:B,8755
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[6]:C,8495
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[6]:Y,8495
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:CLK,2213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:Q,2213
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un97_ens1:A,10561
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un97_ens1:B,7939
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un97_ens1:C,6722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un97_ens1:D,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un97_ens1:Y,5822
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:A,7854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:B,7695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:C,4594
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:D,4445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:Y,4445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:A,11794
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:B,11695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:C,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:D,9236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:Y,9236
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:A,5710
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:Y,5710
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:CLK,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:Q,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[0]:A,8014
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[0]:B,5765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[0]:C,5775
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[0]:D,4932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4[0]:Y,4932
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:B,996269
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:Y,3254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:CLK,8385
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:D,5971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:Q,8385
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:CLK,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:D,11333
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:Q,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:C,11608
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:Y,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:CLK,9412
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:D,5669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:Q,9412
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:CLK,5880
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:D,8219
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:Q,5880
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:A,10321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:B,5636
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:Y,5636
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_1_244_a2:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_1_244_a2:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_1_244_a2:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_1_244_a2:Y,11796
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:A,8248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:C,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:D,6635
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:Y,5581
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_269_i_0:A,10788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_269_i_0:B,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_5_269_i_0:Y,10697
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:B,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:C,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:D,8042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:Y,8042
GPIO_IN_ibuf[1]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[1]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[0]:A,9569
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[0]:B,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[0]:C,10725
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[0]:Y,8590
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:CLK,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:Q,2838
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:CLK,10693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:D,11335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:EN,5406
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:Q,10693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:Y,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:CLK,9322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:D,8855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:Q,9322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:A,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:B,5500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:C,8209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:D,7904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:Y,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:SLn,
PWM_obuf[0]/U0/U_IOENFF:A,
PWM_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI6IAK:A,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI6IAK:B,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI6IAK:Y,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:A,5706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:B,5579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:C,1386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:D,2298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[1]:Y,1386
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:A,10393
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:B,5316
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:Y,5316
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_3:A,5271
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_3:B,3030
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_3:C,3744
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_3:D,3897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_3:Y,3030
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:B,996375
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:S,996196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_0_sqmuxa_0:A,9531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_0_sqmuxa_0:B,9693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d_0_sqmuxa_0:Y,9531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[3],11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[4],10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[5],10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[6],10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[0],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[1],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[2],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[3],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[4],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[5],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[6],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[7],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_CLK,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_EN,12792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[3],13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[5],13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[6],13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[5],13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[6],13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[7],13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WEN,12736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:CLK,9073
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:D,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:Q,9073
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_RNO_0[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_RNO_0[5]:B,8155
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_RNO_0[5]:C,8033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_RNO_0[5]:D,7717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_RNO_0[5]:FCI,7999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_RNO_0[5]:S,7717
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_1:A,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_1:B,5356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_1:Y,3242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un47_clock_rx_fe:A,10851
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un47_clock_rx_fe:B,9711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un47_clock_rx_fe:C,10730
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un47_clock_rx_fe:D,10684
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un47_clock_rx_fe:Y,9711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_0:A,6813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_0:B,6687
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_0:C,5599
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_0:D,5033
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_o2_0:Y,5033
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:B,4474
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,4474
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_225_i_o4:A,9482
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_225_i_o4:B,9399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_10_225_i_o4:Y,9399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[5]:A,1205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[5]:B,4153
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[5]:Y,1205
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:B,996204
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:S,996269
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_RNIUEUI3[2]:A,1671
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_RNIUEUI3[2]:B,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_RNIUEUI3[2]:C,484
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_RNIUEUI3[2]:Y,484
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:B,996337
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:S,996234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:A,7883
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:B,7724
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:C,4623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:D,4474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:Y,4474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:SLn,
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:B,996318
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:S,996253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[3]:A,7226
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[3]:B,7127
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[3]:C,4348
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[3]:Y,4348
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:CLK,2530
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:Q,2530
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:A,2745
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:B,2147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:C,4847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:D,4542
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:Y,2147
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNI0RGT[22]:A,7125
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNI0RGT[22]:B,7019
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNI0RGT[22]:C,5435
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNI0RGT[22]:Y,5435
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[7]:A,8884
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[7]:B,8777
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[7]:C,8517
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[7]:Y,8517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[5]:A,5446
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[5]:B,8128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[5]:C,8067
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[5]:Y,5446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:A,11937
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:B,9369
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:C,10461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:D,9319
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:Y,9319
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12_RNO[8]:A,10783
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12_RNO[8]:B,10715
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12_RNO[8]:Y,10715
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:CLK,5599
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:D,9691
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:EN,9546
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:Q,5599
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_1_sqmuxa_1:A,9420
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_1_sqmuxa_1:B,9255
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_1_sqmuxa_1:C,6743
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_1_sqmuxa_1:D,3030
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_1_sqmuxa_1:Y,3030
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:A,10721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:B,8376
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:D,11559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:Y,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:CLK,5724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:D,8042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:Q,5724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_a2:A,5771
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_a2:B,5663
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_a2:C,4255
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_a2:D,2983
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_a2:Y,2983
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:B,995983
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:S,996244
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0:A,10684
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0:B,10608
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0:C,8428
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0:D,9056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0:Y,8428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:CLK,5798
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:D,4207
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:Q,5798
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:A,9691
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:B,11670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:Y,9691
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_1:A,10625
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_1:B,9417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_1:C,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_1:Y,9417
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:A,9453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:B,9420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:Y,9420
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:B,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:Y,10681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:A,3824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:B,3226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:C,5929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:D,5624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:Y,3226
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_1[0]:A,10733
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_1[0]:B,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_1[0]:C,8349
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_1[0]:Y,8349
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2_0[1]:A,5673
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2_0[1]:B,5605
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2_0[1]:C,5482
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2_0[1]:D,5336
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2_0[1]:Y,5336
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first_2_f0:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first_2_f0:B,9693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first_2_f0:C,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first_2_f0:Y,9693
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:A,8404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:Y,8404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:CLK,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:D,8588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:Q,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[14]:A,5314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[14]:B,6524
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[14]:Y,5314
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:A,7589
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:B,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:D,7898
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:Y,6907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2:A,6748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2:B,6818
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2:Y,6748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:A,5513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:B,4915
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:C,7634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:D,7321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:Y,4915
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27[2]:A,5016
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27[2]:B,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27[2]:C,9071
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27[2]:Y,5016
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:B,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:D,11338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:S,8618
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:A,2270
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:B,2700
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCI,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCO,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8:A,9334
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8:B,9113
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8:C,10311
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8:D,10123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_stxs_strobetx8:Y,9113
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_39_i:A,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_39_i:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_39_i:Y,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:A,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:Y,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:A,7589
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:B,6907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:D,7898
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:Y,6907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_1:A,2034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_1:B,1978
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_1:Y,1978
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_51[7]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_51[7]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_51[7]:C,5971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_51[7]:D,9929
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_51[7]:Y,5971
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:A,5443
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:B,7575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:C,4173
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:D,4624
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:Y,4173
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:CLK,2855
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:Q,2855
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:CLK,6352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:Q,6352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_RNITR483:A,5801
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_RNITR483:B,5480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_RNITR483:C,7939
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_RNITR483:D,6698
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_RNITR483:Y,5480
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:D,11815
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:EN,9504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:CO,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:FCI,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:C,11795
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPC,11795
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:CLK,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:D,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:Q,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:Y,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[23]:A,7182
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[23]:B,5796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[23]:C,5541
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[23]:Y,5541
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[5]:A,8267
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[5]:B,7991
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[5]:C,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[5]:D,10348
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[5]:Y,7991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta:A,4846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta:B,4736
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta:C,4648
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta:D,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta:Y,4530
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[3]:A,8874
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[3]:B,8767
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[3]:C,8507
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[3]:Y,8507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0_RNIFQC92:A,10603
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0_RNIFQC92:B,10610
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0_RNIFQC92:C,5801
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0_RNIFQC92:D,6691
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0_RNIFQC92:Y,5801
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:A,9514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:B,8138
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:D,10454
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:Y,8138
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:A,6986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:B,8224
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:C,8210
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:FCO,7020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3HUK[0]:Y,6986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:A,10620
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:B,10587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:C,9420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:D,10236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:Y,9420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:A,1386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:B,2426
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:C,5104
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:D,4799
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:Y,1386
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK,11796
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:Q,11796
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:CLK,8198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:D,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:Q,8198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:A,10321
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:B,5618
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:Y,5618
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:CLK,4695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:D,5314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:Q,4695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:SLn,
SPISDO_obuf/U0/U_IOOUTFF:A,
SPISDO_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:CLK,7572
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:D,11335
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:EN,6687
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:Q,7572
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un68_ens1:A,9503
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un68_ens1:B,8272
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un68_ens1:C,8114
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un68_ens1:D,6722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un68_ens1:Y,6722
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO_0[7]:A,8095
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO_0[7]:B,9554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO_0[7]:C,8220
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO_0[7]:Y,8095
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO0:A,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO0:B,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO0:Y,10681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:A,2493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:B,1895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:C,4598
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:D,4293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:Y,1895
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_2_sqmuxa:A,8355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_2_sqmuxa:B,9276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_2_sqmuxa:Y,8355
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:CLK,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:D,10142
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:EN,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:Q,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:A,5457
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:B,4859
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:C,7562
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:D,7257
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:Y,4859
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:B,996051
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:Y,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[3]:A,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[3]:B,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[3]:C,9887
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[3]:D,8893
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[3]:Y,8426
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:CO,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:FCI,2896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:A,7039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:B,8292
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:C,8233
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:FCI,7020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:FCO,7020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI73T91[1]:S,7102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:A,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:B,995912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:D,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:Y,1988
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:B,10549
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:Y,10549
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:CLK,9430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:D,8463
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:Q,9430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:B,996212
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:Y,3254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:CLK,2780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:D,9278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:EN,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:Q,2780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[3]:A,9569
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[3]:B,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[3]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[3]:Y,8590
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa:A,7917
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa:B,7570
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa:Y,7570
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:A,1205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:B,2244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:C,4923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:D,4618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:Y,1205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:A,5407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:B,5225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:C,2147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:D,2044
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:Y,2044
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:A,2891
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:B,2298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:C,4986
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:D,4681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:Y,2298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:A,10771
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:B,10541
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:C,10379
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:D,9206
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:Y,9206
PWM_obuf[0]/U0/U_IOOUTFF:A,
PWM_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:A,10622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:B,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:Y,10622
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_RNIG9UT:A,4725
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_RNIG9UT:B,3035
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_RNIG9UT:C,7845
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_RNIG9UT:D,3944
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_RNIG9UT:Y,3035
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:A,10243
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:C,3386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:Y,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_4[23]:A,7013
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_4[23]:B,6958
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_4[23]:C,5435
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_4[23]:D,5510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_4[23]:Y,5435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:CLK,4063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:D,10676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:EN,6734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:Q,4063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI6P0K:A,9233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI6P0K:B,9233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI6P0K:C,8128
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI6P0K:D,9142
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI6P0K:Y,8128
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[3],11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[4],10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[5],10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[6],10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[0],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[1],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[2],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[3],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[4],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[5],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[6],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[7],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_CLK,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_EN,9415
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[3],13118
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[5],13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[6],13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[0],11818
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[1],11704
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[2],11728
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[3],11737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[4],11790
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[5],11795
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[6],11792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[7],11799
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WEN,10337
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:A,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:B,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:C,10524
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:Y,10524
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:CLK,8531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:D,11244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:EN,6004
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:Q,8531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:CLK,6934
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:D,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:Q,6934
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_a3_1_1[3]:A,9394
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_a3_1_1[3]:B,9352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_a3_1_1[3]:C,8094
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_a3_1_1[3]:D,9129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_a3_1_1[3]:Y,8094
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:B,995937
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:Y,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:D,11333
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:CLK,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:EN,6501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:Q,3814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[0]:A,11906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[0]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[0]:Y,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:B,996394
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:S,996177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:CLK,2080
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:Q,2080
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen:A,6853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen:B,9324
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen:Y,6853
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[0]:A,7216
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[0]:B,5805
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[0]:C,4862
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[0]:D,4807
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[0]:Y,4807
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:A,11806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:Y,11806
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:A,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:C,995737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:D,2903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:CLK,9087
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:D,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:Q,9087
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[3]:A,5750
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[3]:B,7382
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[3]:C,7298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[3]:Y,5750
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_3:A,8039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_3:B,11719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe_3:Y,8039
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_d_1_sqmuxa:A,4687
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_d_1_sqmuxa:B,10756
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_d_1_sqmuxa:Y,4687
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:A,5221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:B,4623
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:C,7322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:D,7017
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:Y,4623
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:C,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:Y,5178
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_0_sqmuxa_1[0]:A,10560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_0_sqmuxa_1[0]:B,4474
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_0_sqmuxa_1[0]:C,3391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_0_sqmuxa_1[0]:Y,3391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:CLK,3437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:Q,3437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f0[0]:A,11821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f0[0]:B,10598
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f0[0]:C,10494
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f0[0]:D,8115
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_8_f0[0]:Y,8115
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2:A,5963
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2:B,10464
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2:C,3094
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2:D,3030
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2:Y,3030
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:A,8213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:B,8100
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:C,7999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:FCO,7999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:Y,8041
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3_0[0]:A,10535
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3_0[0]:B,10525
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3_0[0]:C,9081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3_0[0]:D,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3_0[0]:Y,8998
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0_1:A,8614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0_1:B,8604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0_1:C,8338
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0_1:D,8378
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0_1:Y,8338
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[15]:A,10862
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[15]:B,10723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[15]:C,9174
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[15]:D,7016
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[15]:Y,7016
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:C,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:CLK,10802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:D,10409
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:Q,10802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[1]:A,9197
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[1]:B,8042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[1]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[1]:D,11567
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[1]:Y,8042
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un78_fsmdet:A,7093
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un78_fsmdet:B,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un78_fsmdet:C,6972
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un78_fsmdet:D,6899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_un78_fsmdet:Y,4530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[1]:A,9762
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[1]:B,9452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[1]:C,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[1]:D,8809
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv[1]:Y,7400
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:A,996225
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:Y,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3[0]:A,10627
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3[0]:B,10567
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3[0]:C,9173
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3[0]:D,9090
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRARA3[0]:Y,9090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:CLK,10594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:D,11586
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:Q,10594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:Y,11839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:B,996059
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:S,996070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un21_spi_clk_tick:A,7223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un21_spi_clk_tick:B,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un21_spi_clk_tick:C,8179
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un21_spi_clk_tick:Y,7223
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:CLK,2736
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:Q,2736
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:CLK,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:D,11393
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:Q,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SLn,
PWM_obuf[5]/U0/U_IOOUTFF:A,
PWM_obuf[5]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIH9RA1[0]:A,6581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIH9RA1[0]:B,8385
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIH9RA1[0]:C,4258
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIH9RA1[0]:D,4434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNIH9RA1[0]:Y,4258
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SLn,
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:CLK,9261
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:D,11393
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:Q,9261
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[1]:A,8689
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[1]:B,8582
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[1]:C,8322
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[1]:Y,8322
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,1288
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:B,4475
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,1288
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,4475
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:A,10223
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:B,5710
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:Y,5710
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_1_0_a2_RNISM0Q:A,6855
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_1_0_a2_RNISM0Q:B,6556
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_1_0_a2_RNISM0Q:Y,6556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:A,9195
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:B,8891
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:C,8316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:Y,8316
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_1_sqmuxa_2_2:A,4947
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_1_sqmuxa_2_2:B,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_1_sqmuxa_2_2:C,6032
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_1_sqmuxa_2_2:D,5813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_1_sqmuxa_2_2:Y,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_1[0]:A,10745
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_1[0]:B,10686
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_1[0]:C,10635
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_1[0]:D,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_1[0]:Y,10455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:A,10506
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:B,5710
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:C,11749
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:Y,5710
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:CLK,9140
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:D,11577
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:Q,9140
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:A,9674
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:B,7589
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:C,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:D,9691
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:Y,7589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:A,11806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:Y,11806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:CLK,6170
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:Q,6170
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_2_0[23]:A,6202
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_2_0[23]:B,7417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_2_0[23]:Y,6202
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:A,804
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:B,755
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:C,643
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:D,514
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:Y,514
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:C,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:D,11586
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:Y,11586
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[1]:A,5825
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[1]:B,4736
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[1]:C,5716
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[1]:Y,4736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:IPC,
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:A,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:C,11773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:Y,11721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:A,5365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:B,4767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:C,7465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:D,7160
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:Y,4767
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIN51H2[3]:A,9570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIN51H2[3]:B,9433
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIN51H2[3]:C,7121
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIN51H2[3]:Y,7121
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[8]:A,10823
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[8]:B,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[8]:C,9174
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[8]:D,9372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[8]:Y,9174
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[1]:A,8318
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[1]:B,8042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[1]:C,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[1]:D,10478
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[1]:Y,8042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:A,3897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:B,3307
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:C,7143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:D,5245
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_22_0_a2[1]:Y,3307
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:CLK,10797
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:D,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:Q,10797
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_2:A,4094
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_2:B,3675
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_2:C,4195
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_2:D,2942
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_2:Y,2942
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2[1]:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2[1]:B,11827
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2[1]:C,2948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2[1]:D,3074
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2[1]:Y,2948
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_1_0:A,8844
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_1_0:B,6687
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_1_0:C,8978
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_1_0:D,8733
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_1_0:Y,6687
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:B,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:Y,11731
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_2:A,2003
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_2:B,2995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_2:Y,2003
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[2]:A,10334
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[2]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[2]:C,3386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[2]:D,3266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[2]:Y,3266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:CLK,9428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:D,10623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:Q,9428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:B,996070
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:Y,3105
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_a2_0[1]:A,9702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_a2_0[1]:B,10771
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_a2_0[1]:Y,9702
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_o2_0[26]:A,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_o2_0[26]:B,8156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_o2_0[26]:Y,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:CLK,4824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:Q,4824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:Y,1988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_wmux_0:A,10432
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_wmux_0:B,11790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_wmux_0:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_wmux_0:D,8644
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_wmux_0:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_3_0_wmux_0:Y,8644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:A,2147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:B,3192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:C,5865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:D,5560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:Y,2147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:CLK,11705
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:D,9695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:Q,11705
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:B,996395
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:S,996158
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:B,996185
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:S,996288
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:CLK,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:D,11333
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:Q,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3:A,10581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3:B,11831
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3:Y,10581
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:A,4173
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:B,3152
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:C,2946
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:Y,2946
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1:A,4534
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1:B,8172
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1:C,4187
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1:D,4719
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI74DS1:Y,4187
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:CLK,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:Q,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:D,9622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/SPISS[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/SPISS[0]:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/SPISS[0]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/SPISS[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/SPISS[0]:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO:A,10791
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO:B,11808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO:C,11680
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first_RNO:Y,10791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_17:A,7305
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_17:B,8356
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_17:C,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_17:D,5548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_17:Y,4530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:A,11802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:B,11703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:C,11656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:D,9244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:Y,9244
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:A,4679
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:B,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:C,11788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:D,5471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:Y,4530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM[0]:A,7362
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM[0]:B,6318
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM[0]:C,8697
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM[0]:Y,6318
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:A,5725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:B,5548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:C,11749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:D,6739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:Y,5548
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:CLK,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:D,8285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:Q,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[4]:A,8778
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[4]:B,8671
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[4]:C,8399
SF2_MSS_sys_sb_0/CoreUARTapb_0/PRDATA[4]:Y,8399
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[2]:A,11728
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[2]:B,11899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[2]:Y,11728
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:CLK,10486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:D,9446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:Q,10486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:CLK,7213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:D,3126
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:Q,7213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:CLK,2923
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:Q,2923
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[1]:A,1386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[1]:B,4335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_7[1]:Y,1386
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:CLK,4648
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:D,8113
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:Q,4648
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:CLK,8473
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:D,5108
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:Q,8473
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[18]:A,5678
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[18]:B,9390
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[18]:Y,5678
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:B,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:D,11621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:Y,10705
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:A,996234
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:Y,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:A,5294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:B,9106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:Y,5294
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_1[4]:A,9465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_1[4]:B,9359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_1[4]:C,10433
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_i_1[4]:Y,9359
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:D,11577
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last_0:A,9352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last_0:B,7114
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last_0:C,9127
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last_0:D,9112
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last_0:Y,7114
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:CLK,10525
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:D,11335
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:Q,10525
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un1_fsmmod:A,7441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un1_fsmmod:B,7389
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un1_fsmmod:Y,7389
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:CLK,2270
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:Q,2270
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:CLK,2232
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:Q,2232
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:CLK,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:D,9464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:Q,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:CLK,8473
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:D,11335
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:EN,7570
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:Q,8473
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:CLK,2906
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:Q,2906
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:CLK,6337
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:D,11391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:EN,6657
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:Q,6337
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:CLK,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:Q,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2:A,5055
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2:B,4955
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2:C,4902
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2:D,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2:Y,4782
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:CLK,8602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:EN,9354
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:Q,8602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:A,10321
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:B,5710
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:Y,5710
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:CLK,4846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:D,4782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:Q,4846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:A,10716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:B,10602
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:C,10541
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:Y,10541
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[5]:A,10699
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[5]:B,10694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[5]:C,9425
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[5]:D,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[5]:Y,8139
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:CLK,8446
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:D,5316
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:Q,8446
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:A,10756
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:C,10574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:D,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:Y,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[3]:A,10751
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[3]:B,9308
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[3]:C,9022
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[3]:D,4356
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[3]:Y,4356
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[0]:A,9665
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[0]:B,8382
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[0]:C,7985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[0]:D,3270
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d[0]:Y,3270
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:D,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:EN,10610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SLn,
SPISDO_obuf/U0/U_IOPAD:D,
SPISDO_obuf/U0/U_IOPAD:E,
SPISDO_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:A,10715
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:C,10574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:D,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:Y,10489
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:D,10791
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:EN,8151
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:CLK,9740
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:D,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:Q,9740
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1:A,6845
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1:B,5336
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1:C,3914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1:D,3030
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1:Y,3030
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[4]:A,5366
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[4]:B,5675
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[4]:C,3057
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[4]:D,1269
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[4]:Y,1269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_2_i_a2:A,10744
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_2_i_a2:B,10554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_2_i_a2:C,10562
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_2_i_a2:Y,10554
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[1]:A,1386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[1]:B,8021
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[1]:C,3307
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[1]:D,4161
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_wmux_0[1]:Y,1386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:CLK,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:EN,10500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:Q,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_3_0:A,10623
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_3_0:B,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_3_0:C,10461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_3_0:D,10201
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a3_0_a2_3_0:Y,10201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:A,5430
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:B,7572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:C,4079
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:D,4621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:Y,4079
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_0_wmux:A,8507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_0_wmux:B,8392
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_0_wmux:C,8394
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_0_wmux:D,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_0_wmux:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_0_wmux:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_0_wmux:Y,8089
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:D,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa:A,8532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa:B,9544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa:Y,8532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:A,4738
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:B,4445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:C,8813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:D,8729
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:Y,4445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:A,4071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:B,4363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:C,3329
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:D,2177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:Y,2177
PWM_obuf[6]/U0/U_IOENFF:A,
PWM_obuf[6]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:A,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:B,9504
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:C,5017
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_1[7]:Y,3076
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:A,5366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:B,4768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:C,7471
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:D,7166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:Y,4768
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:CLK,11674
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:D,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:Q,11674
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_tz[1]:A,7062
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_tz[1]:B,8322
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_tz[1]:C,4120
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_tz[1]:D,5917
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_tz[1]:Y,4120
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_a5_1:A,9557
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_a5_1:B,9467
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_a5_1:C,10463
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_259_a5_1:Y,9467
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:A,10764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:B,10730
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:D,11536
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:Y,10730
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[19]:A,8045
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[19]:B,6845
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[19]:C,10659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[19]:D,7996
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[19]:Y,6845
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:A,3316
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:B,995793
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCO,3164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:CLK,8988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:D,8933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:Q,8988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:CLK,8107
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:D,11224
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:EN,6004
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:Q,8107
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
TX_obuf/U0/U_IOOUTFF:A,
TX_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:A,10555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:B,10464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:C,9258
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:D,7803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:Y,7803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:CLK,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:D,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:Q,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:CLK,10737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:D,10042
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:EN,9236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:Q,10737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[7]:A,8792
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[7]:B,6739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[7]:C,4579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[7]:D,3114
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[7]:Y,3114
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:A,857
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:B,808
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:C,696
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:D,567
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:Y,567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:B,6927
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:C,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:Y,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree_RNO:A,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree_RNO:Y,11714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:B,10524
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:C,4207
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:Y,4207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:A,5524
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:B,5397
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:C,1205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:D,2117
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[5]:Y,1205
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:CLK,4698
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:Q,4698
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:EN,7186
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_198_i:A,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_198_i:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_198_i:Y,9482
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0:A,5488
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0:B,6721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0:C,5732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0:Y,5488
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:A,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:B,995895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:D,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:CLK,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:Q,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:CLK,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:EN,6072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:Q,3383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:CLK,8419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:D,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:EN,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:Q,8419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1_2:A,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1_2:B,8320
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_1_2:Y,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:B,8229
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:FCI,7807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:FCO,7807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:S,9022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2_RNISAKN:A,7140
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2_RNISAKN:B,6925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2_RNISAKN:C,8328
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un70_fsmsta_0_o2_RNISAKN:Y,6925
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:CLK,7228
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:EN,9475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:Q,7228
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNI5V5S:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNI5V5S:B,7995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNI5V5S:C,7924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNI5V5S:D,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNI5V5S:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNI5V5S:FCO,6290
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:A,5590
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:B,5466
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:C,1269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:D,2181
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_0[4]:Y,1269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:A,5427
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:B,4829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:C,7532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:D,7227
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:Y,4829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:CLK,9575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:D,10720
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:Q,9575
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:CLK,2118
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:Q,2118
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:CLK,8101
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:D,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:Q,8101
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:D,11244
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:A,5441
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:B,6820
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:C,4445
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:D,5097
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:Y,4445
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:A,996187
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:Y,3105
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_1[1]:A,9269
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_1[1]:B,9250
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_1[1]:Y,9250
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIJF4A1[0]:A,10642
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIJF4A1[0]:B,9545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIJF4A1[0]:C,10593
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIJF4A1[0]:Y,9545
SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:A,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:C,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:Y,1988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[5]:A,5446
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[5]:B,6285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[5]:C,3421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[5]:D,3026
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1_2[5]:Y,3026
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:CLK,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:Q,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:B,6837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:C,5999
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:Y,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[6]:A,10805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[6]:B,8248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[6]:C,10779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[6]:Y,8248
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3[1]:A,4687
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3[1]:B,4395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3[1]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3[1]:D,11614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_3[1]:Y,4395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:CLK,6893
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:D,1890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:Q,6893
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[6]:A,8495
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[6]:B,7084
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[6]:C,6141
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[6]:D,6086
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[6]:Y,6086
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:A,3797
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:B,5597
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:C,1269
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:D,3095
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:Y,1269
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_3:A,9566
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_3:B,9509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_3:C,9412
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_3:D,9286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a3_0_a2_3:Y,9286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_1:A,6230
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_1:B,6925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_1:Y,6230
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:A,11867
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:B,5016
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:C,11780
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:Y,5016
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:CLK,10528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:D,12930
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:Q,10528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:A,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:B,8067
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:C,6885
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:D,7899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:Y,6885
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_RNIQS1B[1]:A,5762
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_RNIQS1B[1]:B,6536
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_RNIQS1B[1]:C,5606
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_RNIQS1B[1]:Y,5606
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:A,2068
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:B,3101
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:C,5786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:D,5481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[0]:Y,2068
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_a2_RNI4BFG:A,6927
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_a2_RNI4BFG:B,7188
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_a2_RNI4BFG:Y,6927
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:A,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:Y,8426
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:A,1866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:B,2911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:C,5584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:D,5279
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:Y,1866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:A,5372
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:B,4774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:C,7468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:D,7163
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:Y,4774
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2[1]:A,10507
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2[1]:B,10474
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2[1]:C,9308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2[1]:D,9250
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2[1]:Y,9250
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:A,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:Y,10718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[6]:A,8617
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[6]:B,9356
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[6]:Y,8617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:B,4258
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:C,4508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPB,4258
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPC,4508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:CLK,3403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:Q,3403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:C,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:Y,5178
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:EN,6019
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:EN,6386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[4]:A,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[4]:B,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[4]:C,8426
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[4]:D,8665
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[4]:Y,8426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:A,11806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:Y,11806
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:A,9417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:B,11742
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:C,9090
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:D,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:Y,8998
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:CO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:FCI,2886
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:A,2513
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:B,1915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:C,4618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:D,4313
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:Y,1915
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:C,11396
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPC,11396
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:CLK,2099
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:EN,2437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:Q,2099
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[7]:A,8517
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[7]:B,7106
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[7]:C,6163
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[7]:D,6108
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[7]:Y,6108
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[2]:A,9461
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[2]:B,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[2]:C,6704
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[2]:D,7749
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[2]:Y,6704
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:A,11787
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:B,11734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:C,10411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:D,11512
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:Y,10411
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[0]:A,6249
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[0]:B,6023
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[0]:C,7084
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[0]:D,6230
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2[0]:Y,6023
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[2]:A,8252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[2]:B,10666
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[2]:C,3092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[2]:D,7577
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_d[2]:Y,3092
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:B,996154
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:S,995975
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
GPIO_OUT_obuf[1]/U0/U_IOENFF:A,
GPIO_OUT_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:CLK,9654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:D,9559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:Q,9654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:SLn,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:A,996158
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:Y,3156
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:A,4449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:B,5468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:C,8181
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:D,7896
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:Y,4449
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:Y,1985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:B,8054
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:FCI,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:FCO,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIMP491[2]:S,7577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:B,996223
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:S,996250
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:A,10596
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:B,9319
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:C,10486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:Y,9319
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:A,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:Y,10718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:CLK,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:Q,3349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:A,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:B,8417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:C,8364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:D,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:Y,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:CLK,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:Q,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNI0VCO:A,8344
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNI0VCO:B,7776
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNI0VCO:C,7473
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNI0VCO:D,6459
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNI0VCO:Y,6459
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:B,996166
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:S,996297
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:A,5510
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:B,6889
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:C,4514
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:D,5166
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:Y,4514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:A,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:B,10570
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:Y,8226
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_0_a2:A,5408
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_0_a2:B,5566
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_0_a2:C,3914
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli_0_a2:Y,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:A,8232
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:B,8117
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:C,8018
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:FCI,7999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:FCO,7999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:S,8158
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:B,6927
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:C,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:Y,5461
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:A,8230
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:B,7869
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:C,6937
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:D,6882
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:Y,6882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:CLK,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:Q,3298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:A,4723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:B,5768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:C,8441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:D,8136
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:Y,4723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i_0:A,8160
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i_0:B,8409
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i_0:Y,8160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:EN,5882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[7]:A,9464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[7]:B,10662
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[7]:Y,9464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:CLK,10709
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:Q,10709
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:A,3797
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:B,4497
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:C,6905
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:D,5433
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m_1[4]:Y,3797
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:CLK,8507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:D,10461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:Q,8507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux[6]:A,5255
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux[6]:B,4657
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux[6]:C,7229
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux[6]:D,7047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_i_m2_0_0_wmux[6]:Y,4657
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:A,1833
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:B,1235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:C,3938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:D,3633
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:Y,1235
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI3NKB1:A,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI3NKB1:B,4649
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI3NKB1:C,6731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNI3NKB1:Y,4649
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[5]:A,8704
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[5]:B,6651
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[5]:C,4502
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[5]:D,3026
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2[5]:Y,3026
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D,10718
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:A,3332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:B,995861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:C,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:D,2937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCO,2886
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,1205
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:B,4298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,1205
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:CLK,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:Q,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:CLK,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:D,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:Q,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:C,5178
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:Y,5178
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:CLK,10496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:Q,10496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:CLK,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:D,11806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:Q,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[7]:A,11799
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[7]:B,11947
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[7]:Y,11799
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:EN,6966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:B,996231
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:Y,3254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:D,11335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:A,10256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:B,2719
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCI,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCO,2677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:CLK,7230
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:D,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:Q,7230
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:CLK,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:D,11393
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:EN,7195
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:Q,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:CLK,567
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:D,5618
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:Q,567
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:A,996263
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:A,4591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:B,5636
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:C,8309
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:D,8004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:Y,4591
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:A,8382
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:B,8332
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:C,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:Y,8106
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_0[3]:A,8138
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_0[3]:B,10756
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_0[3]:C,8473
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_0[3]:Y,8138
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:A,4814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:B,4723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:C,7674
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:Y,4723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:B,6837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:C,5674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:D,5461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:Y,5461
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:A,4579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:B,5624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:C,8297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:D,7992
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:Y,4579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:A,4767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:B,5811
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:C,8485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:D,8180
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:Y,4767
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:CLK,7049
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:EN,7011
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:Q,7049
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:C,11419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPC,11419
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
SPISDI_ibuf/U0/U_IOINFF:A,
SPISDI_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:CLK,7803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:D,9176
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:Q,7803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[6]:A,11792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[6]:B,11942
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2[6]:Y,11792
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:A,4742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:B,5787
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:C,8460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:D,8155
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:Y,4742
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:A,11937
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:Y,11708
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ALn,3469
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:CLK,2821
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:EN,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:Q,2821
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:CLK,4585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:D,5314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:Q,4585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:A,10223
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:B,11847
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:C,6777
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:D,6459
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:Y,6459
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,1317
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:B,4514
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,1317
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,4514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:A,11737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:B,9458
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:Y,9458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:CLK,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:D,8027
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:Q,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:B,8003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:FCI,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:FCO,6290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIV6G01[0]:S,6336
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:D,11322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:EN,5919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:A,9740
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:B,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:C,9494
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:Y,9494
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:A,3281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:C,995720
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:D,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:A,4682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:B,4591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:C,7542
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:Y,4591
GPIO_IN_ibuf[0]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[0]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:D,11224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:EN,7095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:CLK,7176
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:D,11507
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:EN,7011
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:Q,7176
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:A,10773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:B,10763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:C,6927
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:D,7968
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:Y,6927
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:A,3400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:D,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCO,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:CLK,7262
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:EN,6685
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:Q,7262
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:A,4858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:B,4767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:C,7718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:Y,4767
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:EN,5775
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:CLK,7899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:D,7065
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:Q,7899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:B,10762
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:C,10367
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPB,10762
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPC,10367
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_N_2L1:A,4537
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_N_2L1:B,4492
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_N_2L1:C,6545
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0_N_2L1:Y,4492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[3]:A,8532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[3]:B,7400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[3]:C,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[3]:D,10548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_9_iv_0[3]:Y,7400
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:CLK,7462
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:D,10201
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:Q,7462
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2_RNIGR2L2:A,9355
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2_RNIGR2L2:B,9145
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2_RNIGR2L2:C,8128
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2_RNIGR2L2:D,8027
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2_1_o2_RNIGR2L2:Y,8027
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:D,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:E,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:B,9544
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:C,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:Y,9544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNI0US72[6]:A,5758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNI0US72[6]:B,6801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNI0US72[6]:C,4557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNI0US72[6]:D,4740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_RNI0US72[6]:Y,4557
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:A,4833
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:B,4742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:C,7693
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:Y,4742
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:A,3359
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:B,996011
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:C,995921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCI,2896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCO,2896
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:C,9333
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:D,8168
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:Y,8168
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:A,3315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:B,995844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:C,995754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:D,2920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:FCI,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:FCO,2886
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:A,10650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:B,10682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:Y,10650
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:B,996356
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:S,996215
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:C,13118
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPC,13118
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:D,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:CLK,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:Q,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:CLK,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:D,8872
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:Q,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:CLK,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:D,11391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:Q,2886
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:A,3259
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:B,995742
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCI,3164
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCO,3164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:CLK,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:EN,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:Q,3366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n1:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n1:B,9665
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n1:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n1:Y,9665
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:A,2797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:B,2200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:C,4892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:D,4587
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:Y,2200
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_1:A,5920
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_1:B,8762
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_1:Y,5920
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:B,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:C,11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPB,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPC,11078
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:CLK,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:D,11623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:EN,9420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:Q,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:CLK,8155
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:D,11224
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:EN,5920
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:Q,8155
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:SLn,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:Y,
SPISDO_obuf/U0/U_IOENFF:A,
SPISDO_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:A,5405
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:B,4807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:C,7508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:D,7203
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:Y,4807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:FCO,2890
DEVRST_N,
SCL<0>,
SDA<0>,
GPIO_IN<0>,
GPIO_IN<1>,
GPIO_IN<2>,
RX,
SPISDI,
SPI_0_CLK_F2M,
SPI_0_DI_F2M,
SPI_0_SS0_F2M,
GPIO_OUT<0>,
GPIO_OUT<1>,
GPIO_OUT<2>,
PWM<0>,
PWM<1>,
PWM<2>,
PWM<3>,
PWM<4>,
PWM<5>,
PWM<6>,
PWM<7>,
SPISCLK,
SPISDO,
SPISS,
SPI_0_CLK_M2F,
SPI_0_DO_M2F,
SPI_0_SS0_M2F,
SPI_0_SS0_M2F_OE,
SPI_0_SS1_M2F,
SPI_0_SS2_M2F,
SPI_0_SS3_M2F,
SPI_0_SS4_M2F,
TX,
