Analysis & Synthesis report for Project1_top
Mon Jun 26 15:35:09 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Project1_top|fsm:fsmpm|nxst
 11. State Machine - |Project1_top|fsm:fsmpm|prst
 12. State Machine - |Project1_top|fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_pstate
 13. State Machine - |Project1_top|fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated
 21. Source assignments for framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated
 22. Source assignments for ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated
 23. Parameter Settings for User Entity Instance: fsm:fsmpm|UART:c1
 24. Parameter Settings for User Entity Instance: fsm:fsmpm|UART:c1|UART_TX:uart_tx_i
 25. Parameter Settings for User Entity Instance: fsm:fsmpm|UART:c1|UART_RX:uart_rx_i
 26. Parameter Settings for User Entity Instance: framebuffer4K:fb4K|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: framebuffer1K:fb1K|altsyncram:altsyncram_component
 28. Parameter Settings for Inferred Entity Instance: ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "OV7670_capture:ovcap"
 31. Port Connectivity Checks: "fsm:fsmpm|UART:c1"
 32. Port Connectivity Checks: "ov7670_driver:ovdr|sccb:rw"
 33. Port Connectivity Checks: "ov7670_driver:ovdr"
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 26 15:35:09 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Project1_top                                    ;
; Top-level Entity Name              ; Project1_top                                    ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 276                                             ;
;     Total combinational functions  ; 261                                             ;
;     Dedicated logic registers      ; 203                                             ;
; Total registers                    ; 203                                             ;
; Total pins                         ; 38                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 86,016                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5Q208C8        ;                    ;
; Top-level entity name                                                      ; Project1_top       ; Project1_top       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; src/framebuffer4K.vhd            ; yes             ; User Wizard-Generated File   ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer4K.vhd    ;         ;
; src/framebuffer1K.vhd            ; yes             ; User Wizard-Generated File   ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer1K.vhd    ;         ;
; src/uart_tx.vhd                  ; yes             ; User VHDL File               ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart_tx.vhd          ;         ;
; src/uart_rx.vhd                  ; yes             ; User VHDL File               ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart_rx.vhd          ;         ;
; src/uart_parity.vhd              ; yes             ; User VHDL File               ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart_parity.vhd      ;         ;
; src/uart.vhd                     ; yes             ; User VHDL File               ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/uart.vhd             ;         ;
; src/fsm.vhd                      ; yes             ; User VHDL File               ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/fsm.vhd              ;         ;
; src/Project1_top.vhd             ; yes             ; User VHDL File               ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/Project1_top.vhd     ;         ;
; src/sccb.vhd                     ; yes             ; User VHDL File               ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/sccb.vhd             ;         ;
; src/OV7670_registers.vhd         ; yes             ; User VHDL File               ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_registers.vhd ;         ;
; src/OV7670_driver.vhd            ; yes             ; User VHDL File               ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_driver.vhd    ;         ;
; src/OV7670_capture.vhd           ; yes             ; User VHDL File               ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/OV7670_capture.vhd   ;         ;
; src/debounce.vhd                 ; yes             ; User VHDL File               ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/debounce.vhd         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/lsd/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/lsd/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/lsd/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/lsd/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; /home/lsd/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/lsd/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/lsd/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/lsd/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/lsd/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_a6s1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/db/altsyncram_a6s1.tdf   ;         ;
; db/altsyncram_cgq1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/db/altsyncram_cgq1.tdf   ;         ;
; db/altsyncram_8f01.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/db/altsyncram_8f01.tdf   ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 276      ;
;                                             ;          ;
; Total combinational functions               ; 261      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 62       ;
;     -- 3 input functions                    ; 66       ;
;     -- <=2 input functions                  ; 133      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 215      ;
;     -- arithmetic mode                      ; 46       ;
;                                             ;          ;
; Total registers                             ; 203      ;
;     -- Dedicated logic registers            ; 203      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 38       ;
; Total memory bits                           ; 86016    ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 128      ;
; Total fan-out                               ; 2252     ;
; Average fan-out                             ; 4.09     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |Project1_top                                ; 261 (19)          ; 203 (1)      ; 86016       ; 0            ; 0       ; 0         ; 38   ; 0            ; |Project1_top                                                                                                ; work         ;
;    |OV7670_capture:ovcap|                    ; 24 (24)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|OV7670_capture:ovcap                                                                           ; work         ;
;    |framebuffer1K:fb1K|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|framebuffer1K:fb1K                                                                             ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|framebuffer1K:fb1K|altsyncram:altsyncram_component                                             ; work         ;
;          |altsyncram_cgq1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated              ; work         ;
;    |framebuffer4K:fb4K|                      ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|framebuffer4K:fb4K                                                                             ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|framebuffer4K:fb4K|altsyncram:altsyncram_component                                             ; work         ;
;          |altsyncram_a6s1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated              ; work         ;
;    |fsm:fsmpm|                               ; 115 (65)          ; 95 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|fsm:fsmpm                                                                                      ; work         ;
;       |UART:c1|                              ; 50 (13)           ; 32 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|fsm:fsmpm|UART:c1                                                                              ; work         ;
;          |UART_TX:uart_tx_i|                 ; 37 (37)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|fsm:fsmpm|UART:c1|UART_TX:uart_tx_i                                                            ; work         ;
;    |ov7670_driver:ovdr|                      ; 103 (0)           ; 81 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|ov7670_driver:ovdr                                                                             ; work         ;
;       |OV7670_registers:ovreg|               ; 16 (14)           ; 10 (8)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|ov7670_driver:ovdr|OV7670_registers:ovreg                                                      ; work         ;
;          |altsyncram:Mux0_rtl_0|             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0                                ; work         ;
;             |altsyncram_8f01:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated ; work         ;
;          |debounce:b1|                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1                                          ; work         ;
;       |sccb:rw|                              ; 87 (87)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project1_top|ov7670_driver:ovdr|sccb:rw                                                                     ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; Name                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                               ;
; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None                               ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096  ; Project1_top.Project1_top0.rtl.mif ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |Project1_top|framebuffer1K:fb1K ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer1K.vhd ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |Project1_top|framebuffer4K:fb4K ; /home/projeto_fpga/Dropbox/Tudo_do_projeto_FPGA/projeto/src/framebuffer4K.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project1_top|fsm:fsmpm|nxst                                                                                                             ;
+-------------+---------+---------+-----------+---------+-----------+---------+---------+-------------+------------+---------+---------+---------+---------+
; Name        ; nxst.S8 ; nxst.S7 ; nxst.S6DS ; nxst.S6 ; nxst.S5DS ; nxst.S5 ; nxst.S4 ; nxst.SBreak ; nxst.SD_FB ; nxst.S3 ; nxst.S2 ; nxst.S1 ; nxst.S0 ;
+-------------+---------+---------+-----------+---------+-----------+---------+---------+-------------+------------+---------+---------+---------+---------+
; nxst.S0     ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 0       ;
; nxst.S1     ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 1       ; 1       ;
; nxst.S2     ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 1       ; 0       ; 1       ;
; nxst.S3     ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 1       ; 0       ; 0       ; 1       ;
; nxst.SD_FB  ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 1          ; 0       ; 0       ; 0       ; 1       ;
; nxst.SBreak ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 1           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; nxst.S4     ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 1       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; nxst.S5     ; 0       ; 0       ; 0         ; 0       ; 0         ; 1       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; nxst.S5DS   ; 0       ; 0       ; 0         ; 0       ; 1         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; nxst.S6     ; 0       ; 0       ; 0         ; 1       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; nxst.S6DS   ; 0       ; 0       ; 1         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; nxst.S7     ; 0       ; 1       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; nxst.S8     ; 1       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
+-------------+---------+---------+-----------+---------+-----------+---------+---------+-------------+------------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project1_top|fsm:fsmpm|prst                                                                                                             ;
+-------------+---------+---------+-----------+---------+-----------+---------+---------+-------------+------------+---------+---------+---------+---------+
; Name        ; prst.S8 ; prst.S7 ; prst.S6DS ; prst.S6 ; prst.S5DS ; prst.S5 ; prst.S4 ; prst.SBreak ; prst.SD_FB ; prst.S3 ; prst.S2 ; prst.S1 ; prst.S0 ;
+-------------+---------+---------+-----------+---------+-----------+---------+---------+-------------+------------+---------+---------+---------+---------+
; prst.S0     ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 0       ;
; prst.S1     ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 1       ; 1       ;
; prst.S2     ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 1       ; 0       ; 1       ;
; prst.S3     ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 1       ; 0       ; 0       ; 1       ;
; prst.SD_FB  ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 1          ; 0       ; 0       ; 0       ; 1       ;
; prst.SBreak ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 1           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; prst.S4     ; 0       ; 0       ; 0         ; 0       ; 0         ; 0       ; 1       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; prst.S5     ; 0       ; 0       ; 0         ; 0       ; 0         ; 1       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; prst.S5DS   ; 0       ; 0       ; 0         ; 0       ; 1         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; prst.S6     ; 0       ; 0       ; 0         ; 1       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; prst.S6DS   ; 0       ; 0       ; 1         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; prst.S7     ; 0       ; 1       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
; prst.S8     ; 1       ; 0       ; 0         ; 0       ; 0         ; 0       ; 0       ; 0           ; 0          ; 0       ; 0       ; 0       ; 1       ;
+-------------+---------+---------+-----------+---------+-----------+---------+---------+-------------+------------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project1_top|fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_pstate                                              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+----------------+
; Name                ; rx_pstate.stopbit ; rx_pstate.paritybit ; rx_pstate.databits ; rx_pstate.startbit ; rx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+----------------+
; rx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0              ;
; rx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 1              ;
; rx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 1              ;
; rx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 1              ;
; rx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project1_top|fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate                                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+---------------------------------------------------------+-----------------------------------------------------+
; Register name                                           ; Reason for Removal                                  ;
+---------------------------------------------------------+-----------------------------------------------------+
; OV7670_capture:ovcap|cnt[0..30]                         ; Lost fanout                                         ;
; OV7670_capture:ovcap|framecnt[0..30]                    ; Lost fanout                                         ;
; OV7670_capture:ovcap|saveframe                          ; Lost fanout                                         ;
; ov7670_driver:ovdr|sccb:rw|scl_line[0]                  ; Stuck at GND due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|sda_line[0]                  ; Stuck at VCC due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|scl_line[1]                  ; Stuck at GND due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|sda_line[1]                  ; Stuck at VCC due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|scl_line[2]                  ; Stuck at GND due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|sda_line[2]                  ; Stuck at VCC due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|scl_line[3]                  ; Stuck at GND due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|sda_line[3]                  ; Stuck at VCC due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|scl_line[4]                  ; Stuck at GND due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|sda_line[4]                  ; Stuck at VCC due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|scl_line[5]                  ; Stuck at GND due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|sda_line[5]                  ; Stuck at VCC due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|scl_line[6]                  ; Stuck at GND due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|sda_line[6]                  ; Stuck at VCC due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|scl_line[7]                  ; Stuck at GND due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|sda_line[7]                  ; Stuck at VCC due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|scl_line[8]                  ; Stuck at GND due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|sda_line[8,9]                ; Stuck at VCC due to stuck port data_in              ;
; ov7670_driver:ovdr|sccb:rw|sda_line[10]                 ; Merged with ov7670_driver:ovdr|sccb:rw|scl_line[9]  ;
; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_clk_en           ; Lost fanout                                         ;
; fsm:fsmpm|UART:c1|uart_rxd_debounced                    ; Lost fanout                                         ;
; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_bit_count[0..2]  ; Lost fanout                                         ;
; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_ticks[0..3]      ; Lost fanout                                         ;
; fsm:fsmpm|UART:c1|uart_rxd_shreg[0..3]                  ; Lost fanout                                         ;
; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_pstate.idle      ; Lost fanout                                         ;
; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_pstate.startbit  ; Lost fanout                                         ;
; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_pstate.databits  ; Lost fanout                                         ;
; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_pstate.paritybit ; Lost fanout                                         ;
; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_pstate.stopbit   ; Lost fanout                                         ;
; ov7670_driver:ovdr|sccb:rw|sda_line[11]                 ; Merged with ov7670_driver:ovdr|sccb:rw|scl_line[10] ;
; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.paritybit ; Stuck at GND due to stuck port data_in              ;
; fsm:fsmpm|nxst.S7                                       ; Stuck at GND due to stuck port data_in              ;
; fsm:fsmpm|prst.S7                                       ; Stuck at GND due to stuck port data_in              ;
; Total Number of Removed Registers = 105                 ;                                                     ;
+---------------------------------------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                                       ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; ov7670_driver:ovdr|sccb:rw|sda_line[0]              ; Stuck at VCC              ; ov7670_driver:ovdr|sccb:rw|sda_line[1], ov7670_driver:ovdr|sccb:rw|sda_line[2], ;
;                                                     ; due to stuck port data_in ; ov7670_driver:ovdr|sccb:rw|sda_line[3], ov7670_driver:ovdr|sccb:rw|sda_line[4], ;
;                                                     ;                           ; ov7670_driver:ovdr|sccb:rw|sda_line[5], ov7670_driver:ovdr|sccb:rw|sda_line[6], ;
;                                                     ;                           ; ov7670_driver:ovdr|sccb:rw|sda_line[7], ov7670_driver:ovdr|sccb:rw|sda_line[8], ;
;                                                     ;                           ; ov7670_driver:ovdr|sccb:rw|sda_line[9]                                          ;
; ov7670_driver:ovdr|sccb:rw|scl_line[0]              ; Stuck at GND              ; ov7670_driver:ovdr|sccb:rw|scl_line[1], ov7670_driver:ovdr|sccb:rw|scl_line[2], ;
;                                                     ; due to stuck port data_in ; ov7670_driver:ovdr|sccb:rw|scl_line[3], ov7670_driver:ovdr|sccb:rw|scl_line[4], ;
;                                                     ;                           ; ov7670_driver:ovdr|sccb:rw|scl_line[5], ov7670_driver:ovdr|sccb:rw|scl_line[6], ;
;                                                     ;                           ; ov7670_driver:ovdr|sccb:rw|scl_line[7], ov7670_driver:ovdr|sccb:rw|scl_line[8]  ;
; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_clk_en       ; Lost Fanouts              ; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_ticks[0],                                ;
;                                                     ;                           ; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_ticks[1],                                ;
;                                                     ;                           ; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_ticks[2],                                ;
;                                                     ;                           ; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_ticks[3]                                 ;
; fsm:fsmpm|UART:c1|uart_rxd_debounced                ; Lost Fanouts              ; fsm:fsmpm|UART:c1|uart_rxd_shreg[3], fsm:fsmpm|UART:c1|uart_rxd_shreg[2],       ;
;                                                     ;                           ; fsm:fsmpm|UART:c1|uart_rxd_shreg[1], fsm:fsmpm|UART:c1|uart_rxd_shreg[0]        ;
; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_bit_count[0] ; Lost Fanouts              ; fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_pstate.databits                          ;
; fsm:fsmpm|nxst.S7                                   ; Stuck at GND              ; fsm:fsmpm|prst.S7                                                               ;
;                                                     ; due to stuck port data_in ;                                                                                 ;
+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 203   ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 12    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 115   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; ov7670_driver:ovdr|sccb:rw|counter[0]   ; 4       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[40] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[39] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[38] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[37] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[36] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[35] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[34] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[33] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[32] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[31] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[30] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[29] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[28] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[27] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[26] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[25] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[24] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[23] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[22] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[21] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[20] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[19] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[18] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[17] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[16] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[15] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[14] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[13] ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[12] ; 1       ;
; Total number of inverted registers = 30 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                        ;
+-------------------------------------------------------+------------------------------------------------------+------+
; Register Name                                         ; Megafunction                                         ; Type ;
+-------------------------------------------------------+------------------------------------------------------+------+
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[0..15] ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux0_rtl_0 ; ROM  ;
+-------------------------------------------------------+------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Project1_top|fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_data[3]           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Project1_top|fsm:fsmpm|UART:c1|uart_clk_cnt[5]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Project1_top|ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[5] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Project1_top|OV7670_capture:ovcap|href_last[1]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project1_top|OV7670_capture:ovcap|duty[0]                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Project1_top|fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_bit_count[2]      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Project1_top|fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[2]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project1_top|fsm:fsmpm|UART:c1|UART_RX:uart_rx_i|rx_ticks[0]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project1_top|fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[3]          ;
; 5:1                ; 40 bits   ; 120 LEs       ; 40 LEs               ; 80 LEs                 ; Yes        ; |Project1_top|ov7670_driver:ovdr|sccb:rw|scl_line[32]                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Project1_top|ov7670_driver:ovdr|sccb:rw|counter[5]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Project1_top|fsm:fsmpm|data_in[1]                                     ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |Project1_top|ov7670_driver:ovdr|sccb:rw|sda_line[39]                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |Project1_top|ov7670_driver:ovdr|sccb:rw|sda_line[15]                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm:fsmpm|UART:c1 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                     ;
; baud_rate      ; 9600     ; Signed Integer                     ;
; parity_bit     ; none     ; String                             ;
; USE_DEBOUNCER  ; true     ; Enumerated                         ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm:fsmpm|UART:c1|UART_TX:uart_tx_i ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; parity_bit     ; none  ; String                                                  ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm:fsmpm|UART:c1|UART_RX:uart_rx_i ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; parity_bit     ; none  ; String                                                  ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: framebuffer4K:fb4K|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                      ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_a6s1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: framebuffer1K:fb1K|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                      ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_cgq1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0 ;
+------------------------------------+------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                              ; Type                                   ;
+------------------------------------+------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                ;
; WIDTH_A                            ; 16                                 ; Untyped                                ;
; WIDTHAD_A                          ; 8                                  ; Untyped                                ;
; NUMWORDS_A                         ; 256                                ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                ;
; WIDTH_B                            ; 1                                  ; Untyped                                ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                ;
; INIT_FILE                          ; Project1_top.Project1_top0.rtl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone II                         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_8f01                    ; Untyped                                ;
+------------------------------------+------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 3                                                               ;
; Entity Instance                           ; framebuffer4K:fb4K|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 16                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; framebuffer1K:fb1K|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 16                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                             ;
;     -- WIDTH_A                            ; 16                                                              ;
;     -- NUMWORDS_A                         ; 256                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OV7670_capture:ovcap"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; surv ; Input  ; Info     ; Stuck at GND                                                                        ;
; sw5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; sw6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxx ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm:fsmpm|UART:c1"                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_vld    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ov7670_driver:ovdr|sccb:rw" ;
+-------------------+-------+----------+-----------------+
; Port              ; Type  ; Severity ; Details         ;
+-------------------+-------+----------+-----------------+
; cam_address[5..2] ; Input ; Info     ; Stuck at GND    ;
; cam_address[7]    ; Input ; Info     ; Stuck at GND    ;
; cam_address[6]    ; Input ; Info     ; Stuck at VCC    ;
; cam_address[1]    ; Input ; Info     ; Stuck at VCC    ;
; cam_address[0]    ; Input ; Info     ; Stuck at GND    ;
+-------------------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_driver:ovdr"                                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; config_finished ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sw              ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 26 15:35:03 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project1_top -c Project1_top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file src/framebuffer4K.vhd
    Info (12022): Found design unit 1: framebuffer4k-SYN
    Info (12023): Found entity 1: framebuffer4K
Info (12021): Found 2 design units, including 1 entities, in source file src/framebuffer1K.vhd
    Info (12022): Found design unit 1: framebuffer1k-SYN
    Info (12023): Found entity 1: framebuffer1K
Info (12021): Found 2 design units, including 1 entities, in source file src/vga_driver.vhd
    Info (12022): Found design unit 1: vga_driver-Behavioral
    Info (12023): Found entity 1: vga_driver
Info (12021): Found 2 design units, including 1 entities, in source file src/uart_tx.vhd
    Info (12022): Found design unit 1: UART_TX-FULL
    Info (12023): Found entity 1: UART_TX
Info (12021): Found 2 design units, including 1 entities, in source file src/uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-FULL
    Info (12023): Found entity 1: UART_RX
Info (12021): Found 2 design units, including 1 entities, in source file src/uart_parity.vhd
    Info (12022): Found design unit 1: UART_PARITY-FULL
    Info (12023): Found entity 1: UART_PARITY
Info (12021): Found 2 design units, including 1 entities, in source file src/uart.vhd
    Info (12022): Found design unit 1: UART-FULL
    Info (12023): Found entity 1: UART
Info (12021): Found 2 design units, including 1 entities, in source file src/fsm.vhd
    Info (12022): Found design unit 1: fsm-arch
    Info (12023): Found entity 1: fsm
Info (12021): Found 2 design units, including 1 entities, in source file src/Project1_top.vhd
    Info (12022): Found design unit 1: Project1_top-rtl
    Info (12023): Found entity 1: Project1_top
Info (12021): Found 2 design units, including 1 entities, in source file src/seg7_lut_4.vhd
    Info (12022): Found design unit 1: SEG7_LUT_4-rtl
    Info (12023): Found entity 1: SEG7_LUT_4
Info (12021): Found 2 design units, including 1 entities, in source file src/seg7_lut.vhd
    Info (12022): Found design unit 1: SEG7_LUT-rtl
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 2 design units, including 1 entities, in source file src/sccb.vhd
    Info (12022): Found design unit 1: sccb-Behavioral
    Info (12023): Found entity 1: sccb
Info (12021): Found 2 design units, including 1 entities, in source file src/OV7670_registers.vhd
    Info (12022): Found design unit 1: OV7670_registers-Behavioral
    Info (12023): Found entity 1: OV7670_registers
Info (12021): Found 2 design units, including 1 entities, in source file src/OV7670_driver.vhd
    Info (12022): Found design unit 1: ov7670_driver-Behavioral
    Info (12023): Found entity 1: ov7670_driver
Info (12021): Found 2 design units, including 1 entities, in source file src/OV7670_capture.vhd
    Info (12022): Found design unit 1: OV7670_capture-Behavioral
    Info (12023): Found entity 1: OV7670_capture
Info (12021): Found 2 design units, including 1 entities, in source file src/debounce.vhd
    Info (12022): Found design unit 1: debounce-Behavioral
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file src/audio_dac.vhd
    Info (12022): Found design unit 1: AUDIO_DAC-Behavioral
    Info (12023): Found entity 1: AUDIO_DAC
Info (12021): Found 2 design units, including 1 entities, in source file src/altpll_audio.vhd
    Info (12022): Found design unit 1: altpll_audio-SYN
    Info (12023): Found entity 1: altpll_audio
Info (12127): Elaborating entity "Project1_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Project1_top.vhd(62): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Project1_top.vhd(63): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Project1_top.vhd(64): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Project1_top.vhd(65): used implicit default value for signal "VGA_HS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Project1_top.vhd(66): used implicit default value for signal "VGA_VS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(282): object "config_finished" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at Project1_top.vhd(284): used explicit default value for signal "surveillance" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project1_top.vhd(285): used explicit default value for signal "surveillance2" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project1_top.vhd(286): used explicit default value for signal "sw5" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project1_top.vhd(287): used explicit default value for signal "sw6" because signal was never assigned a value
Warning (10541): VHDL Signal Declaration warning at Project1_top.vhd(292): used implicit default value for signal "key0push" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Project1_top.vhd(293): used implicit default value for signal "key1push" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(294): object "key2push" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(298): object "mSEG7" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(301): object "max" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at Project1_top.vhd(302): used explicit default value for signal "leftmotion" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project1_top.vhd(303): used explicit default value for signal "rightmotion" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(311): object "left" assigned a value but never read
Info (12128): Elaborating entity "ov7670_driver" for hierarchy "ov7670_driver:ovdr"
Warning (10540): VHDL Signal Declaration warning at OV7670_driver.vhd(50): used explicit default value for signal "cam_address" because signal was never assigned a value
Info (12128): Elaborating entity "sccb" for hierarchy "ov7670_driver:ovdr|sccb:rw"
Info (12128): Elaborating entity "OV7670_registers" for hierarchy "ov7670_driver:ovdr|OV7670_registers:ovreg"
Info (12128): Elaborating entity "debounce" for hierarchy "ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1"
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:fsmpm"
Warning (10036): Verilog HDL or VHDL warning at fsm.vhd(36): object "data_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fsm.vhd(37): object "frame" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fsm.vhd(38): object "data_vld" assigned a value but never read
Info (12128): Elaborating entity "UART" for hierarchy "fsm:fsmpm|UART:c1"
Info (12128): Elaborating entity "UART_TX" for hierarchy "fsm:fsmpm|UART:c1|UART_TX:uart_tx_i"
Info (12128): Elaborating entity "UART_RX" for hierarchy "fsm:fsmpm|UART:c1|UART_RX:uart_rx_i"
Warning (10036): Verilog HDL or VHDL warning at uart_rx.vhd(41): object "rx_parity_check_en" assigned a value but never read
Info (12128): Elaborating entity "OV7670_capture" for hierarchy "OV7670_capture:ovcap"
Warning (10492): VHDL Process Statement warning at OV7670_capture.vhd(70): signal "max" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "framebuffer4K" for hierarchy "framebuffer4K:fb4K"
Info (12128): Elaborating entity "altsyncram" for hierarchy "framebuffer4K:fb4K|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "framebuffer4K:fb4K|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "framebuffer4K:fb4K|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a6s1.tdf
    Info (12023): Found entity 1: altsyncram_a6s1
Info (12128): Elaborating entity "altsyncram_a6s1" for hierarchy "framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated"
Info (12128): Elaborating entity "framebuffer1K" for hierarchy "framebuffer1K:fb1K"
Info (12128): Elaborating entity "altsyncram" for hierarchy "framebuffer1K:fb1K|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "framebuffer1K:fb1K|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "framebuffer1K:fb1K|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cgq1.tdf
    Info (12023): Found entity 1: altsyncram_cgq1
Info (12128): Elaborating entity "altsyncram_cgq1" for hierarchy "framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_parity_bit" feeding internal logic into a wire
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ov7670_driver:ovdr|OV7670_registers:ovreg|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Project1_top.Project1_top0.rtl.mif
Info (12130): Elaborated megafunction instantiation "ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Project1_top.Project1_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8f01.tdf
    Info (12023): Found entity 1: altsyncram_8f01
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OV7670_RESET" is stuck at VCC
    Warning (13410): Pin "OV7670_PWDN" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
Info (17049): 81 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "OV7670_D[0]"
    Warning (15610): No output dependent on input pin "OV7670_D[1]"
    Warning (15610): No output dependent on input pin "OV7670_D[2]"
    Warning (15610): No output dependent on input pin "OV7670_D[3]"
    Warning (15610): No output dependent on input pin "OV7670_D[4]"
    Warning (15610): No output dependent on input pin "OV7670_D[5]"
    Warning (15610): No output dependent on input pin "OV7670_D[6]"
    Warning (15610): No output dependent on input pin "OV7670_D[7]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "RX"
Info (21057): Implemented 363 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 19 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 277 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 660 megabytes
    Info: Processing ended: Mon Jun 26 15:35:09 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


