## RISCU

RISCU: **RI**SC-V **S**ingle **C**ycle CP**U**

My implementation of a single cycle CPU based on RISC-V ISA, also my lab2 of Computer Organization course.

![data path](./assets/data_path.png)

<center>data path</center></center>

