Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto d03d57dba30548e1ab30f6a6ebef4ece --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot c_b_sim_func_impl xil_defaultlib.c_b_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.c_b
Compiling module xil_defaultlib.c_b_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot c_b_sim_func_impl
