m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim
vFull_Adder_Verilog
Z1 !s110 1710478766
!i10b 1
!s100 U[K@3GYXnNdAc]]=bC8Dk0
I4_N?MLaZ6fZn6@C1HlBHR1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1710478508
8C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/Full_Adder_Verilog.v
FC:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/Full_Adder_Verilog.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1710478766.000000
!s107 C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/Full_Adder_Verilog.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog|C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/Full_Adder_Verilog.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog
Z6 tCvgOpt 0
n@full_@adder_@verilog
vFull_Adder_Verilog_vlg_tst
R1
!i10b 1
!s100 aYJahC6zIi>l__^?S^hkg1
IFgAjWLhEhh?B[36Cc=?0d3
R2
R0
w1710369476
8C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog.vt
FC:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog.vt
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim|C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog.vt|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim
R6
n@full_@adder_@verilog_vlg_tst
