{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693367406248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693367406261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 00:50:06 2023 " "Processing started: Wed Aug 30 00:50:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693367406261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367406261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais -c MI-CircuitosDigitais " "Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais -c MI-CircuitosDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367406261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693367406970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693367406970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_autenticacao.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_autenticacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_autenticacao " "Found entity 1: circuito_autenticacao" {  } { { "circuito_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_autenticacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417443 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(28) " "Verilog HDL Module Instantiation warning at pbl.v(28): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(37) " "Verilog HDL Module Instantiation warning at pbl.v(37): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(46) " "Verilog HDL Module Instantiation warning at pbl.v(46): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(55) " "Verilog HDL Module Instantiation warning at pbl.v(55): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(65) " "Verilog HDL Module Instantiation warning at pbl.v(65): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(75) " "Verilog HDL Module Instantiation warning at pbl.v(75): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(90) " "Verilog HDL Module Instantiation warning at pbl.v(90): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 90 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(103) " "Verilog HDL Module Instantiation warning at pbl.v(103): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 103 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(111) " "Verilog HDL Module Instantiation warning at pbl.v(111): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 111 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(124) " "Verilog HDL Module Instantiation warning at pbl.v(124): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 124 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(133) " "Verilog HDL Module Instantiation warning at pbl.v(133): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 133 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(142) " "Verilog HDL Module Instantiation warning at pbl.v(142): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 142 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(151) " "Verilog HDL Module Instantiation warning at pbl.v(151): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 151 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(159) " "Verilog HDL Module Instantiation warning at pbl.v(159): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 159 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(172) " "Verilog HDL Module Instantiation warning at pbl.v(172): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 172 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(181) " "Verilog HDL Module Instantiation warning at pbl.v(181): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 181 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(190) " "Verilog HDL Module Instantiation warning at pbl.v(190): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 190 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(200) " "Verilog HDL Module Instantiation warning at pbl.v(200): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 200 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(213) " "Verilog HDL Module Instantiation warning at pbl.v(213): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 213 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(222) " "Verilog HDL Module Instantiation warning at pbl.v(222): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 222 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(234) " "Verilog HDL Module Instantiation warning at pbl.v(234): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 234 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(245) " "Verilog HDL Module Instantiation warning at pbl.v(245): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 245 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(256) " "Verilog HDL Module Instantiation warning at pbl.v(256): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 256 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(267) " "Verilog HDL Module Instantiation warning at pbl.v(267): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 267 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(277) " "Verilog HDL Module Instantiation warning at pbl.v(277): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 277 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(293) " "Verilog HDL Module Instantiation warning at pbl.v(293): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 293 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(308) " "Verilog HDL Module Instantiation warning at pbl.v(308): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 308 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(324) " "Verilog HDL Module Instantiation warning at pbl.v(324): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 324 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(337) " "Verilog HDL Module Instantiation warning at pbl.v(337): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 337 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(350) " "Verilog HDL Module Instantiation warning at pbl.v(350): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 350 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl.v 3 3 " "Found 3 design units, including 3 entities, in source file pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl " "Found entity 1: pbl" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417455 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparar_permissao_e_funcionalidade " "Found entity 2: comparar_permissao_e_funcionalidade" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417455 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate " "Found entity 3: and_gate" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_funcionalidade.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_funcionalidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_funcionalidade " "Found entity 1: circuito_funcionalidade" {  } { { "circuito_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_funcionalidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_seletor_saidas.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_seletor_saidas.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_seletor_saidas " "Found entity 1: circuito_seletor_saidas" {  } { { "circuito_seletor_saidas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_saidas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_codificador_funcionalidade.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_codificador_funcionalidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_codificador_funcionalidade " "Found entity 1: circuito_codificador_funcionalidade" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_comparador_funcionalidade.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_comparador_funcionalidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_comparador_funcionalidade " "Found entity 1: circuito_comparador_funcionalidade" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417493 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_comparador_autenticacao.v(18) " "Verilog HDL Module Instantiation warning at circuito_comparador_autenticacao.v(18): ignored dangling comma in List of Port Connections" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1693367417498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_comparador_autenticacao.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_comparador_autenticacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_comparador_autenticacao " "Found entity 1: circuito_comparador_autenticacao" {  } { { "circuito_comparador_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_autenticacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_terminais.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor_terminais.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_terminais " "Found entity 1: seletor_terminais" {  } { { "seletor_terminais.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/seletor_terminais.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_leds " "Found entity 1: decodificador_leds" {  } { { "decodificador_leds.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/decodificador_leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_matriz " "Found entity 1: decodificador_matriz" {  } { { "decodificador_matriz.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/decodificador_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_seletor_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_seletor_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_seletor_7seg " "Found entity 1: circuito_seletor_7seg" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_7seg " "Found entity 1: decodificador_7seg" {  } { { "decodificador_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/decodificador_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_7seg_f2.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_7seg_f2.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_7seg_f2 " "Found entity 1: circuito_7seg_f2" {  } { { "circuito_7seg_f2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_7seg_f2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1_2 " "Found entity 1: demux1_2" {  } { { "demux1_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/demux1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693367417562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367417562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SINAL_MUX_TERMINAL_MATRIZ pbl.v(210) " "Verilog HDL Implicit Net warning at pbl.v(210): created implicit net for \"SINAL_MUX_TERMINAL_MATRIZ\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SINAL_MUX_TERMINAL_LEDS pbl.v(211) " "Verilog HDL Implicit Net warning at pbl.v(211): created implicit net for \"SINAL_MUX_TERMINAL_LEDS\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 211 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out pbl.v(376) " "Verilog HDL Implicit Net warning at pbl.v(376): created implicit net for \"out\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 376 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA_and_NB_and_NC_and_ND_and_NE_and_NF_or_NA_and_NB_and_NC_and_ND_and_NE_and_F_and_NG circuito_codificador_funcionalidade.v(27) " "Verilog HDL Implicit Net warning at circuito_codificador_funcionalidade.v(27): created implicit net for \"NA_and_NB_and_NC_and_ND_and_NE_and_NF_or_NA_and_NB_and_NC_and_ND_and_NE_and_F_and_NG\"" {  } { { "circuito_codificador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_codificador_funcionalidade.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_and_B_and_C_and_ND_and_F_and_E circuito_comparador_funcionalidade.v(38) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(38): created implicit net for \"A_and_B_and_C_and_ND_and_F_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA_and_NB_and_NC_and_ND_and_NF_and_NE_or_NA_and_NB_and_C_and_ND_and_NF_and_E circuito_comparador_funcionalidade.v(43) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(43): created implicit net for \"NA_and_NB_and_NC_and_ND_and_NF_and_NE_or_NA_and_NB_and_C_and_ND_and_NF_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA_and_B_and_NC_and_ND_and_F_and_NE_or_NA_and_B_and_C_and_ND_and_F_and_E circuito_comparador_funcionalidade.v(44) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(44): created implicit net for \"NA_and_B_and_NC_and_ND_and_F_and_NE_or_NA_and_B_and_C_and_ND_and_F_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA_and_B_and_C_and_ND_and_F_and_E_or_NA_and_B_and_C_and_ND_and_F_and_E circuito_comparador_funcionalidade.v(45) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(45): created implicit net for \"NA_and_B_and_C_and_ND_and_F_and_E_or_NA_and_B_and_C_and_ND_and_F_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_and_B_and_NC_and_D_and_F_and_NE_or_A_and_B_and_C_and_D_and_F_and_E circuito_comparador_funcionalidade.v(46) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(46): created implicit net for \"A_and_B_and_NC_and_D_and_F_and_NE_or_A_and_B_and_C_and_D_and_F_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA_and_NB_and_NC_and_ND_and_NF_and_NE_or_NA_and_NB_and_C_and_ND_and_NF_and_E__or__NA_and_B_and_NC_and_ND_and_F_and_NE_or_NA_and_B_and_C_and_ND_and_F_and_E circuito_comparador_funcionalidade.v(49) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(49): created implicit net for \"NA_and_NB_and_NC_and_ND_and_NF_and_NE_or_NA_and_NB_and_C_and_ND_and_NF_and_E__or__NA_and_B_and_NC_and_ND_and_F_and_NE_or_NA_and_B_and_C_and_ND_and_F_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA_and_B_and_C_and_ND_and_F_and_E_or_NA_and_B_and_C_and_ND_and_F_and_E__or__A_and_B_and_NC_and_D_and_F_and_NE_or_A_and_B_and_C_and_D_and_F_and_E circuito_comparador_funcionalidade.v(50) " "Verilog HDL Implicit Net warning at circuito_comparador_funcionalidade.v(50): created implicit net for \"NA_and_B_and_C_and_ND_and_F_and_E_or_NA_and_B_and_C_and_ND_and_F_and_E__or__A_and_B_and_NC_and_D_and_F_and_NE_or_A_and_B_and_C_and_D_and_F_and_E\"" {  } { { "circuito_comparador_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_comparador_funcionalidade.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl " "Elaborating entity \"pbl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693367417622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_autenticacao circuito_autenticacao:circuito_autenticacao0 " "Elaborating entity \"circuito_autenticacao\" for hierarchy \"circuito_autenticacao:circuito_autenticacao0\"" {  } { { "pbl.v" "circuito_autenticacao0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417630 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NC circuito_autenticacao.v(5) " "Verilog HDL or VHDL warning at circuito_autenticacao.v(5): object \"NC\" assigned a value but never read" {  } { { "circuito_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_autenticacao.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693367417630 "|pbl|circuito_autenticacao:circuito_autenticacao0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 circuito_autenticacao.v(7) " "Verilog HDL assignment warning at circuito_autenticacao.v(7): truncated value with size 32 to match size of target (1)" {  } { { "circuito_autenticacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_autenticacao.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693367417630 "|pbl|circuito_autenticacao:circuito_autenticacao0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_funcionalidade circuito_funcionalidade:circuito_funcionalidade0 " "Elaborating entity \"circuito_funcionalidade\" for hierarchy \"circuito_funcionalidade:circuito_funcionalidade0\"" {  } { { "pbl.v" "circuito_funcionalidade0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417630 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_high circuito_funcionalidade.v(7) " "Verilog HDL or VHDL warning at circuito_funcionalidade.v(7): object \"signal_high\" assigned a value but never read" {  } { { "circuito_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_funcionalidade.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693367417630 "|pbl|circuito_funcionalidade:circuito_funcionalidade0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 circuito_funcionalidade.v(7) " "Verilog HDL assignment warning at circuito_funcionalidade.v(7): truncated value with size 32 to match size of target (1)" {  } { { "circuito_funcionalidade.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_funcionalidade.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693367417630 "|pbl|circuito_funcionalidade:circuito_funcionalidade0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_seletor_saidas circuito_seletor_saidas:circuito_seletor_saidas0 " "Elaborating entity \"circuito_seletor_saidas\" for hierarchy \"circuito_seletor_saidas:circuito_seletor_saidas0\"" {  } { { "pbl.v" "circuito_seletor_saidas0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417636 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NC circuito_seletor_saidas.v(5) " "Verilog HDL or VHDL warning at circuito_seletor_saidas.v(5): object \"NC\" assigned a value but never read" {  } { { "circuito_seletor_saidas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_saidas.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693367417636 "|pbl|circuito_seletor_saidas:circuito_seletor_saidas0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_comparador_autenticacao circuito_comparador_autenticacao:circuito_comparador_autenticacao0 " "Elaborating entity \"circuito_comparador_autenticacao\" for hierarchy \"circuito_comparador_autenticacao:circuito_comparador_autenticacao0\"" {  } { { "pbl.v" "circuito_comparador_autenticacao0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_comparador_funcionalidade circuito_comparador_funcionalidade:circuito_comparador_funcionalidade0 " "Elaborating entity \"circuito_comparador_funcionalidade\" for hierarchy \"circuito_comparador_funcionalidade:circuito_comparador_funcionalidade0\"" {  } { { "pbl.v" "circuito_comparador_funcionalidade0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparar_permissao_e_funcionalidade comparar_permissao_e_funcionalidade:comparacao0 " "Elaborating entity \"comparar_permissao_e_funcionalidade\" for hierarchy \"comparar_permissao_e_funcionalidade:comparacao0\"" {  } { { "pbl.v" "comparacao0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate comparar_permissao_e_funcionalidade:comparacao0\|and_gate:and1 " "Elaborating entity \"and_gate\" for hierarchy \"comparar_permissao_e_funcionalidade:comparacao0\|and_gate:and1\"" {  } { { "pbl.v" "and1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417646 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT pbl.v(374) " "Output port \"OUT\" at pbl.v(374) has no driver" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 374 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693367417646 "|pbl|comparar_permissao_e_funcionalidade:comparacao0|and_gate:and1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_codificador_funcionalidade circuito_codificador_funcionalidade:circuito_codificador_funcionalidade0 " "Elaborating entity \"circuito_codificador_funcionalidade\" for hierarchy \"circuito_codificador_funcionalidade:circuito_codificador_funcionalidade0\"" {  } { { "pbl.v" "circuito_codificador_funcionalidade0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1_2 demux1_2:demux_00_IS01 " "Elaborating entity \"demux1_2\" for hierarchy \"demux1_2:demux_00_IS01\"" {  } { { "pbl.v" "demux_00_IS01" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_terminais seletor_terminais:seletor_terminal_saida " "Elaborating entity \"seletor_terminais\" for hierarchy \"seletor_terminais:seletor_terminal_saida\"" {  } { { "pbl.v" "seletor_terminal_saida" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NE seletor_terminais.v(5) " "Verilog HDL or VHDL warning at seletor_terminais.v(5): object \"NE\" assigned a value but never read" {  } { { "seletor_terminais.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/seletor_terminais.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693367417678 "|seletor_terminais"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:mux00_matriz " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:mux00_matriz\"" {  } { { "pbl.v" "mux00_matriz" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_matriz decodificador_matriz:decodificador_matriz0 " "Elaborating entity \"decodificador_matriz\" for hierarchy \"decodificador_matriz:decodificador_matriz0\"" {  } { { "pbl.v" "decodificador_matriz0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_leds decodificador_leds:decodificador_leds0 " "Elaborating entity \"decodificador_leds\" for hierarchy \"decodificador_leds:decodificador_leds0\"" {  } { { "pbl.v" "decodificador_leds0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_7seg decodificador_7seg:decodificador_7seg0 " "Elaborating entity \"decodificador_7seg\" for hierarchy \"decodificador_7seg:decodificador_7seg0\"" {  } { { "pbl.v" "decodificador_7seg0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decodificador_7seg.v(7) " "Verilog HDL assignment warning at decodificador_7seg.v(7): truncated value with size 32 to match size of target (1)" {  } { { "decodificador_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/decodificador_7seg.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693367417694 "|pbl|decodificador_7seg:decodificador_7seg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_seletor_7seg circuito_seletor_7seg:circuito_7seg0 " "Elaborating entity \"circuito_seletor_7seg\" for hierarchy \"circuito_seletor_7seg:circuito_7seg0\"" {  } { { "pbl.v" "circuito_7seg0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NA circuito_seletor_7seg.v(5) " "Verilog HDL or VHDL warning at circuito_seletor_7seg.v(5): object \"NA\" assigned a value but never read" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693367417700 "|pbl|circuito_seletor_7seg:circuito_7seg0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB circuito_seletor_7seg.v(5) " "Verilog HDL or VHDL warning at circuito_seletor_7seg.v(5): object \"NB\" assigned a value but never read" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693367417705 "|pbl|circuito_seletor_7seg:circuito_7seg0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ND circuito_seletor_7seg.v(5) " "Verilog HDL or VHDL warning at circuito_seletor_7seg.v(5): object \"ND\" assigned a value but never read" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693367417705 "|pbl|circuito_seletor_7seg:circuito_7seg0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NF circuito_seletor_7seg.v(5) " "Verilog HDL or VHDL warning at circuito_seletor_7seg.v(5): object \"NF\" assigned a value but never read" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693367417705 "|pbl|circuito_seletor_7seg:circuito_7seg0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NG circuito_seletor_7seg.v(5) " "Verilog HDL or VHDL warning at circuito_seletor_7seg.v(5): object \"NG\" assigned a value but never read" {  } { { "circuito_seletor_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_seletor_7seg.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693367417705 "|pbl|circuito_seletor_7seg:circuito_7seg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_7seg_f2 circuito_7seg_f2:circuito_7seg_f2_0 " "Elaborating entity \"circuito_7seg_f2\" for hierarchy \"circuito_7seg_f2:circuito_7seg_f2_0\"" {  } { { "pbl.v" "circuito_7seg_f2_0" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693367417705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB circuito_7seg_f2.v(5) " "Verilog HDL or VHDL warning at circuito_7seg_f2.v(5): object \"NB\" assigned a value but never read" {  } { { "circuito_7seg_f2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_7seg_f2.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693367417705 "|pbl|circuito_7seg_f2:circuito_7seg_f2_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NE circuito_7seg_f2.v(5) " "Verilog HDL or VHDL warning at circuito_7seg_f2.v(5): object \"NE\" assigned a value but never read" {  } { { "circuito_7seg_f2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/circuito_7seg_f2.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693367417705 "|pbl|circuito_7seg_f2:circuito_7seg_f2_0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LEDS\[0\] GND " "Pin \"OUT_LEDS\[0\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_LEDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LEDS\[1\] GND " "Pin \"OUT_LEDS\[1\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_LEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LEDS\[2\] GND " "Pin \"OUT_LEDS\[2\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_LEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LEDS\[3\] GND " "Pin \"OUT_LEDS\[3\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_LEDS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LEDS\[4\] GND " "Pin \"OUT_LEDS\[4\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_LEDS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LEDS\[5\] GND " "Pin \"OUT_LEDS\[5\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_LEDS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_LEDS\[6\] GND " "Pin \"OUT_LEDS\[6\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_LEDS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_MLEDS\[0\] GND " "Pin \"OUT_MLEDS\[0\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_MLEDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_MLEDS\[1\] VCC " "Pin \"OUT_MLEDS\[1\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_MLEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_MLEDS\[2\] VCC " "Pin \"OUT_MLEDS\[2\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_MLEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_MLEDS\[3\] VCC " "Pin \"OUT_MLEDS\[3\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_MLEDS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_MLEDS\[4\] VCC " "Pin \"OUT_MLEDS\[4\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_MLEDS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_MLEDS\[5\] VCC " "Pin \"OUT_MLEDS\[5\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_MLEDS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_MLEDS\[6\] VCC " "Pin \"OUT_MLEDS\[6\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_MLEDS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_MLEDS\[7\] VCC " "Pin \"OUT_MLEDS\[7\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_MLEDS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_SEGS\[0\] VCC " "Pin \"OUT_SEGS\[0\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_SEGS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_SEGS\[1\] VCC " "Pin \"OUT_SEGS\[1\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_SEGS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_SEGS\[2\] VCC " "Pin \"OUT_SEGS\[2\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_SEGS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_SEGS\[3\] VCC " "Pin \"OUT_SEGS\[3\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_SEGS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_SEGS\[4\] VCC " "Pin \"OUT_SEGS\[4\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_SEGS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_SEGS\[5\] VCC " "Pin \"OUT_SEGS\[5\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_SEGS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_SEGS\[6\] VCC " "Pin \"OUT_SEGS\[6\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_SEGS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_SEGS\[7\] VCC " "Pin \"OUT_SEGS\[7\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693367417988 "|pbl|OUT_SEGS[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693367417988 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HH0\[0\] " "No output dependent on input pin \"HH0\[0\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693367417998 "|pbl|HH0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HH0\[1\] " "No output dependent on input pin \"HH0\[1\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693367417998 "|pbl|HH0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HH0\[2\] " "No output dependent on input pin \"HH0\[2\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693367417998 "|pbl|HH0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HH0\[3\] " "No output dependent on input pin \"HH0\[3\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693367417998 "|pbl|HH0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HH1\[0\] " "No output dependent on input pin \"HH1\[0\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693367417998 "|pbl|HH1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HH1\[1\] " "No output dependent on input pin \"HH1\[1\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693367417998 "|pbl|HH1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HH1\[2\] " "No output dependent on input pin \"HH1\[2\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693367417998 "|pbl|HH1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HH1\[3\] " "No output dependent on input pin \"HH1\[3\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693367417998 "|pbl|HH1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B0\[0\] " "No output dependent on input pin \"B0\[0\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693367417998 "|pbl|B0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B0\[1\] " "No output dependent on input pin \"B0\[1\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693367417998 "|pbl|B0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B1\[0\] " "No output dependent on input pin \"B1\[0\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693367417998 "|pbl|B1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B1\[1\] " "No output dependent on input pin \"B1\[1\]\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693367417998 "|pbl|B1[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693367417998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693367417998 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693367417998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693367417998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693367418074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 00:50:18 2023 " "Processing ended: Wed Aug 30 00:50:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693367418074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693367418074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693367418074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693367418074 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1693367419513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693367419523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 00:50:19 2023 " "Processing started: Wed Aug 30 00:50:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693367419523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693367419523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais -c MI-CircuitosDigitais " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais -c MI-CircuitosDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693367419523 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693367419727 ""}
{ "Info" "0" "" "Project  = MI-CircuitosDigitais" {  } {  } 0 0 "Project  = MI-CircuitosDigitais" 0 0 "Fitter" 0 0 1693367419727 ""}
{ "Info" "0" "" "Revision = MI-CircuitosDigitais" {  } {  } 0 0 "Revision = MI-CircuitosDigitais" 0 0 "Fitter" 0 0 1693367419727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1693367419802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1693367419802 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MI-CircuitosDigitais EPM240T100C5 " "Selected device EPM240T100C5 for design \"MI-CircuitosDigitais\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693367419802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693367419875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693367419875 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693367419919 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693367419929 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693367420229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693367420229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693367420229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693367420229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693367420229 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1693367420229 ""}
{ "Error" "EFIOMGR_ATOM_DESTINATION_ALREADY_USED" "HH0\[1\] 35 HH0\[0\] " "Cannot place node HH0\[1\] in location 35 because location already occupied by node HH0\[0\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HH0[0] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169014 "Cannot place node %1!s! in location %2!s! because location already occupied by node %3!s!" 0 0 "Fitter" 0 -1 1693367420240 ""}
{ "Error" "EFIOMGR_ATOM_DESTINATION_ALREADY_USED" "HH0\[2\] 35 HH0\[0\] " "Cannot place node HH0\[2\] in location 35 because location already occupied by node HH0\[0\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HH0[0] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169014 "Cannot place node %1!s! in location %2!s! because location already occupied by node %3!s!" 0 0 "Fitter" 0 -1 1693367420240 ""}
{ "Error" "EFIOMGR_ATOM_DESTINATION_ALREADY_USED" "HH0\[3\] 35 HH0\[0\] " "Cannot place node HH0\[3\] in location 35 because location already occupied by node HH0\[0\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HH0[0] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169014 "Cannot place node %1!s! in location %2!s! because location already occupied by node %3!s!" 0 0 "Fitter" 0 -1 1693367420240 ""}
{ "Error" "EFIOMGR_ATOM_DESTINATION_ALREADY_USED" "HH1\[1\] 33 HH1\[0\] " "Cannot place node HH1\[1\] in location 33 because location already occupied by node HH1\[0\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HH1[0] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169014 "Cannot place node %1!s! in location %2!s! because location already occupied by node %3!s!" 0 0 "Fitter" 0 -1 1693367420240 ""}
{ "Error" "EFIOMGR_ATOM_DESTINATION_ALREADY_USED" "HH1\[2\] 33 HH1\[0\] " "Cannot place node HH1\[2\] in location 33 because location already occupied by node HH1\[0\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HH1[0] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169014 "Cannot place node %1!s! in location %2!s! because location already occupied by node %3!s!" 0 0 "Fitter" 0 -1 1693367420240 ""}
{ "Error" "EFIOMGR_ATOM_DESTINATION_ALREADY_USED" "HH1\[3\] 33 HH1\[0\] " "Cannot place node HH1\[3\] in location 33 because location already occupied by node HH1\[0\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HH1[0] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169014 "Cannot place node %1!s! in location %2!s! because location already occupied by node %3!s!" 0 0 "Fitter" 0 -1 1693367420240 ""}
{ "Error" "EFIOMGR_ATOM_DESTINATION_ALREADY_USED" "B0\[1\] 52 B0\[0\] " "Cannot place node B0\[1\] in location 52 because location already occupied by node B0\[0\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B0[0] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169014 "Cannot place node %1!s! in location %2!s! because location already occupied by node %3!s!" 0 0 "Fitter" 0 -1 1693367420240 ""}
{ "Error" "EFIOMGR_ATOM_DESTINATION_ALREADY_USED" "B1\[1\] 50 B1\[0\] " "Cannot place node B1\[1\] in location 50 because location already occupied by node B1\[0\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { B1[0] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169014 "Cannot place node %1!s! in location %2!s! because location already occupied by node %3!s!" 0 0 "Fitter" 0 -1 1693367420240 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 35 " "No exact pin location assignment(s) for 23 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1693367420240 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693367420240 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1693367420248 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "23 " "Following 23 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_LEDS\[0\] GND " "Pin OUT_LEDS\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_LEDS[0] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_LEDS\[1\] GND " "Pin OUT_LEDS\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_LEDS[1] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_LEDS\[2\] GND " "Pin OUT_LEDS\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_LEDS[2] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_LEDS\[3\] GND " "Pin OUT_LEDS\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_LEDS[3] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_LEDS\[4\] GND " "Pin OUT_LEDS\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_LEDS[4] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_LEDS\[5\] GND " "Pin OUT_LEDS\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_LEDS[5] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_LEDS\[6\] GND " "Pin OUT_LEDS\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_LEDS[6] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_MLEDS\[0\] GND " "Pin OUT_MLEDS\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_MLEDS[0] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_MLEDS\[1\] VCC " "Pin OUT_MLEDS\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_MLEDS[1] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_MLEDS\[2\] VCC " "Pin OUT_MLEDS\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_MLEDS[2] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_MLEDS\[3\] VCC " "Pin OUT_MLEDS\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_MLEDS[3] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_MLEDS\[4\] VCC " "Pin OUT_MLEDS\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_MLEDS[4] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_MLEDS\[5\] VCC " "Pin OUT_MLEDS\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_MLEDS[5] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_MLEDS\[6\] VCC " "Pin OUT_MLEDS\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_MLEDS[6] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_MLEDS\[7\] VCC " "Pin OUT_MLEDS\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_MLEDS[7] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_SEGS\[0\] VCC " "Pin OUT_SEGS\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_SEGS[0] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_SEGS\[1\] VCC " "Pin OUT_SEGS\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_SEGS[1] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_SEGS\[2\] VCC " "Pin OUT_SEGS\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_SEGS[2] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_SEGS\[3\] VCC " "Pin OUT_SEGS\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_SEGS[3] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_SEGS\[4\] VCC " "Pin OUT_SEGS\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_SEGS[4] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_SEGS\[5\] VCC " "Pin OUT_SEGS\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_SEGS[5] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_SEGS\[6\] VCC " "Pin OUT_SEGS\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_SEGS[6] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OUT_SEGS\[7\] VCC " "Pin OUT_SEGS\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OUT_SEGS[7] } } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/pbl.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1693367420248 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1693367420248 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1693367420258 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 9 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 9 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693367420308 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 30 00:50:20 2023 " "Processing ended: Wed Aug 30 00:50:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693367420308 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693367420308 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693367420308 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693367420308 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 100 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 100 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693367420954 ""}
