<stg><name>real_matmul_Pipeline_VITIS_LOOP_63_6</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %MatC_BRAM_0_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %MatC_BRAM_0_1_2

]]></Node>
<StgValue><ssdm name="MatC_BRAM_0_1_2_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %MatC_BRAM_1_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %MatC_BRAM_1_1_2

]]></Node>
<StgValue><ssdm name="MatC_BRAM_1_1_2_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %MatC_BRAM_0_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %MatC_BRAM_0_0_2

]]></Node>
<StgValue><ssdm name="MatC_BRAM_0_0_2_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %MatC_BRAM_1_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %MatC_BRAM_1_0_2

]]></Node>
<StgValue><ssdm name="MatC_BRAM_1_0_2_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln63_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63

]]></Node>
<StgValue><ssdm name="sext_ln63_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %MatC_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatC_DRAM

]]></Node>
<StgValue><ssdm name="MatC_DRAM_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %shl_ln_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %shl_ln

]]></Node>
<StgValue><ssdm name="shl_ln_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="16">
<![CDATA[
newFuncRoot:8 %sext_ln63_cast = sext i16 %sext_ln63_read

]]></Node>
<StgValue><ssdm name="sext_ln63_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %VITIS_LOOP_64_7.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i:0 %i_1 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_64_7.i:3 %icmp_ln63 = icmp_eq  i2 %i_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i:5 %br_ln63 = br i1 %icmp_ln63, void %VITIS_LOOP_64_7.i.split, void %_Z12block_matmulPA150_6ap_intILi16EEPA200_S0_iS4_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="2">
<![CDATA[
VITIS_LOOP_64_7.i.split:0 %i_2_cast = zext i2 %i_1

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_64_7.i.split:3 %empty = add i7 %i_2_cast, i7 %shl_ln_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_64_7.i.split:4 %p_cast = zext i7 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_64_7.i.split:5 %empty_23 = mul i16 %p_cast, i16 400

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
VITIS_LOOP_64_7.i:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_64_7.i:4 %add_ln63 = add i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_64_7.i.split:6 %p_cast10 = zext i16 %empty_23

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_64_7.i.split:7 %tmp2 = add i64 %p_cast10, i64 %MatC_DRAM_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_64_7.i.split:8 %empty_24 = add i64 %tmp2, i64 %sext_ln63_cast

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_64_7.i.split:9 %trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_24, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_64_7.i.split:10 %sext_ln64 = sext i63 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
VITIS_LOOP_64_7.i.split:11 %mem_addr = getelementptr i16 %mem, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_64_7.i.split:13 %trunc_ln66 = trunc i2 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i.split:19 %store_ln63 = store i2 %add_ln63, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_64_7.i.split:12 %empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %mem_addr, i32 2

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_64_7.i.split:14 %select_ln66 = select i1 %trunc_ln66, i16 %MatC_BRAM_1_0_2_read, i16 %MatC_BRAM_0_0_2_read

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="45" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i.split:15 %write_ln66 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %mem_addr, i16 %select_ln66, i2 3

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_64_7.i.split:16 %select_ln66_1 = select i1 %trunc_ln66, i16 %MatC_BRAM_1_1_2_read, i16 %MatC_BRAM_0_1_2_read

]]></Node>
<StgValue><ssdm name="select_ln66_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="47" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i.split:17 %write_ln66 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %mem_addr, i16 %select_ln66_1, i2 3

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="48" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i.split:18 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %mem_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="49" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i.split:18 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %mem_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="50" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i.split:18 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %mem_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
_Z12block_matmulPA150_6ap_intILi16EEPA200_S0_iS4_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="51" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i.split:18 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %mem_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_64_7.i.split:1 %speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln42"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i.split:2 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i.split:18 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %mem_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_64_7.i.split:20 %br_ln63 = br void %VITIS_LOOP_64_7.i

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="83" name="mem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="84" name="shl_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shl_ln"/></StgValue>
</port>
<port id="85" name="MatC_DRAM" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="MatC_DRAM"/></StgValue>
</port>
<port id="86" name="sext_ln63" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln63"/></StgValue>
</port>
<port id="87" name="MatC_BRAM_1_0_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="MatC_BRAM_1_0_2"/></StgValue>
</port>
<port id="88" name="MatC_BRAM_0_0_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="MatC_BRAM_0_0_2"/></StgValue>
</port>
<port id="89" name="MatC_BRAM_1_1_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="MatC_BRAM_1_1_2"/></StgValue>
</port>
<port id="90" name="MatC_BRAM_0_1_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="MatC_BRAM_0_1_2"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="92" from="StgValue_91" to="i" fromId="91" toId="13">
</dataflow>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i16" to="MatC_BRAM_0_1_2_read" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="MatC_BRAM_0_1_2" to="MatC_BRAM_0_1_2_read" fromId="90" toId="14">
</dataflow>
<dataflow id="96" from="_ssdm_op_Read.ap_auto.i16" to="MatC_BRAM_1_1_2_read" fromId="93" toId="15">
</dataflow>
<dataflow id="97" from="MatC_BRAM_1_1_2" to="MatC_BRAM_1_1_2_read" fromId="89" toId="15">
</dataflow>
<dataflow id="98" from="_ssdm_op_Read.ap_auto.i16" to="MatC_BRAM_0_0_2_read" fromId="93" toId="16">
</dataflow>
<dataflow id="99" from="MatC_BRAM_0_0_2" to="MatC_BRAM_0_0_2_read" fromId="88" toId="16">
</dataflow>
<dataflow id="100" from="_ssdm_op_Read.ap_auto.i16" to="MatC_BRAM_1_0_2_read" fromId="93" toId="17">
</dataflow>
<dataflow id="101" from="MatC_BRAM_1_0_2" to="MatC_BRAM_1_0_2_read" fromId="87" toId="17">
</dataflow>
<dataflow id="102" from="_ssdm_op_Read.ap_auto.i16" to="sext_ln63_read" fromId="93" toId="18">
</dataflow>
<dataflow id="103" from="sext_ln63" to="sext_ln63_read" fromId="86" toId="18">
</dataflow>
<dataflow id="105" from="_ssdm_op_Read.ap_auto.i64" to="MatC_DRAM_read" fromId="104" toId="19">
</dataflow>
<dataflow id="106" from="MatC_DRAM" to="MatC_DRAM_read" fromId="85" toId="19">
</dataflow>
<dataflow id="108" from="_ssdm_op_Read.ap_auto.i7" to="shl_ln_read" fromId="107" toId="20">
</dataflow>
<dataflow id="109" from="shl_ln" to="shl_ln_read" fromId="84" toId="20">
</dataflow>
<dataflow id="110" from="sext_ln63_read" to="sext_ln63_cast" fromId="18" toId="21">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="111" toId="22">
</dataflow>
<dataflow id="113" from="mem" to="specinterface_ln0" fromId="83" toId="22">
</dataflow>
<dataflow id="115" from="empty" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="117" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="22">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="119" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="22">
</dataflow>
<dataflow id="124" from="empty_1" to="specinterface_ln0" fromId="123" toId="22">
</dataflow>
<dataflow id="126" from="empty_2" to="specinterface_ln0" fromId="125" toId="22">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="119" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="22">
</dataflow>
<dataflow id="131" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="22">
</dataflow>
<dataflow id="132" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="22">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="119" toId="22">
</dataflow>
<dataflow id="134" from="empty_0" to="specinterface_ln0" fromId="119" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="22">
</dataflow>
<dataflow id="137" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="22">
</dataflow>
<dataflow id="139" from="StgValue_138" to="store_ln0" fromId="138" toId="23">
</dataflow>
<dataflow id="140" from="i" to="store_ln0" fromId="13" toId="23">
</dataflow>
<dataflow id="141" from="i" to="i_1" fromId="13" toId="25">
</dataflow>
<dataflow id="142" from="i_1" to="icmp_ln63" fromId="25" toId="26">
</dataflow>
<dataflow id="144" from="StgValue_143" to="icmp_ln63" fromId="143" toId="26">
</dataflow>
<dataflow id="145" from="icmp_ln63" to="br_ln63" fromId="26" toId="27">
</dataflow>
<dataflow id="146" from="i_1" to="i_2_cast" fromId="25" toId="28">
</dataflow>
<dataflow id="147" from="i_2_cast" to="empty" fromId="28" toId="29">
</dataflow>
<dataflow id="148" from="shl_ln_read" to="empty" fromId="20" toId="29">
</dataflow>
<dataflow id="149" from="empty" to="p_cast" fromId="29" toId="30">
</dataflow>
<dataflow id="150" from="p_cast" to="empty_23" fromId="30" toId="31">
</dataflow>
<dataflow id="152" from="StgValue_151" to="empty_23" fromId="151" toId="31">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="153" toId="32">
</dataflow>
<dataflow id="155" from="mem" to="specbitsmap_ln0" fromId="83" toId="32">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="156" toId="33">
</dataflow>
<dataflow id="158" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="33">
</dataflow>
<dataflow id="159" from="StgValue_116" to="specpipeline_ln0" fromId="116" toId="33">
</dataflow>
<dataflow id="160" from="StgValue_91" to="specpipeline_ln0" fromId="91" toId="33">
</dataflow>
<dataflow id="161" from="StgValue_116" to="specpipeline_ln0" fromId="116" toId="33">
</dataflow>
<dataflow id="163" from="p_str" to="specpipeline_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="164" from="i_1" to="add_ln63" fromId="25" toId="34">
</dataflow>
<dataflow id="166" from="StgValue_165" to="add_ln63" fromId="165" toId="34">
</dataflow>
<dataflow id="167" from="empty_23" to="p_cast10" fromId="31" toId="35">
</dataflow>
<dataflow id="168" from="p_cast10" to="tmp2" fromId="35" toId="36">
</dataflow>
<dataflow id="169" from="MatC_DRAM_read" to="tmp2" fromId="19" toId="36">
</dataflow>
<dataflow id="170" from="tmp2" to="empty_24" fromId="36" toId="37">
</dataflow>
<dataflow id="171" from="sext_ln63_cast" to="empty_24" fromId="21" toId="37">
</dataflow>
<dataflow id="173" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="trunc_ln2" fromId="172" toId="38">
</dataflow>
<dataflow id="174" from="empty_24" to="trunc_ln2" fromId="37" toId="38">
</dataflow>
<dataflow id="175" from="StgValue_91" to="trunc_ln2" fromId="91" toId="38">
</dataflow>
<dataflow id="177" from="StgValue_176" to="trunc_ln2" fromId="176" toId="38">
</dataflow>
<dataflow id="178" from="trunc_ln2" to="sext_ln64" fromId="38" toId="39">
</dataflow>
<dataflow id="179" from="mem" to="mem_addr" fromId="83" toId="40">
</dataflow>
<dataflow id="180" from="sext_ln64" to="mem_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="181" from="i_1" to="trunc_ln66" fromId="25" toId="41">
</dataflow>
<dataflow id="182" from="add_ln63" to="store_ln63" fromId="34" toId="42">
</dataflow>
<dataflow id="183" from="i" to="store_ln63" fromId="13" toId="42">
</dataflow>
<dataflow id="185" from="_ssdm_op_WriteReq.m_axi.p1i16" to="empty_25" fromId="184" toId="43">
</dataflow>
<dataflow id="186" from="mem_addr" to="empty_25" fromId="40" toId="43">
</dataflow>
<dataflow id="188" from="StgValue_187" to="empty_25" fromId="187" toId="43">
</dataflow>
<dataflow id="189" from="trunc_ln66" to="select_ln66" fromId="41" toId="44">
</dataflow>
<dataflow id="190" from="MatC_BRAM_1_0_2_read" to="select_ln66" fromId="17" toId="44">
</dataflow>
<dataflow id="191" from="MatC_BRAM_0_0_2_read" to="select_ln66" fromId="16" toId="44">
</dataflow>
<dataflow id="193" from="_ssdm_op_Write.m_axi.p1i16" to="write_ln66" fromId="192" toId="45">
</dataflow>
<dataflow id="194" from="mem_addr" to="write_ln66" fromId="40" toId="45">
</dataflow>
<dataflow id="195" from="select_ln66" to="write_ln66" fromId="44" toId="45">
</dataflow>
<dataflow id="197" from="StgValue_196" to="write_ln66" fromId="196" toId="45">
</dataflow>
<dataflow id="198" from="trunc_ln66" to="select_ln66_1" fromId="41" toId="46">
</dataflow>
<dataflow id="199" from="MatC_BRAM_1_1_2_read" to="select_ln66_1" fromId="15" toId="46">
</dataflow>
<dataflow id="200" from="MatC_BRAM_0_1_2_read" to="select_ln66_1" fromId="14" toId="46">
</dataflow>
<dataflow id="201" from="_ssdm_op_Write.m_axi.p1i16" to="write_ln66" fromId="192" toId="47">
</dataflow>
<dataflow id="202" from="mem_addr" to="write_ln66" fromId="40" toId="47">
</dataflow>
<dataflow id="203" from="select_ln66_1" to="write_ln66" fromId="46" toId="47">
</dataflow>
<dataflow id="204" from="StgValue_196" to="write_ln66" fromId="196" toId="47">
</dataflow>
<dataflow id="206" from="_ssdm_op_WriteResp.m_axi.p1i16" to="empty_26" fromId="205" toId="48">
</dataflow>
<dataflow id="207" from="mem_addr" to="empty_26" fromId="40" toId="48">
</dataflow>
<dataflow id="208" from="_ssdm_op_WriteResp.m_axi.p1i16" to="empty_26" fromId="205" toId="49">
</dataflow>
<dataflow id="209" from="mem_addr" to="empty_26" fromId="40" toId="49">
</dataflow>
<dataflow id="210" from="_ssdm_op_WriteResp.m_axi.p1i16" to="empty_26" fromId="205" toId="50">
</dataflow>
<dataflow id="211" from="mem_addr" to="empty_26" fromId="40" toId="50">
</dataflow>
<dataflow id="212" from="_ssdm_op_WriteResp.m_axi.p1i16" to="empty_26" fromId="205" toId="51">
</dataflow>
<dataflow id="213" from="mem_addr" to="empty_26" fromId="40" toId="51">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln42" fromId="214" toId="52">
</dataflow>
<dataflow id="217" from="StgValue_216" to="speclooptripcount_ln42" fromId="216" toId="52">
</dataflow>
<dataflow id="218" from="StgValue_216" to="speclooptripcount_ln42" fromId="216" toId="52">
</dataflow>
<dataflow id="219" from="StgValue_216" to="speclooptripcount_ln42" fromId="216" toId="52">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecLoopName" to="specloopname_ln63" fromId="220" toId="53">
</dataflow>
<dataflow id="223" from="empty_14" to="specloopname_ln63" fromId="222" toId="53">
</dataflow>
<dataflow id="224" from="_ssdm_op_WriteResp.m_axi.p1i16" to="empty_26" fromId="205" toId="54">
</dataflow>
<dataflow id="225" from="mem_addr" to="empty_26" fromId="40" toId="54">
</dataflow>
<dataflow id="226" from="icmp_ln63" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="227" from="icmp_ln63" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="228" from="icmp_ln63" to="StgValue_9" fromId="26" toId="9">
</dataflow>
</dataflows>


</stg>
