//Product = 
//Doc rev = 
//Version = Internal
//Date: 2018-05-04_18_05_03
$Name:  $  $HiBit$  $LoBit$  $Address$  $$$  $Read/Write$  $Default$  $Description$
$$ND$  $31$  $8$  $R000h$  $$  $RW$  $0h$  $$
$$accap_disable_left_lane$  $7$  $7$  $R000h$  $$  $RW$  $0h$  $Disable Clock Pulse For The Left Switch$
$$accap_disable_right_lane$  $6$  $6$  $R000h$  $$  $RW$  $0h$  $Disable Clock Pulse For The Right Switch$
$$accap_rftime_sel_lane[2:0]$  $5$  $3$  $R000h$  $$  $RW$  $4h$  $Set The Rise Fall Time Of The Clock Pulse$
$$clkfw_lane$  $2$  $2$  $R000h$  $$  $RW$  $0h$  $Clock Generated Using Firmware For Ac Switch Cap$
$$accap_clk_sel_lane[1:0]$  $1$  $0$  $R000h$  $$  $RW$  $0h$  $Select Clock Source For Ac Switch Cap$
$$ND$  $31$  $8$  $R004h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R004h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R004h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R004h$  $$  $RW$  $0h$  $$
$$align90_cmp_cal_en_lane$  $4$  $4$  $R004h$  $$  $RW$  $0h$  $Enable The Align90 Comparator Calibration$
$$align90_dummy_clk_lane$  $3$  $3$  $R004h$  $$  $RW$  $1h$  $Control The Dummy Clock$
$$align90_ref_filt_bw_lane$  $2$  $2$  $R004h$  $$  $RW$  $0h$  $Control The Filter Bandwidth Of Gate Voltage$
$$align90_syn_clk_lane$  $1$  $1$  $R004h$  $$  $RW$  $0h$  $Syn Clock To Read In ALIGN90_GM[2:0] And ALIGN90_DAC[5:0]$
$$pu_align90_lane$  $0$  $0$  $R004h$  $$  $RW$  $1h$  $Power Control For Align90 Comparator$
$$ND$  $31$  $8$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R008h$  $$  $RW$  $0h$  $$
$$align90_cmp_offset_lane[3:0]$  $3$  $0$  $R008h$  $$  $RW$  $8h$  $Control Strength Of Of Current DAC To Compensate The Offset Of PD Comparator.$
$$ND$  $31$  $8$  $R00Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R00Ch$  $$  $RW$  $0h$  $$
$$align90_dac_lane[6:0]$  $6$  $0$  $R00Ch$  $$  $RW$  $4ch$  $Fine Control Of Align90$
$$ND$  $31$  $8$  $R010h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R010h$  $$  $RW$  $0h$  $$
$$align90_gm_lane[2:0]$  $2$  $0$  $R010h$  $$  $RW$  $6h$  $Coarse Control Of Align90$
$$ND$  $31$  $8$  $R014h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R014h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R014h$  $$  $RW$  $0h$  $$
$$align90_ref_lane[5:0]$  $5$  $0$  $R014h$  $$  $RW$  $1eh$  $Control Align90 Locking Phase$
$$ND$  $31$  $8$  $R018h$  $$  $RW$  $0h$  $$
$$ana_rsvd0_lane[7:0]$  $7$  $0$  $R018h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R01Ch$  $$  $RW$  $0h$  $$
$$ana_rsvd1_lane[7:0]$  $7$  $0$  $R01Ch$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R020h$  $$  $RW$  $0h$  $$
$$ana_rsvd2_lane[7:0]$  $7$  $0$  $R020h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R024h$  $$  $RW$  $0h$  $$
$$ana_rsvd3_lane[7:0]$  $7$  $0$  $R024h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R028h$  $$  $RW$  $0h$  $$
$$ana_rsvd4_lane[7:0]$  $7$  $0$  $R028h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R02Ch$  $$  $RW$  $0h$  $$
$$ana_rsvd5_lane[7:0]$  $7$  $0$  $R02Ch$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R030h$  $$  $RW$  $0h$  $$
$$ana_rsvd6_lane[7:0]$  $7$  $0$  $R030h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R034h$  $$  $RW$  $0h$  $$
$$ana_rsvd7_lane[7:0]$  $7$  $0$  $R034h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R038h$  $$  $RW$  $0h$  $$
$$cdr_pattern_lane[3:0]$  $5$  $2$  $R038h$  $$  $RW$  $3h$  $Choose Valid CDR Pattern$
$$cdr_pattern_index_lane[1:0]$  $1$  $0$  $R038h$  $$  $RW$  $1h$  $Indicates Desired 0->1 Or 1->0 Transition In The Pattern. $
$$ND$  $31$  $8$  $R03Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R03Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R03Ch$  $$  $RW$  $0h$  $$
$$calen_vdda_rxdataclk_lane$  $5$  $5$  $R03Ch$  $$  $RW$  $0h$  $Calibration Enable Of Vdda_rxdataclk$
$$calen_vdda_rxeomclk_lane$  $4$  $4$  $R03Ch$  $$  $RW$  $0h$  $Calibration Enable Of Vdda_rxeomclk$
$$calen_vdda_rxsampler_lane$  $3$  $3$  $R03Ch$  $$  $RW$  $0h$  $Enable Calibration Of Vdda_rxsampler$
$$calen_vdda_txclk_lane$  $2$  $2$  $R03Ch$  $$  $RW$  $0h$  $Calibration Enable Of Vdda_txclk$
$$calen_vdda_txdata_lane$  $1$  $1$  $R03Ch$  $$  $RW$  $0h$  $Calibration Enable Of Vdda_txdata$
$$calen_vdda_txpre_lane$  $0$  $0$  $R03Ch$  $$  $RW$  $0h$  $Calibration Enable Of Vdda_txpre$
$$ND$  $31$  $8$  $R040h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R040h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R040h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R040h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R040h$  $$  $RW$  $0h$  $$
$$clk_det_en_lane$  $3$  $3$  $R040h$  $$  $RW$  $1h$  $Enable RX Data And EOM Clock Monitoring Circuit.$
$$clk_direction_lcpll_lane$  $2$  $2$  $R040h$  $$  $RW$  $1h$  $Clock Direction Selection For LCPLL Clock$
$$clk_direction_refclk_lane$  $1$  $1$  $R040h$  $$  $RW$  $1h$  $Clock Direction Selection For Reference Clock$
$$clk_direction_ringpll_lane$  $0$  $0$  $R040h$  $$  $RW$  $0h$  $Clock Direction Selection For RINGPLL Clock$
$$ND$  $31$  $8$  $R044h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R044h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R044h$  $$  $RW$  $0h$  $$
$$ctle_bypass1_en_lane$  $5$  $5$  $R044h$  $$  $RW$  $0h$  $Enable Bypass Of Ctle First Stage Tcoil$
$$ctle_bypass2_en_lane$  $4$  $4$  $R044h$  $$  $RW$  $0h$  $Enable Bypass Of Ctle Second Stage Tcoil$
$$ctle_vicm1_lane[1:0]$  $3$  $2$  $R044h$  $$  $RW$  $1h$  $Select CTLE First Stage Input Common Mode$
$$ctle_vicm2_lane[1:0]$  $1$  $0$  $R044h$  $$  $RW$  $1h$  $Select CTLE Second Stage Input Common Mode$
$$ND$  $31$  $8$  $R048h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R048h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R048h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R048h$  $$  $RW$  $0h$  $$
$$ctle_cap1_sel_lane[3:0]$  $3$  $0$  $R048h$  $$  $RW$  $fh$  $Select CTLE First Stage Degeneration Capacitor$
$$ND$  $31$  $8$  $R04Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04Ch$  $$  $RW$  $0h$  $$
$$ctle_cap2_sel_lane[3:0]$  $3$  $0$  $R04Ch$  $$  $RW$  $fh$  $Select CTLE Second Stage Degeneration Capacitor$
$$ND$  $31$  $8$  $R050h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R050h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R050h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R050h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R050h$  $$  $RW$  $0h$  $$
$$ctle_current1_sel_lane[3:0]$  $3$  $0$  $R050h$  $$  $RW$  $fh$  $Select CTLE First Stage Current$
$$ND$  $31$  $8$  $R054h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R054h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R054h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R054h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R054h$  $$  $RW$  $0h$  $$
$$ctle_current2_sel_lane[3:0]$  $3$  $0$  $R054h$  $$  $RW$  $fh$  $Select CTLE Second Stage Current$
$$ND$  $31$  $8$  $R058h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R058h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R058h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R058h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R058h$  $$  $RW$  $0h$  $$
$$ctle_res1_sel_lane[3:0]$  $3$  $0$  $R058h$  $$  $RW$  $3h$  $Select CTLE First Stage Degeneration Resistor$
$$ND$  $31$  $8$  $R05Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R05Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R05Ch$  $$  $RW$  $0h$  $$
$$ctle_res2_sel_lane[3:0]$  $3$  $0$  $R05Ch$  $$  $RW$  $0h$  $Select CTLE Second Stage Degeneration Resistor$
$$ND$  $31$  $8$  $R060h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R060h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R060h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R060h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R060h$  $$  $RW$  $0h$  $$
$$ctle_rl1_sel_lane[3:0]$  $3$  $0$  $R060h$  $$  $RW$  $fh$  $Select CTLE First Stage Load Resistor$
$$ND$  $31$  $8$  $R064h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R064h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R064h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R064h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R064h$  $$  $RW$  $0h$  $$
$$ctle_rl2_sel_lane[3:0]$  $3$  $0$  $R064h$  $$  $RW$  $fh$  $Select CTLE Second Stage Load Resistor$
$$ND$  $31$  $8$  $R068h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R068h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R068h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R068h$  $$  $RW$  $0h$  $$
$$dfe_f0_res_double_lane$  $4$  $4$  $R068h$  $$  $RW$  $0h$  $Double F0 Resolution And Range For PAM2$
$$en_dfe_f3to7_lane$  $3$  $3$  $R068h$  $$  $RW$  $1h$  $Enable DFE F3 To F7$
$$demux2_sync_en_lane$  $2$  $2$  $R068h$  $$  $RW$  $0h$  $Enables Synchronization Of Dividers In DEMUX2$
$$dfe_clk_dly_lane[1:0]$  $1$  $0$  $R068h$  $$  $RW$  $0h$  $Select DFE Clock Delay For More Sampler Hold Time$
$$ND$  $31$  $8$  $R06Ch$  $$  $RW$  $0h$  $$
$$dfe_res_double_lane[1:0]$  $7$  $6$  $R06Ch$  $$  $RW$  $0h$  $Increase F3 To Ff6 Resolution By 0, 50, 75 Or 100%$
$$dfe_res_f0_lane[1:0]$  $5$  $4$  $R06Ch$  $$  $RW$  $0h$  $Select F0 Resolution$
$$dfe_res_f1_lane[1:0]$  $3$  $2$  $R06Ch$  $$  $RW$  $0h$  $Select F1 Resolution$
$$dfe_res_f1p5_lane[1:0]$  $1$  $0$  $R06Ch$  $$  $RW$  $0h$  $Select F1P5 Resolution$
$$ND$  $31$  $8$  $R070h$  $$  $RW$  $0h$  $$
$$dfe_res_f2_lane[1:0]$  $7$  $6$  $R070h$  $$  $RW$  $0h$  $Select F2 Resolution$
$$dfe_res_f34_lane$  $5$  $5$  $R070h$  $$  $RW$  $0h$  $Select F3 And F4 Resolution$
$$dfe_res_f567_lane$  $4$  $4$  $R070h$  $$  $RW$  $0h$  $Select F5 To F7 Resolution$
$$dfe_res_f8to10_lane$  $3$  $3$  $R070h$  $$  $RW$  $0h$  $Select F8 To F10 Resolution$
$$dfe_res_f11to15_lane$  $2$  $2$  $R070h$  $$  $RW$  $0h$  $Select F10 To F15 Resolution$
$$dfe_res_floating_lane$  $1$  $1$  $R070h$  $$  $RW$  $0h$  $Select Floating Tap Resolution$
$$ofst_res_lane$  $0$  $0$  $R070h$  $$  $RW$  $0h$  $Select Sampler Offset Resolution$
$$ND$  $31$  $8$  $R074h$  $$  $RW$  $0h$  $$
$$dfe_res_vref_lane[1:0]$  $7$  $6$  $R074h$  $$  $RW$  $0h$  $Select Sampler Vref Resolution$
$$dfe_xlat_sel_lane[1:0]$  $5$  $4$  $R074h$  $$  $RW$  $0h$  $Select Dfe Clock Path Cross Latch Stregth $
$$en_dfe_f0_lane$  $3$  $3$  $R074h$  $$  $RW$  $1h$  $Enable Dfe F0$
$$en_dfe_f11to15_lane$  $2$  $2$  $R074h$  $$  $RW$  $1h$  $Enable Dfe F11 To F15$
$$en_dfe_f1p5_lane$  $1$  $1$  $R074h$  $$  $RW$  $1h$  $Enable Dfe F1P5$
$$en_dfe_f1to2_lane$  $0$  $0$  $R074h$  $$  $RW$  $1h$  $Enable Dfe F1 And F2$
$$ND$  $31$  $8$  $R078h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R078h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R078h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R078h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R078h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R078h$  $$  $RW$  $0h$  $$
$$dll_cmp_cal_en_lane$  $2$  $2$  $R078h$  $$  $RW$  $0h$  $Enable The Calibration Of DLL Comparator.$
$$dll_pd_sel_lane[1:0]$  $1$  $0$  $R078h$  $$  $RW$  $0h$  $Select Phase Detector Output To DLL Comparator$
$$ND$  $31$  $8$  $R07Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R07Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R07Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R07Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R07Ch$  $$  $RW$  $0h$  $$
$$dll_cmp_offset_lane[3:0]$  $3$  $0$  $R07Ch$  $$  $RW$  $8h$  $Control Strength Of Of Current DAC To Compensate The Offset Of DLL Comparator.$
$$ND$  $31$  $8$  $R080h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R080h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R080h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R080h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R080h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R080h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R080h$  $$  $RW$  $0h$  $$
$$dll_freq_sel_lane[1:0]$  $1$  $0$  $R080h$  $$  $RW$  $3h$  $Coarse Control Of The Delay Of DLL$
$$ND$  $31$  $8$  $R084h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R084h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R084h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R084h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R084h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R084h$  $$  $RW$  $0h$  $$
$$dll_gmsel_lane[2:0]$  $2$  $0$  $R084h$  $$  $RW$  $4h$  $Fine Control Of The Delay Of DLL$
$$ND$  $31$  $8$  $R088h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R088h$  $$  $RW$  $0h$  $$
$$dpherck_dly_sel_lane[1:0]$  $6$  $5$  $R088h$  $$  $RW$  $1h$  $Select DPHER Clock Delay Into Phase Interpolator$
$$dtl_dly_ctrl_lane[1:0]$  $4$  $3$  $R088h$  $$  $RW$  $1h$  $Select DTL Clock Delay For Timing$
$$dtl_clk_speedup_lane[2:0]$  $2$  $0$  $R088h$  $$  $RW$  $4h$  $Controls Up-conversion Or Down-conversion Of DTL UP/DN Signals $
$$ND$  $31$  $8$  $R08Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R08Ch$  $$  $RW$  $0h$  $$
$$en_dfe_f8to10_lane$  $4$  $4$  $R08Ch$  $$  $RW$  $1h$  $Enable DFE F8 To F10$
$$en_dfe_floating_lane$  $3$  $3$  $R08Ch$  $$  $RW$  $1h$  $Enable DFE Floating Taps$
$$en_dfe_vref_lane$  $2$  $2$  $R08Ch$  $$  $RW$  $1h$  $Enable Sampler VREF$
$$en_f0_d_lane$  $1$  $1$  $R08Ch$  $$  $RW$  $1h$  $Turn On Or Off F0 Branch In Data Samplers When Use As Error Sampler (DFE_F0_POL_EN_D = 1)$
$$en_f0_s_lane$  $0$  $0$  $R08Ch$  $$  $RW$  $1h$  $Turn On Or Off F0 Branch In Slicer Samplers When Use As Error Sampler (DFE_F0_POL_EN_S = 1)$
$$ND$  $31$  $8$  $R090h$  $$  $RW$  $0h$  $$
$$eom_align_cmp_cal_en_lane$  $7$  $7$  $R090h$  $$  $RW$  $0h$  $Enable The Calibration Of EOM DLL Comparator.$
$$eom_align_en_lane$  $6$  $6$  $R090h$  $$  $RW$  $0h$  $Enable EOM Clock And Data Clock Phase Alignment$
$$eom_align_pd_sel_lane$  $5$  $5$  $R090h$  $$  $RW$  $0h$  $Select Phase Detector Output To EOM DLL Comparator$
$$eom_clk_en_lane$  $4$  $4$  $R090h$  $$  $RW$  $0h$  $Enable EOM Clock$
$$eom_dpherck_dly_sel_lane[1:0]$  $3$  $2$  $R090h$  $$  $RW$  $1h$  $Select DPHER Clock Delay Into EOM Phase Interpolator$
$$eom_reset_intp_ext_lane$  $1$  $1$  $R090h$  $$  $RW$  $0h$  $Reset The EOM Interpolator's Digital Phase Select Circuitry Into A Valid State.$
$$eom_ssc_clk_en_lane$  $0$  $0$  $R090h$  $$  $RW$  $0h$  $Enable EOM Phase Interpolator Output SSC Clock$
$$ND$  $31$  $8$  $R094h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R094h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R094h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R094h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R094h$  $$  $RW$  $0h$  $$
$$eom_align_cmp_ofstdac_lane[3:0]$  $3$  $0$  $R094h$  $$  $RW$  $8h$  $Control Strength Of Of Current DAC To Compensate The Offset Of EOM Alignment Comparator.$
$$ND$  $31$  $8$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R098h$  $$  $RW$  $0h$  $$
$$eom_dll_freq_sel_lane[1:0]$  $1$  $0$  $R098h$  $$  $RW$  $3h$  $Coarse Control Of The Delay Of EOM DLL$
$$ND$  $31$  $8$  $R09Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R09Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R09Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R09Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R09Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R09Ch$  $$  $RW$  $0h$  $$
$$eom_dll_gmsel_lane[2:0]$  $2$  $0$  $R09Ch$  $$  $RW$  $4h$  $Fine Control Of The Delay Of EOM DLL$
$$ND$  $31$  $8$  $R0A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A0h$  $$  $RW$  $0h$  $$
$$eom_dpher_lane[6:0]$  $6$  $0$  $R0A0h$  $$  $RW$  $0h$  $Control The EOM Phase Interpolator$
$$ND$  $31$  $8$  $R0A4h$  $$  $RW$  $0h$  $$
$$eom_dpherck_lane$  $7$  $7$  $R0A4h$  $$  $RW$  $0h$  $Clock Used To Read In EOM_DPHER[6:0]$
$$eom_en_d_lane$  $6$  $6$  $R0A4h$  $$  $RW$  $0h$  $Enable EOM Clock For Data Sampler$
$$eom_en_e_lane$  $5$  $5$  $R0A4h$  $$  $RW$  $0h$  $Enable EOM Clock For Edge Sampler$
$$eom_en_s_lane$  $4$  $4$  $R0A4h$  $$  $RW$  $0h$  $Enable EOM Clock For Slicer Sampler$
$$forceud_lane$  $3$  $3$  $R0A4h$  $$  $RW$  $0h$  $Force UP/DN Signal For DTL; Used For Testing Only$
$$forceud_en_lane$  $2$  $2$  $R0A4h$  $$  $RW$  $0h$  $The UP/DN Signal Value To Be Forced.$
$$hpf_bw_lane[1:0]$  $1$  $0$  $R0A4h$  $$  $RW$  $0h$  $Select RX Input HPF Bandwidth$
$$ND$  $31$  $8$  $R0A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A8h$  $$  $RW$  $0h$  $$
$$idcon_vddadata_lane$  $4$  $4$  $R0A8h$  $$  $RW$  $0h$  $Enable VDDA_DATA Bleeding Current$
$$local_ana_tx2rx_lpbk_en_lane$  $3$  $3$  $R0A8h$  $$  $RW$  $0h$  $Enable Internal TX To RX Analog Loopback. $
$$rximp_cal_en_lane$  $2$  $2$  $R0A8h$  $$  $RW$  $0h$  $Enable RX Impedance Calibration$
$$idcon_cur_lane[1:0]$  $1$  $0$  $R0A8h$  $$  $RW$  $2h$  $Select VDDA_DATA Bleeding Current$
$$ND$  $31$  $8$  $R0ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0ACh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0ACh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0ACh$  $$  $RW$  $0h$  $$
$$impcal_rx_lane[4:0]$  $4$  $0$  $R0ACh$  $$  $RW$  $10h$  $RX Impedance Calibration Code$
$$ND$  $31$  $8$  $R0B0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0B0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0B0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0B0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0B0h$  $$  $RW$  $0h$  $$
$$intpi_lane[3:0]$  $3$  $0$  $R0B0h$  $$  $RW$  $eh$  $Select Phase Interpolator Bias Current$
$$ND$  $31$  $8$  $R0B4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0B4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0B4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0B4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0B4h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0B4h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0B4h$  $$  $RW$  $0h$  $$
$$intpr_lane[1:0]$  $1$  $0$  $R0B4h$  $$  $RW$  $0h$  $Select Phase Interpolator Resistor$
$$ND$  $31$  $8$  $R0B8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0B8h$  $$  $RW$  $0h$  $$
$$path_disable_d_lane$  $6$  $6$  $R0B8h$  $$  $RW$  $0h$  $Disables Data Samplers Clock Mux To Save Power.$
$$path_disable_edge_lane$  $5$  $5$  $R0B8h$  $$  $RW$  $0h$  $Disables Edge Samplers Clock Mux To Save Power. Use In Low Data Rate$
$$path_disable_s_lane$  $4$  $4$  $R0B8h$  $$  $RW$  $0h$  $Disables Slicer Samplers Clock Mux To Save Power.$
$$pu_lb_lane$  $3$  $3$  $R0B8h$  $$  $RW$  $0h$  $Enable RX For Internal Loopback$
$$pu_lb_dly_lane$  $2$  $2$  $R0B8h$  $$  $RW$  $0h$  $Enable RX For Internal Loopback$
$$pu_os_lane$  $1$  $1$  $R0B8h$  $$  $RW$  $1h$  $Power Up Sampler Offset Bias Circuits$
$$pu_vcm_lane$  $0$  $0$  $R0B8h$  $$  $RW$  $1h$  $Power Up Sampler Input Common Mode Buffer$
$$ND$  $31$  $8$  $R0BCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0BCh$  $$  $RW$  $0h$  $$
$$rcal_2nd_en_lane$  $6$  $6$  $R0BCh$  $$  $RW$  $0h$  $Perform Impedance Calibration For PMOS Side Twice, Switch Main Branch And Mirrored Current In Between.$
$$reg_floop_en_lane$  $5$  $5$  $R0BCh$  $$  $RW$  $1h$  $Enables DTL Frequency Loop$
$$reg_sq_det_lane$  $4$  $4$  $R0BCh$  $$  $RW$  $1h$  $For Test Purpose, If It Is 1, It Is Used To OR With Sq_out$
$$reg_squelch_ploop_on_lane$  $3$  $3$  $R0BCh$  $$  $RW$  $1h$  $Enable The Squelch Signal To Only Freeze The Frequency Loop But Not Phase Loop $
$$reset_intp_ext_lane$  $2$  $2$  $R0BCh$  $$  $RW$  $0h$  $Reset The Phase Interpolator's Digital Phase Select Circuitry Into A Valid State.$
$$ND$  $1$  $1$  $R0BCh$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0BCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0C0h$  $$  $RW$  $0h$  $$
$$pu_smplr_d_e_lane[2:0]$  $5$  $3$  $R0C0h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot Even Data Samplers$
$$pu_smplr_d_o_lane[2:0]$  $2$  $0$  $R0C0h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot Odd Data Samplers$
$$ND$  $31$  $8$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0C4h$  $$  $RW$  $0h$  $$
$$reg_selmupf_lane[3:0]$  $3$  $0$  $R0C4h$  $$  $RW$  $4h$  $Phase Loop Final Coefficient; 000->0; 001->2; 010->1; 011->1/2; 100->1/4; 101->1/8; 110->1/16; Other->0; Default 100b Or 1/4; The MSB REG_SELMUPF_LANE[3] Is Ignored.$
$$ND$  $31$  $8$  $R0C8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0C8h$  $$  $RW$  $0h$  $$
$$rxclk_2x_en_lane$  $6$  $6$  $R0C8h$  $$  $RW$  $1h$  $Enable CLK With 2X Frequency Of RXCLK$
$$pu_smplr_s_e_lane[2:0]$  $5$  $3$  $R0C8h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot Even Slicer Samplers$
$$pu_smplr_s_o_lane[2:0]$  $2$  $0$  $R0C8h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot Odd Slicer Samplers$
$$ND$  $31$  $8$  $R0CCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0CCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0CCh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0CCh$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0CCh$  $$  $RW$  $0h$  $$
$$reg_selmupi_lane[3:0]$  $3$  $0$  $R0CCh$  $$  $RW$  $3h$  $Phase Loop Initial Coefficient; 000->0; 001->2; 010->1; 011->1/2; 100->1/4; 101->1/8; 110->1/16; Other->0; Default 011b Or 1/2; The MSB REG_SELMUPI_LANE[3] Is Ignored.$
$$ND$  $31$  $8$  $R0D0h$  $$  $RW$  $0h$  $$
$$rxdcc_cal_en_lane$  $7$  $7$  $R0D0h$  $$  $RW$  $0h$  $Enable RX DCC Calibration$
$$rxdcc_dac_sync_clk_lane$  $6$  $6$  $R0D0h$  $$  $RW$  $0h$  $Syn Clock Is Used To Read In RXDCC_DLLCLK[5:0], RXDCC_DATACLK[5:0] Or RXDCC_EOMCLK[5:0].$
$$rxdcc_en_dataclk_lane$  $5$  $5$  $R0D0h$  $$  $RW$  $1h$  $Enable RX DCC DAC For Data CLK$
$$rxdcc_en_dllclk_lane$  $4$  $4$  $R0D0h$  $$  $RW$  $1h$  $Enable RX DCC DAC For DLL CLK$
$$rxdcc_en_eomclk_lane$  $3$  $3$  $R0D0h$  $$  $RW$  $1h$  $Enable RX DCC DAC For EOM CLK$
$$rxdcc_hg_dataclk_lane$  $2$  $2$  $R0D0h$  $$  $RW$  $0h$  $Enable High Gain Setting For DATA CLK DCC$
$$rxdcc_hg_dllclk_lane$  $1$  $1$  $R0D0h$  $$  $RW$  $0h$  $Enable High Gain Setting For DLL CLK DCC$
$$rxdcc_hg_eomclk_lane$  $0$  $0$  $R0D0h$  $$  $RW$  $0h$  $Enable High Gain Setting For EOM CLK DCC$
$$ND$  $31$  $8$  $R0D4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0D4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0D4h$  $$  $RW$  $0h$  $$
$$rxdcc_dataclk_lane[5:0]$  $5$  $0$  $R0D4h$  $$  $RW$  $20h$  $DCC Calibration Result For Data CLK. MSB Is Sign$
$$ND$  $31$  $8$  $R0D8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0D8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0D8h$  $$  $RW$  $0h$  $$
$$rxdcc_dllclk_lane[5:0]$  $5$  $0$  $R0D8h$  $$  $RW$  $20h$  $DCC Calibration Result For DLL CLK. MSB Is Sign$
$$ND$  $31$  $8$  $R0DCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0DCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0DCh$  $$  $RW$  $0h$  $$
$$rxdcc_eomclk_lane[5:0]$  $5$  $0$  $R0DCh$  $$  $RW$  $20h$  $DCC Calibration Result For EOM CLK. MSB Is Sign$
$$ND$  $31$  $8$  $R0E0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E0h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E0h$  $$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_lane[2:0]$  $2$  $0$  $R0E0h$  $$  $RW$  $7h$  $Select Slave Regulator Size For RX Clock Path$
$$ND$  $31$  $8$  $R0E4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E4h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E4h$  $$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_lane[2:0]$  $2$  $0$  $R0E4h$  $$  $RW$  $7h$  $Select Slave Regulator Size For RX Data Path$
$$ND$  $31$  $8$  $R0E8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E8h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E8h$  $$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_lane$  $3$  $3$  $R0E8h$  $$  $RW$  $0h$  $Reduce Slave Regulator Size When Clock Speed Is Halved$
$$rxspeed_div_lane[2:0]$  $2$  $0$  $R0E8h$  $$  $RW$  $4h$  $Control RX Speed Divider $
$$ND$  $31$  $8$  $R0ECh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0ECh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0ECh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0ECh$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0ECh$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0ECh$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0ECh$  $$  $RW$  $0h$  $$
$$smplr_cal_en_lane$  $1$  $1$  $R0ECh$  $$  $RW$  $0h$  $Enable Sampler Calibration$
$$smplr_cal_en_dly_lane$  $0$  $0$  $R0ECh$  $$  $RW$  $0h$  $Enable Sampler Calibration$
$$ND$  $31$  $8$  $R0F0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0F0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0F0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0F0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0F0h$  $$  $RW$  $0h$  $$
$$smplr_cal_sel_lane[3:0]$  $3$  $0$  $R0F0h$  $$  $RW$  $0h$  $Select Which Sampler For Calibration$
$$ND$  $31$  $8$  $R0F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0F4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0F4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0F4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0F4h$  $$  $RW$  $0h$  $$
$$sq_linear_disable_lane$  $3$  $3$  $R0F4h$  $$  $RW$  $0h$  $Squelch Linearity Boost  1: Diable Boost   0 : Enable Boost$
$$sq_cal_pu_lane$  $2$  $2$  $R0F4h$  $$  $RW$  $0h$  $Power Up SQ Calibration$
$$sq_ampbw_lane[1:0]$  $1$  $0$  $R0F4h$  $$  $RW$  $0h$  $Select SQ Amplifier Bandwidth$
$$ND$  $31$  $8$  $R0FCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0FCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0FCh$  $$  $RW$  $0h$  $$
$$slewrate_en_lane$  $5$  $5$  $R0FCh$  $$  $RW$  $0h$  $Enable The TX Driver Slew Rate Control Function.$
$$ssc_clk_en_lane$  $4$  $4$  $R0FCh$  $$  $RW$  $0h$  $Enable Phase Interpolator Output SSC CLK$
$$trxdcc_cal_clk100khz_lane$  $3$  $3$  $R0FCh$  $$  $RW$  $0h$  $Clock Used In DCC$
$$txdcc_en_lane$  $2$  $2$  $R0FCh$  $$  $RW$  $1h$  $Enable TX DCC DAC For TX CLK$
$$txdcc_hg_lane$  $1$  $1$  $R0FCh$  $$  $RW$  $0h$  $Enable High Gain Setting For TX CLK DCC$
$$txdcccal_en_lane$  $0$  $0$  $R0FCh$  $$  $RW$  $0h$  $Enable TX DCC Calibration$
$$ND$  $31$  $8$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0100h$  $$  $RW$  $0h$  $$
$$txdcc_cnt_lane[5:0]$  $5$  $0$  $R0100h$  $$  $RW$  $20h$  $DCC Calibration Result For TX CLK. MSB Is Sign$
$$ND$  $31$  $8$  $R0104h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0104h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0104h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0104h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0104h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0104h$  $$  $RW$  $0h$  $$
$$trxdccin_sel_lane[2:0]$  $2$  $0$  $R0104h$  $$  $RW$  $0h$  $Select Different DCC Calibration$
$$ND$  $31$  $8$  $R0108h$  $$  $RW$  $0h$  $$
$$slew_no_em_lane$  $7$  $7$  $R0108h$  $$  $RW$  $0h$  $Turn On Slew Rate For Lower Speed Rate Like 1.5G$
$$sel_edge_eq_lane$  $6$  $6$  $R0108h$  $$  $RW$  $0h$  $Enable Edge Equalization. $
$$sel_edge_dly_lane[1:0]$  $5$  $4$  $R0108h$  $$  $RW$  $1h$  $Changes The Timing For Edge Path Inside DEMUX1. This Depends On Phase Difference Between Edge Clock (leads) And Data Clock$
$$slewctrl0_lane[1:0]$  $3$  $2$  $R0108h$  $$  $RW$  $0h$  $Slew Rate Setting When SLEWRATE_EN[0]=1 Or SLEWRATE_EN[1]=1. 00: Fast Slew Rate. 11:slow Slew Rate.$
$$slewctrl1_lane[1:0]$  $1$  $0$  $R0108h$  $$  $RW$  $0h$  $Slew Rate Setting Only When SLEWRATE_EN[1]=1. 00: Fast Slew Rate. 11:slow Slew Rate.$
$$ND$  $31$  $8$  $R010Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010Ch$  $$  $RW$  $0h$  $$
$$sq_offset_lane[4:0]$  $4$  $0$  $R010Ch$  $$  $RW$  $0h$  $SQ Offset Calibration Results$
$$ND$  $31$  $8$  $R0110h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0110h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0110h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0110h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0110h$  $$  $RW$  $0h$  $$
$$sq_offset_cal_en_lane$  $3$  $3$  $R0110h$  $$  $RW$  $0h$  $Enable SQ Offset Calibration$
$$sq_thresh_cal_en_lane$  $2$  $2$  $R0110h$  $$  $RW$  $0h$  $Enable SQ Threshold Calibration$
$$sq_thriptat_lane[1:0]$  $1$  $0$  $R0110h$  $$  $RW$  $2h$  $Select The IPTAT Current For SQ Threshold Temperature Compensation$
$$ND$  $31$  $8$  $R0114h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0114h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0114h$  $$  $RW$  $0h$  $$
$$sq_offsetcal_sel_lane[1:0]$  $5$  $4$  $R0114h$  $$  $RW$  $3h$  $Select Different Peak Detector Branches For Offset Calibration$
$$sq_pkdetcap_lane[1:0]$  $3$  $2$  $R0114h$  $$  $RW$  $3h$  $Squelch Peak Detector Capacitor Setting$
$$sq_pkdeti_lane[1:0]$  $1$  $0$  $R0114h$  $$  $RW$  $0h$  $Squelch Peak Detector Current Setting$
$$ND$  $31$  $8$  $R0118h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0118h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0118h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0118h$  $$  $RW$  $0h$  $$
$$sq_refthr_lane[4:0]$  $4$  $0$  $R0118h$  $$  $RW$  $6h$  $Squelch Detector Threshold Setting Single Ended Vpp$
$$ND$  $31$  $8$  $R011Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011Ch$  $$  $RW$  $0h$  $$
$$sq_thresh_lane[5:0]$  $5$  $0$  $R011Ch$  $$  $RW$  $4h$  $SQ Threshold Calibration Results$
$$ND$  $31$  $8$  $R0120h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0120h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0120h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0120h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0120h$  $$  $RW$  $0h$  $$
$$tsen_sel_lane$  $3$  $3$  $R0120h$  $$  $RW$  $0h$  $Temperature Sensor Selection$
$$txclk_2x_en_lane$  $2$  $2$  $R0120h$  $$  $RW$  $1h$  $Enable CLK That Is 2X Frequency Of TXCLK$
$$txclk_align_en_lane$  $1$  $1$  $R0120h$  $$  $RW$  $0h$  $Enable TXCLK Alignment Between Different Lanes$
$$test_lane[8]$  $0$  $0$  $R0120h$  $$  $RW$  $0h$  $Enable TRX Test Point$
$$ND$  $31$  $8$  $R0124h$  $$  $RW$  $0h$  $$
$$test_lane[7:0]$  $7$  $0$  $R0124h$  $$  $RW$  $0h$  $Select Different Test Points$
$$ND$  $31$  $8$  $R0128h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0128h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0128h$  $$  $RW$  $0h$  $$
$$txdcccal_pdiv_cnt_lane[5:0]$  $5$  $0$  $R0128h$  $$  $RW$  $20h$  $Calibraton Result For TX Post Divider Duty Cycle Correction$
$$ND$  $31$  $8$  $R012Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R012Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R012Ch$  $$  $RW$  $0h$  $$
$$tximpcal_sel_lane[1:0]$  $5$  $4$  $R012Ch$  $$  $RW$  $0h$  $Select Top/Middle/Bottom Part Of Driver For Impedance Calibration. $
$$txdcccal_pdiv_en_lane$  $3$  $3$  $R012Ch$  $$  $RW$  $0h$  $Enable TX Post Divider Duty Cycle Correction$
$$tximpcal_bot_lane$  $2$  $2$  $R012Ch$  $$  $RW$  $0h$  $Select TX Impedance Calibration$
$$tximpcal_en_lane$  $1$  $1$  $R012Ch$  $$  $RW$  $0h$  $Enable TX Impedance Calibration$
$$tximpcal_side_lane$  $0$  $0$  $R012Ch$  $$  $RW$  $0h$  $Switch The Side During Impedance Calibration, Either For PMOS (top) Or NMOS (bottom) $
$$ND$  $31$  $8$  $R0130h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0130h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0130h$  $$  $RW$  $0h$  $$
$$tximp_tunen_top_lane[5:0]$  $5$  $0$  $R0130h$  $$  $RW$  $8h$  $Calibration Result For Top TX Driver NMOS Side Impedance$
$$ND$  $31$  $8$  $R0134h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0134h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0134h$  $$  $RW$  $0h$  $$
$$tximp_tunep_top_lane[5:0]$  $5$  $0$  $R0134h$  $$  $RW$  $37h$  $Calibration Result For Top TX Driver PMOS Side Impedance$
$$ND$  $31$  $8$  $R0138h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0138h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0138h$  $$  $RW$  $0h$  $$
$$tximp_tunen_mid_lane[5:0]$  $5$  $0$  $R0138h$  $$  $RW$  $8h$  $Calibration Result For Mid TX Driver NMOS Side Impedance$
$$ND$  $31$  $8$  $R013Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R013Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R013Ch$  $$  $RW$  $0h$  $$
$$tximp_tunep_mid_lane[5:0]$  $5$  $0$  $R013Ch$  $$  $RW$  $37h$  $Calibration Result For Mid TX Driver PMOS Side Impedance$
$$ND$  $31$  $8$  $R0140h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0140h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0140h$  $$  $RW$  $0h$  $$
$$tximp_tunen_bot_lane[5:0]$  $5$  $0$  $R0140h$  $$  $RW$  $8h$  $Calibration Result For Bot TX Driver NMOS Side Impedance$
$$ND$  $31$  $8$  $R0144h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0144h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0144h$  $$  $RW$  $0h$  $$
$$tximp_tunep_bot_lane[5:0]$  $5$  $0$  $R0144h$  $$  $RW$  $37h$  $Calibration Result For Bot TX Driver PMOS Side Impedance$
$$ND$  $31$  $8$  $R0148h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0148h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0148h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0148h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0148h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0148h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0148h$  $$  $RW$  $0h$  $$
$$vcm_smplr_gen_ctrl_lane[1:0]$  $1$  $0$  $R0148h$  $$  $RW$  $1h$  $Select Input Common Mode Of Sampler Generated From IPP And Diode$
$$ND$  $31$  $8$  $R014Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R014Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R014Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R014Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R014Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R014Ch$  $$  $RW$  $0h$  $$
$$txspeed_div_lane[2:0]$  $2$  $0$  $R014Ch$  $$  $RW$  $0h$  $Control TX Speed Divider $
$$ND$  $31$  $8$  $R0150h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0150h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0150h$  $$  $RW$  $0h$  $$
$$vref_shift_lane[1:0]$  $5$  $4$  $R0150h$  $$  $RW$  $0h$  $Select Sampler VREF DC Shift$
$$vicm_dfe_f11to15_ctrl_lane[1:0]$  $3$  $2$  $R0150h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F11 To F15$
$$vicm_dfe_f3_ctrl_lane[1:0]$  $1$  $0$  $R0150h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F3$
$$ND$  $31$  $8$  $R0154h$  $$  $RW$  $0h$  $$
$$vicm_dfe_f4_ctrl_lane[1:0]$  $7$  $6$  $R0154h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F4$
$$vicm_dfe_f5to7_ctrl_lane[1:0]$  $5$  $4$  $R0154h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F5 To F7$
$$vicm_dfe_f8to10_ctrl_lane[1:0]$  $3$  $2$  $R0154h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F8 To F10$
$$vicm_dfe_float_ctrl_lane[1:0]$  $1$  $0$  $R0154h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE Floating$
$$ND$  $31$  $8$  $R0158h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0158h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0158h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0158h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0158h$  $$  $RW$  $0h$  $$
$$vcm_smplr_sel_lane$  $3$  $3$  $R0158h$  $$  $RW$  $0h$  $Select Constant Or Process And Temperature Tracking Input Common Mode$
$$vdda_rxclk_half_en_lane$  $2$  $2$  $R0158h$  $$  $RW$  $0h$  $Enable Half VDDA_RXCLK Generation For VDDA Calibration$
$$vdda_rxdll_half_en_lane$  $1$  $1$  $R0158h$  $$  $RW$  $0h$  $Enable Half VDDA_RXDLL Generation For VDDA Calibration$
$$vdda_rxintp_half_en_lane$  $0$  $0$  $R0158h$  $$  $RW$  $0h$  $Enable Half VDDA_RXCLK Generation For VDDA Calibration$
$$ND$  $31$  $8$  $R015Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R015Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R015Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R015Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R015Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R015Ch$  $$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_lane[2:0]$  $2$  $0$  $R015Ch$  $$  $RW$  $7h$  $Select Slave Regulator Size For TX Clock Path$
$$ND$  $31$  $8$  $R0160h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0160h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0160h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0160h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0160h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0160h$  $$  $RW$  $0h$  $$
$$txreg_speedtrk_data_lane[2:0]$  $2$  $0$  $R0160h$  $$  $RW$  $7h$  $Select Slave Regulator Size For TX Data Path$
$$ND$  $31$  $8$  $R0164h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0164h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0164h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0164h$  $$  $RW$  $0h$  $$
$$txck_sel_lane$  $4$  $4$  $R0164h$  $$  $RW$  $0h$  $TX Clock Selection From LCPLL Or RINGPLL. 0: LCPLL 1: RINGPLL$
$$rxck_sel_lane$  $3$  $3$  $R0164h$  $$  $RW$  $0h$  $RX Clock Selection From LCPLL Or RINGPLL. 0: LCPLL 1: RINGPLL$
$$accap_clkdiv_sel_lane[2:0]$  $2$  $0$  $R0164h$  $$  $RW$  $1h$  $Select AC Cap Clock Divider$
$$ND$  $31$  $8$  $R0168h$  $$  $RW$  $0h$  $$
$$ctle_comp_ana_en_lane$  $7$  $7$  $R0168h$  $$  $RW$  $1h$  $Enable Analog Controlled IPTAT Compensation For CTLE$
$$ctle_comp_dig_en_lane$  $6$  $6$  $R0168h$  $$  $RW$  $0h$  $Enable Digital Controlled IPTAT Compensation For CTLE$
$$ctle_iptat_1st_lane[1:0]$  $5$  $4$  $R0168h$  $$  $RW$  $1h$  $Select IPTAT Current For CTLE First Stage$
$$ctle_iptat_2nde_lane[1:0]$  $3$  $2$  $R0168h$  $$  $RW$  $1h$  $Select IPTAT Current For CTLE Second Even Stage$
$$ctle_iptat_2ndo_lane[1:0]$  $1$  $0$  $R0168h$  $$  $RW$  $1h$  $Select IPTAT Current For CTLE Second Odd Stage$
$$ND$  $31$  $8$  $R016Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R016Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R016Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R016Ch$  $$  $RW$  $0h$  $$
$$ctle_ipp_1st_lane[4:0]$  $4$  $0$  $R016Ch$  $$  $RW$  $0h$  $Select IPP Current For CTLE First Stage$
$$ND$  $31$  $8$  $R0170h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0170h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0170h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0170h$  $$  $RW$  $0h$  $$
$$ctle_ipp_2nde_lane[4:0]$  $4$  $0$  $R0170h$  $$  $RW$  $0h$  $Select IPP Current For Even CTLE Second Stage$
$$ND$  $31$  $8$  $R0174h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0174h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0174h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0174h$  $$  $RW$  $0h$  $$
$$ctle_ipp_2ndo_lane[4:0]$  $4$  $0$  $R0174h$  $$  $RW$  $0h$  $Select IPP Current For Odd CTLE Second Stage$
$$ND$  $31$  $8$  $R0178h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0178h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0178h$  $$  $RW$  $0h$  $$
$$ctle_hpf_rsel_lane[1:0]$  $5$  $4$  $R0178h$  $$  $RW$  $0h$  $Select HPF Bandwidth Inside CTLE$
$$ctle_rl1_extra_lane[1:0]$  $3$  $2$  $R0178h$  $$  $RW$  $0h$  $Select Backup Load Resistor For First Stage C.T.L.E.$
$$ctle_rl2_extra_lane[1:0]$  $1$  $0$  $R0178h$  $$  $RW$  $0h$  $Select Backup Load Resistor For Second Stage C.T.L.E.$
$$ND$  $31$  $8$  $R017Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R017Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R017Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R017Ch$  $$  $RW$  $0h$  $$
$$afir_cap1p_lane[4:0]$  $4$  $0$  $R017Ch$  $$  $RW$  $10h$  $P Side 1St  Delay Cell Capacitor Value$
$$ND$  $31$  $8$  $R0180h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0180h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0180h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0180h$  $$  $RW$  $0h$  $$
$$afir_cap1n_lane[4:0]$  $4$  $0$  $R0180h$  $$  $RW$  $10h$  $N Side 1St Delay Cell Capacitor Value$
$$ND$  $31$  $8$  $R0184h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0184h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0184h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0184h$  $$  $RW$  $0h$  $$
$$afir_cap2p_lane[4:0]$  $4$  $0$  $R0184h$  $$  $RW$  $10h$  $P Side 2nd Delay Cell Capacitor Value$
$$ND$  $31$  $8$  $R0188h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0188h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0188h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0188h$  $$  $RW$  $0h$  $$
$$afir_cap2n_lane[4:0]$  $4$  $0$  $R0188h$  $$  $RW$  $10h$  $N Side 2nd Delay Cell Capacitor Value$
$$ND$  $31$  $8$  $R018Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R018Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R018Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R018Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R018Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R018Ch$  $$  $RW$  $0h$  $$
$$afir_vicm_lane[2:0]$  $2$  $0$  $R018Ch$  $$  $RW$  $4h$  $Input VCM Of GM Stage$
$$ND$  $31$  $8$  $R0190h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0190h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0190h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0190h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0190h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0190h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0190h$  $$  $RW$  $0h$  $$
$$afir_vsw_pre_lane[1:0]$  $1$  $0$  $R0190h$  $$  $RW$  $2h$  $Pre GM Cell Switch$
$$ND$  $31$  $8$  $R0194h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0194h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0194h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0194h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0194h$  $$  $RW$  $0h$  $$
$$afir_vsw_post_lane[3:0]$  $3$  $0$  $R0194h$  $$  $RW$  $8h$  $Post GM Cell Switch$
$$ND$  $31$  $8$  $R0198h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0198h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0198h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0198h$  $$  $RW$  $0h$  $$
$$pu_afir_lane$  $4$  $4$  $R0198h$  $$  $RW$  $0h$  $Power Up Analog FIR$
$$afir_gmi_lane[3:0]$  $3$  $0$  $R0198h$  $$  $RW$  $8h$  $GM Stage Current $
$$ND$  $31$  $8$  $R019Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R019Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R019Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R019Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R019Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R019Ch$  $$  $RW$  $0h$  $$
$$afir_vsw_main_lane[2:0]$  $2$  $0$  $R019Ch$  $$  $RW$  $4h$  $Main GM Cell Switch$
$$ND$  $31$  $8$  $R01A0h$  $$  $RW$  $0h$  $$
$$afir_reserved0_lane[7:0]$  $7$  $0$  $R01A0h$  $$  $RW$  $f0h$  $Reserve Registers For AFIR$
$$ND$  $31$  $8$  $R01A4h$  $$  $RW$  $0h$  $$
$$afir_reserved1_lane[7:0]$  $7$  $0$  $R01A4h$  $$  $RW$  $f0h$  $Reserve Registers For AFIR$
$$ND$  $31$  $8$  $R01E8h$  $$  $RW$  $0h$  $$
$$afir_reserved2_lane[7:0]$  $7$  $0$  $R01E8h$  $$  $RW$  $f0h$  $Reserve Registers For AFIR$
$$ND$  $31$  $8$  $R01ECh$  $$  $RW$  $0h$  $$
$$afir_reserved3_lane[7:0]$  $7$  $0$  $R01ECh$  $$  $RW$  $f0h$  $Reserve Registers For AFIR$
$$ND$  $31$  $8$  $R01F0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01F0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01F0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01F0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01F0h$  $$  $RW$  $0h$  $$
$$txdrv_comp_en_lane$  $3$  $3$  $R01F0h$  $$  $RW$  $1h$  $Turn On Current Compensation Function$
$$txdrv_comp_current_lane[2:0]$  $2$  $0$  $R01F0h$  $$  $RW$  $5h$  $Set Different Compensation Current$
$$ND$  $31$  $8$  $R01F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01F4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01F4h$  $$  $RW$  $0h$  $$
$$rxclk_div_en_lane$  $5$  $5$  $R01F4h$  $$  $RW$  $1h$  $Enable RXCLK_DIV $
$$txclk_div_en_lane$  $4$  $4$  $R01F4h$  $$  $RW$  $1h$  $Enable TXCLK_DIV $
$$rxclk_div_ratio_lane[1:0]$  $3$  $2$  $R01F4h$  $$  $RW$  $2h$  $Controls RXCLK_DIV Divide Ratio$
$$txclk_div_ratio_lane[1:0]$  $1$  $0$  $R01F4h$  $$  $RW$  $2h$  $Controls TXCLK_DIV Divide Ratio$
$$ND$  $31$  $8$  $R01F8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01F8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01F8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01F8h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01F8h$  $$  $RW$  $0h$  $$
$$lb_res_sel_lane[3:0]$  $3$  $0$  $R01F8h$  $$  $RW$  $ch$  $Select The Resistor Divider For Loopback Eye Size In CTLE$
$$ND$  $31$  $8$  $R0400h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0400h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0400h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_bot_e_lane[5:0]$  $5$  $0$  $R0400h$  $$  $RW$  $0h$  $F0 Control For Even Bot Data Samplers. No Sign$
$$ND$  $31$  $8$  $R0404h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0404h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0404h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_mid_e_lane[5:0]$  $5$  $0$  $R0404h$  $$  $RW$  $0h$  $F0 Control For Even Mid Data Samplers. No Sign$
$$ND$  $31$  $8$  $R0408h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0408h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0408h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_top_e_lane[5:0]$  $5$  $0$  $R0408h$  $$  $RW$  $0h$  $F0 Control For Even Top Data Samplers. No Sign$
$$ND$  $31$  $8$  $R040Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R040Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R040Ch$  $$  $RW$  $0h$  $$
$$dfe_f0_s_bot_e_lane[5:0]$  $5$  $0$  $R040Ch$  $$  $RW$  $0h$  $F0 Control For Even Bot Slicer Samplers. No Sign$
$$ND$  $31$  $8$  $R0410h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0410h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0410h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_mid_e_lane[5:0]$  $5$  $0$  $R0410h$  $$  $RW$  $0h$  $F0 Control For Even Mid Slicer Samplers. No Sign$
$$ND$  $31$  $8$  $R0414h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0414h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0414h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_top_e_lane[5:0]$  $5$  $0$  $R0414h$  $$  $RW$  $0h$  $F0 Control For Even Top Slicer Samplers. No Sign$
$$ND$  $31$  $8$  $R0418h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0418h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0418h$  $$  $RW$  $0h$  $$
$$dfe_f1_d_bot_e_lane[5:0]$  $5$  $0$  $R0418h$  $$  $RW$  $0h$  $F1 Control For Even Bot Data Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R041Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R041Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R041Ch$  $$  $RW$  $0h$  $$
$$dfe_f1_d_mid_e_lane[5:0]$  $5$  $0$  $R041Ch$  $$  $RW$  $0h$  $F1 Control For Even Mid Data Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R0420h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0420h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0420h$  $$  $RW$  $0h$  $$
$$dfe_f1_d_top_e_lane[5:0]$  $5$  $0$  $R0420h$  $$  $RW$  $0h$  $F1 Control For Even Top Data Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R0424h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0424h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0424h$  $$  $RW$  $0h$  $$
$$dfe_f1_s_bot_e_lane[5:0]$  $5$  $0$  $R0424h$  $$  $RW$  $0h$  $F1 Control For Even Bot Slicer Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R0428h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0428h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0428h$  $$  $RW$  $0h$  $$
$$dfe_f1_s_mid_e_lane[5:0]$  $5$  $0$  $R0428h$  $$  $RW$  $0h$  $F1 Control For Even Mid Slicer Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R042Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R042Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R042Ch$  $$  $RW$  $0h$  $$
$$dfe_f1_s_top_e_lane[5:0]$  $5$  $0$  $R042Ch$  $$  $RW$  $0h$  $F1 Control For Even Top Slicer Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R0430h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0430h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0430h$  $$  $RW$  $0h$  $$
$$dfe_f1p5_e_lane[5:0]$  $5$  $0$  $R0430h$  $$  $RW$  $0h$  $F1P5 Control For Even Edge Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0434h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0434h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0434h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_bot_e_lane[5:0]$  $5$  $0$  $R0434h$  $$  $RW$  $00h$  $F2 Control For Even Bot Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0438h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0438h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0438h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_mid_e_lane[5:0]$  $5$  $0$  $R0438h$  $$  $RW$  $00h$  $F2 Control For Even Mid Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R043Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R043Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R043Ch$  $$  $RW$  $0h$  $$
$$dfe_f2_d_top_e_lane[5:0]$  $5$  $0$  $R043Ch$  $$  $RW$  $00h$  $F2 Control For Even Top Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0440h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0440h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0440h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_bot_e_lane[5:0]$  $5$  $0$  $R0440h$  $$  $RW$  $00h$  $F2 Control For Even Bot Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0444h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0444h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0444h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_mid_e_lane[5:0]$  $5$  $0$  $R0444h$  $$  $RW$  $00h$  $F2 Control For Even Mid Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0448h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0448h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0448h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_top_e_lane[5:0]$  $5$  $0$  $R0448h$  $$  $RW$  $00h$  $F2 Control For Even Top Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R044Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R044Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R044Ch$  $$  $RW$  $0h$  $$
$$dfe_f3_bot_e_lane[5:0]$  $5$  $0$  $R044Ch$  $$  $RW$  $00h$  $Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Even Bot Samplers $
$$ND$  $31$  $8$  $R0450h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0450h$  $$  $RW$  $0h$  $$
$$dfe_f3_sign_e_lane$  $6$  $6$  $R0450h$  $$  $RW$  $0h$  $Sign For Tap 3. 0: Positive. 1: Negative$
$$dfe_f3_mid_e_lane[5:0]$  $5$  $0$  $R0450h$  $$  $RW$  $00h$  $Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Even Mid Samplers $
$$ND$  $31$  $8$  $R0454h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0454h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0454h$  $$  $RW$  $0h$  $$
$$dfe_f3_top_e_lane[5:0]$  $5$  $0$  $R0454h$  $$  $RW$  $00h$  $Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Even Top Samplers $
$$ND$  $31$  $8$  $R0458h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0458h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0458h$  $$  $RW$  $0h$  $$
$$dfe_f4_bot_e_lane[5:0]$  $5$  $0$  $R0458h$  $$  $RW$  $00h$  $Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Even Bot Samplers $
$$ND$  $31$  $8$  $R045Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R045Ch$  $$  $RW$  $0h$  $$
$$dfe_f4_sign_e_lane$  $6$  $6$  $R045Ch$  $$  $RW$  $0h$  $Sign For Tap 4. 0: Positive. 1: Negative$
$$dfe_f4_mid_e_lane[5:0]$  $5$  $0$  $R045Ch$  $$  $RW$  $00h$  $Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Even Mid Samplers $
$$ND$  $31$  $8$  $R0460h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0460h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0460h$  $$  $RW$  $0h$  $$
$$dfe_f4_top_e_lane[5:0]$  $5$  $0$  $R0460h$  $$  $RW$  $00h$  $Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Even Top Samplers $
$$ND$  $31$  $8$  $R0464h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0464h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0464h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0464h$  $$  $RW$  $0h$  $$
$$dfe_f5_lsb_e_lane[4:0]$  $4$  $0$  $R0464h$  $$  $RW$  $00h$  $Tap 5 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0468h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0468h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0468h$  $$  $RW$  $0h$  $$
$$dfe_f5_sign_e_lane$  $5$  $5$  $R0468h$  $$  $RW$  $0h$  $Sign For Tap 5. 0: Positive. 1: Negative$
$$dfe_f5_msb_e_lane[4:0]$  $4$  $0$  $R0468h$  $$  $RW$  $00h$  $Tap 5 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R046Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R046Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R046Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R046Ch$  $$  $RW$  $0h$  $$
$$dfe_f6_lsb_e_lane[4:0]$  $4$  $0$  $R046Ch$  $$  $RW$  $00h$  $Tap 6 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0470h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0470h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0470h$  $$  $RW$  $0h$  $$
$$dfe_f6_sign_e_lane$  $5$  $5$  $R0470h$  $$  $RW$  $0h$  $Sign For Tap 6. 0: Positive. 1: Negative$
$$dfe_f6_msb_e_lane[4:0]$  $4$  $0$  $R0470h$  $$  $RW$  $00h$  $Tap 6 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R0474h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0474h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0474h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0474h$  $$  $RW$  $0h$  $$
$$dfe_f7_lsb_e_lane[4:0]$  $4$  $0$  $R0474h$  $$  $RW$  $00h$  $Tap 7 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0478h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0478h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0478h$  $$  $RW$  $0h$  $$
$$dfe_f7_sign_e_lane$  $5$  $5$  $R0478h$  $$  $RW$  $0h$  $Sign For Tap 7. 0: Positive. 1: Negative$
$$dfe_f7_msb_e_lane[4:0]$  $4$  $0$  $R0478h$  $$  $RW$  $00h$  $Tap 7 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R047Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R047Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R047Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R047Ch$  $$  $RW$  $0h$  $$
$$dfe_f8_lsb_e_lane[4:0]$  $4$  $0$  $R047Ch$  $$  $RW$  $00h$  $Tap 8 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0480h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0480h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0480h$  $$  $RW$  $0h$  $$
$$dfe_f8_sign_e_lane$  $5$  $5$  $R0480h$  $$  $RW$  $0h$  $Sign For Tap 8. 0: Positive. 1: Negative$
$$dfe_f8_msb_e_lane[4:0]$  $4$  $0$  $R0480h$  $$  $RW$  $00h$  $Tap 8 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R0484h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0484h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0484h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0484h$  $$  $RW$  $0h$  $$
$$dfe_f9_lsb_e_lane[4:0]$  $4$  $0$  $R0484h$  $$  $RW$  $00h$  $Tap 9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0488h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0488h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0488h$  $$  $RW$  $0h$  $$
$$dfe_f9_sign_e_lane$  $5$  $5$  $R0488h$  $$  $RW$  $0h$  $Sign For Tap 9. 0: Positive. 1: Negative$
$$dfe_f9_msb_e_lane[4:0]$  $4$  $0$  $R0488h$  $$  $RW$  $0h$  $Tap 9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R048Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R048Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R048Ch$  $$  $RW$  $0h$  $$
$$dfe_f10_lsb_e_lane[4:0]$  $4$  $0$  $R048Ch$  $$  $RW$  $0h$  $Tap 10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0490h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0490h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0490h$  $$  $RW$  $0h$  $$
$$dfe_f10_sign_e_lane$  $5$  $5$  $R0490h$  $$  $RW$  $0h$  $Sign For Tap 10. 0: Positive. 1: Negative$
$$dfe_f10_msb_e_lane[4:0]$  $4$  $0$  $R0490h$  $$  $RW$  $0h$  $Tap 10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R0494h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0494h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0494h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0494h$  $$  $RW$  $0h$  $$
$$dfe_f11_sign_e_lane$  $4$  $4$  $R0494h$  $$  $RW$  $0h$  $Sign For Tap 11. 0: Positive. 1: Negative$
$$dfe_f11_e_lane[3:0]$  $3$  $0$  $R0494h$  $$  $RW$  $0h$  $Tap 11 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R0498h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0498h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0498h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0498h$  $$  $RW$  $0h$  $$
$$dfe_f12_sign_e_lane$  $4$  $4$  $R0498h$  $$  $RW$  $0h$  $Sign For Tap 12. 0: Positive. 1: Negative$
$$dfe_f12_e_lane[3:0]$  $3$  $0$  $R0498h$  $$  $RW$  $0h$  $Tap 12 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R049Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R049Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R049Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R049Ch$  $$  $RW$  $0h$  $$
$$dfe_f13_sign_e_lane$  $4$  $4$  $R049Ch$  $$  $RW$  $0h$  $Sign For Tap 13. 0: Positive. 1: Negative$
$$dfe_f13_e_lane[3:0]$  $3$  $0$  $R049Ch$  $$  $RW$  $0h$  $Tap 13 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R04A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04A0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04A0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04A0h$  $$  $RW$  $0h$  $$
$$dfe_f14_sign_e_lane$  $4$  $4$  $R04A0h$  $$  $RW$  $0h$  $Sign For Tap 14. 0: Positive. 1: Negative$
$$dfe_f14_e_lane[3:0]$  $3$  $0$  $R04A0h$  $$  $RW$  $0h$  $Tap 14 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R04A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04A4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04A4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04A4h$  $$  $RW$  $0h$  $$
$$dfe_f15_sign_e_lane$  $4$  $4$  $R04A4h$  $$  $RW$  $0h$  $Sign For Tap 15. 0: Positive. 1: Negative$
$$dfe_f15_e_lane[3:0]$  $3$  $0$  $R04A4h$  $$  $RW$  $0h$  $Tap 15 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R04A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04A8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04A8h$  $$  $RW$  $0h$  $$
$$dfe_ff1_sign_e_lane$  $5$  $5$  $R04A8h$  $$  $RW$  $0h$  $Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff1_e_lane[4:0]$  $4$  $0$  $R04A8h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R04ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04ACh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04ACh$  $$  $RW$  $0h$  $$
$$dfe_ff2_sign_e_lane$  $5$  $5$  $R04ACh$  $$  $RW$  $0h$  $Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff2_e_lane[4:0]$  $4$  $0$  $R04ACh$  $$  $RW$  $00h$  $Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R04B0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04B0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04B0h$  $$  $RW$  $0h$  $$
$$dfe_ff3_sign_e_lane$  $5$  $5$  $R04B0h$  $$  $RW$  $0h$  $Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff3_e_lane[4:0]$  $4$  $0$  $R04B0h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R04B4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04B4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04B4h$  $$  $RW$  $0h$  $$
$$dfe_ff4_sign_e_lane$  $5$  $5$  $R04B4h$  $$  $RW$  $0h$  $Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff4_e_lane[4:0]$  $4$  $0$  $R04B4h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R04B8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04B8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04B8h$  $$  $RW$  $0h$  $$
$$dfe_ff5_sign_e_lane$  $5$  $5$  $R04B8h$  $$  $RW$  $0h$  $Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff5_e_lane[4:0]$  $4$  $0$  $R04B8h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R04BCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04BCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04BCh$  $$  $RW$  $0h$  $$
$$dfe_ff6_sign_e_lane$  $5$  $5$  $R04BCh$  $$  $RW$  $0h$  $Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff6_e_lane[4:0]$  $4$  $0$  $R04BCh$  $$  $RW$  $00h$  $Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04C0h$  $$  $RW$  $0h$  $$
$$f1_tune_top_d_e_lane[3:0]$  $3$  $0$  $R04C0h$  $$  $RW$  $6h$  $Scale The Weighting Of F1 In Each Even Data Sampler Controlled By The Output Of Odd Top Data Sampler. 0000: Smallest Scale. 1111: Biggest Scale$
$$ND$  $31$  $8$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04C4h$  $$  $RW$  $0h$  $$
$$f1_tune_top_s_e_lane[3:0]$  $3$  $0$  $R04C4h$  $$  $RW$  $6h$  $Scale The Weighting Of F1 In Each Even Slicer Sampler Controlled By The Output Of Odd Top Slicer Sampler. 0000: Smallest Scale. 1111: Biggest Scale$
$$ND$  $31$  $8$  $R04C8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04C8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04C8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04C8h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_bot_e_lane[4:0]$  $4$  $0$  $R04C8h$  $$  $RW$  $00h$  $N Side Vref Control For Bot Even Sampler$
$$ND$  $31$  $8$  $R04CCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04CCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04CCh$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_bot_e_lane$  $5$  $5$  $R04CCh$  $$  $RW$  $0h$  $Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_bot_e_lane[4:0]$  $4$  $0$  $R04CCh$  $$  $RW$  $00h$  $P Side Vref Control For Bot Even Sampler$
$$ND$  $31$  $8$  $R04D0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04D0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04D0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04D0h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_mid_e_lane[4:0]$  $4$  $0$  $R04D0h$  $$  $RW$  $00h$  $N Side Vref Control For Mid Even Sampler$
$$ND$  $31$  $8$  $R04D4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04D4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04D4h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_mid_e_lane$  $5$  $5$  $R04D4h$  $$  $RW$  $0h$  $Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_mid_e_lane[4:0]$  $4$  $0$  $R04D4h$  $$  $RW$  $00h$  $P Side Vref Control For Mid Even Sampler$
$$ND$  $31$  $8$  $R04D8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04D8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04D8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04D8h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_top_e_lane[4:0]$  $4$  $0$  $R04D8h$  $$  $RW$  $00h$  $N Side Vref Control For Top Even Sampler$
$$ND$  $31$  $8$  $R04DCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04DCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04DCh$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_top_e_lane$  $5$  $5$  $R04DCh$  $$  $RW$  $0h$  $Sign Control Of Vref For Top Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_top_e_lane[4:0]$  $4$  $0$  $R04DCh$  $$  $RW$  $00h$  $P Side Vref Control For Top Even Sampler$
$$ND$  $31$  $8$  $R04E0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04E0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04E0h$  $$  $RW$  $0h$  $$
$$ofst_d_bot_e_lane[5:0]$  $5$  $0$  $R04E0h$  $$  $RW$  $00h$  $Offset Control For Even Bot Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04E4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04E4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04E4h$  $$  $RW$  $0h$  $$
$$ofst_d_mid_e_lane[5:0]$  $5$  $0$  $R04E4h$  $$  $RW$  $00h$  $Offset Control For Even Mid Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04E8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04E8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04E8h$  $$  $RW$  $0h$  $$
$$ofst_d_top_e_lane[5:0]$  $5$  $0$  $R04E8h$  $$  $RW$  $00h$  $Offset Control For Even Top Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04ECh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04ECh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04ECh$  $$  $RW$  $0h$  $$
$$ofst_s_bot_e_lane[5:0]$  $5$  $0$  $R04ECh$  $$  $RW$  $00h$  $Offset Control For Even Bot Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04F0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04F0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04F0h$  $$  $RW$  $0h$  $$
$$ofst_s_mid_e_lane[5:0]$  $5$  $0$  $R04F0h$  $$  $RW$  $00h$  $Offset Control For Even Mid Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04F4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04F4h$  $$  $RW$  $0h$  $$
$$ofst_s_top_e_lane[5:0]$  $5$  $0$  $R04F4h$  $$  $RW$  $00h$  $Offset Control For Even Top Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04F8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04F8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04F8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04F8h$  $$  $RW$  $0h$  $$
$$ofst_edge_neg_e_lane[4:0]$  $4$  $0$  $R04F8h$  $$  $RW$  $00h$  $N Side Offset Control For Edge Sampler$
$$ND$  $31$  $8$  $R04FCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04FCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04FCh$  $$  $RW$  $0h$  $$
$$ofst_edge_sign_e_lane$  $5$  $5$  $R04FCh$  $$  $RW$  $0h$  $Offset Sign Control For Edge Sampler$
$$ofst_edge_pos_e_lane[4:0]$  $4$  $0$  $R04FCh$  $$  $RW$  $00h$  $P Side Offset Control For Edge Sampler$
$$ND$  $31$  $8$  $R0500h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0500h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0500h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0500h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0500h$  $$  $RW$  $0h$  $$
$$f1_tune_bot_d_e_lane[3:0]$  $3$  $0$  $R0500h$  $$  $RW$  $6h$  $Scale The Weighting Of F1 In Each Even Data Sampler Controlled By The Output Of Odd Bot Data Sampler. 0000: Smallest Scale. 1111: Biggest Scale$
$$ND$  $31$  $8$  $R0504h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0504h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0504h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0504h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0504h$  $$  $RW$  $0h$  $$
$$f1_tune_bot_s_e_lane[3:0]$  $3$  $0$  $R0504h$  $$  $RW$  $6h$  $Scale The Weighting Of F1 In Each Even Slicer Sampler Controlled By The Output Of Odd Bot Slicer Sampler. 0000: Smallest Scale. 1111: Biggest Scale$
$$ND$  $31$  $8$  $R0508h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0508h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0508h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0508h$  $$  $RW$  $0h$  $$
$$afir_fn1_lane[4:0]$  $4$  $0$  $R0508h$  $$  $RW$  $10h$  $Fir Pre Cursor (F-1) Coefficient$
$$ND$  $31$  $8$  $R050Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R050Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R050Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R050Ch$  $$  $RW$  $0h$  $$
$$afir_f0_lane[4:0]$  $4$  $0$  $R050Ch$  $$  $RW$  $10h$  $Fir Main Cursor (F0) Coefficient$
$$ND$  $31$  $8$  $R0510h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0510h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0510h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0510h$  $$  $RW$  $0h$  $$
$$afir_fp1_lane[4:0]$  $4$  $0$  $R0510h$  $$  $RW$  $10h$  $Fir Post Cursor (F1) Coefficient$
$$ND$  $31$  $8$  $R0800h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0800h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0800h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_bot_o_lane[5:0]$  $5$  $0$  $R0800h$  $$  $RW$  $0h$  $F0 Control For Odd Bot Data Samplers. No Sign$
$$ND$  $31$  $8$  $R0804h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0804h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0804h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_mid_o_lane[5:0]$  $5$  $0$  $R0804h$  $$  $RW$  $0h$  $F0 Control For Odd Mid Data Samplers. No Sign$
$$ND$  $31$  $8$  $R0808h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0808h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0808h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_top_o_lane[5:0]$  $5$  $0$  $R0808h$  $$  $RW$  $0h$  $F0 Control For Odd Top Data Samplers. No Sign$
$$ND$  $31$  $8$  $R080Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R080Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R080Ch$  $$  $RW$  $0h$  $$
$$dfe_f0_s_bot_o_lane[5:0]$  $5$  $0$  $R080Ch$  $$  $RW$  $0h$  $F0 Control For Odd Bot Slicer Samplers. No Sign$
$$ND$  $31$  $8$  $R0810h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0810h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0810h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_mid_o_lane[5:0]$  $5$  $0$  $R0810h$  $$  $RW$  $0h$  $F0 Control For Odd Mid Slicer Samplers. No Sign$
$$ND$  $31$  $8$  $R0814h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0814h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0814h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_top_o_lane[5:0]$  $5$  $0$  $R0814h$  $$  $RW$  $0h$  $F0 Control For Odd Top Slicer Samplers. No Sign$
$$ND$  $31$  $8$  $R0818h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0818h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0818h$  $$  $RW$  $0h$  $$
$$dfe_f1_d_bot_o_lane[5:0]$  $5$  $0$  $R0818h$  $$  $RW$  $0h$  $F1 Control For Odd Bot Data Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R081Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R081Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R081Ch$  $$  $RW$  $0h$  $$
$$dfe_f1_d_mid_o_lane[5:0]$  $5$  $0$  $R081Ch$  $$  $RW$  $0h$  $F1 Control For Odd Mid Data Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R0820h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0820h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0820h$  $$  $RW$  $0h$  $$
$$dfe_f1_d_top_o_lane[5:0]$  $5$  $0$  $R0820h$  $$  $RW$  $0h$  $F1 Control For Odd Top Data Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R0824h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0824h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0824h$  $$  $RW$  $0h$  $$
$$dfe_f1_s_bot_o_lane[5:0]$  $5$  $0$  $R0824h$  $$  $RW$  $0h$  $F1 Control For Odd Bot Slicer Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R0828h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0828h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0828h$  $$  $RW$  $0h$  $$
$$dfe_f1_s_mid_o_lane[5:0]$  $5$  $0$  $R0828h$  $$  $RW$  $0h$  $F1 Control For Odd Mid Slicer Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R082Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R082Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R082Ch$  $$  $RW$  $0h$  $$
$$dfe_f1_s_top_o_lane[5:0]$  $5$  $0$  $R082Ch$  $$  $RW$  $0h$  $F1 Control For Odd Top Slicer Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R0830h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0830h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0830h$  $$  $RW$  $0h$  $$
$$dfe_f1p5_o_lane[5:0]$  $5$  $0$  $R0830h$  $$  $RW$  $0h$  $F1P5 Control For Odd Edge Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0834h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0834h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0834h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_bot_o_lane[5:0]$  $5$  $0$  $R0834h$  $$  $RW$  $00h$  $F2 Control For Odd Bot Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0838h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0838h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0838h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_mid_o_lane[5:0]$  $5$  $0$  $R0838h$  $$  $RW$  $00h$  $F2 Control For Odd Mid Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R083Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R083Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R083Ch$  $$  $RW$  $0h$  $$
$$dfe_f2_d_top_o_lane[5:0]$  $5$  $0$  $R083Ch$  $$  $RW$  $00h$  $F2 Control For Odd Top Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0840h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0840h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0840h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_bot_o_lane[5:0]$  $5$  $0$  $R0840h$  $$  $RW$  $00h$  $F2 Control For Odd Bot Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0844h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0844h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0844h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_mid_o_lane[5:0]$  $5$  $0$  $R0844h$  $$  $RW$  $00h$  $F2 Control For Odd Mid Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0848h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0848h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0848h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_top_o_lane[5:0]$  $5$  $0$  $R0848h$  $$  $RW$  $00h$  $F2 Control For Odd Top Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R084Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R084Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R084Ch$  $$  $RW$  $0h$  $$
$$dfe_f3_bot_o_lane[5:0]$  $5$  $0$  $R084Ch$  $$  $RW$  $00h$  $Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Odd Bot Samplers $
$$ND$  $31$  $8$  $R0850h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0850h$  $$  $RW$  $0h$  $$
$$dfe_f3_sign_o_lane$  $6$  $6$  $R0850h$  $$  $RW$  $0h$  $Sign For Tap 3. 0: Positive. 1: Negative$
$$dfe_f3_mid_o_lane[5:0]$  $5$  $0$  $R0850h$  $$  $RW$  $00h$  $Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Odd Mid Samplers $
$$ND$  $31$  $8$  $R0854h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0854h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0854h$  $$  $RW$  $0h$  $$
$$dfe_f3_top_o_lane[5:0]$  $5$  $0$  $R0854h$  $$  $RW$  $00h$  $Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Odd Top Samplers $
$$ND$  $31$  $8$  $R0858h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0858h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0858h$  $$  $RW$  $0h$  $$
$$dfe_f4_bot_o_lane[5:0]$  $5$  $0$  $R0858h$  $$  $RW$  $00h$  $Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Odd Bot Samplers $
$$ND$  $31$  $8$  $R085Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R085Ch$  $$  $RW$  $0h$  $$
$$dfe_f4_sign_o_lane$  $6$  $6$  $R085Ch$  $$  $RW$  $0h$  $Sign For Tap 4. 0: Positive. 1: Negative$
$$dfe_f4_mid_o_lane[5:0]$  $5$  $0$  $R085Ch$  $$  $RW$  $00h$  $Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Odd Mid Samplers $
$$ND$  $31$  $8$  $R0860h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0860h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0860h$  $$  $RW$  $0h$  $$
$$dfe_f4_top_o_lane[5:0]$  $5$  $0$  $R0860h$  $$  $RW$  $00h$  $Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Odd Top Samplers $
$$ND$  $31$  $8$  $R0864h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0864h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0864h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0864h$  $$  $RW$  $0h$  $$
$$dfe_f5_lsb_o_lane[4:0]$  $4$  $0$  $R0864h$  $$  $RW$  $00h$  $Tap 5 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0868h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0868h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0868h$  $$  $RW$  $0h$  $$
$$dfe_f5_sign_o_lane$  $5$  $5$  $R0868h$  $$  $RW$  $0h$  $Sign For Tap 5. 0: Positive. 1: Negative$
$$dfe_f5_msb_o_lane[4:0]$  $4$  $0$  $R0868h$  $$  $RW$  $00h$  $Tap 5 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R086Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R086Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R086Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R086Ch$  $$  $RW$  $0h$  $$
$$dfe_f6_lsb_o_lane[4:0]$  $4$  $0$  $R086Ch$  $$  $RW$  $00h$  $Tap 6 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0870h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0870h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0870h$  $$  $RW$  $0h$  $$
$$dfe_f6_sign_o_lane$  $5$  $5$  $R0870h$  $$  $RW$  $0h$  $Sign For Tap 6. 0: Positive. 1: Negative$
$$dfe_f6_msb_o_lane[4:0]$  $4$  $0$  $R0870h$  $$  $RW$  $00h$  $Tap 6 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R0874h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0874h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0874h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0874h$  $$  $RW$  $0h$  $$
$$dfe_f7_lsb_o_lane[4:0]$  $4$  $0$  $R0874h$  $$  $RW$  $00h$  $Tap 7 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0878h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0878h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0878h$  $$  $RW$  $0h$  $$
$$dfe_f7_sign_o_lane$  $5$  $5$  $R0878h$  $$  $RW$  $0h$  $Sign For Tap 7. 0: Positive. 1: Negative$
$$dfe_f7_msb_o_lane[4:0]$  $4$  $0$  $R0878h$  $$  $RW$  $00h$  $Tap 7 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R087Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R087Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R087Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R087Ch$  $$  $RW$  $0h$  $$
$$dfe_f8_lsb_o_lane[4:0]$  $4$  $0$  $R087Ch$  $$  $RW$  $00h$  $Tap 8 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0880h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0880h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0880h$  $$  $RW$  $0h$  $$
$$dfe_f8_sign_o_lane$  $5$  $5$  $R0880h$  $$  $RW$  $0h$  $Sign For Tap 8. 0: Positive. 1: Negative$
$$dfe_f8_msb_o_lane[4:0]$  $4$  $0$  $R0880h$  $$  $RW$  $00h$  $Tap 8 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R0884h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0884h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0884h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0884h$  $$  $RW$  $0h$  $$
$$dfe_f9_lsb_o_lane[4:0]$  $4$  $0$  $R0884h$  $$  $RW$  $00h$  $Tap 9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0888h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0888h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0888h$  $$  $RW$  $0h$  $$
$$dfe_f9_sign_o_lane$  $5$  $5$  $R0888h$  $$  $RW$  $0h$  $Sign For Tap 9. 0: Positive. 1: Negative$
$$dfe_f9_msb_o_lane[4:0]$  $4$  $0$  $R0888h$  $$  $RW$  $0h$  $Tap 9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R088Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R088Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R088Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R088Ch$  $$  $RW$  $0h$  $$
$$dfe_f10_lsb_o_lane[4:0]$  $4$  $0$  $R088Ch$  $$  $RW$  $0h$  $Tap 10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0890h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0890h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0890h$  $$  $RW$  $0h$  $$
$$dfe_f10_sign_o_lane$  $5$  $5$  $R0890h$  $$  $RW$  $0h$  $Sign For Tap 10. 0: Positive. 1: Negative$
$$dfe_f10_msb_o_lane[4:0]$  $4$  $0$  $R0890h$  $$  $RW$  $0h$  $Tap 10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R0894h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0894h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0894h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0894h$  $$  $RW$  $0h$  $$
$$dfe_f11_sign_o_lane$  $4$  $4$  $R0894h$  $$  $RW$  $0h$  $Sign For Tap 11. 0: Positive. 1: Negative$
$$dfe_f11_o_lane[3:0]$  $3$  $0$  $R0894h$  $$  $RW$  $0h$  $Tap 11 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R0898h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0898h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0898h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0898h$  $$  $RW$  $0h$  $$
$$dfe_f12_sign_o_lane$  $4$  $4$  $R0898h$  $$  $RW$  $0h$  $Sign For Tap 12. 0: Positive. 1: Negative$
$$dfe_f12_o_lane[3:0]$  $3$  $0$  $R0898h$  $$  $RW$  $0h$  $Tap 12 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R089Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R089Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R089Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R089Ch$  $$  $RW$  $0h$  $$
$$dfe_f13_sign_o_lane$  $4$  $4$  $R089Ch$  $$  $RW$  $0h$  $Sign For Tap 13. 0: Positive. 1: Negative$
$$dfe_f13_o_lane[3:0]$  $3$  $0$  $R089Ch$  $$  $RW$  $0h$  $Tap 13 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R08A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08A0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08A0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R08A0h$  $$  $RW$  $0h$  $$
$$dfe_f14_sign_o_lane$  $4$  $4$  $R08A0h$  $$  $RW$  $0h$  $Sign For Tap 14. 0: Positive. 1: Negative$
$$dfe_f14_o_lane[3:0]$  $3$  $0$  $R08A0h$  $$  $RW$  $0h$  $Tap 14 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R08A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08A4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08A4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R08A4h$  $$  $RW$  $0h$  $$
$$dfe_f15_sign_o_lane$  $4$  $4$  $R08A4h$  $$  $RW$  $0h$  $Sign For Tap 15. 0: Positive. 1: Negative$
$$dfe_f15_o_lane[3:0]$  $3$  $0$  $R08A4h$  $$  $RW$  $0h$  $Tap 15 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R08A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08A8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08A8h$  $$  $RW$  $0h$  $$
$$dfe_ff1_sign_o_lane$  $5$  $5$  $R08A8h$  $$  $RW$  $0h$  $Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff1_o_lane[4:0]$  $4$  $0$  $R08A8h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R08ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08ACh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08ACh$  $$  $RW$  $0h$  $$
$$dfe_ff2_sign_o_lane$  $5$  $5$  $R08ACh$  $$  $RW$  $0h$  $Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff2_o_lane[4:0]$  $4$  $0$  $R08ACh$  $$  $RW$  $00h$  $Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R08B0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08B0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08B0h$  $$  $RW$  $0h$  $$
$$dfe_ff3_sign_o_lane$  $5$  $5$  $R08B0h$  $$  $RW$  $0h$  $Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff3_o_lane[4:0]$  $4$  $0$  $R08B0h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R08B4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08B4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08B4h$  $$  $RW$  $0h$  $$
$$dfe_ff4_sign_o_lane$  $5$  $5$  $R08B4h$  $$  $RW$  $0h$  $Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff4_o_lane[4:0]$  $4$  $0$  $R08B4h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R08B8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08B8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08B8h$  $$  $RW$  $0h$  $$
$$dfe_ff5_sign_o_lane$  $5$  $5$  $R08B8h$  $$  $RW$  $0h$  $Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff5_o_lane[4:0]$  $4$  $0$  $R08B8h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R08BCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08BCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08BCh$  $$  $RW$  $0h$  $$
$$dfe_ff6_sign_o_lane$  $5$  $5$  $R08BCh$  $$  $RW$  $0h$  $Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff6_o_lane[4:0]$  $4$  $0$  $R08BCh$  $$  $RW$  $00h$  $Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R08C0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08C0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08C0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R08C0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R08C0h$  $$  $RW$  $0h$  $$
$$f1_tune_top_d_o_lane[3:0]$  $3$  $0$  $R08C0h$  $$  $RW$  $6h$  $Scale The Weighting Of F1 In Each Odd Data Sampler Controlled By The Output Of Odd Top Data Sampler. 0000: Smallest Scale. 1111: Biggest Scale$
$$ND$  $31$  $8$  $R08C4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08C4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08C4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R08C4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R08C4h$  $$  $RW$  $0h$  $$
$$f1_tune_top_s_o_lane[3:0]$  $3$  $0$  $R08C4h$  $$  $RW$  $6h$  $Scale The Weighting Of F1 In Each Odd Slicer Sampler Controlled By The Output Of Odd Top Slicer Sampler. 0000: Smallest Scale. 1111: Biggest Scale$
$$ND$  $31$  $8$  $R08C8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08C8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08C8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R08C8h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_bot_o_lane[4:0]$  $4$  $0$  $R08C8h$  $$  $RW$  $00h$  $N Side Vref Control For Bot Odd Sampler$
$$ND$  $31$  $8$  $R08CCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08CCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08CCh$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_bot_o_lane$  $5$  $5$  $R08CCh$  $$  $RW$  $0h$  $Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_bot_o_lane[4:0]$  $4$  $0$  $R08CCh$  $$  $RW$  $00h$  $P Side Vref Control For Bot Odd Sampler$
$$ND$  $31$  $8$  $R08D0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08D0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08D0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R08D0h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_mid_o_lane[4:0]$  $4$  $0$  $R08D0h$  $$  $RW$  $00h$  $N Side Vref Control For Mid Odd Sampler$
$$ND$  $31$  $8$  $R08D4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08D4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08D4h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_mid_o_lane$  $5$  $5$  $R08D4h$  $$  $RW$  $0h$  $Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_mid_o_lane[4:0]$  $4$  $0$  $R08D4h$  $$  $RW$  $00h$  $P Side Vref Control For Mid Odd Sampler$
$$ND$  $31$  $8$  $R08D8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08D8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08D8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R08D8h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_top_o_lane[4:0]$  $4$  $0$  $R08D8h$  $$  $RW$  $00h$  $N Side Vref Control For Top Odd Sampler$
$$ND$  $31$  $8$  $R08DCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08DCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08DCh$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_top_o_lane$  $5$  $5$  $R08DCh$  $$  $RW$  $0h$  $Sign Control Of Vref For Top Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_top_o_lane[4:0]$  $4$  $0$  $R08DCh$  $$  $RW$  $00h$  $P Side Vref Control For Top Odd Sampler$
$$ND$  $31$  $8$  $R08E0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08E0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08E0h$  $$  $RW$  $0h$  $$
$$ofst_d_bot_o_lane[5:0]$  $5$  $0$  $R08E0h$  $$  $RW$  $00h$  $Offset Control For Odd Bot Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R08E4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08E4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08E4h$  $$  $RW$  $0h$  $$
$$ofst_d_mid_o_lane[5:0]$  $5$  $0$  $R08E4h$  $$  $RW$  $00h$  $Offset Control For Odd Mid Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R08E8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08E8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08E8h$  $$  $RW$  $0h$  $$
$$ofst_d_top_o_lane[5:0]$  $5$  $0$  $R08E8h$  $$  $RW$  $00h$  $Offset Control For Odd Top Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R08ECh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08ECh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08ECh$  $$  $RW$  $0h$  $$
$$ofst_s_bot_o_lane[5:0]$  $5$  $0$  $R08ECh$  $$  $RW$  $00h$  $Offset Control For Odd Bot Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R08F0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08F0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08F0h$  $$  $RW$  $0h$  $$
$$ofst_s_mid_o_lane[5:0]$  $5$  $0$  $R08F0h$  $$  $RW$  $00h$  $Offset Control For Odd Mid Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R08F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08F4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08F4h$  $$  $RW$  $0h$  $$
$$ofst_s_top_o_lane[5:0]$  $5$  $0$  $R08F4h$  $$  $RW$  $00h$  $Offset Control For Odd Top Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R08F8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08F8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08F8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R08F8h$  $$  $RW$  $0h$  $$
$$ofst_edge_neg_o_lane[4:0]$  $4$  $0$  $R08F8h$  $$  $RW$  $00h$  $N Side Offset Control For Edge Sampler$
$$ND$  $31$  $8$  $R08FCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08FCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08FCh$  $$  $RW$  $0h$  $$
$$ofst_edge_sign_o_lane$  $5$  $5$  $R08FCh$  $$  $RW$  $0h$  $Offset Sign Control For Edge Sampler$
$$ofst_edge_pos_o_lane[4:0]$  $4$  $0$  $R08FCh$  $$  $RW$  $00h$  $P Side Offset Control For Edge Sampler$
$$ND$  $31$  $8$  $R0900h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0900h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0900h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0900h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0900h$  $$  $RW$  $0h$  $$
$$f1_tune_bot_d_o_lane[3:0]$  $3$  $0$  $R0900h$  $$  $RW$  $6h$  $Scale The Weighting Of F1 In Each Odd Data Sampler Controlled By The Output Of Odd Bot Data Sampler. 0000: Smallest Scale. 1111: Biggest Scale$
$$ND$  $31$  $8$  $R0904h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0904h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0904h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0904h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0904h$  $$  $RW$  $0h$  $$
$$f1_tune_bot_s_o_lane[3:0]$  $3$  $0$  $R0904h$  $Power Control Tx Lane Register 1$  $RW$  $6h$  $Scale The Weighting Of F1 In Each Odd Slicer Sampler Controlled By The Output Of Odd Bot Slicer Sampler. 0000: Smallest Scale. 1111: Biggest Scale$
$$ana_pu_tx_force_lane$  $31$  $31$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Force PU_TX To Use Register Value Ana_pu_tx$
$$ana_pu_tx_lane$  $30$  $30$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Powre Up TX.$
$$ND$  $29$  $29$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ana_tx_idle_force_lane$  $26$  $26$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $TX Idle Signals Force.$
$$ND$  $25$  $25$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ANA_TX_IDLE_LANE$  $24$  $24$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $Transmitter Driver Idle.$
$$ND$  $23$  $23$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$PLL_READY_TX_LANE$  $20$  $20$  $R02000h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $PLL Ready Tx Read$
$$ND$  $19$  $19$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$pin_pll_ready_tx_lane$  $18$  $18$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $PLL Ready Tx$
$$ND$  $17$  $17$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02000h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02000h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ana_tx_idle_hiz_en_lane$  $31$  $31$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Analog TX Idle Hiz Enable$
$$ND$  $30$  $30$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$pin_pu_pll_rd_lane$  $29$  $29$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN PU_PLL Value Read$
$$pin_pu_tx_rd_lane$  $28$  $28$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN PU_TX Value Read$
$$ND$  $27$  $27$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$pin_tx_idle_rd_lane$  $26$  $26$  $R02004h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN TX_IDLE Value Read$
$$ND$  $25$  $25$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ana_tx_txclk_sync_en_lane$  $22$  $22$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Tx Clock Sync Enable$
$$ND$  $21$  $21$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ana_pu_drvreg_lane$  $20$  $20$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $1h$  $Analog Power Up Driver Regulator$
$$ND$  $19$  $19$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02004h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02004h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$PHY_GEN_TX_LANE[3:0]$  $31$  $28$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $9h$  $PHY Tx Speed Generation$
$$phy_gen_tx_fm_reg_lane$  $27$  $27$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Phy_gen_tx From Register$
$$ND$  $26$  $26$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $$
$$remote_status_field_reset_lane$  $24$  $24$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Status Field Reset$
$$remote_status_field_reset_fm_reg_lane$  $23$  $23$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_status_field_reset_lane From Register$
$$remote_ctrl_field_reset_lane[3:0]$  $22$  $19$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Countrol Field Reset$
$$remote_ctrl_field_reset_fm_reg_lane$  $18$  $18$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_reset From Register$
$$remote_ctrl_field_lane[5:0]$  $17$  $12$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Countrol Field$
$$remote_ctrl_field_fm_reg_lane$  $11$  $11$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_ctrl_field From Register$
$$remote_status_field_lane[5:0]$  $10$  $5$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Status Field$
$$remote_status_field_fm_reg_lane$  $4$  $4$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_status_field From Register$
$$pu_pll_lane$  $3$  $3$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Power Up Pll$
$$pu_pll_fm_reg_lane$  $2$  $2$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Pu_pll From Register$
$$pu_tx_lane$  $1$  $1$  $R02008h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Power Up Tx$
$$pu_tx_fm_reg_lane$  $0$  $0$  $R02008h$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Pu_tx From Register$
$$gpi_lane[7:0]$  $31$  $24$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $GPI$
$$gpi_fm_reg_lane$  $23$  $23$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Gpi From Register$
$$reserved_input_tx_lane[15:0]$  $22$  $7$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Tx Reserved Input$
$$reserved_input_tx_fm_reg_lane$  $6$  $6$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Reserved_input_tx From Register$
$$ND$  $5$  $5$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $$
$$SSC_EN_LANE$  $2$  $2$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $SSC Enable$
$$SSC_EN_FM_REG_LANE$  $1$  $1$  $R0200Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of SSC_EN From Register$
$$ND$  $0$  $0$  $R0200Ch$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ana_trx_ana_rsvd_out_lane[15:0]$  $27$  $12$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Analog TRx Reserved Output$
$$ana_trx_ana_rsvd_out_fm_reg_lane$  $11$  $11$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Ana_trx_ana_rsvd_out From Registe$
$$ND$  $10$  $10$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$tx_acjtag_en_fm_reg_lane$  $8$  $8$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_acjtag_en From Register$
$$tx_acjtag_en_lane$  $7$  $7$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Acjtag Mode Enable$
$$tx_train_enable_fm_reg_lane$  $6$  $6$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_train_enable From Register$
$$tx_train_enable_lane$  $5$  $5$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Training Enable$
$$ND$  $4$  $4$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$tx_train_frame_lock_enable_lane$  $3$  $3$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Training Frame Lock Enable$
$$tx_train_frame_lock_enable_fm_reg_lane$  $2$  $2$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_train_frame_lock_enable From Register$
$$local_ctrl_field_ready_lane$  $1$  $1$  $R02010h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Local Control Filed Ready$
$$local_ctrl_field_ready_fm_reg_lane$  $0$  $0$  $R02010h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Local_ctrl_field_ready From Register$
$$ND$  $31$  $31$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$remote_ctrl_field_pat_lane[1:0]$  $25$  $24$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Control Field Pattern$
$$remote_ctrl_field_pat_fm_reg_lane$  $23$  $23$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_pat_lane From Register$
$$remote_ctrl_field_valid_lane$  $22$  $22$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Control Field Valid$
$$remote_ctrl_field_valid_fm_reg_lane$  $21$  $21$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_valid From Register$
$$remote_status_field_valid_lane$  $20$  $20$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Status Field Valid$
$$remote_status_field_valid_fm_reg_lane$  $19$  $19$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_status_field_valid From Register$
$$TX_IDLE_LANE$  $18$  $18$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Idle From Pin$
$$tx_idle_fm_reg_lane$  $17$  $17$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_idle From Register$
$$ND$  $16$  $16$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$tx_acjtag_in_lane$  $6$  $6$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Acjtag Input$
$$tx_acjtag_in_fm_reg_lane$  $5$  $5$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_acjtag_in From Register$
$$ND$  $4$  $4$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $$
$$remote_status_field_pat_lane[1:0]$  $2$  $1$  $R02014h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Status Field Pattern$
$$remote_status_field_pat_fm_reg_lane$  $0$  $0$  $R02014h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Force Value Of Remote_status_field_pat_lane From Register$
$$int_pu_pll_chg_isr_lane$  $31$  $31$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_chg Interrupt $
$$int_pu_tx_chg_isr_lane$  $30$  $30$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_tx_chg Interrupt $
$$int_pu_rx_chg_isr_lane$  $29$  $29$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_rx_chg Interrupt $
$$ND$  $28$  $28$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$int_rx_init_rise_isr_lane$  $27$  $27$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Rx_init_rise Interrupt$
$$int_pu_ivref_chg_isr_lane$  $26$  $26$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_ivref_chg Interrupt $
$$int_refclk_dis_chg_isr_lane$  $25$  $25$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Refclk_dis_chg Interrupt$
$$int_pu_pll_or_chg_isr_lane$  $24$  $24$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_or_chg Interrupt $
$$ND$  $23$  $23$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$int_tx_idle_chg_isr_lane$  $20$  $20$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_idle_chg Interrupt $
$$ND$  $19$  $19$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02018h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02018h$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$int_pu_pll_chg_mask_lane$  $31$  $31$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_chg Interrupt Mask $
$$int_pu_tx_chg_mask_lane$  $30$  $30$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_tx_chg Interrupt Mask $
$$int_pu_rx_chg_mask_lane$  $29$  $29$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_rx_chg Interrupt Mask $
$$ND$  $28$  $28$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$int_rx_init_rise_mask_lane$  $27$  $27$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Rx_init_rise Interrupt Mask$
$$int_pu_ivref_chg_mask_lane$  $26$  $26$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_ivref_chg Interrupt Mask $
$$int_refclk_dis_chg_mask_lane$  $25$  $25$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Refclk_dis_chg Interrupt Mask$
$$int_pu_pll_or_chg_mask_lane$  $24$  $24$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_or_chg Interrupt Mask $
$$ND$  $23$  $23$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$int_tx_idle_chg_mask_lane$  $20$  $20$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Tx_idle_chg Interrupt Mask $
$$ND$  $19$  $19$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0201Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0201Ch$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$pin_tx_clk_on_lane$  $29$  $29$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $1h$  $Clock Enable For PIN_TXDCLK$
$$REFCLK_ON_DCLK_DIS_LANE$  $28$  $28$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Referenc Clock On TXDCLK/RXDCLK Disable$
$$ND$  $27$  $27$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ana_txclk_inv_lane$  $24$  $24$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Analog Transmit Data Clock Active High.$
$$txdclk_ah_lane$  $23$  $23$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Transmit Data Clock Active High.$
$$pt_tx_clk_en_lane$  $22$  $22$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force Phytest TX Clock Enable.$
$$rx2tx_lpbk_tx_clk_en_lane$  $21$  $21$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back TX Clock Enable.$
$$rst_rx2tx_lpbk_tx_clk_lane$  $20$  $20$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back TX Clock$
$$ND$  $19$  $19$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02020h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02020h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$LOCAL_DIG_RX2TX_LPBK_EN_LANE$  $31$  $31$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback Enable (Receiver To Transmitter In Local PHY).$
$$TXD_INV_LANE$  $30$  $30$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit Polarity Invert.$
$$add_err_en_lane$  $29$  $29$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $TXDATA Error Injection Enable$
$$add_err_num_lane[2:0]$  $28$  $26$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $TXDATA Error Injection Number$
$$rx2tx_fifo_no_stop_lane$  $25$  $25$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Not Stop$
$$rx2tx_fifo_rd_start_point_lane$  $24$  $24$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Read Start Point$
$$rx2tx_fifo_full_lane$  $23$  $23$  $R02024h$  $TX Clock and Data Speed Convert$  $R$  $Vh$  $Far End Loopback FIFO Is Full$
$$rx2tx_fifo_empty_lane$  $22$  $22$  $R02024h$  $TX Clock and Data Speed Convert$  $R$  $Vh$  $Far End Loopback FIFO Is Empty$
$$rx2tx_fifo_status_clear_lane$  $21$  $21$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Status Clear$
$$rx2tx_fifo_full_force_lane$  $20$  $20$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Full Force$
$$rx2tx_fifo_empty_force_lane$  $19$  $19$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Empty Force$
$$txd_gray_en_lane$  $18$  $18$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Gray Code Enable$
$$txd_msb_lsb_swap_lane$  $17$  $17$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Symbol MSB LSB Swap$
$$ND$  $16$  $16$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$rx2tx_fifo_cnt_rd_req_lane$  $10$  $10$  $R02024h$  $TX Clock and Data Speed Convert$  $RW$  $1h$  $Far End Loopback FIFO Count Read Request$
$$rx2tx_w_fifo_cnt_lane[4:0]$  $9$  $5$  $R02024h$  $TX Clock and Data Speed Convert$  $R$  $Vh$  $Far End Loopback FIFO Count In Write Side$
$$rx2tx_r_fifo_cnt_lane[4:0]$  $4$  $0$  $R02024h$  $Speed Control Interrupt Register 1$  $R$  $Vh$  $Far End Loopback FIFO Count In Write Side$
$$int_phy_gen_tx_chg_isr_lane$  $31$  $31$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $Tx Speed Change Interrupt $
$$int_phy_gen_rx_chg_isr_lane$  $30$  $30$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $Rx Speed Change Interrupt $
$$ND$  $29$  $29$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02028h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02028h$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$int_phy_gen_tx_chg_mask_lane$  $31$  $31$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $Tx Speed Change Interrupt Mask$
$$int_phy_gen_rx_chg_mask_lane$  $30$  $30$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $Rx Speed Change Interrupt Mask$
$$ND$  $29$  $29$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0202Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0202Ch$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$pin_phy_gen_tx_rd_lane[3:0]$  $31$  $28$  $R02030h$  $Speed Control Tx Lane Register 1$  $R$  $Vh$  $Tx GEN Value Read$
$$ND$  $27$  $27$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02030h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02030h$  $$  $RW$  $0h$  $$
$$TX_SEL_BITS_LANE$  $31$  $31$  $R02034h$  $$  $RW$  $0h$  $Select Tx Data Bus Width$
$$ND$  $30$  $30$  $R02034h$  $$  $RW$  $0h$  $$
$$TX_PAM2_EN_LANE$  $29$  $29$  $R02034h$  $$  $RW$  $0h$  $Tx PAM2 Enable$
$$ND$  $28$  $0$  $R02034h$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ana_trx_txdcc_dn_lane$  $20$  $20$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Analog Trx Txdcc Calibration Down$
$$ana_trx_txdcc_dn_fm_reg_lane$  $19$  $19$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Ana_trx_txdcc_dn From Register$
$$ND$  $18$  $18$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0203Ch$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0203Ch$  $tx_calibration_lane$  $RW$  $0h$  $$
$$ND$  $31$  $2$  $R02040h$  $tx_calibration_lane$  $RW$  $0h$  $$
$$trx_txdcc_dn_req_lane$  $1$  $1$  $R02040h$  $tx_calibration_lane$  $RW$  $1h$  $Analog ANA_TRX_TXDCC_DN Request$
$$ana_trx_txdcc_dn_rd_lane$  $0$  $0$  $R02040h$  $Digital TX Reserved Register0$  $R$  $Vh$  $Analog ANA_TRX_TXDCC_DN Value Read$
$$DIG_TX_RSVD0_LANE[15:0]$  $31$  $16$  $R02044h$  $Digital TX Reserved Register0$  $RW$  $0h$  $Digital TX Reserved Register0$
$$dig_tx_int_rsvd0_lane[15:0]$  $15$  $0$  $R02044h$  $_field description_$  $RW$  $0h$  $Internal Digital TX Reserved Register0$
$$ND$  $31$  $31$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0204Ch$  $_field description_$  $RW$  $0h$  $$
$$ana_trx_ana_rsvd_in_lane[15:0]$  $15$  $0$  $R0204Ch$  $Tx Emphasis Control0$  $RW$  $ff00h$  $Analog TRX Reserved PIN Control$
$$tx_vref_txdrv_sel_lane[2:0]$  $31$  $29$  $R02050h$  $Tx Emphasis Control0$  $RW$  $4h$  $Tx Margin Voltage$
$$ND$  $28$  $28$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$tx_em_pre2_polarity_lane$  $27$  $27$  $R02050h$  $Tx Emphasis Control0$  $RW$  $1h$  $Tx Pre2 Emphasis Polarity Control$
$$tx_em_pre2_en_lane$  $26$  $26$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Pre2 Emphasis Control Enable$
$$tx_em_pre2_en_force_lane$  $25$  $25$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Force Tx_em_pre2_en$
$$tx_em_pre2_ctrl_lane[2:0]$  $24$  $22$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Pre2 Emphasis Control$
$$tx_em_pre2_ctrl_force_lane$  $21$  $21$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Force Tx_em_pre2_ctrl$
$$tx_em_post_ctrl_lane[4:0]$  $20$  $16$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Post Emphasis Control$
$$tx_em_post_ctrl_force_lane$  $15$  $15$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Force Tx_em_post_ctrl$
$$tx_em_post_en_lane$  $14$  $14$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Post Emphasis Control Enable$
$$tx_em_post_en_force_lane$  $13$  $13$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Force Tx_em_post_en$
$$tx_em_pre_ctrl_lane[4:0]$  $12$  $8$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Pre Emphasis Control$
$$tx_em_pre_ctrl_force_lane$  $7$  $7$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Force Tx_em_pre_ctrl$
$$tx_em_pre_en_lane$  $6$  $6$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Pre Emphasis Control Enable$
$$tx_em_pre_en_force_lane$  $5$  $5$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Force Tx_em_pre_en$
$$tx_em_peak_ctrl_lane[1:0]$  $4$  $3$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Peak Amplitude Control$
$$ND$  $2$  $2$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$tx_em_peak_en_lane$  $1$  $1$  $R02050h$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Peak Amplitude Control Enable$
$$ND$  $0$  $0$  $R02050h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$ND$  $31$  $6$  $R02054h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$tx_em_bk_ctrl_lane[4:0]$  $5$  $1$  $R02054h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx Backup Emphasis Control$
$$tx_em_bk_ctrl_force_lane$  $0$  $0$  $R02054h$  $Tx Emphasis Control2$  $RW$  $0h$  $Force Tx_em_bk_ctrl$
$$ND$  $31$  $24$  $R02058h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_em_bk_ctrl_lane[4:0]$  $23$  $19$  $R02058h$  $Tx Emphasis Control2$  $R$  $Vh$  $Read Out Value Of Analog Tx_em_bk_ctrl$
$$to_ana_tx_em_pre2_en_lane$  $18$  $18$  $R02058h$  $Tx Emphasis Control2$  $R$  $Vh$  $Read Out Value Of Analog Tx_em_pre2_en$
$$to_ana_tx_em_pre_en_lane$  $17$  $17$  $R02058h$  $Tx Emphasis Control2$  $R$  $Vh$  $Read Out Value Of Analog Tx_em_pre_en$
$$to_ana_tx_em_post_en_lane$  $16$  $16$  $R02058h$  $Tx Emphasis Control2$  $R$  $Vh$  $Read Out Value Of Analog Tx_em_post_en$
$$to_ana_tx_em_peak_en_lane$  $15$  $15$  $R02058h$  $Tx Emphasis Control2$  $R$  $Vh$  $Read Out Value Of Analog Tx_em_peak_en$
$$to_ana_tx_em_pre2_ctrl_lane[2:0]$  $14$  $12$  $R02058h$  $Tx Emphasis Control2$  $R$  $Vh$  $Read Out Value Of Analog Tx_em_pre2_ctrl$
$$to_ana_tx_em_pre_ctrl_lane[4:0]$  $11$  $7$  $R02058h$  $Tx Emphasis Control2$  $R$  $Vh$  $Read Out Value Of Analog Tx_em_pre_ctrl$
$$to_ana_tx_em_post_ctrl_lane[4:0]$  $6$  $2$  $R02058h$  $Tx Emphasis Control2$  $R$  $Vh$  $Read Out Value Of Analog Tx_em_post_ctrl$
$$to_ana_tx_em_peak_ctrl_lane[1:0]$  $1$  $0$  $R02058h$  $Tx Reserved Register 1$  $R$  $Vh$  $Read Out Value Of Analog Tx_em_peak_ctrl$
$$trx_ana_rsvd_out_rd_lane[15:0]$  $31$  $16$  $R0205Ch$  $Tx Reserved Register 1$  $R$  $Vh$  $TRX_ANA_RSVD_OUT Value$
$$pin_reserved_input_tx_rd_lane[15:0]$  $15$  $0$  $R0205Ch$  $Tx Reserved Register 2$  $R$  $Vh$  $PIN_RESERVED_INPUT_TX Value$
$$ND$  $31$  $31$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02060h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$pin_reserved_output_tx_lane[15:0]$  $15$  $0$  $R02060h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $PIN_RESERVED_OUTPUT_TX Value$
$$int_pu_pll_chg_isr_clear_lane$  $31$  $31$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_chg Interrupt Clear$
$$int_pu_tx_chg_isr_clear_lane$  $30$  $30$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_tx_chg Interrupt Clear$
$$int_pu_rx_chg_isr_clear_lane$  $29$  $29$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_rx_chg Interrupt Clear$
$$ND$  $28$  $28$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$int_rx_init_rise_isr_clear_lane$  $27$  $27$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx_init_rise Interrupt Clear$
$$int_pu_ivref_chg_isr_clear_lane$  $26$  $26$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_ivref_chg Interrupt Clear$
$$int_refclk_dis_chg_isr_clear_lane$  $25$  $25$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Refclk_dis_chg Interrupt Clear$
$$int_pu_pll_or_chg_isr_clear_lane$  $24$  $24$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_or_chg Interrupt Clear$
$$ND$  $23$  $23$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$int_tx_idle_chg_isr_clear_lane$  $20$  $20$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_idle_chg Interrupt Clear$
$$ND$  $19$  $19$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02064h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02064h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$int_phy_gen_tx_chg_isr_clear_lane$  $31$  $31$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx Speed Change Interrupt Clear$
$$int_phy_gen_rx_chg_isr_clear_lane$  $30$  $30$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx Speed Change Interrupt Clear$
$$ND$  $29$  $29$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02068h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02068h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ana_pu_rx_force_lane$  $31$  $31$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Force PU_RX To Use Register Value Ana_pu_rx$
$$ana_pu_rx_lane$  $30$  $30$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Powre Up RX.$
$$ana_pu_sq_lane$  $29$  $29$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Analog Power Up Squetch Detector$
$$pu_sq_force_lane$  $28$  $28$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Force ANA_PU_SQ To Use Register Value$
$$ND$  $27$  $27$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$PLL_READY_RX_LANE$  $24$  $24$  $R02100h$  $Power Control RX Lane Register1$  $R$  $Vh$  $Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX$
$$reset_dtl_sync_lane$  $23$  $23$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Sync Reset DTL$
$$pin_pll_ready_rx_lane$  $22$  $22$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $PHY Output Port PIN_PLL_READY_RX$
$$reset_dtl_lane$  $21$  $21$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $Reset DTL$
$$dtl_clk_off_lane$  $20$  $20$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $1h$  $DTL Clock Off$
$$RX_INIT_DONE_LANE$  $19$  $19$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Initial Sequence Done.$
$$pin_pu_rx_rd_lane$  $18$  $18$  $R02100h$  $Power Control RX Lane Register1$  $R$  $Vh$  $PIN PU_RX Value Read$
$$ND$  $17$  $17$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ana_rx_dtl_loop_freeze_lane$  $16$  $16$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Analog DTL Loop Freeze$
$$ana_pu_rx_dly_lane$  $15$  $15$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Powre Up RX Delay$
$$ND$  $14$  $14$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02100h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02100h$  $$  $RW$  $0h$  $$
$$RX_SEL_BITS_LANE$  $31$  $31$  $R02104h$  $$  $RW$  $0h$  $Select Rx Data Bus Width$
$$ND$  $30$  $30$  $R02104h$  $$  $RW$  $0h$  $$
$$RX_PAM2_EN_LANE$  $29$  $29$  $R02104h$  $$  $RW$  $0h$  $Rx PAM2 Enable$
$$ND$  $28$  $0$  $R02104h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$PHY_GEN_RX_LANE[3:0]$  $31$  $28$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $PHY Rx Speed Generation$
$$phy_gen_rx_fm_reg_lane$  $27$  $27$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Phy_gen_rx From Register$
$$reserved_input_rx_lane[15:0]$  $26$  $11$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Reserved Input$
$$reserved_input_rx_fm_reg_lane$  $10$  $10$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Reserved_input_rx From Register$
$$rx_acjtag_hyst_lane[2:0]$  $9$  $7$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Acjtage Hyst$
$$rx_acjtag_hyst_fm_reg_lane$  $6$  $6$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Rx_acjtag_hyst From Register$
$$ND$  $5$  $5$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$pu_rx_lane$  $1$  $1$  $R02108h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Power Up Rx$
$$pu_rx_fm_reg_lane$  $0$  $0$  $R02108h$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Pu_rx From Register$
$$rx_acjtag_ref_sel_lane$  $31$  $31$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $ACJTAG Internal Reference Selection:$
$$rx_acjtag_dcc_en_lane$  $30$  $30$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $RX Acjtag Dcc Enable$
$$rx_dc_term_en_lane$  $29$  $29$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Enable Analog Dc Termination During Normal Function Model$
$$ana_rx_voff_pos_fm_reg_lane$  $28$  $28$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Ana_rx_voff_pos From Register$
$$ana_rx_voff_pos_lane$  $27$  $27$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Voff Positive$
$$rx_acjtag_ref_sel_fm_reg_lane$  $26$  $26$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Using Register Rx_acjtag_ref_sel_lane$
$$rx_acjtag_dcc_en_fm_reg_lane$  $25$  $25$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Using Register Rx_acjtag_dcc_en_lane$
$$rx_dc_term_en_fm_reg_lane$  $24$  $24$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Using Register Rx_dc_term_en_lane$
$$ana_rx_dn2floop_lane[3:0]$  $23$  $20$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX DN Indicator To Frequency Loop$
$$ana_rx_dn2floop_fm_reg_lane$  $19$  $19$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX DN Indicator To Frequency Loop From Register$
$$ana_rx_up2floop_lane[3:0]$  $18$  $15$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX UP Indicator To Frequency Loop$
$$ana_rx_up2floop_fm_reg_lane$  $14$  $14$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX UP Indicator To Frequency Loop From Register$
$$rx_acjtag_initn_fm_reg_lane$  $13$  $13$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_initn From Register$
$$rx_acjtag_initn_lane$  $12$  $12$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtage Initn$
$$rx_acjtag_initp_fm_reg_lane$  $11$  $11$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_initp From Register$
$$rx_acjtag_initp_lane$  $10$  $10$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtage Initp$
$$rx_acjtag_mode_fm_reg_lane$  $9$  $9$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_mode From Register$
$$rx_acjtag_mode_lane$  $8$  $8$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtag Mode$
$$RX_INIT_LANE$  $7$  $7$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Initial $
$$rx_init_fm_reg_lane$  $6$  $6$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_init From Register$
$$ND$  $5$  $5$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$rx_train_enable_lane$  $3$  $3$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Training Enable$
$$rx_train_enable_fm_reg_lane$  $2$  $2$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_train_enable From Register$
$$rx_hiz_lane$  $1$  $1$  $R0210Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx High-Z$
$$ND$  $0$  $0$  $R0210Ch$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$rx_acjtag_dcbias_lane[2:0]$  $31$  $29$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtag Dc Bias Selection$
$$rx_acjtag_dcbias_fm_reg_lane$  $28$  $28$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Using Register Rx_acjtag_dcbias_lane$
$$ND$  $27$  $25$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$rx_acjtag_init_clk_lane$  $24$  $24$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage Init Clock$
$$rx_acjtag_init_clk_fm_reg_lane$  $23$  $23$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_init_clk From Register$
$$ND$  $22$  $22$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ana_rx_acjtag_rxp_lane$  $20$  $20$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage RXP$
$$ana_rx_acjtag_rxp_fm_reg_lane$  $19$  $19$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_rx_acjtag_rxp From Register$
$$ana_rx_align90_pd_out_lane$  $18$  $18$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Align90 Pd Out$
$$ana_rx_align90_pd_out_fm_reg_lane$  $17$  $17$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_align90_pd_out From Register$
$$ana_rx_dll_cal_cmp_out_lane$  $16$  $16$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx DLL Calibration Compare Out$
$$ana_rx_dll_cal_cmp_out_fm_reg_lane$  $15$  $15$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_dll_cal_cmp_out From Register$
$$ana_rx_eom_align_cmp_out_lane$  $14$  $14$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Eom Alignment Calibration Compare Out$
$$ana_rx_eom_align_cmp_out_fm_reg_lane$  $13$  $13$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_eom_align_cmp_out From Register$
$$ana_rx_acjtag_rxn_lane$  $12$  $12$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage RXN$
$$ana_rx_acjtag_rxn_fm_reg_lane$  $11$  $11$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_rx_acjtag_rxn From Register$
$$ana_rx_sq_out_lane$  $10$  $10$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Sq Output$
$$ana_rx_sq_out_fm_reg_lane$  $9$  $9$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_sq_out From Register$
$$ND$  $8$  $8$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$rx_acjtag_ac_fm_reg_lane$  $4$  $4$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_ac From Register$
$$rx_acjtag_ac_lane$  $3$  $3$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage AC$
$$rx_acjtag_en_fm_reg_lane$  $2$  $2$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_en From Register$
$$rx_acjtag_en_lane$  $1$  $1$  $R02110h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage Enable$
$$ND$  $0$  $0$  $R02110h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$pin_phy_gen_rx_rd_lane[3:0]$  $31$  $28$  $R02114h$  $Speed Control Rx Lane Register 1$  $R$  $Vh$  $Rx GEN Value Read$
$$ND$  $27$  $27$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02114h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02114h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $$
$$dig_rx_rsvd0_lane[15:0]$  $31$  $16$  $R02118h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $Digital RX Reserved Register 0$
$$dig_rx_int_rsvd0_lane[15:0]$  $15$  $0$  $R02118h$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Digital RX Internal Reserved Register 0$
$$ND$  $31$  $31$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ana_rxclk_inv_lane$  $30$  $30$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Analog Receiver Data Clock Active High.$
$$pin_rx_clk_on_lane$  $29$  $29$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For PIN_RXDCLK$
$$ND$  $28$  $28$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$frame_sync_det_clk_en_lane$  $27$  $27$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For Frame_sync_det  Clock$
$$rst_frame_sync_det_clk_lane$  $26$  $26$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Software Reset For Frame_sync_de_clk Clock Domain$
$$rxdclk_ah_lane$  $25$  $25$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Receiver Data Clock Active High.$
$$ND$  $24$  $24$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$pt_rx_clk_en_lane$  $22$  $22$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force Phytest RX Clock Enable.$
$$rx2tx_lpbk_rx_clk_en_lane$  $21$  $21$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back Clock Enable.$
$$rst_rx2tx_lpbk_rx_clk_lane$  $20$  $20$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back Clock$
$$ND$  $19$  $19$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$rst_sq_mcu_clk_lane$  $18$  $18$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset SQ Filter Clock $
$$dtl_floop_clk_off_lane$  $17$  $17$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $DTL Frequency Loop Clock Off$
$$dtl_floop_clk_en_lane$  $16$  $16$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $DTL Frequency Loop Clock Enable$
$$ND$  $15$  $15$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0211Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0211Ch$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$frame_det_midd_level_lane[1:0]$  $31$  $30$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $3h$  $Middle Level For Frame Detection$
$$frame_det_side_level_lane[1:0]$  $29$  $28$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $3h$  $Side Level For Frame Detection$
$$FRAME_LOCK_SEL_LANE$  $27$  $27$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Select$
$$good_marker_num_lane[2:0]$  $26$  $24$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Good Frame Marker Number$
$$bad_marker_num_lane[2:0]$  $23$  $21$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $4h$  $Bad Frame Marker Number$
$$ND$  $20$  $12$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$frame_end_sel_lane$  $11$  $11$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Frame End Selection For Frame Detection$
$$FRAME_REALIGN_MODE_LANE$  $10$  $10$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Realign Mode Select$
$$FRAME_DET_MODE_LANE$  $9$  $9$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Detection Mode$
$$align_stat_rd_req_lane$  $8$  $8$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Align Status Read Request$
$$word_found_lane$  $7$  $7$  $R02120h$  $Frame Sync Detection Reg0$  $R$  $Vh$  $Word Align Found Indicator$
$$FRAME_FOUND_LANE$  $6$  $6$  $R02120h$  $Frame Sync Detection Reg0$  $R$  $Vh$  $Frame Found Indicator$
$$frame_lock_lane$  $5$  $5$  $R02120h$  $Frame Sync Detection Reg0$  $R$  $Vh$  $Frame Lock Indicator$
$$ND$  $4$  $4$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02120h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02120h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$frame_align_level_lane[15:0]$  $31$  $16$  $R02124h$  $Frame Sync Detection Reg1$  $R$  $Vh$  $Frame Alignment Level Register Readout$
$$ND$  $15$  $15$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02124h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02124h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$align_pos_lane[79:64]$  $31$  $16$  $R02128h$  $Frame Sync Detection Reg2$  $R$  $Vh$  $Data Alignment Position$
$$ND$  $15$  $15$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02128h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02128h$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$align_pos_lane[63:32]$  $31$  $0$  $R0212Ch$  $Frame Sync Detection Reg4$  $R$  $Vh$  $Data Alignment Position$
$$align_pos_lane[31:0]$  $31$  $0$  $R02130h$  $RX Lane Interrupt Register$  $R$  $Vh$  $Data Alignment Position$
$$ND$  $31$  $31$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$frame_lock_isr_lane$  $30$  $30$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Frame Lock Interrupt To MCU$
$$frame_unlock_isr_lane$  $29$  $29$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Frame Unlock Interrupt To MCU$
$$ND$  $28$  $28$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02140h$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02140h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$frame_lock_mask_lane$  $30$  $30$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Frame Lock Interupt Disable$
$$frame_unlock_mask_lane$  $29$  $29$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Frame Unlock Interupt Disable$
$$ND$  $28$  $28$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02144h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02144h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$LOCAL_DIG_TX2RX_LPBK_EN_LANE$  $31$  $31$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Parallel Transmit To Receive Loopback Enable$
$$DET_BYPASS_LANE$  $30$  $30$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Bypass Frame Detection And Sync Detection For RXDATA$
$$RXD_INV_LANE$  $29$  $29$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receive Polarity Invert$
$$rxd_gray_en_lane$  $28$  $28$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Gray Code Enable$
$$rxd_msb_lsb_swap_lane$  $27$  $27$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Symbol MSB LSB Swap$
$$ND$  $26$  $26$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02148h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02148h$  $RX Reserved Register$  $RW$  $0h$  $$
$$pin_reserved_output_rx_lane[15:0]$  $31$  $16$  $R0214Ch$  $RX Reserved Register$  $RW$  $0h$  $PIN_RESERVED_OUTPUT_RX Value$
$$pin_reserved_input_rx_rd_lane[15:0]$  $15$  $0$  $R0214Ch$  $_field description_$  $R$  $Vh$  $PIN_RESERVED_INPUT_RX Value$
$$ND$  $31$  $21$  $R02150h$  $_field description_$  $RW$  $0h$  $$
$$rx_sq_out_rd_req_lane$  $20$  $20$  $R02150h$  $_field description_$  $RW$  $1h$  $Analog Rx SQ Calibration Read Out Request$
$$rx_voff_pos_rd_req_lane$  $19$  $19$  $R02150h$  $_field description_$  $RW$  $1h$  $Analog Rx Sampler Calibration Read Out Request$
$$rx_eom_align_cmp_out_rd_req_lane$  $18$  $18$  $R02150h$  $_field description_$  $RW$  $1h$  $Analog Rx EOM Alignment Calibration Read Out Request$
$$rx_dll_cal_cmp_out_rd_req_lane$  $17$  $17$  $R02150h$  $_field description_$  $RW$  $1h$  $Analog Rx DLL Calibration Read Out Request$
$$rx_align90_pd_out_rd_req_lane$  $16$  $16$  $R02150h$  $_field description_$  $RW$  $1h$  $Analog Rx Align90 Calibration Read Out Request$
$$ND$  $15$  $5$  $R02150h$  $_field description_$  $RW$  $0h$  $$
$$ana_rx_sq_out_rd_lane$  $4$  $4$  $R02150h$  $_field description_$  $R$  $Vh$  $Analog Rx_sq_out$
$$ana_rx_voff_pos_rd_lane$  $3$  $3$  $R02150h$  $_field description_$  $R$  $Vh$  $Analog Rx_voff_pos$
$$ana_rx_eom_align_cmp_out_rd_lane$  $2$  $2$  $R02150h$  $_field description_$  $R$  $Vh$  $Analog Rx_eom_align_cmp_out$
$$ana_rx_dll_cal_cmp_out_rd_lane$  $1$  $1$  $R02150h$  $_field description_$  $R$  $Vh$  $Analog Rx_dll_cal_cmp_out$
$$ana_rx_align90_pd_out_rd_lane$  $0$  $0$  $R02150h$  $RX Lane Interrupt Clear Register1$  $R$  $Vh$  $Analog Rx_align90_pd_out$
$$ND$  $31$  $31$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$frame_lock_isr_clear_lane$  $30$  $30$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Frame Lock Interrupt Clear$
$$frame_unlock_isr_clear_lane$  $29$  $29$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Frame Unlock Interrupt Clear$
$$ND$  $28$  $28$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02158h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02158h$  $DTL related register 0$  $RW$  $0h$  $$
$$sel_mu_f_lane$  $31$  $31$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $Select Mu Phase Selector And Frequency Selector$
$$dtl_floop_freeze_lane$  $30$  $30$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $DTL Frequency Loop Freeze$
$$dtl_clk_mode_lane[1:0]$  $29$  $28$  $R02160h$  $DTL related register 0$  $RW$  $2h$  $DTL Clock Mode$
$$dtl_clamping_en_lane$  $27$  $27$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $DTL Frequency Offset Clamping Enable$
$$dtl_clamping_sel_lane[2:0]$  $26$  $24$  $R02160h$  $DTL related register 0$  $RW$  $6h$  $DTL Frequency Offset Clamping Setting$
$$dtl_clamping_scale_lane$  $23$  $23$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $DTL Clamping Value Scale$
$$DTL_CLAMPING_RATIO_NEG_LANE[1:0]$  $22$  $21$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $DTL Negitive Side Amplitude Clamping Ratio$
$$rx_foffset_extraction_en_lane$  $20$  $20$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $Receiver Frequency Offset Extraction Enable.$
$$rx_foffset_extraction_rst_lane$  $19$  $19$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $Receiver Frequency Offset Extraction Reset. $
$$avg_window_lane[1:0]$  $18$  $17$  $R02160h$  $DTL related register 0$  $RW$  $2h$  $Average Window.$
$$rx_foffset_rd_req_lane$  $16$  $16$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $RX Frequency Offset Read Request$
$$SSC_DSPREAD_RX_LANE$  $15$  $15$  $R02160h$  $DTL related register 0$  $RW$  $1h$  $Spread Spectrum Clock Down-spread For RX Frequency Offset Extraction$
$$DTL_FLOOP_EN_LANE$  $14$  $14$  $R02160h$  $DTL related register 0$  $RW$  $1h$  $DTL Frequency Loop Enable.$
$$DTL_SQ_DET_EN_LANE$  $13$  $13$  $R02160h$  $DTL related register 0$  $RW$  $1h$  $Squelch Detector Enable For DTL$
$$clear_dtl_clamping_triggered_lane$  $12$  $12$  $R02160h$  $DTL related register 0$  $RW$  $0h$  $Clear DTL Clamping Status Register$
$$dtl_clamp_rst_mode_lane[1:0]$  $11$  $10$  $R02160h$  $DTL related register 0$  $RW$  $2h$  $DTL Clamping Reset Mode$
$$dtl_clamp_foffs_lane[9:0]$  $9$  $0$  $R02160h$  $DTL related register 1$  $RW$  $0h$  $DTL Frequency Offset Clamping Reset Value$
$$rx_foffset_ready_cnt_lane[3:0]$  $31$  $28$  $R02164h$  $DTL related register 1$  $RW$  $0h$  $SSC Detection Window Count. $
$$rx_foffset_ready_thres_lane[3:0]$  $27$  $24$  $R02164h$  $DTL related register 1$  $RW$  $2h$  $SSC Detection Threshold.$
$$rx_foffset_ssc_bias_lane[3:0]$  $23$  $20$  $R02164h$  $DTL related register 1$  $RW$  $0h$  $Receiver Frequency Offset Spread Spectrum Clock Bias.$
$$rx_foffset_ssc_detect_thres_lane[3:0]$  $19$  $16$  $R02164h$  $DTL related register 1$  $RW$  $2h$  $Receiver Frequency Offset Spread Spectrum Clock Detect Threshold. $
$$RX_SELMUFF_LANE[2:0]$  $15$  $13$  $R02164h$  $DTL related register 1$  $RW$  $2h$  $Select Final Multiple Frequency.$
$$RX_SELMUFI_LANE[2:0]$  $12$  $10$  $R02164h$  $DTL related register 1$  $RW$  $1h$  $Select Initia Multiple Frequencyl.$
$$init_rxfoffs_lane[9:0]$  $9$  $0$  $R02164h$  $DTL related register 2$  $RW$  $0h$  $Initial RX Frequency Offset$
$$rx_foffset_rdy_lane$  $31$  $31$  $R02168h$  $DTL related register 2$  $R$  $Vh$  $Receiver Frequency Offset Ready.$
$$rx_foffset_rd_lane[9:0]$  $30$  $21$  $R02168h$  $DTL related register 2$  $R$  $Vh$  $Receiver Frequency Offset Read Value.$
$$DTL_STEP_MODE_LANE$  $20$  $20$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $DTL Step Mode$
$$RX_FOFFSET_DISABLE_LANE$  $19$  $19$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $Disable Rx Frequency Offset$
$$dtl_fl_fine_lane$  $18$  $18$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $DTL Frequecuy Loop Fine Step$
$$dtl_clamping_triggered_lane$  $17$  $17$  $R02168h$  $DTL related register 2$  $R$  $Vh$  $DTL Frequency Offset Clamping Triggered$
$$rx_ssc_found_lane$  $16$  $16$  $R02168h$  $DTL related register 2$  $R$  $Vh$  $Spread Spectrum Clock Found.$
$$ND$  $15$  $15$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02168h$  $DTL related register 2$  $RW$  $0h$  $$
$$rx_foffset_extra_m_lane[13:0]$  $13$  $0$  $R02168h$  $DTL related register 3$  $RW$  $064fh$  $RX Frequency Offset Exctraction SSC Frequency. $
$$ND$  $31$  $31$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$pm_dis_timer_sel_lane[5:0]$  $29$  $24$  $R0216Ch$  $DTL related register 3$  $RW$  $bh$  $Nnumber Of Frames, Each Frame Is 4 DTL Clock$
$$pm_auto_ctrl_en_lane$  $23$  $23$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $1: Enable Pattern Match Enable Control Feature.$
$$pm_dis_timer_on_lane$  $22$  $22$  $R0216Ch$  $DTL related register 3$  $RW$  $1h$  $1: Pattern Match Disable After Number Of Frames Specified By Pm_dis_timer_sel_lane[5:0]$
$$pm_en_timer_on_lane$  $21$  $21$  $R0216Ch$  $DTL related register 3$  $RW$  $1h$  $1: Pattern Match Resume After Number Of Frames Specified By Pm_en_timer_sel_lane[2:0]$
$$pm_en_timer_sel_lane[2:0]$  $20$  $18$  $R0216Ch$  $DTL related register 3$  $RW$  $2h$  $Select Number Of Frames, Each Frame Is 4 DTL Clock$
$$ana_rx_cdr_pattern_en_force_lane$  $17$  $17$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $Analog RX CDR Pattern Enable Force$
$$ana_rx_cdr_pattern_en_lane$  $16$  $16$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $Analog RX CDR Pattern Enable$
$$ND$  $15$  $15$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0216Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$rx_extra_ssc_amp_rd_lane[9:0]$  $9$  $0$  $R0216Ch$  $squelch glitch filter control$  $R$  $Vh$  $RX SSC Amplitude Extracted$
$$SQ_LPF_LANE[15:0]$  $31$  $16$  $R02170h$  $squelch glitch filter control$  $RW$  $7h$  $Squelch Glitch Filter Delay For SQ_OUT High Level $
$$PIN_RX_SQ_OUT_RD_LANE$  $15$  $15$  $R02170h$  $squelch glitch filter control$  $R$  $Vh$  $Pin Rx Sq Output Read$
$$PIN_RX_SQ_OUT_LPF_RD_LANE$  $14$  $14$  $R02170h$  $squelch glitch filter control$  $R$  $Vh$  $Pin Rx Sq Low Pass Filter Output Read$
$$SQ_GATE_RXDATA_EN_LANE$  $13$  $13$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.$
$$SQ_LPF_EN_LANE$  $12$  $12$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $Squelch Glitch Filter Enable $
$$INT_SQ_LPF_EN_LANE$  $11$  $11$  $R02170h$  $squelch glitch filter control$  $RW$  $1h$  $Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface$
$$sq_detected_gate_en_lane$  $10$  $10$  $R02170h$  $squelch glitch filter control$  $RW$  $1h$  $SQ_DETECTED Gate Enable$
$$sq_detected_during_cal_lane$  $9$  $9$  $R02170h$  $squelch glitch filter control$  $RW$  $1h$  $SQ_DETECTED Value During Power On Sequence Or SQ Calibration$
$$SQ_DEGLITCH_EN_LANE$  $8$  $8$  $R02170h$  $squelch glitch filter control$  $RW$  $0h$  $Sq Deglitch Enable$
$$SQ_DEGLITCH_WIDTH_N_LANE[3:0]$  $7$  $4$  $R02170h$  $squelch glitch filter control$  $RW$  $6h$  $Sq Deglitch Filter Width For Negative Pulse$
$$SQ_DEGLITCH_WIDTH_P_LANE[3:0]$  $3$  $0$  $R02170h$  $MCU Control Register$  $RW$  $6h$  $Sq Deglitch Filter Width For Positive Pulse$
$$ND$  $31$  $30$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $$
$$clkcpu_en_lane$  $29$  $29$  $R02200h$  $MCU Control Register$  $R$  $Vh$  $MCU Clock Status$
$$intoccus_mcu_lane$  $28$  $28$  $R02200h$  $MCU Control Register$  $R$  $Vh$  $MCU Interrupt Occurred In Hold Mode$
$$holda_mcu_lane$  $27$  $27$  $R02200h$  $MCU Control Register$  $R$  $Vh$  $MCU  Hold ACK$
$$bypass_cache_lane$  $26$  $26$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $Cache Bypass$
$$bypass_arbiter_lane$  $25$  $25$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $Cache Arbiter Bypass$
$$rst_reg_clk_lane$  $24$  $24$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $Reset Lane Control Register$
$$set_int_to_master_mcu_lane$  $23$  $23$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $Set INT to Master MCU$
$$ND$  $22$  $9$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $$
$$mcu_restart_lane$  $8$  $8$  $R02200h$  $MCU Control Register$  $RW$  $0h$  $MCU Restart$
$$mcu_id_lane[7:0]$  $7$  $0$  $R02200h$  $MCU GPIO Control Register$  $R$  $Vh$  $MCU Lane ID For Each Lane$
$$ND$  $31$  $25$  $R02204h$  $MCU GPIO Control Register$  $RW$  $0h$  $$
$$gpo_sel_lane$  $24$  $24$  $R02204h$  $MCU GPIO Control Register$  $RW$  $0h$  $GPIO Control Select$
$$pin_gpo_lane[7:0]$  $23$  $16$  $R02204h$  $MCU GPIO Control Register$  $RW$  $0h$  $PIN_GPO_LANE Control Register$
$$pin_gpo_rd_lane[7:0]$  $15$  $8$  $R02204h$  $MCU GPIO Control Register$  $R$  $Vh$  $PIN_GPO Read Back Value$
$$pin_gpi_rd_lane[7:0]$  $7$  $0$  $R02204h$  $Cache Control Debug Register 0$  $R$  $Vh$  $PIN_GPI Read Back Value$
$$int_enable_all_lane$  $31$  $31$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $1h$  $Overall MCU INT Enable$
$$ND$  $30$  $24$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel1_lane[4:0]$  $23$  $19$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$mem_line_sel0_lane[4:0]$  $18$  $14$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$line_tag_sel_lane[4:0]$  $13$  $9$  $R02208h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$line_tag_lane[8:0]$  $8$  $0$  $R02208h$  $Cache Control Debug Register 1$  $R$  $Vh$  $Cache Control Debug Register$
$$ND$  $31$  $10$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel1_lane[4:0]$  $9$  $5$  $R0220Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$miss_line_sel0_lane[4:0]$  $4$  $0$  $R0220Ch$  $Lane MCU Information Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$mcu_command0_lane[31:0]$  $31$  $0$  $R02210h$  $Lane MCU Information Register 1$  $R$  $Vh$  $For Firmware Only$
$$mcu_command1_lane[31:0]$  $31$  $0$  $R02214h$  $Lane MCU Information Register 2$  $R$  $Vh$  $For Firmware Only$
$$mcu_command2_lane[31:0]$  $31$  $0$  $R02218h$  $Lane MCU Information Register 3$  $R$  $Vh$  $For Firmware Only$
$$mcu_command3_lane[31:0]$  $31$  $0$  $R0221Ch$  $Lane MCU Information Register 4$  $R$  $Vh$  $For Firmware Only$
$$mcu_command_all0_lane[31:0]$  $31$  $0$  $R02220h$  $Lane MCU Information Register 5$  $R$  $Vh$  $For Firmware Only$
$$mcu_command_all1_lane[31:0]$  $31$  $0$  $R02224h$  $Lane MCU Information Register 6$  $R$  $Vh$  $For Firmware Only$
$$mcu_command_all2_lane[31:0]$  $31$  $0$  $R02228h$  $Lane MCU Information Register 8$  $R$  $Vh$  $For Firmware Only$
$$mcu_command_all3_lane[31:0]$  $31$  $0$  $R0222Ch$  $Lane MCU Status Register 0$  $R$  $Vh$  $For Firmware Only$
$$mcu_status0_lane[31:0]$  $31$  $0$  $R02230h$  $Lane MCU Status Register 1$  $RW$  $0h$  $For Firmware Only$
$$mcu_status1_lane[31:0]$  $31$  $0$  $R02234h$  $Lane MCU Status Register 2$  $RW$  $0h$  $For Firmware Only$
$$mcu_status2_lane[31:0]$  $31$  $0$  $R02238h$  $Lane MCU Status Register 3$  $RW$  $0h$  $For Firmware Only$
$$mcu_status3_lane[31:0]$  $31$  $0$  $R0223Ch$  $MCU INT Control Register 0$  $RW$  $0h$  $For Firmware Only$
$$ND$  $31$  $29$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $$
$$int0_int_cmn_irq_en_lane$  $28$  $28$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int0_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT0$
$$int0_trx_train_stop_int_en_lane$  $26$  $26$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT0$
$$int0_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int0_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int0_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int0_mem_ecc_error_int_en_lane$  $22$  $22$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Memory ECC Error For INT0$
$$int0_refclk_dis_en_int_en_lane$  $21$  $21$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT0$
$$int0_mcu_int_en_lane$  $20$  $20$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Mcu_int For INT0$
$$int0_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT0$
$$int0_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT0$
$$int0_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT0$
$$int0_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT0$
$$int0_pm_others_chg_int_en_lane$  $15$  $15$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT0$
$$int0_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT0$
$$int0_dme_dec_error_int_en_lane$  $13$  $13$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT0$
$$int0_remote_balance_err_int_en_lane$  $12$  $12$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT0$
$$int0_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT0$
$$int0_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT0$
$$int0_tx_train_enable_int_en_lane$  $9$  $9$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT0$
$$int0_rx_train_enable_int_en_lane$  $8$  $8$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT0$
$$int0_frame_lock_int_en_lane$  $7$  $7$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT0$
$$int0_frame_unlock_int_en_lane$  $6$  $6$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT0$
$$int0_timer3_int_en_lane$  $5$  $5$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT0$
$$int0_timer2_int_en_lane$  $4$  $4$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT0$
$$int0_timer1_int_en_lane$  $3$  $3$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT0$
$$int0_timer0_int_en_lane$  $2$  $2$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT0$
$$int0_spd_int_gen_en_lane$  $1$  $1$  $R02240h$  $MCU INT Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT0$
$$int0_pm_chg_int_en_lane$  $0$  $0$  $R02240h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT0$
$$ND$  $31$  $29$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $$
$$int1_int_cmn_irq_en_lane$  $28$  $28$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int1_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT1$
$$int1_trx_train_stop_int_en_lane$  $26$  $26$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT1$
$$int1_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int1_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int1_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int1_mem_ecc_error_int_en_lane$  $22$  $22$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Memory ECC Error For INT1$
$$int1_refclk_dis_en_int_en_lane$  $21$  $21$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT1$
$$int1_mcu_int_en_lane$  $20$  $20$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Mcu_int For INT1$
$$int1_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT1$
$$int1_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT1$
$$int1_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT1$
$$int1_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT1$
$$int1_pm_others_chg_int_en_lane$  $15$  $15$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pm_others_chg_int For INT1$
$$int1_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT1$
$$int1_dme_dec_error_int_en_lane$  $13$  $13$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Dme_dec_error_int For INT1$
$$int1_remote_balance_err_int_en_lane$  $12$  $12$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT1$
$$int1_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT1$
$$int1_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT1$
$$int1_tx_train_enable_int_en_lane$  $9$  $9$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Tx_train_enable_int For INT1$
$$int1_rx_train_enable_int_en_lane$  $8$  $8$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Rx_train_enable_int For INT1$
$$int1_frame_lock_int_en_lane$  $7$  $7$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Frame_lock_int For INT1$
$$int1_frame_unlock_int_en_lane$  $6$  $6$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Frame_unlock_int For INT1$
$$int1_timer3_int_en_lane$  $5$  $5$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer4_int For INT1$
$$int1_timer2_int_en_lane$  $4$  $4$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer3_int For INT1$
$$int1_timer1_int_en_lane$  $3$  $3$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer2_int For INT1$
$$int1_timer0_int_en_lane$  $2$  $2$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Timer1_int For INT1$
$$int1_spd_int_gen_en_lane$  $1$  $1$  $R02244h$  $MCU INT Control Register 1$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT1$
$$int1_pm_chg_int_en_lane$  $0$  $0$  $R02244h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pm_chg_int For INT1$
$$ND$  $31$  $29$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $$
$$int2_int_cmn_irq_en_lane$  $28$  $28$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int2_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT2$
$$int2_trx_train_stop_int_en_lane$  $26$  $26$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT2$
$$int2_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int2_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int2_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int2_mem_ecc_error_int_en_lane$  $22$  $22$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Memory ECC Error For INT2$
$$int2_refclk_dis_en_int_en_lane$  $21$  $21$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT2$
$$int2_mcu_int_en_lane$  $20$  $20$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Mcu_int For INT2$
$$int2_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT2$
$$int2_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT2$
$$int2_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT2$
$$int2_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT2$
$$int2_pm_others_chg_int_en_lane$  $15$  $15$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pm_others_chg_int For INT2$
$$int2_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT2$
$$int2_dme_dec_error_int_en_lane$  $13$  $13$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Dme_dec_error_int For INT2$
$$int2_remote_balance_err_int_en_lane$  $12$  $12$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT2$
$$int2_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT2$
$$int2_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT2$
$$int2_tx_train_enable_int_en_lane$  $9$  $9$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Tx_train_enable_int For INT2$
$$int2_rx_train_enable_int_en_lane$  $8$  $8$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Tx_train_enable_int For INT2$
$$int2_frame_lock_int_en_lane$  $7$  $7$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Frame_lock_int For INT2$
$$int2_frame_unlock_int_en_lane$  $6$  $6$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Frame_unlock_int For INT2$
$$int2_timer3_int_en_lane$  $5$  $5$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer4_int For INT2$
$$int2_timer2_int_en_lane$  $4$  $4$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer3_int For INT2$
$$int2_timer1_int_en_lane$  $3$  $3$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer2_int For INT2$
$$int2_timer0_int_en_lane$  $2$  $2$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Timer1_int For INT2$
$$int2_spd_int_gen_en_lane$  $1$  $1$  $R02248h$  $MCU INT Control Register 2$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT2$
$$int2_pm_chg_int_en_lane$  $0$  $0$  $R02248h$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pm_chg_int For INT2$
$$ND$  $31$  $29$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $$
$$int3_int_cmn_irq_en_lane$  $28$  $28$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int3_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT3$
$$int3_trx_train_stop_int_en_lane$  $26$  $26$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT3$
$$int3_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int3_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int3_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int3_mem_ecc_error_int_en_lane$  $22$  $22$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Memory ECC Error For INT3$
$$int3_refclk_dis_en_int_en_lane$  $21$  $21$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT3$
$$int3_mcu_int_en_lane$  $20$  $20$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Mcu_int For INT3$
$$int3_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT3$
$$int3_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT3$
$$int3_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT3$
$$int3_int_rx_init_rise_int_en_lane$  $16$  $16$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT3$
$$int3_pm_others_chg_int_en_lane$  $15$  $15$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pm_others_chg_int For INT3$
$$int3_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT3$
$$int3_dme_dec_error_int_en_lane$  $13$  $13$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Dme_dec_error_int For INT3$
$$int3_remote_balance_err_int_en_lane$  $12$  $12$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT3$
$$int3_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT3$
$$int3_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT3$
$$int3_tx_train_enable_int_en_lane$  $9$  $9$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Tx_train_enable_int For INT3$
$$int3_rx_train_enable_int_en_lane$  $8$  $8$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Rx_train_enable_int For INT3$
$$int3_frame_lock_int_en_lane$  $7$  $7$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Frame_lock_int For INT3$
$$int3_frame_unlock_int_en_lane$  $6$  $6$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Frame_unlock_int For INT3$
$$int3_timer3_int_en_lane$  $5$  $5$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer4_int For INT3$
$$int3_timer2_int_en_lane$  $4$  $4$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer3_int For INT3$
$$int3_timer1_int_en_lane$  $3$  $3$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer2_int For INT3$
$$int3_timer0_int_en_lane$  $2$  $2$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Timer1_int For INT3$
$$int3_spd_int_gen_en_lane$  $1$  $1$  $R0224Ch$  $MCU INT Control Register 3$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT3$
$$int3_pm_chg_int_en_lane$  $0$  $0$  $R0224Ch$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pm_chg_int For INT3$
$$ND$  $31$  $29$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $$
$$int4_int_cmn_irq_en_lane$  $28$  $28$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int4_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT4$
$$int4_trx_train_stop_int_en_lane$  $26$  $26$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT4$
$$int4_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int4_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int4_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int4_mem_ecc_error_int_en_lane$  $22$  $22$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Memory ECC Error For INT4$
$$int4_refclk_dis_en_int_en_lane$  $21$  $21$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT 4$
$$int4_mcu_int_en_lane$  $20$  $20$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Mcu_int For INT4$
$$int4_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT4$
$$int4_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT4$
$$int4_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT4$
$$int4_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT4$
$$int4_pm_others_chg_int_en_lane$  $15$  $15$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pm_others_chg_int For INT4$
$$int4_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT4$
$$int4_dme_dec_error_int_en_lane$  $13$  $13$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Dme_dec_error_int For INT4$
$$int4_remote_balance_err_int_en_lane$  $12$  $12$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT4$
$$int4_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT4$
$$int4_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT4$
$$int4_tx_train_enable_int_en_lane$  $9$  $9$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Tx_train_enable_int For INT4$
$$int4_rx_train_enable_int_en_lane$  $8$  $8$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Rx_train_enable_int For INT4$
$$int4_frame_lock_int_en_lane$  $7$  $7$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Frame_lock_int For INT4$
$$int4_frame_unlock_int_en_lane$  $6$  $6$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Frame_unlock_int For INT4$
$$int4_timer3_int_en_lane$  $5$  $5$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer4_int For INT4$
$$int4_timer2_int_en_lane$  $4$  $4$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer3_int For INT4$
$$int4_timer1_int_en_lane$  $3$  $3$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer2_int For INT4$
$$int4_timer0_int_en_lane$  $2$  $2$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Timer1_int For INT4$
$$int4_spd_int_gen_en_lane$  $1$  $1$  $R02250h$  $MCU INT Control Register 4$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT4$
$$int4_pm_chg_int_en_lane$  $0$  $0$  $R02250h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pm_chg_int For INT4$
$$ND$  $31$  $29$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $$
$$int5_int_cmn_irq_en_lane$  $28$  $28$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int5_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT5$
$$int5_trx_train_stop_int_en_lane$  $26$  $26$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT5$
$$int5_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int5_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int5_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int5_mem_ecc_error_int_en_lane$  $22$  $22$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Memory ECC Error For INT5$
$$int5_refclk_dis_en_int_en_lane$  $21$  $21$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT5$
$$int5_mcu_int_en_lane$  $20$  $20$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Mcu_int For INT5$
$$int5_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT5$
$$int5_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT5$
$$int5_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT5$
$$int5_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT5$
$$int5_pm_others_chg_int_en_lane$  $15$  $15$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pm_others_chg_int For INT5$
$$int5_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT5$
$$int5_dme_dec_error_int_en_lane$  $13$  $13$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Dme_dec_error_int For INT5$
$$int5_remote_balance_err_int_en_lane$  $12$  $12$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT5$
$$int5_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT5$
$$int5_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT5$
$$int5_tx_train_enable_int_en_lane$  $9$  $9$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Tx_train_enable_int For INT5$
$$int5_rx_train_enable_int_en_lane$  $8$  $8$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Rx_train_enable_int For INT5$
$$int5_frame_lock_int_en_lane$  $7$  $7$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Frame_lock_int For INT5$
$$int5_frame_unlock_int_en_lane$  $6$  $6$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Frame_unlock_int For INT5$
$$int5_timer3_int_en_lane$  $5$  $5$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer4_int For INT5$
$$int5_timer2_int_en_lane$  $4$  $4$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer3_int For INT5$
$$int5_timer1_int_en_lane$  $3$  $3$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer2_int For INT5$
$$int5_timer0_int_en_lane$  $2$  $2$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Timer1_int For INT5$
$$int5_spd_int_gen_en_lane$  $1$  $1$  $R02254h$  $MCU INT Control Register 5$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT5$
$$int5_pm_chg_int_en_lane$  $0$  $0$  $R02254h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pm_chg_int For INT5$
$$ND$  $31$  $29$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $$
$$int6_int_cmn_irq_en_lane$  $28$  $28$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int6_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT6$
$$int6_trx_train_stop_int_en_lane$  $26$  $26$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT6$
$$int6_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int6_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int6_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int6_mem_ecc_error_int_en_lane$  $22$  $22$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Memory ECC Error For INT6$
$$int6_refclk_dis_en_int_en_lane$  $21$  $21$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT6$
$$int6_mcu_int_en_lane$  $20$  $20$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Mcu_int For INT6$
$$int6_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT6$
$$int6_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT6$
$$int6_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT6$
$$int6_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT6$
$$int6_pm_others_chg_int_en_lane$  $15$  $15$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pm_others_chg_int For INT6$
$$int6_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT6$
$$int6_dme_dec_error_int_en_lane$  $13$  $13$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Dme_dec_error_int For INT6$
$$int6_remote_balance_err_int_en_lane$  $12$  $12$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT6$
$$int6_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT6$
$$int6_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT6$
$$int6_tx_train_enable_int_en_lane$  $9$  $9$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Tx_train_enable_int For INT6$
$$int6_rx_train_enable_int_en_lane$  $8$  $8$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Rx_train_enable_int For INT6$
$$int6_frame_lock_int_en_lane$  $7$  $7$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Frame_lock_int For INT6$
$$int6_frame_unlock_int_en_lane$  $6$  $6$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Frame_unlock_int For INT6$
$$int6_timer3_int_en_lane$  $5$  $5$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer4_int For INT6$
$$int6_timer2_int_en_lane$  $4$  $4$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer3_int For INT6$
$$int6_timer1_int_en_lane$  $3$  $3$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer2_int For INT6$
$$int6_timer0_int_en_lane$  $2$  $2$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Timer1_int For INT6$
$$int6_spd_int_gen_en_lane$  $1$  $1$  $R02258h$  $MCU INT Control Register 6$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT6$
$$int6_pm_chg_int_en_lane$  $0$  $0$  $R02258h$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pm_chg_int For INT6$
$$ND$  $31$  $29$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $$
$$int7_int_cmn_irq_en_lane$  $28$  $28$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int7_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT7$
$$int7_trx_train_stop_int_en_lane$  $26$  $26$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT7$
$$int7_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int7_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int7_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int7_mem_ecc_error_int_en_lane$  $22$  $22$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Memory ECC Error For INT7$
$$int7_refclk_dis_en_int_en_lane$  $21$  $21$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT7$
$$int7_mcu_int_en_lane$  $20$  $20$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Mcu_int For INT7$
$$int7_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT7$
$$int7_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT7$
$$int7_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT7$
$$int7_int_rx_init_rise_int_en_lane$  $16$  $16$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT7$
$$int7_pm_others_chg_int_en_lane$  $15$  $15$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pm_others_chg_int For INT7$
$$int7_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT7$
$$int7_dme_dec_error_int_en_lane$  $13$  $13$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Dme_dec_error_int For INT7$
$$int7_remote_balance_err_int_en_lane$  $12$  $12$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT7$
$$int7_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT7$
$$int7_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT7$
$$int7_tx_train_enable_int_en_lane$  $9$  $9$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Tx_train_enable_int For INT7$
$$int7_rx_train_enable_int_en_lane$  $8$  $8$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Rx_train_enable_int For INT7$
$$int7_frame_lock_int_en_lane$  $7$  $7$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Frame_lock_int For INT7$
$$int7_frame_unlock_int_en_lane$  $6$  $6$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Frame_unlock_int For INT7$
$$int7_timer3_int_en_lane$  $5$  $5$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer4_int For INT7$
$$int7_timer2_int_en_lane$  $4$  $4$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer3_int For INT7$
$$int7_timer1_int_en_lane$  $3$  $3$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer2_int For INT7$
$$int7_timer0_int_en_lane$  $2$  $2$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Timer1_int For INT7$
$$int7_spd_int_gen_en_lane$  $1$  $1$  $R0225Ch$  $MCU INT Control Register 7$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT7$
$$int7_pm_chg_int_en_lane$  $0$  $0$  $R0225Ch$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pm_chg_int For INT7$
$$ND$  $31$  $29$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $$
$$int8_int_cmn_irq_en_lane$  $28$  $28$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int8_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT8$
$$int8_trx_train_stop_int_en_lane$  $26$  $26$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT8$
$$int8_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int8_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int8_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int8_mem_ecc_error_int_en_lane$  $22$  $22$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Memory ECC Error For INT8$
$$int8_refclk_dis_en_int_en_lane$  $21$  $21$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT8$
$$int8_mcu_int_en_lane$  $20$  $20$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Mcu_int For INT8$
$$int8_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT8$
$$int8_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT8$
$$int8_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT8$
$$int8_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT8$
$$int8_pm_others_chg_int_en_lane$  $15$  $15$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pm_others_chg_int For INT8$
$$int8_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT8$
$$int8_dme_dec_error_int_en_lane$  $13$  $13$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Dme_dec_error_int For INT8$
$$int8_remote_balance_err_int_en_lane$  $12$  $12$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT8$
$$int8_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT8$
$$int8_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT8$
$$int8_tx_train_enable_int_en_lane$  $9$  $9$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Tx_train_enable_int For INT8$
$$int8_rx_train_enable_int_en_lane$  $8$  $8$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Rx_train_enable_int For INT8$
$$int8_frame_lock_int_en_lane$  $7$  $7$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Frame_lock_int For INT8$
$$int8_frame_unlock_int_en_lane$  $6$  $6$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Frame_unlock_int For INT8$
$$int8_timer3_int_en_lane$  $5$  $5$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer4_int For INT8$
$$int8_timer2_int_en_lane$  $4$  $4$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer3_int For INT8$
$$int8_timer1_int_en_lane$  $3$  $3$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer2_int For INT8$
$$int8_timer0_int_en_lane$  $2$  $2$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Timer1_int For INT8$
$$int8_spd_int_gen_en_lane$  $1$  $1$  $R02260h$  $MCU INT Control Register 8$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT8$
$$int8_pm_chg_int_en_lane$  $0$  $0$  $R02260h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pm_chg_int For INT8$
$$ND$  $31$  $29$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $$
$$int9_int_cmn_irq_en_lane$  $28$  $28$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int9_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT9$
$$int9_trx_train_stop_int_en_lane$  $26$  $26$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT9$
$$int9_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int9_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int9_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int9_mem_ecc_error_int_en_lane$  $22$  $22$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Memory ECC Error For INT9$
$$int9_refclk_dis_en_int_en_lane$  $21$  $21$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT9$
$$int9_mcu_int_en_lane$  $20$  $20$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Mcu_int For INT9$
$$int9_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT9$
$$int9_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT9$
$$int9_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT9$
$$int9_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT9$
$$int9_pm_others_chg_int_en_lane$  $15$  $15$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pm_others_chg_int For INT9$
$$int9_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT9$
$$int9_dme_dec_error_int_en_lane$  $13$  $13$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Dme_dec_error_int For INT9$
$$int9_remote_balance_err_int_en_lane$  $12$  $12$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT9$
$$int9_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT9$
$$int9_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT9$
$$int9_tx_train_enable_int_en_lane$  $9$  $9$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Tx_train_enable_int For INT9$
$$int9_rx_train_enable_int_en_lane$  $8$  $8$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Rx_train_enable_int For INT9$
$$int9_frame_lock_int_en_lane$  $7$  $7$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Frame_lock_int For INT9$
$$int9_frame_unlock_int_en_lane$  $6$  $6$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Frame_unlock_int For INT9$
$$int9_timer3_int_en_lane$  $5$  $5$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer4_int For INT9$
$$int9_timer2_int_en_lane$  $4$  $4$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer3_int For INT9$
$$int9_timer1_int_en_lane$  $3$  $3$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer2_int For INT9$
$$int9_timer0_int_en_lane$  $2$  $2$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Timer1_int For INT9$
$$int9_spd_int_gen_en_lane$  $1$  $1$  $R02264h$  $MCU INT Control Register 9$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT9$
$$int9_pm_chg_int_en_lane$  $0$  $0$  $R02264h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pm_chg_int For INT9$
$$ND$  $31$  $29$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $$
$$int10_int_cmn_irq_en_lane$  $28$  $28$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int10_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT10$
$$int10_trx_train_stop_int_en_lane$  $26$  $26$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT10$
$$int10_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int10_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int10_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int10_mem_ecc_error_int_en_lane$  $22$  $22$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Memory ECC Error For INT10$
$$int10_refclk_dis_en_int_en_lane$  $21$  $21$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT10$
$$int10_mcu_int_en_lane$  $20$  $20$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Mcu_int For INT10$
$$int10_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT10$
$$int10_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT10$
$$int10_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT10$
$$int10_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT10$
$$int10_pm_others_chg_int_en_lane$  $15$  $15$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pm_others_chg_int For INT10$
$$int10_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT10$
$$int10_dme_dec_error_int_en_lane$  $13$  $13$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Dme_dec_error_int For INT10$
$$int10_remote_balance_err_int_en_lane$  $12$  $12$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT10$
$$int10_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT10$
$$int10_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT10$
$$int10_tx_train_enable_int_en_lane$  $9$  $9$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Tx_train_enable_int For INT10$
$$int10_rx_train_enable_int_en_lane$  $8$  $8$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Rx_train_enable_int For INT10$
$$int10_frame_lock_int_en_lane$  $7$  $7$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Frame_lock_int For INT10$
$$int10_frame_unlock_int_en_lane$  $6$  $6$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Frame_unlock_int For INT10$
$$int10_timer3_int_en_lane$  $5$  $5$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer4_int For INT10$
$$int10_timer2_int_en_lane$  $4$  $4$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer3_int For INT10$
$$int10_timer1_int_en_lane$  $3$  $3$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer2_int For INT10$
$$int10_timer0_int_en_lane$  $2$  $2$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Timer1_int For INT10$
$$int10_spd_int_gen_en_lane$  $1$  $1$  $R02268h$  $MCU INT Control Register 10$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT10$
$$int10_pm_chg_int_en_lane$  $0$  $0$  $R02268h$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pm_chg_int For INT10$
$$ND$  $31$  $29$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $$
$$int11_int_cmn_irq_en_lane$  $28$  $28$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int11_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT11$
$$int11_trx_train_stop_int_en_lane$  $26$  $26$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT11$
$$int11_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int11_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int11_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int11_mem_ecc_error_int_en_lane$  $22$  $22$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Memory ECC Error For INT11$
$$int11_refclk_dis_en_int_en_lane$  $21$  $21$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT11$
$$int11_mcu_int_en_lane$  $20$  $20$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Mcu_int For INT11$
$$int11_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT11$
$$int11_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT11$
$$int11_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT11$
$$int11_int_rx_init_rise_int_en_lane$  $16$  $16$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT11$
$$int11_pm_others_chg_int_en_lane$  $15$  $15$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pm_others_chg_int For INT11$
$$int11_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT11$
$$int11_dme_dec_error_int_en_lane$  $13$  $13$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Dme_dec_error_int For INT11$
$$int11_remote_balance_err_int_en_lane$  $12$  $12$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT11$
$$int11_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT11$
$$int11_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT11$
$$int11_tx_train_enable_int_en_lane$  $9$  $9$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Tx_train_enable_int For INT11$
$$int11_rx_train_enable_int_en_lane$  $8$  $8$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Rx_train_enable_int For INT11$
$$int11_frame_lock_int_en_lane$  $7$  $7$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Frame_lock_int For INT11$
$$int11_frame_unlock_int_en_lane$  $6$  $6$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Frame_unlock_int For INT11$
$$int11_timer3_int_en_lane$  $5$  $5$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer4_int For INT11$
$$int11_timer2_int_en_lane$  $4$  $4$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer3_int For INT11$
$$int11_timer1_int_en_lane$  $3$  $3$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer2_int For INT11$
$$int11_timer0_int_en_lane$  $2$  $2$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Timer1_int For INT11$
$$int11_spd_int_gen_en_lane$  $1$  $1$  $R0226Ch$  $MCU INT Control Register 11$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT11$
$$int11_pm_chg_int_en_lane$  $0$  $0$  $R0226Ch$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pm_chg_int For INT11$
$$ND$  $31$  $29$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $$
$$int12_int_cmn_irq_en_lane$  $28$  $28$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int12_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT12$
$$int12_trx_train_stop_int_en_lane$  $26$  $26$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT12$
$$int12_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$int12_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$int12_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$int12_mem_ecc_error_int_en_lane$  $22$  $22$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Memory ECC Error For INT12$
$$int12_refclk_dis_en_int_en_lane$  $21$  $21$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT12$
$$int12_mcu_int_en_lane$  $20$  $20$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Mcu_int For INT12$
$$int12_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Refclk_dis_chg_int For INT12$
$$int12_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT12$
$$int12_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Power_state_valid_rise_int For INT12$
$$int12_int_rx_init_rise_int_en_lane$  $16$  $16$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Int_rx_init_rise_int For INT12$
$$int12_pm_others_chg_int_en_lane$  $15$  $15$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pm_others_chg_int For INT12$
$$int12_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For INT12$
$$int12_dme_dec_error_int_en_lane$  $13$  $13$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Dme_dec_error_int For INT12$
$$int12_remote_balance_err_int_en_lane$  $12$  $12$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT12$
$$int12_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT12$
$$int12_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT12$
$$int12_tx_train_enable_int_en_lane$  $9$  $9$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Tx_train_enable_int For INT12$
$$int12_rx_train_enable_int_en_lane$  $8$  $8$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Rx_train_enable_int For INT12$
$$int12_frame_lock_int_en_lane$  $7$  $7$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Frame_lock_int For INT12$
$$int12_frame_unlock_int_en_lane$  $6$  $6$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Frame_unlock_int For INT12$
$$int12_timer3_int_en_lane$  $5$  $5$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer4_int For INT12$
$$int12_timer2_int_en_lane$  $4$  $4$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer3_int For INT12$
$$int12_timer1_int_en_lane$  $3$  $3$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer2_int For INT12$
$$int12_timer0_int_en_lane$  $2$  $2$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Timer1_int For INT12$
$$int12_spd_int_gen_en_lane$  $1$  $1$  $R02270h$  $MCU INT Control Register 12$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT12$
$$int12_pm_chg_int_en_lane$  $0$  $0$  $R02270h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Pm_chg_int For INT12$
$$ND$  $31$  $5$  $R02274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$swd_lane$  $4$  $4$  $R02274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Start Watchdog Timer$
$$timer_3_en_lane$  $3$  $3$  $R02274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer3$
$$timer_2_en_lane$  $2$  $2$  $R02274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer2$
$$timer_1_en_lane$  $1$  $1$  $R02274h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer1$
$$timer_0_en_lane$  $0$  $0$  $R02274h$  $MCU Ext Timer Control Register 1$  $RW$  $0h$  $Enable Hardware Timer0$
$$timer0_lo_cnt_lane[15:0]$  $31$  $16$  $R02278h$  $MCU Ext Timer Control Register 1$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer0_hi_cnt_lane[15:0]$  $15$  $0$  $R02278h$  $MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer1_lo_cnt_lane[15:0]$  $31$  $16$  $R0227Ch$  $MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer1_hi_cnt_lane[15:0]$  $15$  $0$  $R0227Ch$  $MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer2_lo_cnt_lane[15:0]$  $31$  $16$  $R02280h$  $MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer2_hi_cnt_lane[15:0]$  $15$  $0$  $R02280h$  $MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer3_lo_cnt_lane[15:0]$  $31$  $16$  $R02284h$  $MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 3 Counter Number$
$$timer3_hi_cnt_lane[15:0]$  $15$  $0$  $R02284h$  $MCU Ext Timer Control Register 5$  $RW$  $01h$  $Timer 3 Counter Number$
$$ND$  $31$  $6$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$int_cmn_isr_lane$  $5$  $5$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $INT Form CMN MCU$
$$int_mem_ecc_error_isr_lane$  $4$  $4$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Memory ECC Error IRQ$
$$int_timer3_isr_lane$  $3$  $3$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer3 IRQ ISR$
$$int_timer2_isr_lane$  $2$  $2$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer2 IRQ ISR$
$$int_timer1_isr_lane$  $1$  $1$  $R02288h$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer1 IRQ ISR$
$$int_timer0_isr_lane$  $0$  $0$  $R02288h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer0 IRQ ISR$
$$ND$  $31$  $6$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$int_cmn_mask_lane$  $5$  $5$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $INT Form CMN MCU Mask$
$$int_mem_ecc_error_mask_lane$  $4$  $4$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Memory ECC Error IRQ Mask$
$$int_timer3_mask_lane$  $3$  $3$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer3 IRQ Mask$
$$int_timer2_mask_lane$  $2$  $2$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer2 IRQ Mask$
$$int_timer1_mask_lane$  $1$  $1$  $R0228Ch$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer1 IRQ Mask$
$$int_timer0_mask_lane$  $0$  $0$  $R0228Ch$  $Lane Memory Control Register 0$  $RW$  $0h$  $Timer0 IRQ Mask$
$$ND$  $31$  $20$  $R02290h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$iram_rtsel_lane[1:0]$  $19$  $18$  $R02290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $IRAM Read Timing Control$
$$iram_wtsel_lane[1:0]$  $17$  $16$  $R02290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $IRAM Write Timing Control$
$$ND$  $15$  $4$  $R02290h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$xram_rtsel_lane[1:0]$  $3$  $2$  $R02290h$  $Lane Memory Control Register 0$  $RW$  $1h$  $Data Memory Read Timing Control$
$$xram_wtsel_lane[1:0]$  $1$  $0$  $R02290h$  $Lane Memory Control Register 1$  $RW$  $1h$  $Data Memory Write Timing Control$
$$ND$  $31$  $7$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $0h$  $$
$$IRAM_ECC_ERR_LANE$  $6$  $6$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $IRAM MEM ECC Err$
$$CACHE_ECC_ERR_LANE$  $5$  $5$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Cache Mem ECC Err$
$$XDATA_ECC_ERR_LANE$  $4$  $4$  $R02294h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata Mem ECC Err$
$$cache_rtsel_lane[1:0]$  $3$  $2$  $R02294h$  $Lane Memory Control Register 1$  $RW$  $1h$  $Cache Memory Read Timing Control$
$$cache_wtsel_lane[1:0]$  $1$  $0$  $R02294h$  $MCU Ext Timer Control Register 7$  $RW$  $1h$  $Cache Memory Write Timing Control$
$$ND$  $31$  $8$  $R02298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $$
$$timer_2ex_sel_lane[1:0]$  $7$  $6$  $R02298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T2EX Input Selection$
$$timer_2_sel_lane[1:0]$  $5$  $4$  $R02298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T2 Input Selection$
$$timer_1_sel_lane[1:0]$  $3$  $2$  $R02298h$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T1 Input Selection$
$$timer_0_sel_lane[1:0]$  $1$  $0$  $R02298h$  $MCU Ext Timer Control Register 8$  $RW$  $0h$  $MCU Timer T0 Input Selection$
$$pwm0_en_lane$  $31$  $31$  $R0229Ch$  $MCU Ext Timer Control Register 8$  $RW$  $0h$  $Enable Timer Clock Generation Function0 For CPU Timer$
$$pwm0_counter_lane[30:0]$  $30$  $0$  $R0229Ch$  $MCU Ext Timer Control Register 9$  $RW$  $ah$  $Timer Clock Block 0 Control$
$$pwm1_en_lane$  $31$  $31$  $R022A0h$  $MCU Ext Timer Control Register 9$  $RW$  $0h$  $Enable Timer Clock Generation Function1 For CPU Timer$
$$pwm1_counter_lane[30:0]$  $30$  $0$  $R022A0h$  $MCU Ext Timer Control Register 10$  $RW$  $ah$  $Timer Clock Block 1 Control$
$$pwm2_en_lane$  $31$  $31$  $R022A4h$  $MCU Ext Timer Control Register 10$  $RW$  $0h$  $Enable Timer Clock Generation Function2 For CPU Timer$
$$pwm2_counter_lane[30:0]$  $30$  $0$  $R022A4h$  $MCU Ext Timer Control Register 11$  $RW$  $ah$  $Timer Clock Block 2 Control$
$$pwm3_en_lane$  $31$  $31$  $R022A8h$  $MCU Ext Timer Control Register 11$  $RW$  $0h$  $Enable Timer Clock Generation Function3 For CPU Timer$
$$pwm3_counter_lane[30:0]$  $30$  $0$  $R022A8h$  $MCU Ext Timer Control Register 12$  $RW$  $ah$  $Timer Clock Block 3 Control$
$$ND$  $31$  $8$  $R022ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $$
$$pwm3_clk_sel_lane[1:0]$  $7$  $6$  $R022ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$pwm2_clk_sel_lane[1:0]$  $5$  $4$  $R022ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$pwm1_clk_sel_lane[1:0]$  $3$  $2$  $R022ACh$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$pwm0_clk_sel_lane[1:0]$  $1$  $0$  $R022ACh$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$ND$  $31$  $8$  $R022B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $$
$$timer3_clk_sel_lane[1:0]$  $7$  $6$  $R022B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$timer2_clk_sel_lane[1:0]$  $5$  $4$  $R022B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$timer1_clk_sel_lane[1:0]$  $3$  $2$  $R022B0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$timer0_clk_sel_lane[1:0]$  $1$  $0$  $R022B0h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$mcu_debug3_lane[7:0]$  $31$  $24$  $R022B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only$
$$mcu_debug2_lane[7:0]$  $23$  $16$  $R022B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only$
$$mcu_debug1_lane[7:0]$  $15$  $8$  $R022B4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only$
$$mcu_debug0_lane[7:0]$  $7$  $0$  $R022B4h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug7_lane[7:0]$  $31$  $24$  $R022B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug6_lane[7:0]$  $23$  $16$  $R022B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug5_lane[7:0]$  $15$  $8$  $R022B8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug4_lane[7:0]$  $7$  $0$  $R022B8h$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debugb_lane[7:0]$  $31$  $24$  $R022BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debuga_lane[7:0]$  $23$  $16$  $R022BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debug9_lane[7:0]$  $15$  $8$  $R022BCh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debug8_lane[7:0]$  $7$  $0$  $R022BCh$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debugf_lane[7:0]$  $31$  $24$  $R022C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debuge_lane[7:0]$  $23$  $16$  $R022C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debugd_lane[7:0]$  $15$  $8$  $R022C0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debugc_lane[7:0]$  $7$  $0$  $R022C0h$  $Lane MCU Debug Register 4$  $RW$  $0h$  $For Debug Only$
$$mcu_debug_lane[31:0]$  $31$  $0$  $R022C4h$  $Ext INT Control$  $RW$  $0h$  $For Debug Only$
$$ND$  $31$  $29$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $$
$$extint_int_cmn_irq_en_lane$  $28$  $28$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Int_cmn_irq$
$$extint_tx_train_if_rsvd_int_en_lane$  $27$  $27$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For EXT_INT$
$$extint_trx_train_stop_int_en_lane$  $26$  $26$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For EXT_INT$
$$extint_pin_papta_train_enable_int_en_lane$  $25$  $25$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pin_papta_train_enable_int INT$
$$extint_int_pu_pll_or_chg_int_en_lane$  $24$  $24$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Int_pu_pll_or_chg_int_lane$
$$extint_pin_local_ctrl_field_ready_int_en_lane$  $23$  $23$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $PIN_LOCAL_CTRL_FIELD_READY INT$
$$extint_mem_ecc_error_int_en_lane$  $22$  $22$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Memory ECC Error For External INT$
$$extint_refclk_dis_en_int_en_lane$  $21$  $21$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Refclk_dis_en_int For EXT_INT$
$$extint_mcu_int_en_lane$  $20$  $20$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Mcu_int For  EXT_INT$
$$extint_int_refclk_dis_chg_int_en_lane$  $19$  $19$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Refclk_dis_chg_int For  EXT_INT$
$$extint_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pu_ivref_chg_int For  EXT_INT$
$$extint_int_power_state_valid_rise_int_en_lane$  $17$  $17$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Power_state_valid_rise_int For  EXT_INT$
$$extint_int_rx_init_rise_int_en_lane$  $16$  $16$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Int_rx_init_rise_int For  EXT_INT$
$$extint_pm_others_chg_int_en_lane$  $15$  $15$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pm_others_chg_int For  EXT_INT$
$$extint_pm_pcie_func_chg_int_en_lane$  $14$  $14$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Pm_pcie_func_chg_int For  EXT_INT$
$$extint_dme_dec_error_int_en_lane$  $13$  $13$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Dme_dec_error_int For  EXT_INT$
$$extint_remote_balance_err_int_en_lane$  $12$  $12$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For EXT_INT$
$$extint_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For EXT_INT$
$$extint_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For EXT_INT$
$$extint_tx_train_enable_int_en_lane$  $9$  $9$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Tx_train_enable_int For  EXT_INT$
$$extint_rx_train_enable_int_en_lane$  $8$  $8$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Rx_train_enable_int For  EXT_INT$
$$extint_frame_lock_int_en_lane$  $7$  $7$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Frame_lock_int For  EXT_INT$
$$extint_frame_unlock_int_en_lane$  $6$  $6$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Frame_unlock_int For  EXT_INT$
$$extint_timer3_int_en_lane$  $5$  $5$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer4_int For  EXT_INT$
$$extint_timer2_int_en_lane$  $4$  $4$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer3_int For  EXT_INT$
$$extint_timer1_int_en_lane$  $3$  $3$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer2_int For  EXT_INT$
$$extint_timer0_int_en_lane$  $2$  $2$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Timer1_int For  EXT_INT$
$$extint_spd_int_gen_en_lane$  $1$  $1$  $R022C8h$  $Ext INT Control$  $RW$  $0h$  $Enable Spd_int_gen_lane For  EXT_INT$
$$extint_pm_chg_int_en_lane$  $0$  $0$  $R022C8h$  $Analog Interface Register 0$  $RW$  $0h$  $Enable Pm_chg_int For  EXT_INT$
$$ana_reg_trx_addr_lane[7:0]$  $31$  $24$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register ADDR PIN$
$$ana_reg_trx_wd_lane[7:0]$  $23$  $16$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register WD PIN$
$$ana_reg_trx_rd_out_lane[7:0]$  $15$  $8$  $R022CCh$  $Analog Interface Register 0$  $R$  $Vh$  $TRX Analog Register RD_OUT Output$
$$ana_reg_trx_rst_lane$  $7$  $7$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register RST PIN$
$$ana_reg_trx_we_lane$  $6$  $6$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register WE PIN$
$$ana_reg_trx_re_lane$  $5$  $5$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register RE PIN$
$$ana_reg_trx_force_lane$  $4$  $4$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $TRX Analog Register Force$
$$ND$  $3$  $0$  $R022CCh$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_dfee_addr_lane[7:0]$  $31$  $24$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register ADDR PIN$
$$ana_reg_dfee_wd_lane[7:0]$  $23$  $16$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register WD PIN$
$$ana_reg_dfee_rd_out_lane[7:0]$  $15$  $8$  $R022D0h$  $Analog Interface Register 0$  $R$  $Vh$  $DFEE Analog Register RD_OUT Output$
$$ana_reg_dfee_rst_lane$  $7$  $7$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register RST PIN$
$$ana_reg_dfee_we_lane$  $6$  $6$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register WE PIN$
$$ana_reg_dfee_re_lane$  $5$  $5$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register RE PIN$
$$ana_reg_dfee_force_lane$  $4$  $4$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $DFEE Analog Register Force$
$$ND$  $3$  $0$  $R022D0h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_dfeo_addr_lane[7:0]$  $31$  $24$  $R022D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register ADDR PIN$
$$ana_reg_dfeo_wd_lane[7:0]$  $23$  $16$  $R022D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register WD PIN$
$$ana_reg_dfeo_rd_out_lane[7:0]$  $15$  $8$  $R022D4h$  $Analog Interface Register 0$  $R$  $Vh$  $DFEO Analog Register RD_OUT Output$
$$ana_reg_dfeo_rst_lane$  $7$  $7$  $R022D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register RST PIN$
$$ana_reg_dfeo_we_lane$  $6$  $6$  $R022D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register WE PIN$
$$ana_reg_dfeo_re_lane$  $5$  $5$  $R022D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register RE PIN$
$$ana_reg_dfeo_force_lane$  $4$  $4$  $R022D4h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register Force$
$$ND$  $3$  $0$  $R022D4h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $6$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$int_cmn_isr_clear_lane$  $5$  $5$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $INT Form CMN MCU Clear$
$$int_mem_ecc_error_isr_clear_lane$  $4$  $4$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Memory ECC Error IRQ ISR Clear$
$$int_timer3_isr_clear_lane$  $3$  $3$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer3 IRQ ISR Clear$
$$int_timer2_isr_clear_lane$  $2$  $2$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer2 IRQ ISR Clear$
$$int_timer1_isr_clear_lane$  $1$  $1$  $R022D8h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer1 IRQ ISR Clear$
$$int_timer0_isr_clear_lane$  $0$  $0$  $R022D8h$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $Timer0 IRQ ISR Clear$
$$ND$  $31$  $16$  $R022DCh$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $$
$$mcu_wdt_en_lane$  $15$  $15$  $R022DCh$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer Enable$
$$mcu_wdt_cnt_hi_lane[14:0]$  $14$  $0$  $R022DCh$  $Main Control Register$  $RW$  $400h$  $MCU Watch Dog Timer counter$
$$PT_EN_LANE$  $31$  $31$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Enable$
$$PT_EN_MODE_LANE[1:0]$  $30$  $29$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Enable Mode$
$$PT_PHYREADY_FORCE_LANE$  $28$  $28$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test PHY Ready Force$
$$PT_TX_PATTERN_SEL_LANE[5:0]$  $27$  $22$  $R02300h$  $Main Control Register$  $RW$  $10h$  $PHY Test TX Pattern Select$
$$PT_RX_PATTERN_SEL_LANE[5:0]$  $21$  $16$  $R02300h$  $Main Control Register$  $RW$  $10h$  $PHY Test RX Pattern Select$
$$PT_LOCK_CNT_LANE[7:0]$  $15$  $8$  $R02300h$  $Main Control Register$  $RW$  $40h$  $PHY Test Pattern Lock Count Thershold$
$$PT_CNT_RST_LANE$  $7$  $7$  $R02300h$  $Main Control Register$  $RW$  $0h$  $PHY Test Pattern Counter Reset$
$$ND$  $6$  $6$  $R02300h$  $Main Control Register$  $RW$  $0h$  $$
$$TX_TRAIN_PAT_SEL_LANE[1:0]$  $5$  $4$  $R02300h$  $Main Control Register$  $RW$  $0h$  $TX Training Pattern Select$
$$tx_train_pat_force_lane$  $3$  $3$  $R02300h$  $Main Control Register$  $RW$  $0h$  $TX Training Pattern Force$
$$ND$  $2$  $2$  $R02300h$  $Main Control Register$  $RW$  $0h$  $$
$$pt_tx_mode2_rst_dis_lane$  $1$  $1$  $R02300h$  $Main Control Register$  $RW$  $0h$  $Disable Tx Pattern Reset When PHY Test Enable Mode 2$
$$PT_RST_LANE$  $0$  $0$  $R02300h$  $Detail Control Register1$  $RW$  $0h$  $PHY Test Reset$
$$pt_relock_lane$  $31$  $31$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $PHY Test Relock Enable$
$$pt_sync_mode_lane$  $30$  $30$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $PHY Test Sync Mode Select$
$$ND$  $29$  $26$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$pt_prbs_load_lane$  $25$  $25$  $R02304h$  $Detail Control Register1$  $RW$  $1h$  $PRBS Input Select$
$$pt_lock_mode_lane$  $24$  $24$  $R02304h$  $Detail Control Register1$  $RW$  $1h$  $Lock Mode Selection$
$$ND$  $23$  $23$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02304h$  $Detail Control Register1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02304h$  $User Defined Pattern0$  $RW$  $0h$  $$
$$PT_USER_PATTERN_LANE[79:48]$  $31$  $0$  $R02308h$  $User Defined Pattern1$  $RW$  $0h$  $User Defined Pattern$
$$PT_USER_PATTERN_LANE[47:16]$  $31$  $0$  $R0230Ch$  $User Defined Pattern2$  $RW$  $0h$  $User Defined Pattern$
$$PT_USER_PATTERN_LANE[15:0]$  $31$  $16$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $User Defined Pattern$
$$ND$  $15$  $15$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02310h$  $User Defined Pattern2$  $RW$  $0h$  $$
$$PT_PASS_LANE$  $1$  $1$  $R02310h$  $User Defined Pattern2$  $R$  $Vh$  $PHY Test Pass Flag$
$$PT_LOCK_LANE$  $0$  $0$  $R02310h$  $Pattern Counter0$  $R$  $Vh$  $PHY Test Pattern Lock Flag$
$$PT_CNT_LANE[47:16]$  $31$  $0$  $R02314h$  $Pattern Counter1$  $R$  $Vh$  $PHY Test Pattern Count$
$$PT_CNT_LANE[15:0]$  $31$  $16$  $R02318h$  $Pattern Counter1$  $R$  $Vh$  $PHY Test Pattern Count$
$$ND$  $15$  $15$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02318h$  $Pattern Counter1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02318h$  $Pattern Counter2$  $RW$  $0h$  $$
$$PT_ERR_CNT_LANE[31:0]$  $31$  $0$  $R0231Ch$  $Detail Control Register2$  $R$  $Vh$  $PHY Test Error Count$
$$pt_prbs_seed_lane[31:0]$  $31$  $0$  $R02320h$  $DFE Control$  $RW$  $ffffffffh$  $PRBS Seed$
$$dfe_ec_mode_lane$  $31$  $31$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Eye Check Mode$
$$dfe_ee_mode_lane$  $30$  $30$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Edge Equalizer Mode$
$$ND$  $29$  $29$  $R02400h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02400h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_vref_mode_lane[1:0]$  $27$  $26$  $R02400h$  $DFE Control$  $RW$  $0h$  $VREF Adaptation Mode Select$
$$dfe_tap_refresh_lane$  $25$  $25$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Tap Refresh $
$$dfe_tap_restore_lane$  $24$  $24$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Tap Restore$
$$ND$  $23$  $23$  $R02400h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_pam2_mode_lane$  $22$  $22$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE PAM2 Mode$
$$dfe_pam2_lp_mode_lane$  $21$  $21$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE PAM2 Low Power Mode$
$$dfe_adapt_adj_vref_dc_en_lane$  $20$  $20$  $R02400h$  $DFE Control$  $RW$  $1h$  $Vref/Voff Adjustment Logic Enable$
$$dfe_adapt_adj_vref_dc_mid_en_lane$  $19$  $19$  $R02400h$  $DFE Control$  $RW$  $0h$  $Vref/Voff Adjustment Logic For Mid Enable$
$$ND$  $18$  $18$  $R02400h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_done_lane$  $17$  $17$  $R02400h$  $DFE Control$  $R$  $Vh$  $DFE Done Flag$
$$dfe_start_lane$  $16$  $16$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Start$
$$ND$  $15$  $15$  $R02400h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_adapt_abort_lane$  $14$  $14$  $R02400h$  $DFE Control$  $RW$  $0h$  $Abort DFE Adaptation$
$$dfe_adapt_cont_lane$  $13$  $13$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE Continuous Adaptation Mode$
$$dfe_maxeo_low_mode_lane$  $12$  $12$  $R02400h$  $DFE Control$  $RW$  $1h$  $DFE Maxeo Low Mode$
$$dfe_f0k_mode_lane$  $11$  $11$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE F0 Peak Mode$
$$dfe_mmse_mode_lane$  $10$  $10$  $R02400h$  $DFE Control$  $RW$  $1h$  $DFE Adaptation Algorithm$
$$dfe_f0b_mode_lane$  $9$  $9$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE F0B Mode$
$$dfe_f0d_mode_lane$  $8$  $8$  $R02400h$  $DFE Control$  $RW$  $0h$  $DFE F0D Mode$
$$dfe_adapt_splr_en_lane[3:0]$  $7$  $4$  $R02400h$  $DFE Control$  $RW$  $fh$  $DFE Adaptation Sampler Selection$
$$dfe_float_sel_lane[3:0]$  $3$  $0$  $R02400h$  $DFE Control$  $RW$  $1h$  $DFE Floating Tap Select$
$$dfe_clr_frac_en_lane[1:0]$  $31$  $30$  $R02404h$  $DFE Control$  $RW$  $1h$  $Enable Freg_frac Clear When Switching Sampler$
$$dfe_data_f0_sel_lane$  $29$  $29$  $R02404h$  $DFE Control$  $RW$  $1h$  $Set F0 To Be The Following Value When Sampler Selected As Data Path$
$$dfe_fbmd_vref_lane$  $28$  $28$  $R02404h$  $DFE Control$  $RW$  $0h$  $VREF Adaptation Feedback Mode$
$$dfe_tap_settle_scale_lane[1:0]$  $27$  $26$  $R02404h$  $DFE Control$  $RW$  $0h$  $Select Tap Settling Time Scale Factor$
$$dfe_dn1_msb_tran_adapt_en_lane$  $25$  $25$  $R02404h$  $DFE Control$  $RW$  $0h$  $Dn1 MSB Transition Adapt Enable$
$$dfe_dn1_no_tran_adapt_en_lane$  $24$  $24$  $R02404h$  $DFE Control$  $RW$  $0h$  $DN1 No Transition Adapt Enable$
$$dfe_f0b_dn1_msb_atran_adapt_en_lane$  $23$  $23$  $R02404h$  $DFE Control$  $RW$  $0h$  $Dn1 MSB Transition Adapt Enable For F0B$
$$dfe_f0b_dn1_no_tran_adapt_en_lane$  $22$  $22$  $R02404h$  $DFE Control$  $RW$  $0h$  $DN1 No Transition Adapt Enable For F0B$
$$dfe_f0d_dn1_msb_tran_adapt_en_lane$  $21$  $21$  $R02404h$  $DFE Control$  $RW$  $0h$  $Dn1 MSB Transition Adapt Enable For F0D$
$$dfe_f0d_dn1_no_tran_adapt_en_lane$  $20$  $20$  $R02404h$  $DFE Control$  $RW$  $0h$  $DN1 No Transition Adapt Enable For F0D$
$$dfe_tmb_avg_mode_lane$  $19$  $19$  $R02404h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Average Mode$
$$dfe_tmb_vld_mode_lane$  $18$  $18$  $R02404h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode$
$$dfe_tmb_vld_mode_dc_lane$  $17$  $17$  $R02404h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For DC$
$$dfe_tmb_vld_mode_vref_lane$  $16$  $16$  $R02404h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For VREF$
$$dfe_tmb_vld_mode_f0d_lane$  $15$  $15$  $R02404h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For F0D$
$$dfe_tmb_vld_mode_f2_lane$  $14$  $14$  $R02404h$  $DFE Control$  $RW$  $1h$  $Top Mid Bot Valid Mode For F02$
$$dfe_upper_eo_en_lane$  $13$  $13$  $R02404h$  $DFE Control$  $RW$  $0h$  $F0D Upper Eye Enable$
$$dfe_lower_eo_en_lane$  $12$  $12$  $R02404h$  $DFE Control$  $RW$  $0h$  $F0D Lower Eye Enable$
$$dfe_fbmd_f0_lane$  $11$  $11$  $R02404h$  $DFE Control$  $RW$  $0h$  $DFE F0 Feedback Mode$
$$dfe_fsm_debug_pause_lane$  $10$  $10$  $R02404h$  $DFE Control$  $R$  $Vh$  $DFE FSM Debug Pause Flag$
$$dfe_fbmd_ds_lane$  $9$  $9$  $R02404h$  $DFE Control$  $RW$  $0h$  $Data/Slicer Feedback Mode$
$$dfe_fbmd_eo_lane$  $8$  $8$  $R02404h$  $DFE Control$  $RW$  $0h$  $Even/Odd Feedback Mode$
$$dfe_track_mode_lane$  $7$  $7$  $R02404h$  $DFE Control$  $RW$  $0h$  $DFE Tracking Mode$
$$ND$  $6$  $6$  $R02404h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_fsm_debug_next_lane$  $5$  $5$  $R02404h$  $DFE Control$  $RW$  $0h$  $DFE FSM Debug Mode Next Step Trigger$
$$dfe_fsm_debug_mode_lane$  $4$  $4$  $R02404h$  $DFE Control$  $RW$  $0h$  $DFE FSM Debug Mode$
$$dfe_fbmd_f0d_lane$  $3$  $3$  $R02404h$  $DFE Control$  $RW$  $0h$  $F0 Feedback Mode During F0D Adaptation$
$$dfe_fbmd_f0k_lane$  $2$  $2$  $R02404h$  $DFE Control$  $RW$  $0h$  $F0 Feedback Mode During F0K Adaptation$
$$dfe_fbmd_dc_lane$  $1$  $1$  $R02404h$  $DFE Control$  $RW$  $0h$  $DC Feedback Mode$
$$dfe_fbmd_dce_lane$  $0$  $0$  $R02404h$  $DFE Control$  $RW$  $0h$  $Edge DC Feedback Mode$
$$dfe_updated_lane$  $31$  $31$  $R02408h$  $DFE Control$  $R$  $Vh$  $DFE Updated$
$$dfe_update_vref_mid_en_lane$  $30$  $30$  $R02408h$  $DFE Control$  $RW$  $0h$  $VREF Middle Update Enable$
$$dfe_update_f1_tune_top_en_lane$  $29$  $29$  $R02408h$  $DFE Control$  $RW$  $0h$  $F1 Tune Top Update Enable$
$$dfe_update_f1_tune_bot_en_lane$  $28$  $28$  $R02408h$  $DFE Control$  $RW$  $0h$  $F1 Tune Bot Update Enable$
$$dfe_update_hp1_en_lane$  $27$  $27$  $R02408h$  $DFE Control$  $RW$  $0h$  $FIR HP1 Update Enable$
$$dfe_update_hn1_en_lane$  $26$  $26$  $R02408h$  $DFE Control$  $RW$  $0h$  $FIR HN1 Update Enable$
$$dfe_update_vref_en_lane$  $25$  $25$  $R02408h$  $DFE Control$  $RW$  $0h$  $VREF Update Enable$
$$dfe_update_ee_en_lane$  $24$  $24$  $R02408h$  $DFE Control$  $RW$  $0h$  $Edge Equalizer Update Enable$
$$dfe_update_dce_en_lane$  $23$  $23$  $R02408h$  $DFE Control$  $RW$  $0h$  $Edge DC Update Enable$
$$DFE_UPDATE_DC_EN_LANE$  $22$  $22$  $R02408h$  $DFE Control$  $RW$  $0h$  $DFE Update Enable For DC$
$$dfe_update_f_en_lane[5:0]$  $21$  $16$  $R02408h$  $DFE Control$  $RW$  $00h$  $DFE Update Enable For Floating Taps$
$$DFE_UPDATE_EN_LANE[15:0]$  $15$  $0$  $R02408h$  $DFE Control$  $RW$  $0000h$  $DFE Tap Adaptation Enable. $
$$ND$  $31$  $31$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $$
$$dfe_dly_sat_f0_lane$  $30$  $30$  $R0240Ch$  $DFE Control$  $R$  $Vh$  $Delayed Saturation Status, Active High$
$$dfe_dly_sat_vref_lane$  $29$  $29$  $R0240Ch$  $DFE Control$  $R$  $Vh$  $Delayed Saturation Status, Active High$
$$dfe_lock_lane$  $28$  $28$  $R0240Ch$  $DFE Control$  $R$  $Vh$  $DFE Lock Indicator$
$$dfe_lock_clr_lane$  $27$  $27$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $Clear The Lock Flag To 1$
$$dfe_rt_sat_f0_lane$  $26$  $26$  $R0240Ch$  $DFE Control$  $R$  $Vh$  $DFE Realtime F0 Saturation Flag$
$$dfe_rt_sat_vref_lane$  $25$  $25$  $R0240Ch$  $DFE Control$  $R$  $Vh$  $DFE Realtime VREF Saturation Flag$
$$ND$  $24$  $22$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $$
$$dfe_coarse_step_en_lane$  $21$  $21$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $DFE Coarse Step Enable$
$$dfe_fine_step_en_lane$  $20$  $20$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $DFE Fine Step Enable$
$$dfe_dc_coarse_step_en_lane$  $19$  $19$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $DC Coarse Step Enable$
$$dfe_dc_fine_step_en_lane$  $18$  $18$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $DC Fine Step Enable$
$$dfe_vref_coarse_step_en_lane$  $17$  $17$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $VREF Coarse Step Enable$
$$dfe_vref_fine_step_en_lane$  $16$  $16$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $VREF Fine Step Enable$
$$dfe_f0_coarse_step_en_lane$  $15$  $15$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $DFE F0 Coarse Step Enable$
$$dfe_f0_fine_step_en_lane$  $14$  $14$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $DFE F0 Fine Step Enable$
$$dfe_f0b_coarse_step_en_lane$  $13$  $13$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $DFE F0B Coarse Step Enable$
$$dfe_f0b_fine_step_en_lane$  $12$  $12$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $DFE F0B Fine Step Enable$
$$dfe_f0d_coarse_step_en_lane$  $11$  $11$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $DFE F0D Coarse Step Enable$
$$dfe_f0k_coarse_step_en_lane$  $10$  $10$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $DFE F0K Coarse Step Enable$
$$cdr_edge_path_sel_lane$  $9$  $9$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $Select Which Path To Use For Edge (even) Samplers In Full Rate Mode$
$$dfe_full_rate_mode_lane$  $8$  $8$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $DFE Full Rate Mode$
$$ana_rx_sel_mu_f_lane$  $7$  $7$  $R0240Ch$  $DFE Control$  $RW$  $1h$  $CDR Mu Select$
$$dfe_dis_lane$  $6$  $6$  $R0240Ch$  $DFE Control$  $RW$  $0h$  $Disable DFE From Speed Table$
$$eye_open_lane[5:0]$  $5$  $0$  $R0240Ch$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Eye Open To PIPE$
$$ND$  $31$  $28$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$dfe_ctrl_pol0_lane$  $27$  $27$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_sat_vref_trig_on_lane[1:0]$  $26$  $25$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $VREF Saturation On Threshold$
$$dfe_sat_vref_trig_off_lane[1:0]$  $24$  $23$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $VREF Saturation Off Threshold$
$$dfe_sat_f0_trig_on_lane[1:0]$  $22$  $21$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $F0 Saturation On Threshold$
$$dfe_sat_f0_trig_off_lane[1:0]$  $20$  $19$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $F0 Saturation Off Threshold$
$$dfe_hold_time_lane[4:0]$  $18$  $14$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $4h$  $DFE Hold Time$
$$dfe_ctrl_splr_lane[1:0]$  $13$  $12$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_fb_sel_lane[3:0]$  $11$  $8$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_pol2_lane[2:0]$  $7$  $5$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_pol1_lane[2:0]$  $4$  $2$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 0$
$$dfe_ctrl_adapt_lane$  $1$  $1$  $R02414h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_bypass_lane$  $0$  $0$  $R02414h$  $DFE Timing Control$  $RW$  $0h$  $DFE Control Bypass$
$$ND$  $31$  $30$  $R02418h$  $DFE Timing Control$  $RW$  $0h$  $$
$$dfe_switch_time_lane[9:0]$  $29$  $20$  $R02418h$  $DFE Timing Control$  $RW$  $3fh$  $DFE Switch Time$
$$dfe_pol_lpnum_lane[9:0]$  $19$  $10$  $R02418h$  $DFE Timing Control$  $RW$  $1h$  $Polarity Table Loop Number$
$$dfe_adapt_lpnum_lane[9:0]$  $9$  $0$  $R02418h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Adapt FSM Loop Number$
$$dfe_en_fm_reg_lane$  $31$  $31$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_EN From Reg$
$$dfe_pat_dis_fm_reg_lane$  $30$  $30$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_PAT_DIS From Reg$
$$dfe_update_dis_fm_reg_lane$  $29$  $29$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_UPDATE_DIS From Reg$
$$ND$  $28$  $10$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$int_dfe_en_lane$  $9$  $9$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $R$  $Vh$  $DFE_EN From PIN Readback$
$$dfe_clk_on_lane$  $8$  $8$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $DFE Clock On$
$$ND$  $7$  $7$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$ana_pu_dfe_lane$  $6$  $6$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $Control Analog PU_DFE$
$$DFE_PAT_DIS_LANE$  $5$  $5$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Pattern Protection Disable$
$$DFE_EN_LANE$  $4$  $4$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Enable$
$$DFE_UPDATE_DIS_LANE$  $3$  $3$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Disable DFE Update$
$$reset_dfe_lane$  $2$  $2$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $Reset DFE Functio$
$$dfe_mcu_clk_en_lane$  $1$  $1$  $R0241Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $DFE Use MCU Clock$
$$dfe_clk_off_lane$  $0$  $0$  $R0241Ch$  $DFE To Analog Override$  $RW$  $1h$  $Gate DFE Clock When RX_CLK Is Not Valid$
$$ND$  $31$  $31$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $$
$$ana_rx_dfe_f1_pol_d_lane[2:0]$  $30$  $28$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f0_pol_s_lane[2:0]$  $27$  $25$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f0_pol_d_lane[2:0]$  $24$  $22$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f2_pol_en_s_lane$  $21$  $21$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f2_pol_en_d_lane$  $20$  $20$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f1_pol_en_s_o_lane[2:0]$  $19$  $17$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f1_pol_en_s_e_lane[2:0]$  $16$  $14$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f1_pol_en_d_o_lane[2:0]$  $13$  $11$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f1_pol_en_d_e_lane[2:0]$  $10$  $8$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f0_pol_en_s_lane$  $7$  $7$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f0_pol_en_d_lane$  $6$  $6$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_data_slicer_path_switch_o_lane$  $5$  $5$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_data_slicer_path_switch_e_lane$  $4$  $4$  $R02420h$  $DFE To Analog Override$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_floating_sel_lane[3:0]$  $3$  $0$  $R02420h$  $DFE To Analog Force$  $RW$  $1h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f2_pol_s_lane[2:0]$  $31$  $29$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f2_pol_d_lane[2:0]$  $28$  $26$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f1_pol_s_lane[2:0]$  $25$  $23$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_pam2_en_lane$  $22$  $22$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_pam2_lp_en_lane$  $21$  $21$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_pam2_force_lane$  $20$  $20$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f2_pol_s_force_lane$  $19$  $19$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f2_pol_d_force_lane$  $18$  $18$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_s_force_lane$  $17$  $17$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_d_force_lane$  $16$  $16$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f0_pol_s_force_lane$  $15$  $15$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f0_pol_d_force_lane$  $14$  $14$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f2_pol_en_s_force_lane$  $13$  $13$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f2_pol_en_d_force_lane$  $12$  $12$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_en_s_o_force_lane$  $11$  $11$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_en_s_e_force_lane$  $10$  $10$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_en_d_o_force_lane$  $9$  $9$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_en_d_e_force_lane$  $8$  $8$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f0_pol_en_s_force_lane$  $7$  $7$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f0_pol_en_d_force_lane$  $6$  $6$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_data_slicer_path_switch_o_force_lane$  $5$  $5$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_data_slicer_path_switch_e_force_lane$  $4$  $4$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_floating_sel_force_lane$  $3$  $3$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ND$  $2$  $1$  $R02424h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$dfe_ctrl_ana_bypass_lane$  $0$  $0$  $R02424h$  $DFE Step Size$  $RW$  $0h$  $DFE Control To ANA Bypass$
$$dfe_step_fine_dc_lane[3:0]$  $31$  $28$  $R02428h$  $DFE Step Size$  $RW$  $6h$  $DC Adaptation Fine Step Size. $
$$dfe_step_accu_dc_lane[3:0]$  $27$  $24$  $R02428h$  $DFE Step Size$  $RW$  $8h$  $DC Adaptation Accurate Step Size.$
$$dfe_step_coarse_dc_lane[3:0]$  $23$  $20$  $R02428h$  $DFE Step Size$  $RW$  $2h$  $DC Adaptation Coarse Step Size.$
$$dfe_step_coarse_f0_lane[3:0]$  $19$  $16$  $R02428h$  $DFE Step Size$  $RW$  $2h$  $DFE F0 Adaptation Coarse Step Size.$
$$dfe_step_coarse_fx_lane[3:0]$  $15$  $12$  $R02428h$  $DFE Step Size$  $RW$  $2h$  $DFE Fix Tap Adaptation Coarse Step Size.$
$$dfe_step_coarse_ffx_lane[3:0]$  $11$  $8$  $R02428h$  $DFE Step Size$  $RW$  $2h$  $DFE Floating Tap Adaptation Coarse Step Size.$
$$dfe_step_coarse_eo_up_lane[3:0]$  $7$  $4$  $R02428h$  $DFE Step Size$  $RW$  $9h$  $Eye Open Adaptation Coarse Step Size For Up.$
$$dfe_step_coarse_eo_dn_lane[3:0]$  $3$  $0$  $R02428h$  $DFE Step Size$  $RW$  $1h$  $Eye Open Adaptation Coarse Step Size For Dn.$
$$dfe_step_fine_f0_lane[3:0]$  $31$  $28$  $R0242Ch$  $DFE Step Size$  $RW$  $6h$  $DFE F0 Adaptation Fine Step Size.$
$$dfe_step_fine_fx_lane[3:0]$  $27$  $24$  $R0242Ch$  $DFE Step Size$  $RW$  $6h$  $DFE Fix Tap Adaptation Fine Step Size.$
$$dfe_step_fine_ffx_lane[3:0]$  $23$  $20$  $R0242Ch$  $DFE Step Size$  $RW$  $6h$  $DFE Floating Tap Adaptation Fine Step Size.$
$$dfe_step_fine_eo_up_lane[3:0]$  $19$  $16$  $R0242Ch$  $DFE Step Size$  $RW$  $ah$  $Eye Open Adaptation Fine Step Size For Up.$
$$dfe_step_fine_eo_dn_lane[3:0]$  $15$  $12$  $R0242Ch$  $DFE Step Size$  $RW$  $6h$  $Eye Open Adaptation Fine Step Size For Dn.$
$$dfe_step_accu_f0_lane[3:0]$  $11$  $8$  $R0242Ch$  $DFE Step Size$  $RW$  $8h$  $DFE F0 Adaptation Accurate Step Size.$
$$dfe_step_accu_fx_lane[3:0]$  $7$  $4$  $R0242Ch$  $DFE Step Size$  $RW$  $8h$  $DFE Fix Tap Adaptation Accurate Step Size.$
$$dfe_step_accu_ffx_lane[3:0]$  $3$  $0$  $R0242Ch$  $DFE Step Size$  $RW$  $8h$  $DFE Floating Tap Adaptation Accurate Step Size.$
$$dfe_step_coarse_f0b_lane[3:0]$  $31$  $28$  $R02430h$  $DFE Step Size$  $RW$  $2h$  $F0B Coarse Step Size$
$$dfe_step_fine_f0b_lane[3:0]$  $27$  $24$  $R02430h$  $DFE Step Size$  $RW$  $4h$  $F0B Fine Step Size$
$$dfe_step_accu_f0b_lane[3:0]$  $23$  $20$  $R02430h$  $DFE Step Size$  $RW$  $6h$  $F0B Accurate Step Size$
$$dfe_step_coarse_peak_dn_lane[3:0]$  $19$  $16$  $R02430h$  $DFE Step Size$  $RW$  $9h$  $F0K Down Coarse Step Size$
$$dfe_step_fine_peak_dn_lane[3:0]$  $15$  $12$  $R02430h$  $DFE Step Size$  $RW$  $ah$  $F0K Down Fine Step Size$
$$dfe_step_coarse_peak_up_lane[3:0]$  $11$  $8$  $R02430h$  $DFE Step Size$  $RW$  $1h$  $F0K Up Coarse Step Size$
$$dfe_step_fine_peak_up_lane[3:0]$  $7$  $4$  $R02430h$  $DFE Step Size$  $RW$  $6h$  $F0K up Fine Step Size$
$$ND$  $3$  $0$  $R02430h$  $DFE Step Size$  $RW$  $0h$  $$
$$dfe_step_coarse_ee_lane[3:0]$  $31$  $28$  $R02434h$  $DFE Step Size$  $RW$  $2h$  $Edge Equalizer Coarse Step Size$
$$dfe_step_fine_ee_lane[3:0]$  $27$  $24$  $R02434h$  $DFE Step Size$  $RW$  $4h$  $Edge Equalizer Fine Step Size$
$$dfe_step_accu_ee_lane[3:0]$  $23$  $20$  $R02434h$  $DFE Step Size$  $RW$  $6h$  $Edge Equalizer Accurate Step Size$
$$dfe_step_coarse_f1_tune_lane[3:0]$  $19$  $16$  $R02434h$  $DFE Step Size$  $RW$  $2h$  $F1 Tune Coarse Step Size$
$$dfe_step_fine_f1_tune_lane[3:0]$  $15$  $12$  $R02434h$  $DFE Step Size$  $RW$  $4h$  $F1 Tune Fine Step Size$
$$dfe_step_accu_f1_tune_lane[3:0]$  $11$  $8$  $R02434h$  $DFE Step Size$  $RW$  $6h$  $F1 Tune Accurate Step Size$
$$ND$  $7$  $4$  $R02434h$  $DFE Step Size$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R02434h$  $DFE Step Size$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R02438h$  $DFE Step Size$  $RW$  $0h$  $$
$$ND$  $27$  $24$  $R02438h$  $DFE Step Size$  $RW$  $0h$  $$
$$dfe_step_coarse_fir_lane[3:0]$  $23$  $20$  $R02438h$  $DFE Step Size$  $RW$  $2h$  $FIR Coarse Step Size$
$$dfe_step_fine_fir_lane[3:0]$  $19$  $16$  $R02438h$  $DFE Step Size$  $RW$  $4h$  $FIR Fine Step Size$
$$dfe_step_accu_fir_lane[3:0]$  $15$  $12$  $R02438h$  $DFE Step Size$  $RW$  $4h$  $FIR Accurate Step Size$
$$dfe_step_coarse_vref_lane[3:0]$  $11$  $8$  $R02438h$  $DFE Step Size$  $RW$  $2h$  $VREF Coarse Step Size$
$$dfe_step_fine_vref_lane[3:0]$  $7$  $4$  $R02438h$  $DFE Step Size$  $RW$  $4h$  $VREF Fine Step Size$
$$dfe_step_accu_vref_lane[3:0]$  $3$  $0$  $R02438h$  $DFE FIR REG$  $RW$  $6h$  $VREF Accurate Step Size$
$$dfe_fenh0_lane$  $31$  $31$  $R02458h$  $DFE FIR REG$  $RW$  $0h$  $FIR H0 Load$
$$ND$  $30$  $30$  $R02458h$  $DFE FIR REG$  $RW$  $0h$  $$
$$dfe_fexth0_lane[4:0]$  $29$  $25$  $R02458h$  $DFE FIR REG$  $RW$  $0h$  $FIR H0 External Value$
$$dfe_fenhp1_lane$  $24$  $24$  $R02458h$  $DFE FIR REG$  $RW$  $0h$  $FIR HP1 Load$
$$ND$  $23$  $23$  $R02458h$  $DFE FIR REG$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02458h$  $DFE FIR REG$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02458h$  $DFE FIR REG$  $RW$  $0h$  $$
$$dfe_fexthp1_lane[4:0]$  $20$  $16$  $R02458h$  $DFE FIR REG$  $RW$  $0h$  $FIR HP1 External Value$
$$ND$  $15$  $13$  $R02458h$  $DFE FIR REG$  $RW$  $0h$  $$
$$DFE_HP1_SM_LANE[4:0]$  $12$  $8$  $R02458h$  $DFE FIR REG$  $R$  $Vh$  $FIR HP1 Read Back In Sign-Magnitude Format$
$$DFE_HP1_2C_LANE[7:0]$  $7$  $0$  $R02458h$  $DFE FIR REG$  $R$  $Vh$  $FIR HP1 Read Back In 2's Complement Format$
$$ND$  $31$  $30$  $R0245Ch$  $DFE FIR REG$  $RW$  $0h$  $$
$$DFE_H0_LANE[4:0]$  $29$  $25$  $R0245Ch$  $DFE FIR REG$  $R$  $Vh$  $FIR H0 Read Back$
$$dfe_fenhn1_lane$  $24$  $24$  $R0245Ch$  $DFE FIR REG$  $RW$  $0h$  $FIR HN1 Load$
$$ND$  $23$  $21$  $R0245Ch$  $DFE FIR REG$  $RW$  $0h$  $$
$$dfe_fexthn1_lane[4:0]$  $20$  $16$  $R0245Ch$  $DFE FIR REG$  $RW$  $0h$  $FIR HN1 External Value$
$$ND$  $15$  $13$  $R0245Ch$  $DFE FIR REG$  $RW$  $0h$  $$
$$DFE_HN1_SM_LANE[4:0]$  $12$  $8$  $R0245Ch$  $DFE FIR REG$  $R$  $Vh$  $FIR HN1 Read Back In Sign-Magnitude Format$
$$DFE_HN1_2C_LANE[7:0]$  $7$  $0$  $R0245Ch$  $DFE FEN REG ODD0$  $R$  $Vh$  $FIR HN1 Read Back In 2's Complement Format$
$$dfe_fendc_d_o_lane[2:0]$  $31$  $29$  $R02470h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap DC$
$$dfe_fendc_s_o_lane[2:0]$  $28$  $26$  $R02470h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap DC$
$$dfe_fen0_d_o_lane[2:0]$  $25$  $23$  $R02470h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F0$
$$dfe_fen0_s_o_lane[2:0]$  $22$  $20$  $R02470h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F0$
$$dfe_fen1_d_o_lane[2:0]$  $19$  $17$  $R02470h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F1$
$$dfe_fen1_s_o_lane[2:0]$  $16$  $14$  $R02470h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F1$
$$dfe_fenf1_tune_d_o_lane[1:0]$  $13$  $12$  $R02470h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F1_TUNE$
$$dfe_fenf1_tune_s_o_lane[1:0]$  $11$  $10$  $R02470h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F1_TUNE$
$$dfe_fen2_d_o_lane[2:0]$  $9$  $7$  $R02470h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F2$
$$dfe_fen2_s_o_lane[2:0]$  $6$  $4$  $R02470h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F2$
$$dfe_fen3_o_lane[2:0]$  $3$  $1$  $R02470h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For Tap F3$
$$ND$  $0$  $0$  $R02470h$  $DFE FEN REG ODD1$  $RW$  $0h$  $$
$$dfe_fen4_o_lane[2:0]$  $31$  $29$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F4$
$$dfe_fen5_o_lane[1:0]$  $28$  $27$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F5$
$$dfe_fen6_o_lane[1:0]$  $26$  $25$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F6$
$$dfe_fen7_o_lane[1:0]$  $24$  $23$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F7$
$$dfe_fen8_o_lane[1:0]$  $22$  $21$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F8$
$$dfe_fen9_o_lane[1:0]$  $20$  $19$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F9$
$$dfe_fen10_o_lane[1:0]$  $18$  $17$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F10$
$$dfe_fen11_o_lane$  $16$  $16$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F11$
$$dfe_fen12_o_lane$  $15$  $15$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F12$
$$dfe_fen13_o_lane$  $14$  $14$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F13$
$$dfe_fen14_o_lane$  $13$  $13$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F14$
$$dfe_fen15_o_lane$  $12$  $12$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F15$
$$dfe_fenf0_o_lane$  $11$  $11$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF0$
$$dfe_fenf1_o_lane$  $10$  $10$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF1$
$$dfe_fenf2_o_lane$  $9$  $9$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF2$
$$dfe_fenf3_o_lane$  $8$  $8$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF3$
$$dfe_fenf4_o_lane$  $7$  $7$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF4$
$$dfe_fenf5_o_lane$  $6$  $6$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF5$
$$dfe_fenvref_o_lane[2:0]$  $5$  $3$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap VREF$
$$dfe_fen1p5_o_lane$  $2$  $2$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F1P5$
$$dfe_fendc_e_o_lane$  $1$  $1$  $R02474h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap DC_E$
$$ND$  $0$  $0$  $R02474h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $$
$$dfe_fendc_d_e_lane[2:0]$  $31$  $29$  $R02478h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap DC$
$$dfe_fendc_s_e_lane[2:0]$  $28$  $26$  $R02478h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap DC$
$$dfe_fen0_d_e_lane[2:0]$  $25$  $23$  $R02478h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F0$
$$dfe_fen0_s_e_lane[2:0]$  $22$  $20$  $R02478h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F0$
$$dfe_fen1_d_e_lane[2:0]$  $19$  $17$  $R02478h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F1$
$$dfe_fen1_s_e_lane[2:0]$  $16$  $14$  $R02478h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F1$
$$dfe_fenf1_tune_d_e_lane[1:0]$  $13$  $12$  $R02478h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F1_TUNE$
$$dfe_fenf1_tune_s_e_lane[1:0]$  $11$  $10$  $R02478h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F1_TUNE$
$$dfe_fen2_d_e_lane[2:0]$  $9$  $7$  $R02478h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F2$
$$dfe_fen2_s_e_lane[2:0]$  $6$  $4$  $R02478h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F2$
$$dfe_fen3_e_lane[2:0]$  $3$  $1$  $R02478h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For Tap F3$
$$ND$  $0$  $0$  $R02478h$  $DFE FEN REG EVEN1$  $RW$  $0h$  $$
$$dfe_fen4_e_lane[2:0]$  $31$  $29$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F4$
$$dfe_fen5_e_lane[1:0]$  $28$  $27$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F5$
$$dfe_fen6_e_lane[1:0]$  $26$  $25$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F6$
$$dfe_fen7_e_lane[1:0]$  $24$  $23$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F7$
$$dfe_fen8_e_lane[1:0]$  $22$  $21$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F8$
$$dfe_fen9_e_lane[1:0]$  $20$  $19$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F9$
$$dfe_fen10_e_lane[1:0]$  $18$  $17$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F10$
$$dfe_fen11_e_lane$  $16$  $16$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F11$
$$dfe_fen12_e_lane$  $15$  $15$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F12$
$$dfe_fen13_e_lane$  $14$  $14$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F13$
$$dfe_fen14_e_lane$  $13$  $13$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F14$
$$dfe_fen15_e_lane$  $12$  $12$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F15$
$$dfe_fenf0_e_lane$  $11$  $11$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF0$
$$dfe_fenf1_e_lane$  $10$  $10$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF1$
$$dfe_fenf2_e_lane$  $9$  $9$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF2$
$$dfe_fenf3_e_lane$  $8$  $8$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF3$
$$dfe_fenf4_e_lane$  $7$  $7$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF4$
$$dfe_fenf5_e_lane$  $6$  $6$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF5$
$$dfe_fenvref_e_lane[2:0]$  $5$  $3$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap VREF$
$$dfe_fen1p5_e_lane$  $2$  $2$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F1P5$
$$dfe_fendc_e_e_lane$  $1$  $1$  $R0247Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap DC_E$
$$ND$  $0$  $0$  $R0247Ch$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R02480h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$dfe_fextdc_d_top_o_lane[5:0]$  $29$  $24$  $R02480h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP ODD Tap DC$
$$ND$  $23$  $22$  $R02480h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$dfe_fextdc_s_top_o_lane[5:0]$  $21$  $16$  $R02480h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP ODD Tap DC$
$$ND$  $15$  $14$  $R02480h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$dfe_fextdc_d_mid_o_lane[5:0]$  $13$  $8$  $R02480h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE ODD Tap DC$
$$ND$  $7$  $6$  $R02480h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$dfe_fextdc_s_mid_o_lane[5:0]$  $5$  $0$  $R02480h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap DC$
$$ND$  $31$  $30$  $R02484h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $$
$$dfe_fextdc_d_bot_o_lane[5:0]$  $29$  $24$  $R02484h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM ODD Tap DC$
$$ND$  $23$  $22$  $R02484h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $$
$$dfe_fextdc_s_bot_o_lane[5:0]$  $21$  $16$  $R02484h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap DC$
$$ND$  $15$  $14$  $R02484h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $$
$$dfe_fext0_d_top_o_lane[5:0]$  $13$  $8$  $R02484h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP ODD Tap F0$
$$ND$  $7$  $6$  $R02484h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $$
$$dfe_fext0_s_top_o_lane[5:0]$  $5$  $0$  $R02484h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP ODD Tap F0$
$$ND$  $31$  $30$  $R02488h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $$
$$dfe_fext0_d_mid_o_lane[5:0]$  $29$  $24$  $R02488h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE ODD Tap F0$
$$ND$  $23$  $22$  $R02488h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $$
$$dfe_fext0_s_mid_o_lane[5:0]$  $21$  $16$  $R02488h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap F0$
$$ND$  $15$  $14$  $R02488h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $$
$$dfe_fext0_d_bot_o_lane[5:0]$  $13$  $8$  $R02488h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F0$
$$ND$  $7$  $6$  $R02488h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $$
$$dfe_fext0_s_bot_o_lane[5:0]$  $5$  $0$  $R02488h$  $DFE FEXT REG ODD3$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F0$
$$ND$  $31$  $30$  $R0248Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $$
$$dfe_fext1_d_top_o_lane[5:0]$  $29$  $24$  $R0248Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP ODD Tap F1$
$$ND$  $23$  $22$  $R0248Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $$
$$dfe_fext1_s_top_o_lane[5:0]$  $21$  $16$  $R0248Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP ODD Tap F1$
$$ND$  $15$  $14$  $R0248Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $$
$$dfe_fext1_d_mid_o_lane[5:0]$  $13$  $8$  $R0248Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE ODD Tap F1$
$$ND$  $7$  $6$  $R0248Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $$
$$dfe_fext1_s_mid_o_lane[5:0]$  $5$  $0$  $R0248Ch$  $DFE FEXT REG ODD4$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap F1$
$$ND$  $31$  $30$  $R02490h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $$
$$dfe_fext1_d_bot_o_lane[5:0]$  $29$  $24$  $R02490h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F1$
$$ND$  $23$  $22$  $R02490h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $$
$$dfe_fext1_s_bot_o_lane[5:0]$  $21$  $16$  $R02490h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F1$
$$dfe_fextf1_tune_top_d_o_lane[3:0]$  $15$  $12$  $R02490h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP ODD Tap F1_TUNE$
$$dfe_fextf1_tune_top_s_o_lane[3:0]$  $11$  $8$  $R02490h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP ODD Tap F1_TUNE$
$$dfe_fextf1_tune_bot_d_o_lane[3:0]$  $7$  $4$  $R02490h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F1_TUNE$
$$dfe_fextf1_tune_bot_s_o_lane[3:0]$  $3$  $0$  $R02490h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F1_TUNE$
$$ND$  $31$  $30$  $R02494h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $$
$$dfe_fext2_d_top_o_lane[5:0]$  $29$  $24$  $R02494h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP ODD Tap F2$
$$ND$  $23$  $22$  $R02494h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $$
$$dfe_fext2_s_top_o_lane[5:0]$  $21$  $16$  $R02494h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP ODD Tap F2$
$$ND$  $15$  $14$  $R02494h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $$
$$dfe_fext2_d_mid_o_lane[5:0]$  $13$  $8$  $R02494h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE ODD Tap F2$
$$ND$  $7$  $6$  $R02494h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $$
$$dfe_fext2_s_mid_o_lane[5:0]$  $5$  $0$  $R02494h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap F2$
$$ND$  $31$  $30$  $R02498h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $$
$$dfe_fext2_d_bot_o_lane[5:0]$  $29$  $24$  $R02498h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F2$
$$ND$  $23$  $22$  $R02498h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $$
$$dfe_fext2_s_bot_o_lane[5:0]$  $21$  $16$  $R02498h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F2$
$$ND$  $15$  $15$  $R02498h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $$
$$dfe_fext3_top_o_lane[6:0]$  $14$  $8$  $R02498h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $DFE Tap External Value For TOP ODD Tap F3$
$$ND$  $7$  $7$  $R02498h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $$
$$dfe_fext3_mid_o_lane[6:0]$  $6$  $0$  $R02498h$  $DFE FEXT REG ODD7$  $RW$  $0h$  $DFE Tap External Value For MIDDLE ODD Tap F3$
$$ND$  $31$  $31$  $R0249Ch$  $DFE FEXT REG ODD7$  $RW$  $0h$  $$
$$dfe_fext3_bot_o_lane[6:0]$  $30$  $24$  $R0249Ch$  $DFE FEXT REG ODD7$  $RW$  $0h$  $DFE Tap External Value For BOTTOM ODD Tap F3$
$$ND$  $23$  $23$  $R0249Ch$  $DFE FEXT REG ODD7$  $RW$  $0h$  $$
$$dfe_fext4_top_o_lane[6:0]$  $22$  $16$  $R0249Ch$  $DFE FEXT REG ODD7$  $RW$  $0h$  $DFE Tap External Value For TOP ODD Tap F4$
$$ND$  $15$  $15$  $R0249Ch$  $DFE FEXT REG ODD7$  $RW$  $0h$  $$
$$dfe_fext4_mid_o_lane[6:0]$  $14$  $8$  $R0249Ch$  $DFE FEXT REG ODD7$  $RW$  $0h$  $DFE Tap External Value For MIDDLE ODD Tap F4$
$$ND$  $7$  $7$  $R0249Ch$  $DFE FEXT REG ODD7$  $RW$  $0h$  $$
$$dfe_fext4_bot_o_lane[6:0]$  $6$  $0$  $R0249Ch$  $DFE FEXT REG ODD8$  $RW$  $0h$  $DFE Tap External Value For BOTTOM ODD Tap F4$
$$ND$  $31$  $30$  $R024A0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $$
$$dfe_fext5_msb_o_lane[5:0]$  $29$  $24$  $R024A0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $DFE Tap External Value For MSB ODD Tap F5$
$$ND$  $23$  $22$  $R024A0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $$
$$dfe_fext5_lsb_o_lane[5:0]$  $21$  $16$  $R024A0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $DFE Tap External Value For LSB ODD Tap F5$
$$ND$  $15$  $14$  $R024A0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $$
$$dfe_fext6_msb_o_lane[5:0]$  $13$  $8$  $R024A0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $DFE Tap External Value For MSB ODD Tap F6$
$$ND$  $7$  $6$  $R024A0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $$
$$dfe_fext6_lsb_o_lane[5:0]$  $5$  $0$  $R024A0h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $DFE Tap External Value For LSB ODD Tap F6$
$$ND$  $31$  $30$  $R024A4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $$
$$dfe_fext7_msb_o_lane[5:0]$  $29$  $24$  $R024A4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $DFE Tap External Value For MSB ODD Tap F7$
$$ND$  $23$  $22$  $R024A4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $$
$$dfe_fext7_lsb_o_lane[5:0]$  $21$  $16$  $R024A4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $DFE Tap External Value For LSB ODD Tap F7$
$$ND$  $15$  $14$  $R024A4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $$
$$dfe_fext8_msb_o_lane[5:0]$  $13$  $8$  $R024A4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $DFE Tap External Value For MSB ODD Tap F8$
$$ND$  $7$  $6$  $R024A4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $$
$$dfe_fext8_lsb_o_lane[5:0]$  $5$  $0$  $R024A4h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $DFE Tap External Value For LSB ODD Tap F8$
$$ND$  $31$  $30$  $R024A8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $$
$$dfe_fext9_msb_o_lane[5:0]$  $29$  $24$  $R024A8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $DFE Tap External Value For MSB ODD Tap F9$
$$ND$  $23$  $22$  $R024A8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $$
$$dfe_fext9_lsb_o_lane[5:0]$  $21$  $16$  $R024A8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $DFE Tap External Value For LSB ODD Tap F9$
$$ND$  $15$  $14$  $R024A8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $$
$$dfe_fext10_msb_o_lane[5:0]$  $13$  $8$  $R024A8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $DFE Tap External Value For MSB ODD Tap F10$
$$ND$  $7$  $6$  $R024A8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $$
$$dfe_fext10_lsb_o_lane[5:0]$  $5$  $0$  $R024A8h$  $DFE FEXT REG ODD11$  $RW$  $0h$  $DFE Tap External Value For LSB ODD Tap F10$
$$ND$  $31$  $29$  $R024ACh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $$
$$dfe_fext11_o_lane[4:0]$  $28$  $24$  $R024ACh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $DFE Tap External Value For ODD Tap F11$
$$ND$  $23$  $21$  $R024ACh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $$
$$dfe_fext12_o_lane[4:0]$  $20$  $16$  $R024ACh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $DFE Tap External Value For ODD Tap F12$
$$ND$  $15$  $13$  $R024ACh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $$
$$dfe_fext13_o_lane[4:0]$  $12$  $8$  $R024ACh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $DFE Tap External Value For ODD Tap F13$
$$ND$  $7$  $5$  $R024ACh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $$
$$dfe_fext14_o_lane[4:0]$  $4$  $0$  $R024ACh$  $DFE FEXT REG ODD12$  $RW$  $0h$  $DFE Tap External Value For ODD Tap F14$
$$ND$  $31$  $29$  $R024B0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $$
$$dfe_fext15_o_lane[4:0]$  $28$  $24$  $R024B0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $DFE Tap External Value For ODD Tap F15$
$$ND$  $23$  $22$  $R024B0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $$
$$dfe_fextf0_o_lane[5:0]$  $21$  $16$  $R024B0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $DFE Tap External Value For ODD Tap FF0$
$$ND$  $15$  $14$  $R024B0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $$
$$dfe_fextf1_o_lane[5:0]$  $13$  $8$  $R024B0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $DFE Tap External Value For ODD Tap FF1$
$$ND$  $7$  $6$  $R024B0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $$
$$dfe_fextf2_o_lane[5:0]$  $5$  $0$  $R024B0h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $DFE Tap External Value For ODD Tap FF2$
$$ND$  $31$  $30$  $R024B4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $$
$$dfe_fextf3_o_lane[5:0]$  $29$  $24$  $R024B4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $DFE Tap External Value For ODD Tap FF3$
$$ND$  $23$  $22$  $R024B4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $$
$$dfe_fextf4_o_lane[5:0]$  $21$  $16$  $R024B4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $DFE Tap External Value For ODD Tap FF4$
$$ND$  $15$  $14$  $R024B4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $$
$$dfe_fextf5_o_lane[5:0]$  $13$  $8$  $R024B4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $DFE Tap External Value For ODD Tap FF5$
$$ND$  $7$  $7$  $R024B4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $$
$$dfe_fextvref_top_o_lane[6:0]$  $6$  $0$  $R024B4h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $DFE Tap External Value For TOP ODD Tap VREF$
$$ND$  $31$  $31$  $R024B8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $$
$$dfe_fextvref_mid_o_lane[6:0]$  $30$  $24$  $R024B8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $DFE Tap External Value For MIDDLE ODD Tap VREF$
$$ND$  $23$  $23$  $R024B8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $$
$$dfe_fextvref_bot_o_lane[6:0]$  $22$  $16$  $R024B8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $DFE Tap External Value For BOTTOM ODD Tap VREF$
$$ND$  $15$  $14$  $R024B8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $$
$$dfe_fext1p5_o_lane[5:0]$  $13$  $8$  $R024B8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $DFE Tap External Value For ODD Tap F1P5$
$$ND$  $7$  $7$  $R024B8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $$
$$dfe_fextdc_e_o_lane[6:0]$  $6$  $0$  $R024B8h$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $DFE Tap External Value For ODD Tap DC_E$
$$ND$  $31$  $30$  $R024BCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $$
$$dfe_fextdc_d_top_e_lane[5:0]$  $29$  $24$  $R024BCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP EVEN Tap DC$
$$ND$  $23$  $22$  $R024BCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $$
$$dfe_fextdc_s_top_e_lane[5:0]$  $21$  $16$  $R024BCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP EVEN Tap DC$
$$ND$  $15$  $14$  $R024BCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $$
$$dfe_fextdc_d_mid_e_lane[5:0]$  $13$  $8$  $R024BCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap DC$
$$ND$  $7$  $6$  $R024BCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $$
$$dfe_fextdc_s_mid_e_lane[5:0]$  $5$  $0$  $R024BCh$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap DC$
$$ND$  $31$  $30$  $R024C0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $$
$$dfe_fextdc_d_bot_e_lane[5:0]$  $29$  $24$  $R024C0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap DC$
$$ND$  $23$  $22$  $R024C0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $$
$$dfe_fextdc_s_bot_e_lane[5:0]$  $21$  $16$  $R024C0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap DC$
$$ND$  $15$  $14$  $R024C0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $$
$$dfe_fext0_d_top_e_lane[5:0]$  $13$  $8$  $R024C0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP EVEN Tap F0$
$$ND$  $7$  $6$  $R024C0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $$
$$dfe_fext0_s_top_e_lane[5:0]$  $5$  $0$  $R024C0h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP EVEN Tap F0$
$$ND$  $31$  $30$  $R024C4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $$
$$dfe_fext0_d_mid_e_lane[5:0]$  $29$  $24$  $R024C4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap F0$
$$ND$  $23$  $22$  $R024C4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $$
$$dfe_fext0_s_mid_e_lane[5:0]$  $21$  $16$  $R024C4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap F0$
$$ND$  $15$  $14$  $R024C4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $$
$$dfe_fext0_d_bot_e_lane[5:0]$  $13$  $8$  $R024C4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F0$
$$ND$  $7$  $6$  $R024C4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $$
$$dfe_fext0_s_bot_e_lane[5:0]$  $5$  $0$  $R024C4h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F0$
$$ND$  $31$  $30$  $R024C8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $$
$$dfe_fext1_d_top_e_lane[5:0]$  $29$  $24$  $R024C8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP EVEN Tap F1$
$$ND$  $23$  $22$  $R024C8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $$
$$dfe_fext1_s_top_e_lane[5:0]$  $21$  $16$  $R024C8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP EVEN Tap F1$
$$ND$  $15$  $14$  $R024C8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $$
$$dfe_fext1_d_mid_e_lane[5:0]$  $13$  $8$  $R024C8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap F1$
$$ND$  $7$  $6$  $R024C8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $$
$$dfe_fext1_s_mid_e_lane[5:0]$  $5$  $0$  $R024C8h$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap F1$
$$ND$  $31$  $30$  $R024CCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $$
$$dfe_fext1_d_bot_e_lane[5:0]$  $29$  $24$  $R024CCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F1$
$$ND$  $23$  $22$  $R024CCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $$
$$dfe_fext1_s_bot_e_lane[5:0]$  $21$  $16$  $R024CCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F1$
$$dfe_fextf1_tune_top_d_e_lane[3:0]$  $15$  $12$  $R024CCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP EVEN Tap F1_TUNE$
$$dfe_fextf1_tune_top_s_e_lane[3:0]$  $11$  $8$  $R024CCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP EVEN Tap F1_TUNE$
$$dfe_fextf1_tune_bot_d_e_lane[3:0]$  $7$  $4$  $R024CCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F1_TUNE$
$$dfe_fextf1_tune_bot_s_e_lane[3:0]$  $3$  $0$  $R024CCh$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F1_TUNE$
$$ND$  $31$  $30$  $R024D0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $$
$$dfe_fext2_d_top_e_lane[5:0]$  $29$  $24$  $R024D0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP EVEN Tap F2$
$$ND$  $23$  $22$  $R024D0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $$
$$dfe_fext2_s_top_e_lane[5:0]$  $21$  $16$  $R024D0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP EVEN Tap F2$
$$ND$  $15$  $14$  $R024D0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $$
$$dfe_fext2_d_mid_e_lane[5:0]$  $13$  $8$  $R024D0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap F2$
$$ND$  $7$  $6$  $R024D0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $$
$$dfe_fext2_s_mid_e_lane[5:0]$  $5$  $0$  $R024D0h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap F2$
$$ND$  $31$  $30$  $R024D4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $$
$$dfe_fext2_d_bot_e_lane[5:0]$  $29$  $24$  $R024D4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F2$
$$ND$  $23$  $22$  $R024D4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $$
$$dfe_fext2_s_bot_e_lane[5:0]$  $21$  $16$  $R024D4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F2$
$$ND$  $15$  $15$  $R024D4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $$
$$dfe_fext3_top_e_lane[6:0]$  $14$  $8$  $R024D4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $DFE Tap External Value For TOP EVEN Tap F3$
$$ND$  $7$  $7$  $R024D4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $$
$$dfe_fext3_mid_e_lane[6:0]$  $6$  $0$  $R024D4h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $DFE Tap External Value For MIDDLE EVEN Tap F3$
$$ND$  $31$  $31$  $R024D8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $$
$$dfe_fext3_bot_e_lane[6:0]$  $30$  $24$  $R024D8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $DFE Tap External Value For BOTTOM EVEN Tap F3$
$$ND$  $23$  $23$  $R024D8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $$
$$dfe_fext4_top_e_lane[6:0]$  $22$  $16$  $R024D8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $DFE Tap External Value For TOP EVEN Tap F4$
$$ND$  $15$  $15$  $R024D8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $$
$$dfe_fext4_mid_e_lane[6:0]$  $14$  $8$  $R024D8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $DFE Tap External Value For MIDDLE EVEN Tap F4$
$$ND$  $7$  $7$  $R024D8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $$
$$dfe_fext4_bot_e_lane[6:0]$  $6$  $0$  $R024D8h$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $DFE Tap External Value For BOTTOM EVEN Tap F4$
$$ND$  $31$  $30$  $R024DCh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $$
$$dfe_fext5_msb_e_lane[5:0]$  $29$  $24$  $R024DCh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $DFE Tap External Value For MSB EVEN Tap F5$
$$ND$  $23$  $22$  $R024DCh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $$
$$dfe_fext5_lsb_e_lane[5:0]$  $21$  $16$  $R024DCh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $DFE Tap External Value For LSB EVEN Tap F5$
$$ND$  $15$  $14$  $R024DCh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $$
$$dfe_fext6_msb_e_lane[5:0]$  $13$  $8$  $R024DCh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $DFE Tap External Value For MSB EVEN Tap F6$
$$ND$  $7$  $6$  $R024DCh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $$
$$dfe_fext6_lsb_e_lane[5:0]$  $5$  $0$  $R024DCh$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $DFE Tap External Value For LSB EVEN Tap F6$
$$ND$  $31$  $30$  $R024E0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $$
$$dfe_fext7_msb_e_lane[5:0]$  $29$  $24$  $R024E0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $DFE Tap External Value For MSB EVEN Tap F7$
$$ND$  $23$  $22$  $R024E0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $$
$$dfe_fext7_lsb_e_lane[5:0]$  $21$  $16$  $R024E0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $DFE Tap External Value For LSB EVEN Tap F7$
$$ND$  $15$  $14$  $R024E0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $$
$$dfe_fext8_msb_e_lane[5:0]$  $13$  $8$  $R024E0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $DFE Tap External Value For MSB EVEN Tap F8$
$$ND$  $7$  $6$  $R024E0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $$
$$dfe_fext8_lsb_e_lane[5:0]$  $5$  $0$  $R024E0h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $DFE Tap External Value For LSB EVEN Tap F8$
$$ND$  $31$  $30$  $R024E4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $$
$$dfe_fext9_msb_e_lane[5:0]$  $29$  $24$  $R024E4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $DFE Tap External Value For MSB EVEN Tap F9$
$$ND$  $23$  $22$  $R024E4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $$
$$dfe_fext9_lsb_e_lane[5:0]$  $21$  $16$  $R024E4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $DFE Tap External Value For LSB EVEN Tap F9$
$$ND$  $15$  $14$  $R024E4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $$
$$dfe_fext10_msb_e_lane[5:0]$  $13$  $8$  $R024E4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $DFE Tap External Value For MSB EVEN Tap F10$
$$ND$  $7$  $6$  $R024E4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $$
$$dfe_fext10_lsb_e_lane[5:0]$  $5$  $0$  $R024E4h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $DFE Tap External Value For LSB EVEN Tap F10$
$$ND$  $31$  $29$  $R024E8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $$
$$dfe_fext11_e_lane[4:0]$  $28$  $24$  $R024E8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap F11$
$$ND$  $23$  $21$  $R024E8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $$
$$dfe_fext12_e_lane[4:0]$  $20$  $16$  $R024E8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap F12$
$$ND$  $15$  $13$  $R024E8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $$
$$dfe_fext13_e_lane[4:0]$  $12$  $8$  $R024E8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap F13$
$$ND$  $7$  $5$  $R024E8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $$
$$dfe_fext14_e_lane[4:0]$  $4$  $0$  $R024E8h$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap F14$
$$ND$  $31$  $29$  $R024ECh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $$
$$dfe_fext15_e_lane[4:0]$  $28$  $24$  $R024ECh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap F15$
$$ND$  $23$  $22$  $R024ECh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $$
$$dfe_fextf0_e_lane[5:0]$  $21$  $16$  $R024ECh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap FF0$
$$ND$  $15$  $14$  $R024ECh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $$
$$dfe_fextf1_e_lane[5:0]$  $13$  $8$  $R024ECh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap FF1$
$$ND$  $7$  $6$  $R024ECh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $$
$$dfe_fextf2_e_lane[5:0]$  $5$  $0$  $R024ECh$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap FF2$
$$ND$  $31$  $30$  $R024F0h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $$
$$dfe_fextf3_e_lane[5:0]$  $29$  $24$  $R024F0h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap FF3$
$$ND$  $23$  $22$  $R024F0h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $$
$$dfe_fextf4_e_lane[5:0]$  $21$  $16$  $R024F0h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap FF4$
$$ND$  $15$  $14$  $R024F0h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $$
$$dfe_fextf5_e_lane[5:0]$  $13$  $8$  $R024F0h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap FF5$
$$ND$  $7$  $7$  $R024F0h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $$
$$dfe_fextvref_top_e_lane[6:0]$  $6$  $0$  $R024F0h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $DFE Tap External Value For TOP EVEN Tap VREF$
$$ND$  $31$  $31$  $R024F4h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $$
$$dfe_fextvref_mid_e_lane[6:0]$  $30$  $24$  $R024F4h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $DFE Tap External Value For MIDDLE EVEN Tap VREF$
$$ND$  $23$  $23$  $R024F4h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $$
$$dfe_fextvref_bot_e_lane[6:0]$  $22$  $16$  $R024F4h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $DFE Tap External Value For BOTTOM EVEN Tap VREF$
$$ND$  $15$  $14$  $R024F4h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $$
$$dfe_fext1p5_e_lane[5:0]$  $13$  $8$  $R024F4h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap F1P5$
$$ND$  $7$  $7$  $R024F4h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $$
$$dfe_fextdc_e_e_lane[6:0]$  $6$  $0$  $R024F4h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap DC_E$
$$ND$  $31$  $30$  $R024F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $$
$$DFE_DC_D_TOP_O_SM_LANE[5:0]$  $29$  $24$  $R024F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap DC$
$$ND$  $23$  $22$  $R024F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $$
$$DFE_DC_S_TOP_O_SM_LANE[5:0]$  $21$  $16$  $R024F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap DC$
$$ND$  $15$  $14$  $R024F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $$
$$DFE_DC_D_MID_O_SM_LANE[5:0]$  $13$  $8$  $R024F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap DC$
$$ND$  $7$  $6$  $R024F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $$
$$DFE_DC_S_MID_O_SM_LANE[5:0]$  $5$  $0$  $R024F8h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap DC$
$$ND$  $31$  $30$  $R024FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $RW$  $0h$  $$
$$DFE_DC_D_BOT_O_SM_LANE[5:0]$  $29$  $24$  $R024FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap DC$
$$ND$  $23$  $22$  $R024FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $RW$  $0h$  $$
$$DFE_DC_S_BOT_O_SM_LANE[5:0]$  $21$  $16$  $R024FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap DC$
$$ND$  $15$  $14$  $R024FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $RW$  $0h$  $$
$$DFE_F0_D_TOP_O_SM_LANE[5:0]$  $13$  $8$  $R024FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F0$
$$ND$  $7$  $6$  $R024FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $RW$  $0h$  $$
$$DFE_F0_S_TOP_O_SM_LANE[5:0]$  $5$  $0$  $R024FCh$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F0$
$$ND$  $31$  $30$  $R02500h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $RW$  $0h$  $$
$$DFE_F0_D_MID_O_SM_LANE[5:0]$  $29$  $24$  $R02500h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F0$
$$ND$  $23$  $22$  $R02500h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $RW$  $0h$  $$
$$DFE_F0_S_MID_O_SM_LANE[5:0]$  $21$  $16$  $R02500h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F0$
$$ND$  $15$  $14$  $R02500h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $RW$  $0h$  $$
$$DFE_F0_D_BOT_O_SM_LANE[5:0]$  $13$  $8$  $R02500h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F0$
$$ND$  $7$  $6$  $R02500h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $RW$  $0h$  $$
$$DFE_F0_S_BOT_O_SM_LANE[5:0]$  $5$  $0$  $R02500h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F0$
$$ND$  $31$  $30$  $R02504h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $RW$  $0h$  $$
$$DFE_F1_D_TOP_O_SM_LANE[5:0]$  $29$  $24$  $R02504h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F1$
$$ND$  $23$  $22$  $R02504h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $RW$  $0h$  $$
$$DFE_F1_S_TOP_O_SM_LANE[5:0]$  $21$  $16$  $R02504h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F1$
$$ND$  $15$  $14$  $R02504h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $RW$  $0h$  $$
$$DFE_F1_D_MID_O_SM_LANE[5:0]$  $13$  $8$  $R02504h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F1$
$$ND$  $7$  $6$  $R02504h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $RW$  $0h$  $$
$$DFE_F1_S_MID_O_SM_LANE[5:0]$  $5$  $0$  $R02504h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F1$
$$ND$  $31$  $30$  $R02508h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $RW$  $0h$  $$
$$DFE_F1_D_BOT_O_SM_LANE[5:0]$  $29$  $24$  $R02508h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F1$
$$ND$  $23$  $22$  $R02508h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $RW$  $0h$  $$
$$DFE_F1_S_BOT_O_SM_LANE[5:0]$  $21$  $16$  $R02508h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F1$
$$DFE_F1_TUNE_TOP_D_O_LANE[3:0]$  $15$  $12$  $R02508h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Scale For DATA Sampler TOP ODD Tap F1_TUNE$
$$DFE_F1_TUNE_TOP_S_O_LANE[3:0]$  $11$  $8$  $R02508h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Scale For Slicer Sampler TOP ODD Tap F1_TUNE$
$$DFE_F1_TUNE_BOT_D_O_LANE[3:0]$  $7$  $4$  $R02508h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Scale For DATA Sampler BOTTOM ODD Tap F1_TUNE$
$$DFE_F1_TUNE_BOT_S_O_LANE[3:0]$  $3$  $0$  $R02508h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In Scale For Slicer Sampler BOTTOM ODD Tap F1_TUNE$
$$ND$  $31$  $30$  $R0250Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $RW$  $0h$  $$
$$DFE_F2_D_TOP_O_SM_LANE[5:0]$  $29$  $24$  $R0250Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F2$
$$ND$  $23$  $22$  $R0250Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $RW$  $0h$  $$
$$DFE_F2_S_TOP_O_SM_LANE[5:0]$  $21$  $16$  $R0250Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F2$
$$ND$  $15$  $14$  $R0250Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $RW$  $0h$  $$
$$DFE_F2_D_MID_O_SM_LANE[5:0]$  $13$  $8$  $R0250Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F2$
$$ND$  $7$  $6$  $R0250Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $RW$  $0h$  $$
$$DFE_F2_S_MID_O_SM_LANE[5:0]$  $5$  $0$  $R0250Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F2$
$$ND$  $31$  $30$  $R02510h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $RW$  $0h$  $$
$$DFE_F2_D_BOT_O_SM_LANE[5:0]$  $29$  $24$  $R02510h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F2$
$$ND$  $23$  $22$  $R02510h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $RW$  $0h$  $$
$$DFE_F2_S_BOT_O_SM_LANE[5:0]$  $21$  $16$  $R02510h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F2$
$$ND$  $15$  $15$  $R02510h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $RW$  $0h$  $$
$$DFE_F3_TOP_O_SM_LANE[6:0]$  $14$  $8$  $R02510h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap F3$
$$ND$  $7$  $7$  $R02510h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $RW$  $0h$  $$
$$DFE_F3_MID_O_SM_LANE[6:0]$  $6$  $0$  $R02510h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap F3$
$$ND$  $31$  $31$  $R02514h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $RW$  $0h$  $$
$$DFE_F3_BOT_O_SM_LANE[6:0]$  $30$  $24$  $R02514h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap F3$
$$ND$  $23$  $23$  $R02514h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $RW$  $0h$  $$
$$DFE_F4_TOP_O_SM_LANE[6:0]$  $22$  $16$  $R02514h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap F4$
$$ND$  $15$  $15$  $R02514h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $RW$  $0h$  $$
$$DFE_F4_MID_O_SM_LANE[6:0]$  $14$  $8$  $R02514h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap F4$
$$ND$  $7$  $7$  $R02514h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $RW$  $0h$  $$
$$DFE_F4_BOT_O_SM_LANE[6:0]$  $6$  $0$  $R02514h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap F4$
$$ND$  $31$  $30$  $R02518h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $RW$  $0h$  $$
$$DFE_F5_MSB_O_SM_LANE[5:0]$  $29$  $24$  $R02518h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F5$
$$ND$  $23$  $22$  $R02518h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $RW$  $0h$  $$
$$DFE_F5_LSB_O_SM_LANE[5:0]$  $21$  $16$  $R02518h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F5$
$$ND$  $15$  $14$  $R02518h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $RW$  $0h$  $$
$$DFE_F6_MSB_O_SM_LANE[5:0]$  $13$  $8$  $R02518h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F6$
$$ND$  $7$  $6$  $R02518h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $RW$  $0h$  $$
$$DFE_F6_LSB_O_SM_LANE[5:0]$  $5$  $0$  $R02518h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F6$
$$ND$  $31$  $30$  $R0251Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $RW$  $0h$  $$
$$DFE_F7_MSB_O_SM_LANE[5:0]$  $29$  $24$  $R0251Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F7$
$$ND$  $23$  $22$  $R0251Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $RW$  $0h$  $$
$$DFE_F7_LSB_O_SM_LANE[5:0]$  $21$  $16$  $R0251Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F7$
$$ND$  $15$  $14$  $R0251Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $RW$  $0h$  $$
$$DFE_F8_MSB_O_SM_LANE[5:0]$  $13$  $8$  $R0251Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F8$
$$ND$  $7$  $6$  $R0251Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $RW$  $0h$  $$
$$DFE_F8_LSB_O_SM_LANE[5:0]$  $5$  $0$  $R0251Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F8$
$$ND$  $31$  $30$  $R02520h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $RW$  $0h$  $$
$$DFE_F9_MSB_O_SM_LANE[5:0]$  $29$  $24$  $R02520h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F9$
$$ND$  $23$  $22$  $R02520h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $RW$  $0h$  $$
$$DFE_F9_LSB_O_SM_LANE[5:0]$  $21$  $16$  $R02520h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F9$
$$ND$  $15$  $14$  $R02520h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $RW$  $0h$  $$
$$DFE_F10_MSB_O_SM_LANE[5:0]$  $13$  $8$  $R02520h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F10$
$$ND$  $7$  $6$  $R02520h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $RW$  $0h$  $$
$$DFE_F10_LSB_O_SM_LANE[5:0]$  $5$  $0$  $R02520h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F10$
$$ND$  $31$  $29$  $R02524h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $RW$  $0h$  $$
$$DFE_F11_O_SM_LANE[4:0]$  $28$  $24$  $R02524h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F11$
$$ND$  $23$  $21$  $R02524h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $RW$  $0h$  $$
$$DFE_F12_O_SM_LANE[4:0]$  $20$  $16$  $R02524h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F12$
$$ND$  $15$  $13$  $R02524h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $RW$  $0h$  $$
$$DFE_F13_O_SM_LANE[4:0]$  $12$  $8$  $R02524h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F13$
$$ND$  $7$  $5$  $R02524h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $RW$  $0h$  $$
$$DFE_F14_O_SM_LANE[4:0]$  $4$  $0$  $R02524h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F14$
$$ND$  $31$  $29$  $R02528h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $RW$  $0h$  $$
$$DFE_F15_O_SM_LANE[4:0]$  $28$  $24$  $R02528h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F15$
$$ND$  $23$  $22$  $R02528h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $RW$  $0h$  $$
$$DFE_FF0_O_SM_LANE[5:0]$  $21$  $16$  $R02528h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF0$
$$ND$  $15$  $14$  $R02528h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $RW$  $0h$  $$
$$DFE_FF1_O_SM_LANE[5:0]$  $13$  $8$  $R02528h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF1$
$$ND$  $7$  $6$  $R02528h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $RW$  $0h$  $$
$$DFE_FF2_O_SM_LANE[5:0]$  $5$  $0$  $R02528h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF2$
$$ND$  $31$  $30$  $R0252Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $RW$  $0h$  $$
$$DFE_FF3_O_SM_LANE[5:0]$  $29$  $24$  $R0252Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF3$
$$ND$  $23$  $22$  $R0252Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $RW$  $0h$  $$
$$DFE_FF4_O_SM_LANE[5:0]$  $21$  $16$  $R0252Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF4$
$$ND$  $15$  $14$  $R0252Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $RW$  $0h$  $$
$$DFE_FF5_O_SM_LANE[5:0]$  $13$  $8$  $R0252Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF5$
$$ND$  $7$  $7$  $R0252Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $RW$  $0h$  $$
$$DFE_VREF_TOP_O_SM_LANE[6:0]$  $6$  $0$  $R0252Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap VREF$
$$ND$  $31$  $31$  $R02530h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $RW$  $0h$  $$
$$DFE_VREF_MID_O_SM_LANE[6:0]$  $30$  $24$  $R02530h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap VREF$
$$ND$  $23$  $23$  $R02530h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $RW$  $0h$  $$
$$DFE_VREF_BOT_O_SM_LANE[6:0]$  $22$  $16$  $R02530h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap VREF$
$$ND$  $15$  $14$  $R02530h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $RW$  $0h$  $$
$$DFE_F1P5_O_SM_LANE[5:0]$  $13$  $8$  $R02530h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F1P5$
$$ND$  $7$  $7$  $R02530h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $RW$  $0h$  $$
$$DFE_DC_E_O_SM_LANE[6:0]$  $6$  $0$  $R02530h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap DC_E$
$$ND$  $31$  $30$  $R02534h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_D_TOP_E_SM_LANE[5:0]$  $29$  $24$  $R02534h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap DC$
$$ND$  $23$  $22$  $R02534h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_S_TOP_E_SM_LANE[5:0]$  $21$  $16$  $R02534h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap DC$
$$ND$  $15$  $14$  $R02534h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_D_MID_E_SM_LANE[5:0]$  $13$  $8$  $R02534h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap DC$
$$ND$  $7$  $6$  $R02534h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_S_MID_E_SM_LANE[5:0]$  $5$  $0$  $R02534h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap DC$
$$ND$  $31$  $30$  $R02538h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $RW$  $0h$  $$
$$DFE_DC_D_BOT_E_SM_LANE[5:0]$  $29$  $24$  $R02538h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap DC$
$$ND$  $23$  $22$  $R02538h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $RW$  $0h$  $$
$$DFE_DC_S_BOT_E_SM_LANE[5:0]$  $21$  $16$  $R02538h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap DC$
$$ND$  $15$  $14$  $R02538h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $RW$  $0h$  $$
$$DFE_F0_D_TOP_E_SM_LANE[5:0]$  $13$  $8$  $R02538h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F0$
$$ND$  $7$  $6$  $R02538h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $RW$  $0h$  $$
$$DFE_F0_S_TOP_E_SM_LANE[5:0]$  $5$  $0$  $R02538h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F0$
$$ND$  $31$  $30$  $R0253Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $RW$  $0h$  $$
$$DFE_F0_D_MID_E_SM_LANE[5:0]$  $29$  $24$  $R0253Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F0$
$$ND$  $23$  $22$  $R0253Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $RW$  $0h$  $$
$$DFE_F0_S_MID_E_SM_LANE[5:0]$  $21$  $16$  $R0253Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F0$
$$ND$  $15$  $14$  $R0253Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $RW$  $0h$  $$
$$DFE_F0_D_BOT_E_SM_LANE[5:0]$  $13$  $8$  $R0253Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F0$
$$ND$  $7$  $6$  $R0253Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $RW$  $0h$  $$
$$DFE_F0_S_BOT_E_SM_LANE[5:0]$  $5$  $0$  $R0253Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F0$
$$ND$  $31$  $30$  $R02540h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $RW$  $0h$  $$
$$DFE_F1_D_TOP_E_SM_LANE[5:0]$  $29$  $24$  $R02540h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F1$
$$ND$  $23$  $22$  $R02540h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $RW$  $0h$  $$
$$DFE_F1_S_TOP_E_SM_LANE[5:0]$  $21$  $16$  $R02540h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F1$
$$ND$  $15$  $14$  $R02540h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $RW$  $0h$  $$
$$DFE_F1_D_MID_E_SM_LANE[5:0]$  $13$  $8$  $R02540h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F1$
$$ND$  $7$  $6$  $R02540h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $RW$  $0h$  $$
$$DFE_F1_S_MID_E_SM_LANE[5:0]$  $5$  $0$  $R02540h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F1$
$$ND$  $31$  $30$  $R02544h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $RW$  $0h$  $$
$$DFE_F1_D_BOT_E_SM_LANE[5:0]$  $29$  $24$  $R02544h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F1$
$$ND$  $23$  $22$  $R02544h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $RW$  $0h$  $$
$$DFE_F1_S_BOT_E_SM_LANE[5:0]$  $21$  $16$  $R02544h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F1$
$$DFE_F1_TUNE_TOP_D_E_LANE[3:0]$  $15$  $12$  $R02544h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Scale For DATA Sampler TOP EVEN Tap F1_TUNE$
$$DFE_F1_TUNE_TOP_S_E_LANE[3:0]$  $11$  $8$  $R02544h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Scale For Slicer Sampler TOP EVEN Tap F1_TUNE$
$$DFE_F1_TUNE_BOT_D_E_LANE[3:0]$  $7$  $4$  $R02544h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Scale For DATA Sampler BOTTOM EVEN Tap F1_TUNE$
$$DFE_F1_TUNE_BOT_S_E_LANE[3:0]$  $3$  $0$  $R02544h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In Scale For Slicer Sampler BOTTOM EVEN Tap F1_TUNE$
$$ND$  $31$  $30$  $R02548h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $RW$  $0h$  $$
$$DFE_F2_D_TOP_E_SM_LANE[5:0]$  $29$  $24$  $R02548h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F2$
$$ND$  $23$  $22$  $R02548h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $RW$  $0h$  $$
$$DFE_F2_S_TOP_E_SM_LANE[5:0]$  $21$  $16$  $R02548h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F2$
$$ND$  $15$  $14$  $R02548h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $RW$  $0h$  $$
$$DFE_F2_D_MID_E_SM_LANE[5:0]$  $13$  $8$  $R02548h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F2$
$$ND$  $7$  $6$  $R02548h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $RW$  $0h$  $$
$$DFE_F2_S_MID_E_SM_LANE[5:0]$  $5$  $0$  $R02548h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F2$
$$ND$  $31$  $30$  $R0254Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $RW$  $0h$  $$
$$DFE_F2_D_BOT_E_SM_LANE[5:0]$  $29$  $24$  $R0254Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F2$
$$ND$  $23$  $22$  $R0254Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $RW$  $0h$  $$
$$DFE_F2_S_BOT_E_SM_LANE[5:0]$  $21$  $16$  $R0254Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F2$
$$ND$  $15$  $15$  $R0254Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $RW$  $0h$  $$
$$DFE_F3_TOP_E_SM_LANE[6:0]$  $14$  $8$  $R0254Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap F3$
$$ND$  $7$  $7$  $R0254Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $RW$  $0h$  $$
$$DFE_F3_MID_E_SM_LANE[6:0]$  $6$  $0$  $R0254Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap F3$
$$ND$  $31$  $31$  $R02550h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $RW$  $0h$  $$
$$DFE_F3_BOT_E_SM_LANE[6:0]$  $30$  $24$  $R02550h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap F3$
$$ND$  $23$  $23$  $R02550h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $RW$  $0h$  $$
$$DFE_F4_TOP_E_SM_LANE[6:0]$  $22$  $16$  $R02550h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap F4$
$$ND$  $15$  $15$  $R02550h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $RW$  $0h$  $$
$$DFE_F4_MID_E_SM_LANE[6:0]$  $14$  $8$  $R02550h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap F4$
$$ND$  $7$  $7$  $R02550h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $RW$  $0h$  $$
$$DFE_F4_BOT_E_SM_LANE[6:0]$  $6$  $0$  $R02550h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap F4$
$$ND$  $31$  $30$  $R02554h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $RW$  $0h$  $$
$$DFE_F5_MSB_E_SM_LANE[5:0]$  $29$  $24$  $R02554h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F5$
$$ND$  $23$  $22$  $R02554h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $RW$  $0h$  $$
$$DFE_F5_LSB_E_SM_LANE[5:0]$  $21$  $16$  $R02554h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F5$
$$ND$  $15$  $14$  $R02554h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $RW$  $0h$  $$
$$DFE_F6_MSB_E_SM_LANE[5:0]$  $13$  $8$  $R02554h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F6$
$$ND$  $7$  $6$  $R02554h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $RW$  $0h$  $$
$$DFE_F6_LSB_E_SM_LANE[5:0]$  $5$  $0$  $R02554h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F6$
$$ND$  $31$  $30$  $R02558h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $RW$  $0h$  $$
$$DFE_F7_MSB_E_SM_LANE[5:0]$  $29$  $24$  $R02558h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F7$
$$ND$  $23$  $22$  $R02558h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $RW$  $0h$  $$
$$DFE_F7_LSB_E_SM_LANE[5:0]$  $21$  $16$  $R02558h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F7$
$$ND$  $15$  $14$  $R02558h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $RW$  $0h$  $$
$$DFE_F8_MSB_E_SM_LANE[5:0]$  $13$  $8$  $R02558h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F8$
$$ND$  $7$  $6$  $R02558h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $RW$  $0h$  $$
$$DFE_F8_LSB_E_SM_LANE[5:0]$  $5$  $0$  $R02558h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F8$
$$ND$  $31$  $30$  $R0255Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $RW$  $0h$  $$
$$DFE_F9_MSB_E_SM_LANE[5:0]$  $29$  $24$  $R0255Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F9$
$$ND$  $23$  $22$  $R0255Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $RW$  $0h$  $$
$$DFE_F9_LSB_E_SM_LANE[5:0]$  $21$  $16$  $R0255Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F9$
$$ND$  $15$  $14$  $R0255Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $RW$  $0h$  $$
$$DFE_F10_MSB_E_SM_LANE[5:0]$  $13$  $8$  $R0255Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F10$
$$ND$  $7$  $6$  $R0255Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $RW$  $0h$  $$
$$DFE_F10_LSB_E_SM_LANE[5:0]$  $5$  $0$  $R0255Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F10$
$$ND$  $31$  $29$  $R02560h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $RW$  $0h$  $$
$$DFE_F11_E_SM_LANE[4:0]$  $28$  $24$  $R02560h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F11$
$$ND$  $23$  $21$  $R02560h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $RW$  $0h$  $$
$$DFE_F12_E_SM_LANE[4:0]$  $20$  $16$  $R02560h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F12$
$$ND$  $15$  $13$  $R02560h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $RW$  $0h$  $$
$$DFE_F13_E_SM_LANE[4:0]$  $12$  $8$  $R02560h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F13$
$$ND$  $7$  $5$  $R02560h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $RW$  $0h$  $$
$$DFE_F14_E_SM_LANE[4:0]$  $4$  $0$  $R02560h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F14$
$$ND$  $31$  $29$  $R02564h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $RW$  $0h$  $$
$$DFE_F15_E_SM_LANE[4:0]$  $28$  $24$  $R02564h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F15$
$$ND$  $23$  $22$  $R02564h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $RW$  $0h$  $$
$$DFE_FF0_E_SM_LANE[5:0]$  $21$  $16$  $R02564h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF0$
$$ND$  $15$  $14$  $R02564h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $RW$  $0h$  $$
$$DFE_FF1_E_SM_LANE[5:0]$  $13$  $8$  $R02564h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF1$
$$ND$  $7$  $6$  $R02564h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $RW$  $0h$  $$
$$DFE_FF2_E_SM_LANE[5:0]$  $5$  $0$  $R02564h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF2$
$$ND$  $31$  $30$  $R02568h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $RW$  $0h$  $$
$$DFE_FF3_E_SM_LANE[5:0]$  $29$  $24$  $R02568h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF3$
$$ND$  $23$  $22$  $R02568h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $RW$  $0h$  $$
$$DFE_FF4_E_SM_LANE[5:0]$  $21$  $16$  $R02568h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF4$
$$ND$  $15$  $14$  $R02568h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $RW$  $0h$  $$
$$DFE_FF5_E_SM_LANE[5:0]$  $13$  $8$  $R02568h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF5$
$$ND$  $7$  $7$  $R02568h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $RW$  $0h$  $$
$$DFE_VREF_TOP_E_SM_LANE[6:0]$  $6$  $0$  $R02568h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap VREF$
$$ND$  $31$  $31$  $R0256Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $RW$  $0h$  $$
$$DFE_VREF_MID_E_SM_LANE[6:0]$  $30$  $24$  $R0256Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap VREF$
$$ND$  $23$  $23$  $R0256Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $RW$  $0h$  $$
$$DFE_VREF_BOT_E_SM_LANE[6:0]$  $22$  $16$  $R0256Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap VREF$
$$ND$  $15$  $14$  $R0256Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $RW$  $0h$  $$
$$DFE_F1P5_E_SM_LANE[5:0]$  $13$  $8$  $R0256Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F1P5$
$$ND$  $7$  $7$  $R0256Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $RW$  $0h$  $$
$$DFE_DC_E_E_SM_LANE[6:0]$  $6$  $0$  $R0256Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap DC_E$
$$DFE_DC_D_TOP_O_2C_LANE[7:0]$  $31$  $24$  $R02570h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap DC$
$$DFE_DC_S_TOP_O_2C_LANE[7:0]$  $23$  $16$  $R02570h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap DC$
$$DFE_DC_D_MID_O_2C_LANE[7:0]$  $15$  $8$  $R02570h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap DC$
$$DFE_DC_S_MID_O_2C_LANE[7:0]$  $7$  $0$  $R02570h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap DC$
$$DFE_DC_D_BOT_O_2C_LANE[7:0]$  $31$  $24$  $R02574h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap DC$
$$DFE_DC_S_BOT_O_2C_LANE[7:0]$  $23$  $16$  $R02574h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap DC$
$$DFE_F0_D_TOP_O_2C_LANE[7:0]$  $15$  $8$  $R02574h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F0$
$$DFE_F0_S_TOP_O_2C_LANE[7:0]$  $7$  $0$  $R02574h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F0$
$$DFE_F0_D_MID_O_2C_LANE[7:0]$  $31$  $24$  $R02578h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F0$
$$DFE_F0_S_MID_O_2C_LANE[7:0]$  $23$  $16$  $R02578h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F0$
$$DFE_F0_D_BOT_O_2C_LANE[7:0]$  $15$  $8$  $R02578h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F0$
$$DFE_F0_S_BOT_O_2C_LANE[7:0]$  $7$  $0$  $R02578h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F0$
$$DFE_F1_D_TOP_O_2C_LANE[7:0]$  $31$  $24$  $R0257Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F1$
$$DFE_F1_S_TOP_O_2C_LANE[7:0]$  $23$  $16$  $R0257Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F1$
$$DFE_F1_D_MID_O_2C_LANE[7:0]$  $15$  $8$  $R0257Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F1$
$$DFE_F1_S_MID_O_2C_LANE[7:0]$  $7$  $0$  $R0257Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F1$
$$DFE_F1_D_BOT_O_2C_LANE[7:0]$  $31$  $24$  $R02580h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F1$
$$DFE_F1_S_BOT_O_2C_LANE[7:0]$  $23$  $16$  $R02580h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F1$
$$DFE_F2_D_TOP_O_2C_LANE[7:0]$  $15$  $8$  $R02580h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F2$
$$DFE_F2_S_TOP_O_2C_LANE[7:0]$  $7$  $0$  $R02580h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F2$
$$DFE_F2_D_MID_O_2C_LANE[7:0]$  $31$  $24$  $R02584h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F2$
$$DFE_F2_S_MID_O_2C_LANE[7:0]$  $23$  $16$  $R02584h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F2$
$$DFE_F2_D_BOT_O_2C_LANE[7:0]$  $15$  $8$  $R02584h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F2$
$$DFE_F2_S_BOT_O_2C_LANE[7:0]$  $7$  $0$  $R02584h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F2$
$$DFE_F3_TOP_O_2C_LANE[7:0]$  $31$  $24$  $R02588h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP ODD Tap F3$
$$DFE_F3_MID_O_2C_LANE[7:0]$  $23$  $16$  $R02588h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F3$
$$DFE_F3_BOT_O_2C_LANE[7:0]$  $15$  $8$  $R02588h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F3$
$$DFE_F4_TOP_O_2C_LANE[7:0]$  $7$  $0$  $R02588h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP ODD Tap F4$
$$DFE_F4_MID_O_2C_LANE[7:0]$  $31$  $24$  $R0258Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F4$
$$DFE_F4_BOT_O_2C_LANE[7:0]$  $23$  $16$  $R0258Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F4$
$$DFE_F5_MSB_O_2C_LANE[7:0]$  $15$  $8$  $R0258Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F5$
$$DFE_F5_LSB_O_2C_LANE[7:0]$  $7$  $0$  $R0258Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F5$
$$DFE_F6_MSB_O_2C_LANE[7:0]$  $31$  $24$  $R02590h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F6$
$$DFE_F6_LSB_O_2C_LANE[7:0]$  $23$  $16$  $R02590h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F6$
$$DFE_F7_MSB_O_2C_LANE[7:0]$  $15$  $8$  $R02590h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F7$
$$DFE_F7_LSB_O_2C_LANE[7:0]$  $7$  $0$  $R02590h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F7$
$$DFE_F8_MSB_O_2C_LANE[7:0]$  $31$  $24$  $R02594h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F8$
$$DFE_F8_LSB_O_2C_LANE[7:0]$  $23$  $16$  $R02594h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F8$
$$DFE_F9_MSB_O_2C_LANE[7:0]$  $15$  $8$  $R02594h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F9$
$$DFE_F9_LSB_O_2C_LANE[7:0]$  $7$  $0$  $R02594h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F9$
$$DFE_F10_MSB_O_2C_LANE[7:0]$  $31$  $24$  $R02598h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F10$
$$DFE_F10_LSB_O_2C_LANE[7:0]$  $23$  $16$  $R02598h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F10$
$$DFE_F11_O_2C_LANE[7:0]$  $15$  $8$  $R02598h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F11$
$$DFE_F12_O_2C_LANE[7:0]$  $7$  $0$  $R02598h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F12$
$$DFE_F13_O_2C_LANE[7:0]$  $31$  $24$  $R0259Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F13$
$$DFE_F14_O_2C_LANE[7:0]$  $23$  $16$  $R0259Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F14$
$$DFE_F15_O_2C_LANE[7:0]$  $15$  $8$  $R0259Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F15$
$$DFE_FF0_O_2C_LANE[7:0]$  $7$  $0$  $R0259Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF0$
$$DFE_FF1_O_2C_LANE[7:0]$  $31$  $24$  $R025A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF1$
$$DFE_FF2_O_2C_LANE[7:0]$  $23$  $16$  $R025A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF2$
$$DFE_FF3_O_2C_LANE[7:0]$  $15$  $8$  $R025A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF3$
$$DFE_FF4_O_2C_LANE[7:0]$  $7$  $0$  $R025A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF4$
$$DFE_FF5_O_2C_LANE[7:0]$  $31$  $24$  $R025A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF5$
$$DFE_VREF_TOP_O_2C_LANE[7:0]$  $23$  $16$  $R025A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP ODD Tap VREF$
$$DFE_VREF_MID_O_2C_LANE[7:0]$  $15$  $8$  $R025A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap VREF$
$$DFE_VREF_BOT_O_2C_LANE[7:0]$  $7$  $0$  $R025A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap VREF$
$$DFE_F1P5_O_2C_LANE[7:0]$  $31$  $24$  $R025A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F1P5$
$$DFE_DC_E_O_2C_LANE[7:0]$  $23$  $16$  $R025A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap DC_E$
$$ND$  $15$  $0$  $R025A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_D_TOP_E_2C_LANE[7:0]$  $31$  $24$  $R025ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap DC$
$$DFE_DC_S_TOP_E_2C_LANE[7:0]$  $23$  $16$  $R025ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap DC$
$$DFE_DC_D_MID_E_2C_LANE[7:0]$  $15$  $8$  $R025ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap DC$
$$DFE_DC_S_MID_E_2C_LANE[7:0]$  $7$  $0$  $R025ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap DC$
$$DFE_DC_D_BOT_E_2C_LANE[7:0]$  $31$  $24$  $R025B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap DC$
$$DFE_DC_S_BOT_E_2C_LANE[7:0]$  $23$  $16$  $R025B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap DC$
$$DFE_F0_D_TOP_E_2C_LANE[7:0]$  $15$  $8$  $R025B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F0$
$$DFE_F0_S_TOP_E_2C_LANE[7:0]$  $7$  $0$  $R025B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F0$
$$DFE_F0_D_MID_E_2C_LANE[7:0]$  $31$  $24$  $R025B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F0$
$$DFE_F0_S_MID_E_2C_LANE[7:0]$  $23$  $16$  $R025B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F0$
$$DFE_F0_D_BOT_E_2C_LANE[7:0]$  $15$  $8$  $R025B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F0$
$$DFE_F0_S_BOT_E_2C_LANE[7:0]$  $7$  $0$  $R025B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F0$
$$DFE_F1_D_TOP_E_2C_LANE[7:0]$  $31$  $24$  $R025B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F1$
$$DFE_F1_S_TOP_E_2C_LANE[7:0]$  $23$  $16$  $R025B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F1$
$$DFE_F1_D_MID_E_2C_LANE[7:0]$  $15$  $8$  $R025B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F1$
$$DFE_F1_S_MID_E_2C_LANE[7:0]$  $7$  $0$  $R025B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F1$
$$DFE_F1_D_BOT_E_2C_LANE[7:0]$  $31$  $24$  $R025BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F1$
$$DFE_F1_S_BOT_E_2C_LANE[7:0]$  $23$  $16$  $R025BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F1$
$$DFE_F2_D_TOP_E_2C_LANE[7:0]$  $15$  $8$  $R025BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F2$
$$DFE_F2_S_TOP_E_2C_LANE[7:0]$  $7$  $0$  $R025BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F2$
$$DFE_F2_D_MID_E_2C_LANE[7:0]$  $31$  $24$  $R025C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F2$
$$DFE_F2_S_MID_E_2C_LANE[7:0]$  $23$  $16$  $R025C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F2$
$$DFE_F2_D_BOT_E_2C_LANE[7:0]$  $15$  $8$  $R025C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F2$
$$DFE_F2_S_BOT_E_2C_LANE[7:0]$  $7$  $0$  $R025C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F2$
$$DFE_F3_TOP_E_2C_LANE[7:0]$  $31$  $24$  $R025C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap F3$
$$DFE_F3_MID_E_2C_LANE[7:0]$  $23$  $16$  $R025C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F3$
$$DFE_F3_BOT_E_2C_LANE[7:0]$  $15$  $8$  $R025C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F3$
$$DFE_F4_TOP_E_2C_LANE[7:0]$  $7$  $0$  $R025C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap F4$
$$DFE_F4_MID_E_2C_LANE[7:0]$  $31$  $24$  $R025C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F4$
$$DFE_F4_BOT_E_2C_LANE[7:0]$  $23$  $16$  $R025C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F4$
$$DFE_F5_MSB_E_2C_LANE[7:0]$  $15$  $8$  $R025C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F5$
$$DFE_F5_LSB_E_2C_LANE[7:0]$  $7$  $0$  $R025C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F5$
$$DFE_F6_MSB_E_2C_LANE[7:0]$  $31$  $24$  $R025CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F6$
$$DFE_F6_LSB_E_2C_LANE[7:0]$  $23$  $16$  $R025CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F6$
$$DFE_F7_MSB_E_2C_LANE[7:0]$  $15$  $8$  $R025CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F7$
$$DFE_F7_LSB_E_2C_LANE[7:0]$  $7$  $0$  $R025CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F7$
$$DFE_F8_MSB_E_2C_LANE[7:0]$  $31$  $24$  $R025D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F8$
$$DFE_F8_LSB_E_2C_LANE[7:0]$  $23$  $16$  $R025D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F8$
$$DFE_F9_MSB_E_2C_LANE[7:0]$  $15$  $8$  $R025D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F9$
$$DFE_F9_LSB_E_2C_LANE[7:0]$  $7$  $0$  $R025D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F9$
$$DFE_F10_MSB_E_2C_LANE[7:0]$  $31$  $24$  $R025D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F10$
$$DFE_F10_LSB_E_2C_LANE[7:0]$  $23$  $16$  $R025D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F10$
$$DFE_F11_E_2C_LANE[7:0]$  $15$  $8$  $R025D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F11$
$$DFE_F12_E_2C_LANE[7:0]$  $7$  $0$  $R025D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F12$
$$DFE_F13_E_2C_LANE[7:0]$  $31$  $24$  $R025D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F13$
$$DFE_F14_E_2C_LANE[7:0]$  $23$  $16$  $R025D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F14$
$$DFE_F15_E_2C_LANE[7:0]$  $15$  $8$  $R025D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F15$
$$DFE_FF0_E_2C_LANE[7:0]$  $7$  $0$  $R025D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF0$
$$DFE_FF1_E_2C_LANE[7:0]$  $31$  $24$  $R025DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF1$
$$DFE_FF2_E_2C_LANE[7:0]$  $23$  $16$  $R025DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF2$
$$DFE_FF3_E_2C_LANE[7:0]$  $15$  $8$  $R025DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF3$
$$DFE_FF4_E_2C_LANE[7:0]$  $7$  $0$  $R025DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF4$
$$DFE_FF5_E_2C_LANE[7:0]$  $31$  $24$  $R025E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF5$
$$DFE_VREF_TOP_E_2C_LANE[7:0]$  $23$  $16$  $R025E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap VREF$
$$DFE_VREF_MID_E_2C_LANE[7:0]$  $15$  $8$  $R025E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap VREF$
$$DFE_VREF_BOT_E_2C_LANE[7:0]$  $7$  $0$  $R025E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap VREF$
$$DFE_F1P5_E_2C_LANE[7:0]$  $31$  $24$  $R025E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F1P5$
$$DFE_DC_E_E_2C_LANE[7:0]$  $23$  $16$  $R025E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap DC_E$
$$ND$  $15$  $0$  $R025E4h$  $EOM ERROR COUNT$  $RW$  $0h$  $$
$$EOM_ERR_CNT_TOP_P_E_LANE[31:0]$  $31$  $0$  $R02600h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Top Positive Even Eye$
$$EOM_ERR_CNT_MID_P_E_LANE[31:0]$  $31$  $0$  $R02604h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Mid Positive Even Eye$
$$EOM_ERR_CNT_BOT_P_E_LANE[31:0]$  $31$  $0$  $R02608h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Bot Positive Even Eye$
$$EOM_ERR_CNT_TOP_N_E_LANE[31:0]$  $31$  $0$  $R0260Ch$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Top Negative Even Eye$
$$EOM_ERR_CNT_MID_N_E_LANE[31:0]$  $31$  $0$  $R02610h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Mid Negative Even Eye$
$$EOM_ERR_CNT_BOT_N_E_LANE[31:0]$  $31$  $0$  $R02614h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Bot Negative Even Eye$
$$EOM_ERR_CNT_TOP_P_O_LANE[31:0]$  $31$  $0$  $R02618h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Top Positive Odd Eye$
$$EOM_ERR_CNT_MID_P_O_LANE[31:0]$  $31$  $0$  $R0261Ch$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Mid Positive Odd Eye$
$$EOM_ERR_CNT_BOT_P_O_LANE[31:0]$  $31$  $0$  $R02620h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Bot Positive Odd Eye$
$$EOM_ERR_CNT_TOP_N_O_LANE[31:0]$  $31$  $0$  $R02624h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Top Negative Odd Eye$
$$EOM_ERR_CNT_MID_N_O_LANE[31:0]$  $31$  $0$  $R02628h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Mid Negative Odd Eye$
$$EOM_ERR_CNT_BOT_N_O_LANE[31:0]$  $31$  $0$  $R0262Ch$  $EOM VALID COUNT$  $R$  $Vh$  $Error Count For Bot Negative Odd Eye$
$$EOM_VLD_CNT_TOP_P_E_LANE[31:0]$  $31$  $0$  $R02630h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Top Positive Even Eye$
$$EOM_VLD_CNT_MID_P_E_LANE[31:0]$  $31$  $0$  $R02634h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Mid Positive Even Eye$
$$EOM_VLD_CNT_BOT_P_E_LANE[31:0]$  $31$  $0$  $R02638h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Bot Positive Even Eye$
$$EOM_VLD_CNT_TOP_N_E_LANE[31:0]$  $31$  $0$  $R0263Ch$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Top Negative Even Eye$
$$EOM_VLD_CNT_MID_N_E_LANE[31:0]$  $31$  $0$  $R02640h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Mid Negative Even Eye$
$$EOM_VLD_CNT_BOT_N_E_LANE[31:0]$  $31$  $0$  $R02644h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Bot Negative Even Eye$
$$EOM_VLD_CNT_TOP_P_O_LANE[31:0]$  $31$  $0$  $R02648h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Top Positive Odd Eye$
$$EOM_VLD_CNT_MID_P_O_LANE[31:0]$  $31$  $0$  $R0264Ch$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Mid Positive Odd Eye$
$$EOM_VLD_CNT_BOT_P_O_LANE[31:0]$  $31$  $0$  $R02650h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Bot Positive Odd Eye$
$$EOM_VLD_CNT_TOP_N_O_LANE[31:0]$  $31$  $0$  $R02654h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Top Negative Odd Eye$
$$EOM_VLD_CNT_MID_N_O_LANE[31:0]$  $31$  $0$  $R02658h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Mid Negative Odd Eye$
$$EOM_VLD_CNT_BOT_N_O_LANE[31:0]$  $31$  $0$  $R0265Ch$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Bot Negative Odd Eye$
$$ND$  $31$  $24$  $R02660h$  $EOM VALID COUNT MSB$  $RW$  $0h$  $$
$$EOM_VLD_CNT_TOP_P_E_LANE[39:32]$  $23$  $16$  $R02660h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Top Positive Even Eye$
$$EOM_VLD_CNT_MID_P_E_LANE[39:32]$  $15$  $8$  $R02660h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Mid Positive Even Eye$
$$EOM_VLD_CNT_BOT_P_E_LANE[39:32]$  $7$  $0$  $R02660h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Bot Positive Even Eye$
$$ND$  $31$  $24$  $R02664h$  $EOM VALID COUNT MSB$  $RW$  $0h$  $$
$$EOM_VLD_CNT_TOP_N_E_LANE[39:32]$  $23$  $16$  $R02664h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Top Negative Even Eye$
$$EOM_VLD_CNT_MID_N_E_LANE[39:32]$  $15$  $8$  $R02664h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Mid Negative Even Eye$
$$EOM_VLD_CNT_BOT_N_E_LANE[39:32]$  $7$  $0$  $R02664h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Bot Negative Even Eye$
$$ND$  $31$  $24$  $R02668h$  $EOM VALID COUNT MSB$  $RW$  $0h$  $$
$$EOM_VLD_CNT_TOP_P_O_LANE[39:32]$  $23$  $16$  $R02668h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Top Positive Odd Eye$
$$EOM_VLD_CNT_MID_P_O_LANE[39:32]$  $15$  $8$  $R02668h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Mid Positive Odd Eye$
$$EOM_VLD_CNT_BOT_P_O_LANE[39:32]$  $7$  $0$  $R02668h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Bot Positive Odd Eye$
$$ND$  $31$  $24$  $R0266Ch$  $EOM VALID COUNT MSB$  $RW$  $0h$  $$
$$EOM_VLD_CNT_TOP_N_O_LANE[39:32]$  $23$  $16$  $R0266Ch$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Top Negative Odd Eye$
$$EOM_VLD_CNT_MID_N_O_LANE[39:32]$  $15$  $8$  $R0266Ch$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Mid Negative Odd Eye$
$$EOM_VLD_CNT_BOT_N_O_LANE[39:32]$  $7$  $0$  $R0266Ch$  $EOM CONTROL REG$  $R$  $Vh$  $Valid Count For Bot Negative Odd Eye$
$$ND$  $31$  $3$  $R02670h$  $EOM CONTROL REG$  $RW$  $0h$  $$
$$eom_cnt_clr_lane$  $2$  $2$  $R02670h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Counter Clear.$
$$eom_pol_force_lane$  $1$  $1$  $R02670h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Polarity Force.$
$$eom_en_lane$  $0$  $0$  $R02670h$  $DME Encoder Register 0$  $RW$  $0h$  $EOM Counter Enable.$
$$ND$  $31$  $31$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$LOCAL_FIELD_FORCE_LANE$  $26$  $26$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Force All 32 Local PHY Control And Status Bits To Use Register Value.$
$$LOCAL_TX_INIT_FORCE_LANE$  $25$  $25$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Force Tx_init Status Bit To Use Register Value.$
$$LOCAL_TRAIN_COMP_FORCE_LANE$  $24$  $24$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Force Train_comp Status Bit To Use Register Value.$
$$LOCAL_ERROR_FIELD_FORCE_LANE$  $23$  $23$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Force All Error Response Field To Use Register Value.$
$$LOCAL_STATUS_FIELD_FORCE_LANE$  $22$  $22$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Force 6 Bits Local Status Field To Use Register Value.$
$$LOCAL_CTRL_FIELD_FORCE_LANE$  $21$  $21$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Force 6 Bits Local Control Field And 2 Bit Local Control Field Reset To Use Register Value.$
$$dme_enc_balance_inv_lane$  $20$  $20$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Balance Inverter.$
$$dme_enc_mode_lane[1:0]$  $19$  $18$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Differential Manchester Encoding Mode$
$$DME_ENC_EN_LANE$  $17$  $17$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Enable.$
$$ND$  $16$  $16$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ETHERNET_MODE_LANE[1:0]$  $15$  $14$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Ethernet Mode Enable$
$$ND$  $13$  $13$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$error_frame_num_lane[2:0]$  $12$  $10$  $R02800h$  $DME Encoder Register 0$  $RW$  $2h$  $Error Response TTIU Frame Numbers To Be Sent$
$$disable_reset_status_lane$  $9$  $9$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Disable Reset Status When Errors Received$
$$LOCAL_RD_REQ_LANE$  $8$  $8$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Update Local_ctrl_bits_rd And Local_status_bits_rd$
$$LOCAL_BALANCE_CAL_EN_LANE$  $7$  $7$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Balance Bit Hardware Calculation Enable.$
$$LOCAL_ERROR_EN_LANE$  $6$  $6$  $R02800h$  $DME Encoder Register 0$  $RW$  $1h$  $Enable Error Response TTIU.$
$$LOCAL_FIELD_VALID_LANE$  $5$  $5$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Field Valid$
$$LOCAL_TX_INIT_VALID_LANE$  $4$  $4$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Local TX Init Valid$
$$LOCAL_TRAIN_COMP_VALID_LANE$  $3$  $3$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Train Complete Valid$
$$LOCAL_ERROR_FIELD_VALID_LANE$  $2$  $2$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Error Field Valid$
$$LOCAL_STATUS_FIELD_VALID_LANE$  $1$  $1$  $R02800h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Status Field Valid$
$$LOCAL_CTRL_FIELD_VALID_LANE$  $0$  $0$  $R02800h$  $DME Encoder Register 1$  $RW$  $0h$  $Local Control Field Valid$
$$LOCAL_CTRL_BITS_LANE[15:0]$  $31$  $16$  $R02804h$  $DME Encoder Register 1$  $RW$  $0h$  $Local Control Bits To Be Sent To Remote PHY. $
$$LOCAL_STATUS_BITS_LANE[15:0]$  $15$  $0$  $R02804h$  $DME Encoder Register 2$  $RW$  $0h$  $Local Status Bits To Be Sent To Remote PHY.$
$$local_ctrl_bits_rd_lane[15:0]$  $31$  $16$  $R02808h$  $DME Encoder Register 2$  $R$  $Vh$  $Local Control Bits To Be Sent To Remote PHY$
$$local_status_bits_rd_lane[15:0]$  $15$  $0$  $R02808h$  $DME Decoder Register 0$  $R$  $Vh$  $Local Status Bits To Be Sent To Remote PHY.$
$$ND$  $31$  $31$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$error_dec_rpt_en_lane$  $29$  $29$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $DME Decoder Repeat Check For Error Resopnse TTIU. $
$$always_check_coe_req_lane$  $28$  $28$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Always Check Coefficient Request.$
$$remote_train_comp_chk3_lane$  $27$  $27$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $1h$  $Check Remote TX Train Complete Status Three Times$
$$remote_error_en_lane$  $26$  $26$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $1h$  $Remote Error Detect Enable.$
$$no_comb_error_lane$  $25$  $25$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Coefficient Request Combination Error$
$$dme_dec_balance_inv_lane$  $24$  $24$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $DME Decoder Balance Bit Inverter$
$$REMOTE_RD_REQ_LANE$  $23$  $23$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Update Remote_ctrl_bits And Remote_status Bits$
$$dme_dec_rpt_en_lane$  $22$  $22$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $1h$  $DME Decoder Repeat Check.$
$$dec_err_chk_en_lane$  $21$  $21$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $1h$  $DME Decoder Error Check Enable$
$$balance_chk_en_lane$  $20$  $20$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $1h$  $DME Decoder Balance Bit Check Enable.$
$$ctrl_bit_pos_lane[1:0]$  $19$  $18$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $During Dme Decoder, This Register Tells Which Bit In 5/4 Bits Are Used For Control/status Bits$
$$dme_dec_mode_lane[1:0]$  $17$  $16$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Differential Manchester Decoding Mode$
$$ND$  $15$  $15$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$no_rsvd_ctrl_field_error_lane$  $3$  $3$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Control Field Error$
$$no_rsvd_bit_error_in_error_lane$  $2$  $2$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Bit Error In Error Response TTIU$
$$no_rsvd_bit_error_in_normal_lane$  $1$  $1$  $R0280Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Bit Error In Normal TTIU$
$$no_rsvd_pt_type_error_lane$  $0$  $0$  $R0280Ch$  $DME Decoder Register 1$  $RW$  $0h$  $No Reserved Pattern Type Error$
$$REMOTE_CTRL_BITS_LANE[15:0]$  $31$  $16$  $R02810h$  $DME Decoder Register 1$  $R$  $Vh$  $Remote Control Bits Value$
$$REMOTE_STATUS_BITS_LANE[15:0]$  $15$  $0$  $R02810h$  $TX Training Interface Register 0$  $R$  $Vh$  $Remote Status Bits Value$
$$tx_train_enable_rd_lane$  $31$  $31$  $R02814h$  $TX Training Interface Register 0$  $R$  $Vh$  $Tx Training Enable Read Out$
$$rx_train_enable_rd_lane$  $30$  $30$  $R02814h$  $TX Training Interface Register 0$  $R$  $Vh$  $Rx Training Enable Read Out$
$$update_then_hold_lane$  $29$  $29$  $R02814h$  $TX Training Interface Register 0$  $RW$  $1h$  $TX Train Command Sequence$
$$PIN_TRAIN_COMPLETE_TYPE_LANE$  $28$  $28$  $R02814h$  $TX Training Interface Register 0$  $RW$  $0h$  $PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type$
$$REMOTE_STATUS_RECHK_EN_LANE$  $27$  $27$  $R02814h$  $TX Training Interface Register 0$  $RW$  $0h$  $Re-check Remote PHY Status$
$$remote_status_check_en_lane$  $26$  $26$  $R02814h$  $TX Training Interface Register 0$  $RW$  $1h$  $Remote Status Check Enable.$
$$TX_TRAIN_CHK_INIT_LANE$  $25$  $25$  $R02814h$  $TX Training Interface Register 0$  $RW$  $1h$  $Check Remote_tx_init And Local_tx_init.$
$$PATTERN_LOCK_LOST_TIMEOUT_EN_LANE$  $24$  $24$  $R02814h$  $TX Training Interface Register 0$  $RW$  $1h$  $Pattern Lock Lost Timeout Enable$
$$FRAME_DET_MAX_TIME_LANE[3:0]$  $23$  $20$  $R02814h$  $TX Training Interface Register 0$  $RW$  $1h$  $Maximum Wait Time For Frame Detection$
$$link_train_mode_lpbk_lane$  $19$  $19$  $R02814h$  $TX Training Interface Register 0$  $RW$  $0h$  $Loop Back Mode When Link_train_mode Is High$
$$ND$  $18$  $18$  $R02814h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$link_train_if_mode_lane$  $17$  $17$  $R02814h$  $TX Training Interface Register 0$  $RW$  $0h$  $TX Train Interface Mode$
$$LINK_TRAIN_MODE_LANE$  $16$  $16$  $R02814h$  $TX Training Interface Register 0$  $RW$  $0h$  $Special TX Training Mode$
$$tx_train_comp_wait_frame_lane[2:0]$  $15$  $13$  $R02814h$  $TX Training Interface Register 0$  $RW$  $3h$  $Wait Time For PIN_TX_TRAIN_COMPLETE$
$$TX_TRAIN_START_WAIT_TIME_LANE[1:0]$  $12$  $11$  $R02814h$  $TX Training Interface Register 0$  $RW$  $0h$  $TX Training Start Wait Time$
$$TRX_TRAIN_TIMEOUT_EN_LANE$  $10$  $10$  $R02814h$  $TX Training Interface Register 0$  $RW$  $1h$  $TX/RX Training Timeout Enable$
$$TRX_TRAIN_TIMER_LANE[9:0]$  $9$  $0$  $R02814h$  $TX Training Interface Register 1$  $RW$  $1f3h$  $TX Trainning Maximum Time$
$$ND$  $31$  $31$  $R02818h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02818h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02818h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02818h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02818h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02818h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02818h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$status_det_timeout_en_lane$  $24$  $24$  $R02818h$  $TX Training Interface Register 1$  $RW$  $1h$  $Status Detection Timeout Enable$
$$status_det_timeout_lane[7:0]$  $23$  $16$  $R02818h$  $TX Training Interface Register 1$  $RW$  $03h$  $Status Detection Maximum Time, Unit Is 0.5ms, Use (n+1)/2 Ms$
$$ND$  $15$  $15$  $R02818h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02818h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02818h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02818h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02818h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$tx_train_start_wait_time_done_lane$  $10$  $10$  $R02818h$  $TX Training Interface Register 1$  $R$  $Vh$  $TX Training Start Wait Time Done$
$$RX_TRAIN_TIMER_LANE[9:0]$  $9$  $0$  $R02818h$  $TX Training Interface Register 2$  $RW$  $013h$  $RX Train Maximum Timer$
$$LOCAL_CTRL_FM_REG_EN_LANE$  $31$  $31$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control From Register Enable.$
$$ND$  $30$  $30$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $$
$$local_ctrl_field_pat_lane[1:0]$  $28$  $27$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control Field Pattern.$
$$local_ctrl_field_reset_lane[3:0]$  $26$  $23$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control Field Reset.$
$$local_ctrl_field_lane[5:0]$  $22$  $17$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control Field$
$$local_status_fm_reg_en_lane$  $16$  $16$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status From Register Enable.$
$$remote_ctrl_field_ready_high_lane$  $15$  $15$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Remote_ctrl_field_ready Always Asserted.$
$$PIN_TX_TRAIN_ERROR_LANE[1:0]$  $14$  $13$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $PIN_TX_TRAIN_ERROR$
$$pin_tx_train_failed_lane$  $12$  $12$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Tx Train Fail Flag.$
$$pin_tx_train_complete_lane$  $11$  $11$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Tx Train Complete Flag.$
$$local_train_comp_lane$  $10$  $10$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Train Complete Flag.$
$$remote_ctrl_field_ready_lane$  $9$  $9$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Remote Control Field Ready.$
$$local_status_field_reset_lane$  $8$  $8$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status Field Reset$
$$local_status_field_pat_lane[1:0]$  $7$  $6$  $R0281Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status Field Pattern$
$$local_status_field_lane[5:0]$  $5$  $0$  $R0281Ch$  $TX Training Interface Register 3$  $RW$  $0h$  $Local Status Field$
$$remote_fm_reg_en_lane$  $31$  $31$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $Remote Signal From Register Enable.$
$$ND$  $30$  $30$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$local_ctrl_field_ready_high_lane$  $18$  $18$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $Local_ctrl_field_ready Signal Always Asserted.$
$$remote_train_comp_lane$  $17$  $17$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $Remote Train Complete$
$$remote_tx_init_lane$  $16$  $16$  $R02820h$  $TX Training Interface Register 3$  $RW$  $1h$  $Remote TX Initialization$
$$ND$  $15$  $15$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R02820h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$frame_det_timeout_lane$  $9$  $9$  $R02820h$  $TX Training Interface Register 3$  $R$  $Vh$  $Frame Detect Timeout Flag$
$$REMOTE_TRAIN_COMP_RD_LANE$  $8$  $8$  $R02820h$  $TX Training Interface Register 3$  $R$  $Vh$  $Remote PHY Train Complete Status$
$$LOCAL_TRAIN_COMP_RD_LANE$  $7$  $7$  $R02820h$  $TX Training Interface Register 3$  $R$  $Vh$  $Local PHY Train Complete Status$
$$TX_TRAIN_COMPLETE_LANE$  $6$  $6$  $R02820h$  $TX Training Interface Register 3$  $R$  $Vh$  $TX Training Complete Status$
$$TX_TRAIN_FAILED_LANE$  $5$  $5$  $R02820h$  $TX Training Interface Register 3$  $R$  $Vh$  $TX Training Failed Status$
$$RX_TRAIN_COMPLETE_LANE$  $4$  $4$  $R02820h$  $TX Training Interface Register 3$  $R$  $Vh$  $RX Training Complete Status$
$$RX_TRAIN_FAILED_LANE$  $3$  $3$  $R02820h$  $TX Training Interface Register 3$  $R$  $Vh$  $RX Training Falied Status$
$$TX_TRAIN_ERROR_LANE[1:0]$  $2$  $1$  $R02820h$  $TX Training Interface Register 3$  $R$  $Vh$  $TX Train Error Information$
$$TRX_TRAIN_TIMEOUT_LANE$  $0$  $0$  $R02820h$  $TX Training Pattern Register 0$  $R$  $Vh$  $TX/RX Training Timeout Flag$
$$ND$  $31$  $18$  $R02824h$  $TX Training Pattern Register 0$  $RW$  $0h$  $$
$$tx_train_pat_coding_sel_lane[1:0]$  $17$  $16$  $R02824h$  $TX Training Pattern Register 0$  $RW$  $1h$  $Tx Train Pattern Coding Selection$
$$tx_train_pat_msb_lsb_swap_lane$  $15$  $15$  $R02824h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Tx Train PAM4 Pattern MSB LSB Swap$
$$tx_train_pat_coding_sel_force_lane$  $14$  $14$  $R02824h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Force Tx Train Pattern Coding Selection$
$$TX_TRAIN_PAT_EN_LANE$  $13$  $13$  $R02824h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Tx Train Pattern Enable.$
$$TX_TRAIN_PAT_TWO_ZERO_LANE$  $12$  $12$  $R02824h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Enable To Set Last Two Bits Of TX Training Pattern To 0$
$$tx_train_pat_mode_lane$  $11$  $11$  $R02824h$  $TX Training Pattern Register 0$  $RW$  $1h$  $TX Training Pattern Mode$
$$TX_TRAIN_PAT_TOGGLE_LANE$  $10$  $10$  $R02824h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Toggle TX Training Pattern In Each Training Frame$
$$TRAIN_PAT_NUM_LANE[9:0]$  $9$  $0$  $R02824h$  $TX Training Driver Register 0$  $RW$  $42h$  $Training Patten Number Including Frame Marker.$
$$TX_POWER_PROTECT_EN_LANE$  $31$  $31$  $R02828h$  $TX Training Driver Register 0$  $RW$  $0h$  $Tx Power Protection Enable$
$$TX_POWER_MAX_LANE[6:0]$  $30$  $24$  $R02828h$  $TX Training Driver Register 0$  $RW$  $40h$  $Tx Maximum Power$
$$tx_amp_clamp_en_lane$  $23$  $23$  $R02828h$  $TX Training Driver Register 0$  $RW$  $0h$  $Tx Amplitude Clamp Enable$
$$tx_p2p_vmax_lane[6:0]$  $22$  $16$  $R02828h$  $TX Training Driver Register 0$  $RW$  $40h$  $Tx Peak To Peak Maximum Voltage$
$$dual_arg_protect_en_lane$  $15$  $15$  $R02828h$  $TX Training Driver Register 0$  $RW$  $1h$  $Dual Argument Protection Enable$
$$TX_AMP_MIN_LANE[6:0]$  $14$  $8$  $R02828h$  $TX Training Driver Register 0$  $RW$  $0h$  $TX Amplitude Minimum Index Used For TX Training$
$$ND$  $7$  $7$  $R02828h$  $TX Training Driver Register 0$  $RW$  $0h$  $$
$$TX_AMP_MAX_LANE[6:0]$  $6$  $0$  $R02828h$  $TX Training Driver Register 1$  $RW$  $0h$  $TX Amplitude Maximum Index Used For TX Training$
$$ND$  $31$  $31$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH1_MIN_LANE[4:0]$  $28$  $24$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $TX Emphasis 1 Minimum Index Used For TX Training$
$$ND$  $23$  $23$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH1_MAX_LANE[4:0]$  $20$  $16$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $13h$  $TX Emphasis 1 Maximum Index Used For TX Training$
$$ND$  $15$  $15$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH0_MIN_LANE[4:0]$  $12$  $8$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $TX Emphasis 0 Minimum Index Used For TX Training$
$$ND$  $7$  $7$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0282Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH0_MAX_LANE[4:0]$  $4$  $0$  $R0282Ch$  $TX Training Driver Register 2$  $RW$  $13h$  $TX Emphasis 0 Maximum Index Used For TX Training$
$$ND$  $31$  $23$  $R02830h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_VMA_MODE1_PROTECT_EN_LANE$  $22$  $22$  $R02830h$  $TX Training Driver Register 2$  $RW$  $1h$  $TX Voltage Modulation Amplitude Protection Enable$
$$TX_VMA_MODE0_PROTECT_EN_LANE$  $21$  $21$  $R02830h$  $TX Training Driver Register 2$  $RW$  $0h$  $TX Voltage Modulation Amplitude Protection Enable$
$$TX_VMA_MIN_LANE[4:0]$  $20$  $16$  $R02830h$  $TX Training Driver Register 2$  $RW$  $6h$  $TX Minimum Voltage Modulation Amplitude$
$$ND$  $15$  $15$  $R02830h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02830h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02830h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_EMPH2_MIN_LANE[4:0]$  $12$  $8$  $R02830h$  $TX Training Driver Register 2$  $RW$  $0h$  $TX Emphasis 2 Minimum Index Used For TX Training$
$$ND$  $7$  $7$  $R02830h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02830h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02830h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_EMPH2_MAX_LANE[4:0]$  $4$  $0$  $R02830h$  $TX Training Driver Register 3$  $RW$  $7h$  $TX Emphasis 2 Maximum Index Used For TX Training$
$$ND$  $31$  $24$  $R02834h$  $TX Training Driver Register 3$  $RW$  $0h$  $$
$$tx_emph2_index_valid_lane$  $23$  $23$  $R02834h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Emph2 Index Valid$
$$tx_emph2_index_force_lane$  $22$  $22$  $R02834h$  $TX Training Driver Register 3$  $RW$  $0h$  $Force Tx Emph2 Index$
$$tx_emph1_index_valid_lane$  $21$  $21$  $R02834h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Emph1 Index Valid$
$$tx_emph1_index_force_lane$  $20$  $20$  $R02834h$  $TX Training Driver Register 3$  $RW$  $0h$  $Force Tx Emph1 Index$
$$tx_emph0_index_valid_lane$  $19$  $19$  $R02834h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Emph0 Index Valid$
$$tx_emph0_index_force_lane$  $18$  $18$  $R02834h$  $TX Training Driver Register 3$  $RW$  $0h$  $Force Tx Emph0 Index$
$$tx_amp_index_valid_lane$  $17$  $17$  $R02834h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Amp Index Valid$
$$tx_amp_index_force_lane$  $16$  $16$  $R02834h$  $TX Training Driver Register 3$  $RW$  $0h$  $Force Tx Amp Index$
$$ND$  $15$  $15$  $R02834h$  $TX Training Driver Register 3$  $RW$  $0h$  $$
$$tx_amp_offset_lane[6:0]$  $14$  $8$  $R02834h$  $TX Training Driver Register 3$  $RW$  $0h$  $TX Amlitude Offset For PCIE GEN3$
$$LOCAL_TX_PRESET_INDEX_LANE[3:0]$  $7$  $4$  $R02834h$  $TX Training Driver Register 3$  $RW$  $2h$  $Local TX Coefficient Preset Index $
$$tx_coe_fm_tx_train_dis_lane$  $3$  $3$  $R02834h$  $TX Training Driver Register 3$  $RW$  $0h$  $Disable Tx Coefficient From Tx Training$
$$TX_COE_FM_PIN_PCIE3_EN_LANE$  $2$  $2$  $R02834h$  $TX Training Driver Register 3$  $RW$  $1h$  $Tx Coefficient From Pin Enable For PCIE3 Mode.$
$$local_tx_preset_en_lane$  $1$  $1$  $R02834h$  $TX Training Driver Register 3$  $RW$  $1h$  $Enable Local TX Coefficient Preset In The Beginning Of TX Training$
$$tx_train_coe_update_en_lane$  $0$  $0$  $R02834h$  $TX Training Driver Register 4$  $RW$  $0h$  $Tx Training Coefficients Update Enable.$
$$ND$  $31$  $31$  $R02838h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02838h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02838h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH2_LANE[4:0]$  $28$  $24$  $R02838h$  $TX Training Driver Register 4$  $R$  $Vh$  $TX Pre 2 Emphasis During TX Training$
$$ND$  $23$  $23$  $R02838h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R02838h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R02838h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH1_LANE[4:0]$  $20$  $16$  $R02838h$  $TX Training Driver Register 4$  $R$  $Vh$  $TX Post Emphasis During TX Training$
$$ND$  $15$  $15$  $R02838h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02838h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02838h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH0_LANE[4:0]$  $12$  $8$  $R02838h$  $TX Training Driver Register 4$  $R$  $Vh$  $TX Pre Emphasis During TX Training$
$$ND$  $7$  $7$  $R02838h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_AMP_LANE[6:0]$  $6$  $0$  $R02838h$  $TX Training Default 1$  $R$  $Vh$  $TX Amplitude Duing TX Training$
$$ND$  $31$  $23$  $R0283Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT3_LANE[6:0]$  $22$  $16$  $R0283Ch$  $TX Training Default 1$  $RW$  $0h$  $TX Main Cursor$
$$ND$  $15$  $15$  $R0283Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT2_LANE[6:0]$  $14$  $8$  $R0283Ch$  $TX Training Default 1$  $RW$  $0h$  $TX Main Cursor$
$$ND$  $7$  $7$  $R0283Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT1_LANE[6:0]$  $6$  $0$  $R0283Ch$  $TX Training Default 2$  $RW$  $0h$  $TX Main Cursor$
$$ND$  $31$  $21$  $R02840h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT3_LANE[4:0]$  $20$  $16$  $R02840h$  $TX Training Default 2$  $RW$  $10h$  $TX Pre Cursor$
$$ND$  $15$  $15$  $R02840h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02840h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02840h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT2_LANE[4:0]$  $12$  $8$  $R02840h$  $TX Training Default 2$  $RW$  $0h$  $TX Pre Cursor$
$$ND$  $7$  $7$  $R02840h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02840h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02840h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT1_LANE[4:0]$  $4$  $0$  $R02840h$  $TX Training Default 3$  $RW$  $0h$  $TX Pre Cursor$
$$ND$  $31$  $21$  $R02844h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT3_LANE[4:0]$  $20$  $16$  $R02844h$  $TX Training Default 3$  $RW$  $0h$  $TX Post Cursor$
$$ND$  $15$  $15$  $R02844h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02844h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02844h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT2_LANE[4:0]$  $12$  $8$  $R02844h$  $TX Training Default 3$  $RW$  $10h$  $TX Post Cursor$
$$ND$  $7$  $7$  $R02844h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02844h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02844h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT1_LANE[4:0]$  $4$  $0$  $R02844h$  $TX Training Default 4$  $RW$  $0h$  $TX Post Cursor$
$$ND$  $31$  $21$  $R02848h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT3_LANE[4:0]$  $20$  $16$  $R02848h$  $TX Training Default 4$  $RW$  $0h$  $TX Pre 2 Cursor$
$$ND$  $15$  $15$  $R02848h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R02848h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R02848h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT2_LANE[4:0]$  $12$  $8$  $R02848h$  $TX Training Default 4$  $RW$  $0h$  $TX Pre 2 Cursor$
$$ND$  $7$  $7$  $R02848h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02848h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02848h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT1_LANE[4:0]$  $4$  $0$  $R02848h$  $TRX Training Result0$  $RW$  $0h$  $TX Pre 2 Cursor$
$$ND$  $31$  $31$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $$
$$int_local_ctrl_g_lane[1:0]$  $30$  $29$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Coefficient Control For PAM4$
$$int_local_ctrl_sel_lane[2:0]$  $28$  $26$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Coefficient Selection For PAM4$
$$int_local_ctrl_pat_lane[1:0]$  $25$  $24$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Pattern Selection For PAM4$
$$int_local_ctrl_reset_lane$  $23$  $23$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Reset$
$$int_local_ctrl_gn1_lane[1:0]$  $22$  $21$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl GN1 Value$
$$int_local_ctrl_g1_lane[1:0]$  $20$  $19$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl G1 Value$
$$int_local_ctrl_g0_lane[1:0]$  $18$  $17$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl G0 Value$
$$int_local_ctrl_req_lane$  $16$  $16$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Request$
$$ND$  $15$  $8$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $$
$$int_tx_preset_index_lane[3:0]$  $7$  $4$  $R02854h$  $TRX Training Result0$  $RW$  $2h$  $Internal Remote TX Coefficient Preset Index $
$$int_tx_train_complete_lane$  $3$  $3$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $Internal TX Training Complete Status$
$$int_tx_train_failed_lane$  $2$  $2$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $Internal TX Training Failed Status$
$$int_rx_train_complete_lane$  $1$  $1$  $R02854h$  $TRX Training Result0$  $RW$  $0h$  $Internal RX Training Complete Status$
$$int_rx_train_failed_lane$  $0$  $0$  $R02854h$  $TRX Training Result1$  $RW$  $0h$  $Internal RX Training Falied Status$
$$ND$  $31$  $16$  $R02858h$  $TRX Training Result1$  $RW$  $0h$  $$
$$int_remote_status_g_lane[2:0]$  $15$  $13$  $R02858h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status Coefficient Control For PAM4$
$$int_remote_status_sel_lane[2:0]$  $12$  $10$  $R02858h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status Coefficient Selection For PAM4$
$$int_remote_status_pat_lane[1:0]$  $9$  $8$  $R02858h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status Pattern Selection For PAM4$
$$int_remote_status_reset_lane$  $7$  $7$  $R02858h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status Reset Updated For PAM4$
$$int_remote_status_gn1_lane[1:0]$  $6$  $5$  $R02858h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status GN1 Value$
$$int_remote_status_g1_lane[1:0]$  $4$  $3$  $R02858h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status G1 Value$
$$int_remote_status_g0_lane[1:0]$  $2$  $1$  $R02858h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status G0 Value$
$$int_remote_status_ack_lane$  $0$  $0$  $R02858h$  $Clock Enable And Reset$  $R$  $Vh$  $Internal Remote Status Acknowledge$
$$ND$  $31$  $6$  $R0285Ch$  $Clock Enable And Reset$  $RW$  $0h$  $$
$$rst_dme_dec_clk_lane$  $5$  $5$  $R0285Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Reset For Differential Manchester Decoding Clock$
$$dme_dec_clk_en_lane$  $4$  $4$  $R0285Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Turn On Differential Manchester Decoding Clock$
$$rst_dme_enc_clk_lane$  $3$  $3$  $R0285Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Reset For Differential Manchester Encoding Clock$
$$dme_enc_clk_en_lane$  $2$  $2$  $R0285Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Turn On Differential Manchester Encoding Clock$
$$rst_tx_train_if_clk_lane$  $1$  $1$  $R0285Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Reset For TX Training Interface Clock$
$$tx_train_if_clk_en_lane$  $0$  $0$  $R0285Ch$  $Interrupt 0$  $RW$  $0h$  $Turn On TX Training Interface Clock$
$$ND$  $31$  $31$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $$
$$remote_status_field_valid_mux_isr_lane$  $22$  $22$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt.$
$$remote_ctrl_field_valid_mux_isr_lane$  $21$  $21$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt. $
$$trx_train_stop_isr_lane$  $20$  $20$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $TRx Train Stop Interrupt.$
$$rx_train_enable_isr_lane$  $19$  $19$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Enable Interrupt.$
$$tx_train_enable_isr_lane$  $18$  $18$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Enable Interrupt.$
$$RX_TRAIN_COMPLETE_ISR_LANE$  $17$  $17$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Complete Interrupt. $
$$TX_TRAIN_COMPLETE_ISR_LANE$  $16$  $16$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Complete Interrupt.$
$$LOCAL_FIELD_DONE_ISR_LANE$  $15$  $15$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Local Field Done Interrupt$
$$LOCAL_CTRL_VALID_ISR_LANE$  $14$  $14$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Local Control Field Valid Interrupt.$
$$LOCAL_STATUS_VALID_ISR_LANE$  $13$  $13$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Local Status Field Valid Interrupt.$
$$LOCAL_ERROR_VALID_ISR_LANE$  $12$  $12$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Local Error Response Field Valid Interrupt.$
$$LOCAL_TRAIN_COMP_ISR_LANE$  $11$  $11$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt.$
$$LOCAL_TX_INIT_ISR_LANE$  $10$  $10$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Initialization Done Interrupt.$
$$REMOTE_TRAIN_COMP_ISR_LANE$  $9$  $9$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt. $
$$REMOTE_TX_INIT_ISR_LANE$  $8$  $8$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt.$
$$REMOTE_ERROR_VALID_ISR_LANE$  $7$  $7$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt. $
$$REMOTE_STATUS_VALID_ISR_LANE$  $6$  $6$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt.$
$$REMOTE_CTRL_VALID_ISR_LANE$  $5$  $5$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt. $
$$REMOTE_BALANCE_ERR_ISR_LANE$  $4$  $4$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Remote Ttiu Balance Bit Error Interrupt. $
$$DME_DEC_ERROR_ISR_LANE$  $3$  $3$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Dme Decoder Error Interrupt. $
$$FRAME_DET_TIMEOUT_ISR_LANE$  $2$  $2$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Frame Detection Timeout Interrupt.$
$$TRX_TRAIN_TIMEOUT_ISR_LANE$  $1$  $1$  $R02860h$  $Interrupt 0$  $RW$  $0h$  $Tx/Rx Training Timeout Interrupt.$
$$STATUS_DET_TIMEOUT_ISR_LANE$  $0$  $0$  $R02860h$  $Interrupt 1$  $RW$  $0h$  $Status Detection Timeout Interrupt.$
$$ND$  $31$  $31$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $$
$$remote_status_field_valid_mux_mask_lane$  $22$  $22$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Remote Status Field Valid Interrupt Mask.$
$$remote_ctrl_field_valid_mux_mask_lane$  $21$  $21$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Remote Control Field Valid Interrupt Mask.$
$$trx_train_stop_mask_lane$  $20$  $20$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $TRx Train Stop Interrupt Mask.$
$$rx_train_enable_mask_lane$  $19$  $19$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Rx Train Enable Interrupt Mask.$
$$tx_train_enable_mask_lane$  $18$  $18$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Tx Train Enable Interrupt Mask.$
$$RX_TRAIN_COMPLETE_MASK_LANE$  $17$  $17$  $R02864h$  $Interrupt 1$  $RW$  $1h$  $Rx Train Complete Interrupt Mask$
$$TX_TRAIN_COMPLETE_MASK_LANE$  $16$  $16$  $R02864h$  $Interrupt 1$  $RW$  $1h$  $Tx Train Complete Interrupt Mask$
$$LOCAL_FIELD_DONE_MASK_LANE$  $15$  $15$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Local Field Done Interrupt Mask.$
$$LOCAL_CTRL_VALID_MASK_LANE$  $14$  $14$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Local Control Field Valid Interrupt Mask.$
$$LOCAL_STATUS_VALID_MASK_LANE$  $13$  $13$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Local Status Field Valid Interrupt Mask$
$$LOCAL_ERROR_VALID_MASK_LANE$  $12$  $12$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Local Error Response Field Valid Interrupt Mask.$
$$LOCAL_TRAIN_COMP_MASK_LANE$  $11$  $11$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt Mask$
$$LOCAL_TX_INIT_MASK_LANE$  $10$  $10$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Local Phy Tx Train Initializating Done Interrupt Mask$
$$REMOTE_TRAIN_COMP_MASK_LANE$  $9$  $9$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt Mask$
$$REMOTE_TX_INIT_MASK_LANE$  $8$  $8$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt Mask$
$$REMOTE_ERROR_VALID_MASK_LANE$  $7$  $7$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt Mask.$
$$REMOTE_STATUS_VALID_MASK_LANE$  $6$  $6$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Remote Status Field Valid Interrupt Mask.$
$$REMOTE_CTRL_VALID_MASK_LANE$  $5$  $5$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Remote Control Field Valid Interrupt Mask.$
$$REMOTE_BALANCE_ERR_MASK_LANE$  $4$  $4$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Remote TTIU Balance Bit Error Interrupt Mask.$
$$DME_DEC_ERROR_MASK_LANE$  $3$  $3$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Dme Decoder Error Interrupt Mask.$
$$FRAME_DET_TIMEOUT_MASK_LANE$  $2$  $2$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Frame Detection Timeout Interrupt Mask.$
$$TRX_TRAIN_TIMEOUT_MASK_LANE$  $1$  $1$  $R02864h$  $Interrupt 1$  $RW$  $0h$  $Trx Training Timeout Interrupt Mask.$
$$STATUS_DET_TIMEOUT_MASK_LANE$  $0$  $0$  $R02864h$  $Interrupt 0$  $RW$  $0h$  $Status Detection Timeout Interrupt Mask. $
$$ND$  $31$  $31$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $$
$$remote_status_field_valid_mux_isr_clear_lane$  $22$  $22$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt Clear$
$$remote_ctrl_field_valid_mux_isr_clear_lane$  $21$  $21$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt Clear$
$$trx_train_stop_isr_clear_lane$  $20$  $20$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $TRx Train Stop Interrupt Clear$
$$rx_train_enable_isr_clear_lane$  $19$  $19$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Enable Interrupt Clear$
$$tx_train_enable_isr_clear_lane$  $18$  $18$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Enable Interrupt Clear$
$$RX_TRAIN_COMPLETE_ISR_CLEAR_LANE$  $17$  $17$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Complete Interrupt Clear$
$$TX_TRAIN_COMPLETE_ISR_CLEAR_LANE$  $16$  $16$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Complete Interrupt Clear$
$$LOCAL_FIELD_DONE_ISR_CLEAR_LANE$  $15$  $15$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Local Field Done Interrupt Clear$
$$LOCAL_CTRL_VALID_ISR_CLEAR_LANE$  $14$  $14$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Local Control Field Valid Interrupt Clear$
$$LOCAL_STATUS_VALID_ISR_CLEAR_LANE$  $13$  $13$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Local Status Field Valid Interrupt Clear$
$$LOCAL_ERROR_VALID_ISR_CLEAR_LANE$  $12$  $12$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Local Error Response Field Valid Interrupt Clear$
$$LOCAL_TRAIN_COMP_ISR_CLEAR_LANE$  $11$  $11$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt Clear$
$$LOCAL_TX_INIT_ISR_CLEAR_LANE$  $10$  $10$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Initialization Done Interrupt Clear$
$$REMOTE_TRAIN_COMP_ISR_CLEAR_LANE$  $9$  $9$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt Clear$
$$REMOTE_TX_INIT_ISR_CLEAR_LANE$  $8$  $8$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt Clear$
$$REMOTE_ERROR_VALID_ISR_CLEAR_LANE$  $7$  $7$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt Clear$
$$REMOTE_STATUS_VALID_ISR_CLEAR_LANE$  $6$  $6$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt Clear$
$$REMOTE_CTRL_VALID_ISR_CLEAR_LANE$  $5$  $5$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt Clear$
$$REMOTE_BALANCE_ERR_ISR_CLEAR_LANE$  $4$  $4$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Remote Ttiu Balance Bit Error Interrupt Clear$
$$DME_DEC_ERROR_ISR_CLEAR_LANE$  $3$  $3$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Dme Decoder Error Interrupt Clear$
$$FRAME_DET_TIMEOUT_ISR_CLEAR_LANE$  $2$  $2$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Frame Detection Timeout Interrupt Clear$
$$TRX_TRAIN_TIMEOUT_ISR_CLEAR_LANE$  $1$  $1$  $R02868h$  $Interrupt 0$  $RW$  $0h$  $Tx/Rx Training Timeout Interrupt Clear$
$$STATUS_DET_TIMEOUT_ISR_CLEAR_LANE$  $0$  $0$  $R02868h$  $Calibration Control Lane 1$  $RW$  $0h$  $Status Detection Timeout Interrupt Clear$
$$ND$  $31$  $21$  $R06000h$  $Calibration Control Lane 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R06000h$  $Calibration Control Lane 1$  $RW$  $0h$  $$
$$align90_comp_cal_done_lane$  $19$  $19$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Align90 Comparator Calibration Done.$
$$sq_cal_done_lane$  $18$  $18$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Squelch Calibration Done.$
$$txdcc_pdiv_cal_done_lane$  $17$  $17$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx DCC Post Divider Calibration Done Indicator. $
$$txdcc_cal_done_lane$  $16$  $16$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx DCC Calibration Done Indicator. $
$$vdd_cal_done_lane$  $15$  $15$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $VDD Calibration Done Indicator. $
$$rximp_cal_done_lane$  $14$  $14$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx Impedance Calibration Done. $
$$tximp_cal_done_lane$  $13$  $13$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx Impedance Calibration Done.$
$$sampler_res_cal_done_lane$  $12$  $12$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Sampler Resolution Calibration Done.$
$$sampler_cal_done_lane$  $11$  $11$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Sampler Calibration Done.$
$$eom_align_cal_done_lane$  $10$  $10$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Eom Alignment Calibration Done.$
$$rxalign90_cal_done_lane$  $9$  $9$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx Align90 Calibration Done.$
$$rxdcc_eom_cal_done_lane$  $8$  $8$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $RX DCC EOM Calibration Done.$
$$rxdcc_data_cal_done_lane$  $7$  $7$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx DCC Center Calibration Done.$
$$rxdcc_dll_cal_done_lane$  $6$  $6$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $RX DCC DLL Calibration Done.$
$$txdetect_cal_done_lane$  $5$  $5$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx Timing Detect Calibration Done.$
$$dll_eom_vdata_cal_done_lane$  $4$  $4$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL EOM VDATA Calibration Done.$
$$dll_eom_gm_cal_done_lane$  $3$  $3$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL EOM Gm Calibration Done.$
$$dll_vdata_cal_done_lane$  $2$  $2$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL VDATA Calibration Done.$
$$dll_gm_cal_done_lane$  $1$  $1$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL Gm Calibration Done.$
$$dll_comp_cal_done_lane$  $0$  $0$  $R06000h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL Comparator Calibration Done.$
$$ND$  $31$  $31$  $R06004h$  $Calibration Control Lane 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R06004h$  $Calibration Control Lane 2$  $RW$  $0h$  $$
$$txdcc_pdiv_cal_pass_lane$  $29$  $29$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $TXDCC Post Divider Calibration Pass Indicator.$
$$sellv_rxsampler_pass_lane$  $28$  $28$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rxsampler Pass Indicator.$
$$sellv_rxeomclk_pass_lane$  $27$  $27$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rxeomclk Pass Indicator.$
$$sellv_rxdataclk_pass_lane$  $26$  $26$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rxdataclk Pass Indicator.$
$$sellv_rxintp_pass_lane$  $25$  $25$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rxintp Pass Indicator.$
$$sellv_txpre_pass_lane$  $24$  $24$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Txpre Pass Indicator.$
$$sellv_txdata_pass_lane$  $23$  $23$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Txdata Pass Indicator.$
$$sellv_txclk_pass_lane$  $22$  $22$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Txclk Pass Indicator.$
$$sq_cal_pass_lane$  $21$  $21$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Squelch Calibration Pass$
$$txdcc_cal_pass_lane$  $20$  $20$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx DCC Calibration Pass Indicator.$
$$align90_tracking_pass_lane$  $19$  $19$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Align90 Phaseshifter Tracking Pass Indicator.$
$$align90_comp_pass_lane$  $18$  $18$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Align90 Comparator Calibration Pass Indicator.$
$$vdd_cal_pass_lane$  $17$  $17$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$rximp_cal_pass_lane$  $16$  $16$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Impedance Calibration Pass Indicator.$
$$tximp_cal_pass_lane$  $15$  $15$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx Impedance Calibration Pass Indicator.$
$$sampler_cal_pass_lane$  $14$  $14$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Sampler Calibration Pass Indicator.$
$$eom_eomdat_cal_pass_lane$  $13$  $13$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Data And EOM Clock Phase Calibration Pass Indicator.$
$$eom_eomedg_fine_cal_pass_lane$  $12$  $12$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Edge And EOM Clock Phase Fine Calibration Pass Indicator.$
$$eom_eomedg_coarse_cal_pass_lane$  $11$  $11$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Edge And EOM Clock Coarse Calibration Pass Indicator.$
$$eom_dac_cal_pass_lane$  $10$  $10$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Comparator Offset Calibration Pass Indicator.$
$$rxalign90_cal_pass_lane$  $9$  $9$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Align90 Calibration Pass Indicator.$
$$rxdcc_eom_cal_pass_lane$  $8$  $8$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx DCC EOM Calibration Pass Indicator.$
$$rxdcc_data_cal_pass_lane$  $7$  $7$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx DCC Center Calibration Pass Indicator.$
$$rxdcc_dll_cal_pass_lane$  $6$  $6$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx DCC DLL Calibration Pass Indicator.$
$$txdetect_cal_pass_lane$  $5$  $5$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx Timing Detect Calibration Pass Indicator.$
$$dll_eom_vdata_cal_pass_lane$  $4$  $4$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL EOM VDATA Calibration Pass Indicator.$
$$dll_eom_gm_cal_pass_lane$  $3$  $3$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL EOM Gm Calibration Pass Indicator.$
$$dll_vdata_cal_pass_lane$  $2$  $2$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL VDATA Calibration Pass Indicator.$
$$dll_gm_cal_pass_lane$  $1$  $1$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $DLL Gm Calibration Pass Indicator.$
$$dll_comp_cal_pass_lane$  $0$  $0$  $R06004h$  $Calibration Control Lane 3$  $R$  $Vh$  $DLL Comparator Calibration Pass Indicator.$
$$ND$  $31$  $24$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $$
$$rximp_cal_timeout_lane$  $23$  $23$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Rx Impedance Calibration Timeout Indicator.$
$$tximp_cal_timeout_lane$  $22$  $22$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Tx Impedance Calibration Timeout Indicator.$
$$dll_vdda_tracking_on_lane$  $21$  $21$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $DLL VDDA Tracking On.$
$$txdcc_cal_stop_sel_lane$  $20$  $20$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Tx DCC Calibation Continuous/Single Mode Select.$
$$cal_vdd_continuous_mode_en_lane$  $19$  $19$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $VDD Calibration Continuous Mode Enable.$
$$rxdcc_data_cal_stop_sel_lane$  $18$  $18$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Rx DCC Center Calibation Continuous/Single Mode Select.$
$$rxdcc_eom_cal_stop_sel_lane$  $17$  $17$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Rx DCC EOM Calibation Continuous/Single Mode Select.$
$$rxdcc_dll_cal_stop_sel_lane$  $16$  $16$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Rx DCC DLL Calibation Continuous/Single Mode Select.$
$$pllcal_on_lane[7:0]$  $15$  $8$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Indicator For PLL Calibration Ongoing For MCU Debug$
$$load_cal_on_lane[7:0]$  $7$  $0$  $R06008h$  $Calibration Control Lane 4$  $R$  $Vh$  $Indicator For Speed Change Ongoing For MCU Debug$
$$tx_pll_rate_lane[7:0]$  $31$  $24$  $R0600Ch$  $Calibration Control Lane 4$  $R$  $Vh$  $Tx PLL Rate For MCU Debug$
$$rx_pll_rate_lane[7:0]$  $23$  $16$  $R0600Ch$  $Calibration Control Lane 4$  $R$  $Vh$  $Rx PLL Rate For MCU Debug$
$$sampler_sample_size_lane[7:0]$  $15$  $8$  $R0600Ch$  $Calibration Control Lane 4$  $RW$  $3h$  $Sampler Sample Size Option (2^N)$
$$sampler_cal_avg_mode_lane[7:0]$  $7$  $0$  $R0600Ch$  $Calibration Result 1$  $RW$  $0h$  $Sampler Cal Result Average Option For Debug.$
$$CAL_SQ_THRESH_LANE[7:0]$  $31$  $24$  $R06010h$  $Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Threshold Result.$
$$CAL_SQ_OFFSET_LANE[7:0]$  $23$  $16$  $R06010h$  $Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Offset Result.$
$$CAL_EOM_ALIGN_COMP_OFSTDAC_LANE[7:0]$  $15$  $8$  $R06010h$  $Calibration Result 1$  $RW$  $0h$  $EOM Alignment Comparator Offset Calibration Result.$
$$CAL_DLL_CMP_OFFSET_LANE[7:0]$  $7$  $0$  $R06010h$  $Calibration Result 4$  $RW$  $0h$  $Rx DLL Comparator Calibration Result.$
$$cal_tximp_tunep_top_lane[7:0]$  $31$  $24$  $R06014h$  $Calibration Result 4$  $RW$  $37h$  $Tx Impedance Cal Result For PMOS Side.$
$$cal_tximp_tunen_top_lane[7:0]$  $23$  $16$  $R06014h$  $Calibration Result 4$  $RW$  $8h$  $Tx Impedance Cal Result For PMOS Side.$
$$CAL_RX_IMP_LANE[7:0]$  $15$  $8$  $R06014h$  $Calibration Result 4$  $RW$  $ch$  $Rx Impedance Calibration Result.$
$$CAL_ALIGN90_CMP_OFFSET_LANE[7:0]$  $7$  $0$  $R06014h$  $Calibration Result 5$  $RW$  $0h$  $ALIGN90 Calibration Compartor Offset Result.$
$$cal_tximp_tunep_bot_lane[7:0]$  $31$  $24$  $R06018h$  $Calibration Result 5$  $RW$  $37h$  $Tx Impedance Cal Result For PMOS Side.$
$$cal_tximp_tunen_bot_lane[7:0]$  $23$  $16$  $R06018h$  $Calibration Result 5$  $RW$  $8h$  $Tx Impedance Cal Result For NMOS Side.$
$$cal_tximp_tunep_mid_lane[7:0]$  $15$  $8$  $R06018h$  $Calibration Result 5$  $RW$  $37h$  $Tx Impedance Cal Result For NMOS Side.$
$$cal_tximp_tunen_mid_lane[7:0]$  $7$  $0$  $R06018h$  $Calibration Result 6$  $RW$  $8h$  $Tx Impedance Cal Result For NMOS Side.$
$$CAL_OFST_D_TOP_O_LANE[7:0]$  $31$  $24$  $R0601Ch$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Odd Top Data Sampler.$
$$CAL_OFST_D_BOT_E_LANE[7:0]$  $23$  $16$  $R0601Ch$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Even Bottom Data Sampler.$
$$CAL_OFST_D_MID_E_LANE[7:0]$  $15$  $8$  $R0601Ch$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Even Middle Data Sampler.$
$$CAL_OFST_D_TOP_E_LANE[7:0]$  $7$  $0$  $R0601Ch$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Even Top Data Sampler.$
$$CAL_OFST_S_MID_E_LANE[7:0]$  $31$  $24$  $R06020h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Even Middle Slicer Sampler.$
$$CAL_OFST_S_TOP_E_LANE[7:0]$  $23$  $16$  $R06020h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Even Top Slicer Sampler.$
$$CAL_OFST_D_BOT_O_LANE[7:0]$  $15$  $8$  $R06020h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Odd Bottom Data Sampler.$
$$CAL_OFST_D_MID_O_LANE[7:0]$  $7$  $0$  $R06020h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For Odd Middle Data Sampler.$
$$CAL_OFST_S_BOT_O_LANE[7:0]$  $31$  $24$  $R06024h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For Odd Bottom Slicer Sampler.$
$$CAL_OFST_S_MID_O_LANE[7:0]$  $23$  $16$  $R06024h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For Odd Middle Slicer Sampler.$
$$CAL_OFST_S_TOP_O_LANE[7:0]$  $15$  $8$  $R06024h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For  Odd Top Slicer Sampler.$
$$CAL_OFST_S_BOT_E_LANE[7:0]$  $7$  $0$  $R06024h$  $Calibration Result 9$  $RW$  $0h$  $Sampler Cal Result For Even Bottom Slicer Sampler.$
$$ND$  $31$  $24$  $R06028h$  $Calibration Result 9$  $RW$  $0h$  $$
$$CAL_SAMPLER_RES_LANE[7:0]$  $23$  $16$  $R06028h$  $Calibration Result 9$  $RW$  $0h$  $Sampler Resolution Result.$
$$CAL_OFST_EDGE_O_LANE[7:0]$  $15$  $8$  $R06028h$  $Calibration Result 9$  $RW$  $0h$  $Sampler Cal Result For Odd Edge Sampler.$
$$CAL_OFST_EDGE_E_LANE[7:0]$  $7$  $0$  $R06028h$  $$  $RW$  $0h$  $Sampler Cal Result For Even Edge Sampler.$
$$tx_train_status_det_timer_lane[7:0]$  $31$  $24$  $R0602Ch$  $$  $RW$  $03h$  $Status Detection Maximum Time.$
$$ND$  $23$  $0$  $R0602Ch$  $$  $RW$  $0h$  $$
$$tx_train_status_det_timer_enable_lane$  $31$  $31$  $R06030h$  $$  $RW$  $1h$  $Tx Train Status Detection Timeout Enable.$
$$RX_TRAIN_TIMER_ENABLE_LANE$  $30$  $30$  $R06030h$  $$  $RW$  $1h$  $Rx Train Timeout Enable.$
$$TX_TRAIN_TIMER_ENABLE_LANE$  $29$  $29$  $R06030h$  $$  $RW$  $1h$  $Tx Train Timeout Enable.$
$$TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE$  $28$  $28$  $R06030h$  $$  $RW$  $1h$  $Tx Train Frame Detection Timeout Enable.$
$$frame_lock_sel_timeout_lane$  $27$  $27$  $R06030h$  $$  $RW$  $0h$  $Frame Lock Select Timeout Signals.$
$$tx_train_status_det_timeout_int_lane$  $26$  $26$  $R06030h$  $$  $R$  $Vh$  $Tx Train Status Detect Timeout Out Indicator From MCU$
$$ND$  $25$  $0$  $R06030h$  $$  $RW$  $0h$  $$
$$dfe_dbg_step_mode_lane[7:0]$  $31$  $24$  $R06034h$  $$  $RW$  $0h$  $DFE Debug Step By Step Mode Enable$
$$dfe_force_zero_lane[7:0]$  $23$  $16$  $R06034h$  $$  $RW$  $0h$  $Firmware Use Only.$
$$dfe_adapt_lp_num_load1_lane[15:0]$  $15$  $0$  $R06034h$  $$  $RW$  $0h$  $DFE Adapt Loop Number Load Value1 During Training (Value+1).$
$$phase_adapt_temp_thr_lane[7:0]$  $31$  $24$  $R06038h$  $$  $RW$  $ch$  $Phase Adapt  Temperature Enable Threshold (5 Degree = 12 Code)$
$$rx_train_only_dfe_lane$  $23$  $23$  $R06038h$  $$  $RW$  $0h$  $Run Rx Train Only DFE Mode For Debug$
$$sq_auto_train_lane$  $22$  $22$  $R06038h$  $$  $RW$  $0h$  $SQ Auto TxTrain Enable$
$$phase_adapt_temp_auto_en_lane$  $21$  $21$  $R06038h$  $$  $RW$  $0h$  $Phase Adapt Auto Eanble By Phase Adapt Temperature Threshold(phase_adapt_temp_thr)$
$$phase_adapt_sat_detect_lane$  $20$  $20$  $R06038h$  $$  $R$  $Vh$  $Detected F0/F1 Saturation During Phase Adapt$
$$ND$  $19$  $19$  $R06038h$  $$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R06038h$  $$  $RW$  $0h$  $$
$$ND$  $17$  $16$  $R06038h$  $$  $RW$  $0h$  $$
$$ESM_VOLTAGE_LANE[7:0]$  $15$  $8$  $R06038h$  $$  $RW$  $0h$  $Eye Shape Monitor Voltage Value$
$$dfe_cal_done_lane$  $7$  $7$  $R06038h$  $$  $R$  $Vh$  $DFE Adaptation Calculation Done Indicator From MCU$
$$ND$  $6$  $6$  $R06038h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R06038h$  $$  $RW$  $0h$  $$
$$EOM_DFE_CALL_LANE$  $4$  $4$  $R06038h$  $$  $RW$  $0h$  $DFE Call Enable For Eye Shape Monitor$
$$EOM_READY_LANE$  $3$  $3$  $R06038h$  $$  $RW$  $0h$  $Eye Monitor Drawing Ready $
$$ND$  $2$  $2$  $R06038h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R06038h$  $$  $RW$  $0h$  $$
$$adapt_slicer_en_lane[7:0]$  $31$  $24$  $R06040h$  $$  $RW$  $0h$  $DFE Slicer Sampler Enable For DFE Only Mode$
$$adapt_data_en_lane[7:0]$  $23$  $16$  $R06040h$  $$  $RW$  $0h$  $DFE Data Sampler Enable For DFE Only Mode$
$$adapted_phase_offset_data_lane[7:0]$  $15$  $8$  $R06040h$  $$  $RW$  $0h$  $Adapted Phase Offset Data.$
$$dfe_dbg_step_lane[7:0]$  $7$  $0$  $R06040h$  $$  $RW$  $0h$  $DFE Debug Step By Step$
$$opt_phase_offset_normal_lane[7:0]$  $31$  $24$  $R06044h$  $$  $RW$  $0h$  $Optinum Phase Offset Data In Normal Mode.$
$$cal_phase_lane[7:0]$  $23$  $16$  $R06044h$  $$  $RW$  $0h$  $Align90_Ref Calibration Save For Current PLL Rate.$
$$cal_eom_dpher_lane[7:0]$  $15$  $8$  $R06044h$  $$  $RW$  $0h$  $EOM Align Calibration Save For Current PLL Rate.$
$$train_use_s_lane$  $7$  $7$  $R06044h$  $$  $RW$  $0h$  $Enable Train Use Slice Clock Path.$
$$train_use_d_lane$  $6$  $6$  $R06044h$  $$  $RW$  $0h$  $Enable Train Use Data Clock Path.$
$$train_ph_control_mode_lane[1:0]$  $5$  $4$  $R06044h$  $$  $RW$  $0h$  $Train Phase Control Mode.$
$$TX_TRAIN_P2P_HOLD_LANE$  $3$  $3$  $R06044h$  $$  $RW$  $1h$  $TX Train Peak To Peak Hold Enable$
$$ND$  $2$  $0$  $R06044h$  $$  $RW$  $0h$  $$
$$train_f0b_lane[7:0]$  $31$  $24$  $R06048h$  $$  $RW$  $0h$  $Train F0b$
$$train_f0a_max_lane[7:0]$  $23$  $16$  $R06048h$  $$  $RW$  $0h$  $Tran_F0a Max.$
$$train_f0a_lane[7:0]$  $15$  $8$  $R06048h$  $$  $RW$  $0h$  $Train F0a.$
$$train_f0d_lane[7:0]$  $7$  $0$  $R06048h$  $$  $RW$  $0h$  $Train F0d.$
$$FAST_DFE_TIMER_EN_LANE$  $31$  $31$  $R0604Ch$  $$  $RW$  $1h$  $Fast DFE Timer Enable.$
$$EYE_CHECK_BYPASS_LANE$  $30$  $30$  $R0604Ch$  $$  $RW$  $1h$  $Eye Check Bypass Enable.$
$$thre_excellent_lane[5:0]$  $29$  $24$  $R0604Ch$  $$  $RW$  $3fh$  $DFE Level Check Threshold For Excellent.$
$$maxeo_adapt_normal_mode_en_lane$  $23$  $23$  $R0604Ch$  $$  $RW$  $0h$  $Enable MAXEO Mode DFE Algorithm In Normal Mode After RxTrain$
$$pattern_protect_en_lane$  $22$  $22$  $R0604Ch$  $$  $RW$  $0h$  $Enable Pattern Protection$
$$eom_phase_ui_align_failed_lane$  $21$  $21$  $R0604Ch$  $$  $R$  $Vh$  $Debug For During Phase Adapt$
$$ND$  $20$  $20$  $R0604Ch$  $$  $RW$  $0h$  $$
$$phase_adapt_ui_align_skip_lane$  $19$  $19$  $R0604Ch$  $$  $RW$  $0h$  $UI Align Skip Enable During Phase Adapt$
$$thre_poor_lane[2:0]$  $18$  $16$  $R0604Ch$  $$  $RW$  $1h$  $DFE Level Check Threshold For Poor.$
$$CDRPHASE_OPT_EN_LANE$  $15$  $15$  $R0604Ch$  $$  $RW$  $1h$  $CDR Phase OPT Enable.$
$$saturate_disable_lane$  $14$  $14$  $R0604Ch$  $$  $RW$  $1h$  $DFE Saturate Disable.$
$$edge_sampler_normal_en_lane$  $13$  $13$  $R0604Ch$  $$  $RW$  $1h$  $1=Enable Edge Sampler Update Normal Mode$
$$THRE_GOOD_LANE[4:0]$  $12$  $8$  $R0604Ch$  $$  $RW$  $2h$  $DFE Level Check Threshold For Good.$
$$f1_align_skip_lane$  $7$  $7$  $R0604Ch$  $$  $RW$  $0h$  $EOM F1 Aligment Skip$
$$phase_adapt_mode_lane$  $6$  $6$  $R0604Ch$  $$  $RW$  $0h$  $1=Enable Eye Height Phase Adapt Mode, 0=Enable Eye Width Phase Adapt Mode$
$$phase_adapt_enable_lane$  $5$  $5$  $R0604Ch$  $$  $RW$  $0h$  $1=Enable Phase Adapt$
$$dfe_adapt_normal_soft_cont_en_lane$  $4$  $4$  $R0604Ch$  $$  $RW$  $0h$  $1=Enable Software Contious Mode $
$$dfe_adapt_normal_force_skip_lane$  $3$  $3$  $R0604Ch$  $$  $RW$  $0h$  $1=Disable DFE Adaptation During Normal Mode$
$$TX_NO_INIT_LANE$  $2$  $2$  $R0604Ch$  $$  $RW$  $0h$  $No TX Init During TxTrain$
$$RX_NO_INIT_LANE$  $1$  $1$  $R0604Ch$  $$  $RW$  $0h$  $No RX Init During RxTrain$
$$ND$  $0$  $0$  $R0604Ch$  $$  $RW$  $0h$  $$
$$midpoint_large_thres_k_lane[7:0]$  $31$  $24$  $R06050h$  $$  $RW$  $0h$  $MIDPOINT_LARGE_THRES_K$
$$midpoint_large_thres_c_lane[7:0]$  $23$  $16$  $R06050h$  $$  $RW$  $0h$  $MIDPOINT_LARGE_THRES_C$
$$midpoint_small_thres_k_lane[7:0]$  $15$  $8$  $R06050h$  $$  $RW$  $0h$  $MIDPOINT_SMALL_THRES_K$
$$midpoint_small_thres_c_lane[7:0]$  $7$  $0$  $R06050h$  $$  $RW$  $0h$  $MIDPOINT_SMALL_THRES_C$
$$sumf_boost_target_k_lane[7:0]$  $31$  $24$  $R06054h$  $$  $RW$  $0h$  $SUMF_BOOST_TARGET_K$
$$sumf_boost_target_c_lane[7:0]$  $23$  $16$  $R06054h$  $$  $RW$  $0h$  $SUMF_BOOST_TARGET_C$
$$midpoint_phase_os_lane[7:0]$  $15$  $8$  $R06054h$  $$  $RW$  $0h$  $MIDPOINT_PHASE_OS$
$$ini_phase_offset_lane[7:0]$  $7$  $0$  $R06054h$  $$  $RW$  $0h$  $Initial Phase Offset$
$$rx_rxffe_r_ini_lane[3:0]$  $31$  $28$  $R06058h$  $$  $RW$  $0h$  $RX_RXFFE_R_INI$
$$rxffe_r_gain_train_lane[3:0]$  $27$  $24$  $R06058h$  $$  $RW$  $0h$  $RXFFE_R_GAIN_TRAIN$
$$TX_ADAPT_G0_EN_LANE$  $23$  $23$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G0$
$$TX_ADAPT_GN1_EN_LANE$  $22$  $22$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt GN1$
$$TX_ADAPT_G1_EN_LANE$  $21$  $21$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G1$
$$remote_multi_rsv_coe_req_err_int_lane$  $20$  $20$  $R06058h$  $$  $R$  $Vh$  $TX TRAIN IF Remote Control Multi Reserved Coeffient Request Error$
$$tx_train_remote_pattern_error_int_lane$  $19$  $19$  $R06058h$  $$  $R$  $Vh$  $TX TRAIN Remote Control Pattern Error Detected $
$$ESM_EN_LANE$  $18$  $18$  $R06058h$  $$  $RW$  $0h$  $1-Enable EOM_EN$
$$tx_train_frame_lock_det_fail_int_lane$  $17$  $17$  $R06058h$  $$  $R$  $Vh$  $TX Train Frame Lock Detect Fail Indicator From MCU For Ethernet Mode$
$$ESM_PATH_SEL_LANE$  $16$  $16$  $R06058h$  $$  $RW$  $0h$  $1-Select EOM Slice Path, 0-Select EOM Data Path$
$$tx_train_fail_int_lane$  $15$  $15$  $R06058h$  $$  $R$  $Vh$  $TX Train Fail Indicator From MCU$
$$tx_train_complete_int_lane$  $14$  $14$  $R06058h$  $$  $R$  $Vh$  $TX Train Complete Indicator From MCU$
$$ESM_DFE_ADAPT_SPLR_EN_LANE[3:0]$  $13$  $10$  $R06058h$  $$  $RW$  $0h$  $DFE Adapt Sampler Enable During EOM Draw$
$$ESM_PHASE_LANE[9:0]$  $9$  $0$  $R06058h$  $$  $RW$  $0h$  $Eye Shape Monitor Phase Value(-512 ~ +512)$
$$eom_clk_offset_2c_lane[7:0]$  $31$  $24$  $R0605Ch$  $$  $RW$  $0h$  $EOM Adapt Initial Offset For Debug$
$$eom_adapt_step_size_lane[7:0]$  $23$  $16$  $R0605Ch$  $$  $RW$  $0h$  $EOM Adapt Step Size For EOM Clock Alignment$
$$eom_conv_num_lane[15:0]$  $15$  $0$  $R0605Ch$  $$  $RW$  $0h$  $Number Of EOM Converge $
$$ph_conv_num_lane[7:0]$  $31$  $24$  $R06060h$  $$  $RW$  $0h$  $Number Of Data Clock Phase Converge$
$$ph_adapt_step_size_lane[7:0]$  $23$  $16$  $R06060h$  $$  $RW$  $0h$  $Data Path Adapt Step Size$
$$f0d_thre_lane[7:0]$  $15$  $8$  $R06060h$  $$  $RW$  $0h$  $F0d Threshold For Data Path Adapt$
$$data_clk_offset_2c_lane[7:0]$  $7$  $0$  $R06060h$  $DLL Calibration$  $RW$  $0h$  $Data Path Adapt Initial Offset For Debug$
$$ND$  $31$  $12$  $R06064h$  $DLL Calibration$  $RW$  $0h$  $$
$$dll_gmsel_min_lane[3:0]$  $11$  $8$  $R06064h$  $DLL Calibration$  $RW$  $3h$  $DLL_GM_SEL Minimum Value$
$$dll_eom_gmsel_min_lane[3:0]$  $7$  $4$  $R06064h$  $DLL Calibration$  $RW$  $3h$  $DLL_EOM_GM_SEL Minimum Value$
$$dll_sellv_rxdll_final_step_num_sel_lane[1:0]$  $3$  $2$  $R06064h$  $DLL Calibration$  $RW$  $1h$  $DLL_SELLV_RXDLL Final Step Number Selection$
$$dll_sellv_rxeomdll_final_step_num_sel_lane[1:0]$  $1$  $0$  $R06064h$  $Command Line Interface$  $RW$  $1h$  $DLL_SELLV_RXEOMDLL Final Step Number Selection$
$$train_ph_os_data_2c_lane[7:0]$  $31$  $24$  $R06068h$  $Command Line Interface$  $RW$  $0h$  $Phase_Offset_Data Input For Phase Control Function Test$
$$train_ph_os_esm_2c_lane[7:0]$  $23$  $16$  $R06068h$  $Command Line Interface$  $RW$  $0h$  $Phase_Offset_ESM Input For Phase Control Function Test$
$$ND$  $15$  $11$  $R06068h$  $Command Line Interface$  $RW$  $0h$  $$
$$force_cds_state_lane$  $10$  $10$  $R06068h$  $Command Line Interface$  $RW$  $0h$  $CDR DFE SCHEME State Force Control For Test (0=Train, 1=Normal)$
$$force_cds_ctrl_en_lane$  $9$  $9$  $R06068h$  $Command Line Interface$  $RW$  $0h$  $CDR DFE SCHEME Step Force Control Enable For Test$
$$cli_start_lane$  $8$  $8$  $R06068h$  $Command Line Interface$  $RW$  $0h$  $CLI Start For Test$
$$cli_cmd_lane[7:0]$  $7$  $0$  $R06068h$  $Command Line Interface$  $RW$  $0h$  $CLI Command For Test$
$$cli_args_lane[31:0]$  $31$  $0$  $R0606Ch$  $ESM Register$  $RW$  $0h$  $CLI Command Argument$
$$ND$  $31$  $16$  $R06070h$  $ESM Register$  $RW$  $0h$  $$
$$esm_lpnum_lane[15:0]$  $15$  $0$  $R06070h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD0$  $RW$  $0h$  $ESM Lpnum$
$$cds_dc_d_top_o_lane[7:0]$  $31$  $24$  $R06100h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap DC$
$$cds_dc_s_top_o_lane[7:0]$  $23$  $16$  $R06100h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap DC$
$$cds_dc_d_mid_o_lane[7:0]$  $15$  $8$  $R06100h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap DC$
$$cds_dc_s_mid_o_lane[7:0]$  $7$  $0$  $R06100h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap DC$
$$cds_dc_d_bot_o_lane[7:0]$  $31$  $24$  $R06104h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap DC$
$$cds_dc_s_bot_o_lane[7:0]$  $23$  $16$  $R06104h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap DC$
$$cds_f0_d_top_o_lane[7:0]$  $15$  $8$  $R06104h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F0$
$$cds_f0_s_top_o_lane[7:0]$  $7$  $0$  $R06104h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F0$
$$cds_f0_d_mid_o_lane[7:0]$  $31$  $24$  $R06108h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F0$
$$cds_f0_s_mid_o_lane[7:0]$  $23$  $16$  $R06108h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F0$
$$cds_f0_d_bot_o_lane[7:0]$  $15$  $8$  $R06108h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F0$
$$cds_f0_s_bot_o_lane[7:0]$  $7$  $0$  $R06108h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F0$
$$cds_f1_d_top_o_lane[7:0]$  $31$  $24$  $R0610Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F1$
$$cds_f1_s_top_o_lane[7:0]$  $23$  $16$  $R0610Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F1$
$$cds_f1_d_mid_o_lane[7:0]$  $15$  $8$  $R0610Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F1$
$$cds_f1_s_mid_o_lane[7:0]$  $7$  $0$  $R0610Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F1$
$$cds_f1_d_bot_o_lane[7:0]$  $31$  $24$  $R06110h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F1$
$$cds_f1_s_bot_o_lane[7:0]$  $23$  $16$  $R06110h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F1$
$$cds_f2_d_top_o_lane[7:0]$  $15$  $8$  $R06110h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F2$
$$cds_f2_s_top_o_lane[7:0]$  $7$  $0$  $R06110h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F2$
$$cds_f2_d_mid_o_lane[7:0]$  $31$  $24$  $R06114h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F2$
$$cds_f2_s_mid_o_lane[7:0]$  $23$  $16$  $R06114h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F2$
$$cds_f2_d_bot_o_lane[7:0]$  $15$  $8$  $R06114h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F2$
$$cds_f2_s_bot_o_lane[7:0]$  $7$  $0$  $R06114h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F2$
$$cds_f3_top_o_lane[7:0]$  $31$  $24$  $R06118h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For TOP ODD Tap F3$
$$cds_f3_mid_o_lane[7:0]$  $23$  $16$  $R06118h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F3$
$$cds_f3_bot_o_lane[7:0]$  $15$  $8$  $R06118h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F3$
$$cds_f4_top_o_lane[7:0]$  $7$  $0$  $R06118h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For TOP ODD Tap F4$
$$cds_f4_mid_o_lane[7:0]$  $31$  $24$  $R0611Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F4$
$$cds_f4_bot_o_lane[7:0]$  $23$  $16$  $R0611Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F4$
$$cds_f5_msb_o_lane[7:0]$  $15$  $8$  $R0611Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MSB ODD Tap F5$
$$cds_f5_lsb_o_lane[7:0]$  $7$  $0$  $R0611Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For LSB ODD Tap F5$
$$cds_f6_msb_o_lane[7:0]$  $31$  $24$  $R06120h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MSB ODD Tap F6$
$$cds_f6_lsb_o_lane[7:0]$  $23$  $16$  $R06120h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For LSB ODD Tap F6$
$$cds_f7_msb_o_lane[7:0]$  $15$  $8$  $R06120h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MSB ODD Tap F7$
$$cds_f7_lsb_o_lane[7:0]$  $7$  $0$  $R06120h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For LSB ODD Tap F7$
$$cds_f8_msb_o_lane[7:0]$  $31$  $24$  $R06124h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MSB ODD Tap F8$
$$cds_f8_lsb_o_lane[7:0]$  $23$  $16$  $R06124h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For LSB ODD Tap F8$
$$cds_f9_msb_o_lane[7:0]$  $15$  $8$  $R06124h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MSB ODD Tap F9$
$$cds_f9_lsb_o_lane[7:0]$  $7$  $0$  $R06124h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For LSB ODD Tap F9$
$$cds_f10_msb_o_lane[7:0]$  $31$  $24$  $R06128h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MSB ODD Tap F10$
$$cds_f10_lsb_o_lane[7:0]$  $23$  $16$  $R06128h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For LSB ODD Tap F10$
$$cds_f11_o_lane[7:0]$  $15$  $8$  $R06128h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap F11$
$$cds_f12_o_lane[7:0]$  $7$  $0$  $R06128h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap F12$
$$cds_f13_o_lane[7:0]$  $31$  $24$  $R0612Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap F13$
$$cds_f14_o_lane[7:0]$  $23$  $16$  $R0612Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap F14$
$$cds_f15_o_lane[7:0]$  $15$  $8$  $R0612Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap F15$
$$cds_ff0_o_lane[7:0]$  $7$  $0$  $R0612Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap FF0$
$$cds_ff1_o_lane[7:0]$  $31$  $24$  $R06130h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap FF1$
$$cds_ff2_o_lane[7:0]$  $23$  $16$  $R06130h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap FF2$
$$cds_ff3_o_lane[7:0]$  $15$  $8$  $R06130h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap FF3$
$$cds_ff4_o_lane[7:0]$  $7$  $0$  $R06130h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap FF4$
$$cds_ff5_o_lane[7:0]$  $31$  $24$  $R06134h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap FF5$
$$cds_vref_top_o_lane[7:0]$  $23$  $16$  $R06134h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For TOP ODD Tap VREF$
$$cds_vref_mid_o_lane[7:0]$  $15$  $8$  $R06134h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MIDDLE ODD Tap VREF$
$$cds_vref_bot_o_lane[7:0]$  $7$  $0$  $R06134h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD14$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For BOTTOM ODD Tap VREF$
$$cds_f1p5_o_lane[7:0]$  $31$  $24$  $R06138h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD14$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap F1P5$
$$cds_dc_e_o_lane[7:0]$  $23$  $16$  $R06138h$  $CDS TAP 2'S COMPLIMENT READ BACK REG ODD14$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For ODD Tap DC_E$
$$ND$  $15$  $0$  $R06138h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $RW$  $0h$  $$
$$cds_dc_d_top_e_lane[7:0]$  $31$  $24$  $R0613Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap DC$
$$cds_dc_s_top_e_lane[7:0]$  $23$  $16$  $R0613Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap DC$
$$cds_dc_d_mid_e_lane[7:0]$  $15$  $8$  $R0613Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap DC$
$$cds_dc_s_mid_e_lane[7:0]$  $7$  $0$  $R0613Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap DC$
$$cds_dc_d_bot_e_lane[7:0]$  $31$  $24$  $R06140h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap DC$
$$cds_dc_s_bot_e_lane[7:0]$  $23$  $16$  $R06140h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap DC$
$$cds_f0_d_top_e_lane[7:0]$  $15$  $8$  $R06140h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F0$
$$cds_f0_s_top_e_lane[7:0]$  $7$  $0$  $R06140h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F0$
$$cds_f0_d_mid_e_lane[7:0]$  $31$  $24$  $R06144h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F0$
$$cds_f0_s_mid_e_lane[7:0]$  $23$  $16$  $R06144h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F0$
$$cds_f0_d_bot_e_lane[7:0]$  $15$  $8$  $R06144h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F0$
$$cds_f0_s_bot_e_lane[7:0]$  $7$  $0$  $R06144h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F0$
$$cds_f1_d_top_e_lane[7:0]$  $31$  $24$  $R06148h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F1$
$$cds_f1_s_top_e_lane[7:0]$  $23$  $16$  $R06148h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F1$
$$cds_f1_d_mid_e_lane[7:0]$  $15$  $8$  $R06148h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F1$
$$cds_f1_s_mid_e_lane[7:0]$  $7$  $0$  $R06148h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F1$
$$cds_f1_d_bot_e_lane[7:0]$  $31$  $24$  $R0614Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F1$
$$cds_f1_s_bot_e_lane[7:0]$  $23$  $16$  $R0614Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F1$
$$cds_f2_d_top_e_lane[7:0]$  $15$  $8$  $R0614Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F2$
$$cds_f2_s_top_e_lane[7:0]$  $7$  $0$  $R0614Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F2$
$$cds_f2_d_mid_e_lane[7:0]$  $31$  $24$  $R06150h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F2$
$$cds_f2_s_mid_e_lane[7:0]$  $23$  $16$  $R06150h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F2$
$$cds_f2_d_bot_e_lane[7:0]$  $15$  $8$  $R06150h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F2$
$$cds_f2_s_bot_e_lane[7:0]$  $7$  $0$  $R06150h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F2$
$$cds_f3_top_e_lane[7:0]$  $31$  $24$  $R06154h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For TOP EVEN Tap F3$
$$cds_f3_mid_e_lane[7:0]$  $23$  $16$  $R06154h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F3$
$$cds_f3_bot_e_lane[7:0]$  $15$  $8$  $R06154h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F3$
$$cds_f4_top_e_lane[7:0]$  $7$  $0$  $R06154h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For TOP EVEN Tap F4$
$$cds_f4_mid_e_lane[7:0]$  $31$  $24$  $R06158h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F4$
$$cds_f4_bot_e_lane[7:0]$  $23$  $16$  $R06158h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F4$
$$cds_f5_msb_e_lane[7:0]$  $15$  $8$  $R06158h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MSB EVEN Tap F5$
$$cds_f5_lsb_e_lane[7:0]$  $7$  $0$  $R06158h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For LSB EVEN Tap F5$
$$cds_f6_msb_e_lane[7:0]$  $31$  $24$  $R0615Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MSB EVEN Tap F6$
$$cds_f6_lsb_e_lane[7:0]$  $23$  $16$  $R0615Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For LSB EVEN Tap F6$
$$cds_f7_msb_e_lane[7:0]$  $15$  $8$  $R0615Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MSB EVEN Tap F7$
$$cds_f7_lsb_e_lane[7:0]$  $7$  $0$  $R0615Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For LSB EVEN Tap F7$
$$cds_f8_msb_e_lane[7:0]$  $31$  $24$  $R06160h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MSB EVEN Tap F8$
$$cds_f8_lsb_e_lane[7:0]$  $23$  $16$  $R06160h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For LSB EVEN Tap F8$
$$cds_f9_msb_e_lane[7:0]$  $15$  $8$  $R06160h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MSB EVEN Tap F9$
$$cds_f9_lsb_e_lane[7:0]$  $7$  $0$  $R06160h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For LSB EVEN Tap F9$
$$cds_f10_msb_e_lane[7:0]$  $31$  $24$  $R06164h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MSB EVEN Tap F10$
$$cds_f10_lsb_e_lane[7:0]$  $23$  $16$  $R06164h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For LSB EVEN Tap F10$
$$cds_f11_e_lane[7:0]$  $15$  $8$  $R06164h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap F11$
$$cds_f12_e_lane[7:0]$  $7$  $0$  $R06164h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap F12$
$$cds_f13_e_lane[7:0]$  $31$  $24$  $R06168h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap F13$
$$cds_f14_e_lane[7:0]$  $23$  $16$  $R06168h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap F14$
$$cds_f15_e_lane[7:0]$  $15$  $8$  $R06168h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap F15$
$$cds_ff0_e_lane[7:0]$  $7$  $0$  $R06168h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap FF0$
$$cds_ff1_e_lane[7:0]$  $31$  $24$  $R0616Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap FF1$
$$cds_ff2_e_lane[7:0]$  $23$  $16$  $R0616Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap FF2$
$$cds_ff3_e_lane[7:0]$  $15$  $8$  $R0616Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap FF3$
$$cds_ff4_e_lane[7:0]$  $7$  $0$  $R0616Ch$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap FF4$
$$cds_ff5_e_lane[7:0]$  $31$  $24$  $R06170h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap FF5$
$$cds_vref_top_e_lane[7:0]$  $23$  $16$  $R06170h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For TOP EVEN Tap VREF$
$$cds_vref_mid_e_lane[7:0]$  $15$  $8$  $R06170h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap VREF$
$$cds_vref_bot_e_lane[7:0]$  $7$  $0$  $R06170h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN14$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap VREF$
$$cds_f1p5_e_lane[7:0]$  $31$  $24$  $R06174h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN14$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap F1P5$
$$cds_dc_e_e_lane[7:0]$  $23$  $16$  $R06174h$  $CDS TAP 2'S COMPLIMENT READ BACK REG EVEN14$  $R$  $Vh$  $CDS Tap Read Back In 2's Complement Format For EVEN Tap DC_E$
$$ND$  $15$  $0$  $R06174h$  $$  $RW$  $0h$  $$
$$cds_f0a_d_top_e_lane[7:0]$  $31$  $24$  $R06178h$  $$  $R$  $Vh$  $CDS f0a Readback$
$$cds_f0a_d_mid_e_lane[7:0]$  $23$  $16$  $R06178h$  $$  $R$  $Vh$  $CDS f0a Readback$
$$cds_f0a_d_bot_e_lane[7:0]$  $15$  $8$  $R06178h$  $$  $R$  $Vh$  $CDS f0a Readback$
$$cds_f0a_s_top_e_lane[7:0]$  $7$  $0$  $R06178h$  $$  $R$  $Vh$  $CDS f0a Readback$
$$cds_f0a_s_mid_e_lane[7:0]$  $31$  $24$  $R0617Ch$  $$  $R$  $Vh$  $CDS f0a Readback$
$$cds_f0a_s_bot_e_lane[7:0]$  $23$  $16$  $R0617Ch$  $$  $R$  $Vh$  $CDS f0a Readback$
$$cds_f0a_d_top_o_lane[7:0]$  $15$  $8$  $R0617Ch$  $$  $R$  $Vh$  $CDS f0a Readback$
$$cds_f0a_d_mid_o_lane[7:0]$  $7$  $0$  $R0617Ch$  $$  $R$  $Vh$  $CDS f0a Readback$
$$cds_f0a_d_bot_o_lane[7:0]$  $31$  $24$  $R06180h$  $$  $R$  $Vh$  $CDS f0a Readback$
$$cds_f0a_s_top_o_lane[7:0]$  $23$  $16$  $R06180h$  $$  $R$  $Vh$  $CDS f0a Readback$
$$cds_f0a_s_mid_o_lane[7:0]$  $15$  $8$  $R06180h$  $$  $R$  $Vh$  $CDS f0a Readback$
$$cds_f0a_s_bot_o_lane[7:0]$  $7$  $0$  $R06180h$  $$  $R$  $Vh$  $CDS f0a Readback$
$$cds_f0b_d_top_e_lane[7:0]$  $31$  $24$  $R06184h$  $$  $R$  $Vh$  $CDS F0b Readback$
$$cds_f0b_d_mid_e_lane[7:0]$  $23$  $16$  $R06184h$  $$  $R$  $Vh$  $CDS F0b Readback$
$$cds_f0b_d_bot_e_lane[7:0]$  $15$  $8$  $R06184h$  $$  $R$  $Vh$  $CDS F0b Readback$
$$cds_f0b_s_top_e_lane[7:0]$  $7$  $0$  $R06184h$  $$  $R$  $Vh$  $CDS F0b Readback$
$$cds_f0b_s_mid_e_lane[7:0]$  $31$  $24$  $R06188h$  $$  $R$  $Vh$  $CDS F0b Readback$
$$cds_f0b_s_bot_e_lane[7:0]$  $23$  $16$  $R06188h$  $$  $R$  $Vh$  $CDS F0b Readback$
$$cds_f0b_d_top_o_lane[7:0]$  $15$  $8$  $R06188h$  $$  $R$  $Vh$  $CDS F0b Readback$
$$cds_f0b_d_mid_o_lane[7:0]$  $7$  $0$  $R06188h$  $$  $R$  $Vh$  $CDS F0b Readback$
$$cds_f0b_d_bot_o_lane[7:0]$  $31$  $24$  $R0618Ch$  $$  $R$  $Vh$  $CDS F0b Readback$
$$cds_f0b_s_top_o_lane[7:0]$  $23$  $16$  $R0618Ch$  $$  $R$  $Vh$  $CDS F0b Readback$
$$cds_f0b_s_mid_o_lane[7:0]$  $15$  $8$  $R0618Ch$  $$  $R$  $Vh$  $CDS F0b Readback$
$$cds_f0b_s_bot_o_lane[7:0]$  $7$  $0$  $R0618Ch$  $$  $R$  $Vh$  $CDS F0b Readback$
$$cds_f0k_d_top_e_lane[7:0]$  $31$  $24$  $R06190h$  $$  $R$  $Vh$  $CDS F0k Readback$
$$cds_f0k_d_mid_e_lane[7:0]$  $23$  $16$  $R06190h$  $$  $R$  $Vh$  $CDS F0k Readback$
$$cds_f0k_d_bot_e_lane[7:0]$  $15$  $8$  $R06190h$  $$  $R$  $Vh$  $CDS F0k Readback$
$$cds_f0k_s_top_e_lane[7:0]$  $7$  $0$  $R06190h$  $$  $R$  $Vh$  $CDS F0k Readback$
$$cds_f0k_s_mid_e_lane[7:0]$  $31$  $24$  $R06194h$  $$  $R$  $Vh$  $CDS F0k Readback$
$$cds_f0k_s_bot_e_lane[7:0]$  $23$  $16$  $R06194h$  $$  $R$  $Vh$  $CDS F0k Readback$
$$cds_f0k_d_top_o_lane[7:0]$  $15$  $8$  $R06194h$  $$  $R$  $Vh$  $CDS F0k Readback$
$$cds_f0k_d_mid_o_lane[7:0]$  $7$  $0$  $R06194h$  $$  $R$  $Vh$  $CDS F0k Readback$
$$cds_f0k_d_bot_o_lane[7:0]$  $31$  $24$  $R06198h$  $$  $R$  $Vh$  $CDS F0k Readback$
$$cds_f0k_s_top_o_lane[7:0]$  $23$  $16$  $R06198h$  $$  $R$  $Vh$  $CDS F0k Readback$
$$cds_f0k_s_mid_o_lane[7:0]$  $15$  $8$  $R06198h$  $$  $R$  $Vh$  $CDS F0k Readback$
$$cds_f0k_s_bot_o_lane[7:0]$  $7$  $0$  $R06198h$  $$  $R$  $Vh$  $CDS F0k Readback$
$$cds_f0d_d_top_e_lane[7:0]$  $31$  $24$  $R0619Ch$  $$  $R$  $Vh$  $CDS F0d Readback$
$$cds_f0d_d_mid_e_lane[7:0]$  $23$  $16$  $R0619Ch$  $$  $R$  $Vh$  $CDS F0d Readback$
$$cds_f0d_d_bot_e_lane[7:0]$  $15$  $8$  $R0619Ch$  $$  $R$  $Vh$  $CDS F0d Readback$
$$cds_f0d_s_top_e_lane[7:0]$  $7$  $0$  $R0619Ch$  $$  $R$  $Vh$  $CDS F0d Readback$
$$cds_f0d_s_mid_e_lane[7:0]$  $31$  $24$  $R061A0h$  $$  $R$  $Vh$  $CDS F0d Readback$
$$cds_f0d_s_bot_e_lane[7:0]$  $23$  $16$  $R061A0h$  $$  $R$  $Vh$  $CDS F0d Readback$
$$cds_f0d_d_top_o_lane[7:0]$  $15$  $8$  $R061A0h$  $$  $R$  $Vh$  $CDS F0d Readback$
$$cds_f0d_d_mid_o_lane[7:0]$  $7$  $0$  $R061A0h$  $$  $R$  $Vh$  $CDS F0d Readback$
$$cds_f0d_d_bot_o_lane[7:0]$  $31$  $24$  $R061A4h$  $$  $R$  $Vh$  $CDS F0d Readback$
$$cds_f0d_s_top_o_lane[7:0]$  $23$  $16$  $R061A4h$  $$  $R$  $Vh$  $CDS F0d Readback$
$$cds_f0d_s_mid_o_lane[7:0]$  $15$  $8$  $R061A4h$  $$  $R$  $Vh$  $CDS F0d Readback$
$$cds_f0d_s_bot_o_lane[7:0]$  $7$  $0$  $R061A4h$  $$  $R$  $Vh$  $CDS F0d Readback$
$$cds_f0d_left_d_top_e_lane[7:0]$  $31$  $24$  $R061A8h$  $$  $R$  $Vh$  $CDS F0d_left Readback$
$$cds_f0d_left_d_mid_e_lane[7:0]$  $23$  $16$  $R061A8h$  $$  $R$  $Vh$  $CDS F0d_left Readback$
$$cds_f0d_left_d_bot_e_lane[7:0]$  $15$  $8$  $R061A8h$  $$  $R$  $Vh$  $CDS F0d_left Readback$
$$cds_f0d_left_s_top_e_lane[7:0]$  $7$  $0$  $R061A8h$  $$  $R$  $Vh$  $CDS F0d_left Readback$
$$cds_f0d_left_s_mid_e_lane[7:0]$  $31$  $24$  $R061ACh$  $$  $R$  $Vh$  $CDS F0d_left Readback$
$$cds_f0d_left_s_bot_e_lane[7:0]$  $23$  $16$  $R061ACh$  $$  $R$  $Vh$  $CDS F0d_left Readback$
$$cds_f0d_left_d_top_o_lane[7:0]$  $15$  $8$  $R061ACh$  $$  $R$  $Vh$  $CDS F0d_left Readback$
$$cds_f0d_left_d_mid_o_lane[7:0]$  $7$  $0$  $R061ACh$  $$  $R$  $Vh$  $CDS F0d_left Readback$
$$cds_f0d_left_d_bot_o_lane[7:0]$  $31$  $24$  $R061B0h$  $$  $R$  $Vh$  $CDS F0d_left Readback$
$$cds_f0d_left_s_top_o_lane[7:0]$  $23$  $16$  $R061B0h$  $$  $R$  $Vh$  $CDS F0d_left Readback$
$$cds_f0d_left_s_mid_o_lane[7:0]$  $15$  $8$  $R061B0h$  $$  $R$  $Vh$  $CDS F0d_left Readback$
$$cds_f0d_left_s_bot_o_lane[7:0]$  $7$  $0$  $R061B0h$  $$  $R$  $Vh$  $CDS F0d_left Readback$
$$cds_f0d_right_d_top_e_lane[7:0]$  $31$  $24$  $R061B4h$  $$  $R$  $Vh$  $CDS F0d_right Readback$
$$cds_f0d_right_d_mid_e_lane[7:0]$  $23$  $16$  $R061B4h$  $$  $R$  $Vh$  $CDS F0d_right Readback$
$$cds_f0d_right_d_bot_e_lane[7:0]$  $15$  $8$  $R061B4h$  $$  $R$  $Vh$  $CDS F0d_right Readback$
$$cds_f0d_right_s_top_e_lane[7:0]$  $7$  $0$  $R061B4h$  $$  $R$  $Vh$  $CDS F0d_right Readback$
$$cds_f0d_right_s_mid_e_lane[7:0]$  $31$  $24$  $R061B8h$  $$  $R$  $Vh$  $CDS F0d_right Readback$
$$cds_f0d_right_s_bot_e_lane[7:0]$  $23$  $16$  $R061B8h$  $$  $R$  $Vh$  $CDS F0d_right Readback$
$$cds_f0d_right_d_top_o_lane[7:0]$  $15$  $8$  $R061B8h$  $$  $R$  $Vh$  $CDS F0d_right Readback$
$$cds_f0d_right_d_mid_o_lane[7:0]$  $7$  $0$  $R061B8h$  $$  $R$  $Vh$  $CDS F0d_right Readback$
$$cds_f0d_right_d_bot_o_lane[7:0]$  $31$  $24$  $R061BCh$  $$  $R$  $Vh$  $CDS F0d_right Readback$
$$cds_f0d_right_s_top_o_lane[7:0]$  $23$  $16$  $R061BCh$  $$  $R$  $Vh$  $CDS F0d_right Readback$
$$cds_f0d_right_s_mid_o_lane[7:0]$  $15$  $8$  $R061BCh$  $$  $R$  $Vh$  $CDS F0d_right Readback$
$$cds_f0d_right_s_bot_o_lane[7:0]$  $7$  $0$  $R061BCh$  $$  $R$  $Vh$  $CDS F0d_right Readback$
$$ND$  $31$  $24$  $R061C0h$  $$  $RW$  $0h$  $$
$$cds_vref_saturate_lane[7:0]$  $23$  $16$  $R061C0h$  $$  $R$  $Vh$  $CDS Vref Staturate Readback$
$$cds_f0a_saturate_lane[7:0]$  $15$  $8$  $R061C0h$  $$  $R$  $Vh$  $CDS F0A Saturate Readback$
$$cds_eye_check_pass_lane[7:0]$  $7$  $0$  $R061C0h$  $$  $R$  $Vh$  $CDS Eye Check Pass Readback$
$$cds_err_code_lane[7:0]$  $31$  $24$  $R06200h$  $$  $RW$  $0h$  $CDS Error Code$
$$cds_state_lane[7:0]$  $23$  $16$  $R06200h$  $$  $RW$  $0h$  $CDS State$
$$ND$  $15$  $9$  $R06200h$  $$  $RW$  $0h$  $$
$$cds_f0d_avg_mode_lane$  $8$  $8$  $R06200h$  $$  $RW$  $0h$  $CDS Measure Average F0D$
$$adapt_odd_en_lane$  $7$  $7$  $R06200h$  $$  $RW$  $1h$  $Adapt Odd Enable$
$$adapt_even_en_lane$  $6$  $6$  $R06200h$  $$  $RW$  $1h$  $Adapt Even Enable$
$$eye_chk_dis_lane$  $5$  $5$  $R06200h$  $$  $RW$  $0h$  $TBD$
$$eo_based_lane$  $4$  $4$  $R06200h$  $$  $RW$  $1h$  $TBD$
$$vh_eo_mode_lane$  $3$  $3$  $R06200h$  $$  $RW$  $0h$  $TBD$
$$lock_dfe_on_lane$  $2$  $2$  $R06200h$  $$  $RW$  $0h$  $TBD$
$$dfe_save_en_lane$  $1$  $1$  $R06200h$  $$  $RW$  $1h$  $TBD$
$$reset_ph_en_dtl_lane$  $0$  $0$  $R06200h$  $$  $RW$  $1h$  $TBD$
$$ND$  $31$  $7$  $R06204h$  $$  $RW$  $0h$  $$
$$cds_f2_dis_lane$  $6$  $6$  $R06204h$  $$  $RW$  $0h$  $DFE F2 Tap Disable$
$$cds_update_f_dis_lane$  $5$  $5$  $R06204h$  $$  $RW$  $0h$  $DFE Update Disable For Floating Taps$
$$cds_update_odd_dis_lane$  $4$  $4$  $R06204h$  $$  $RW$  $0h$  $DFE Update Disable For Odd Taps$
$$cds_adapt_splr_dis_lane[3:0]$  $3$  $0$  $R06204h$  $TBD$  $RW$  $0h$  $DFE Sampler Adapt Disable$
$$ND$  $31$  $27$  $R06304h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g0_lane[2:0]$  $26$  $24$  $R06304h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $23$  $17$  $R06304h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g0_lane$  $16$  $16$  $R06304h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06304h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g0_lane$  $8$  $8$  $R06304h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R06304h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g0_lane[3:0]$  $3$  $0$  $R06304h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R06308h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g0_lane[1:0]$  $25$  $24$  $R06308h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06308h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g0_lane$  $16$  $16$  $R06308h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $11$  $R06308h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g0_lane[2:0]$  $10$  $8$  $R06308h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $3$  $R06308h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g0_lane[2:0]$  $2$  $0$  $R06308h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $26$  $R0630Ch$  $TBD$  $RW$  $0h$  $$
$$ethernet_mode_g0_lane[1:0]$  $25$  $24$  $R0630Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0630Ch$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g0_lane$  $16$  $16$  $R0630Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0630Ch$  $TBD$  $RW$  $0h$  $$
$$slew_no_em_g0_lane$  $8$  $8$  $R0630Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $2$  $R0630Ch$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g0_lane[1:0]$  $1$  $0$  $R0630Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $26$  $R06310h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g0_lane[9:8]$  $25$  $24$  $R06310h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g0_lane[7:0]$  $23$  $16$  $R06310h$  $TBD$  $RW$  $88h$  $TBD$
$$ND$  $15$  $9$  $R06310h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_mode_g0_lane$  $8$  $8$  $R06310h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R06310h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g0_lane[1:0]$  $1$  $0$  $R06310h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $29$  $R06314h$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default1_g0_lane[4:0]$  $28$  $24$  $R06314h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $21$  $R06314h$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default1_g0_lane[4:0]$  $20$  $16$  $R06314h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $15$  $R06314h$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default1_g0_lane[6:0]$  $14$  $8$  $R06314h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06314h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g0_lane$  $0$  $0$  $R06314h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R06318h$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default2_g0_lane[4:0]$  $28$  $24$  $R06318h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $23$  $21$  $R06318h$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default2_g0_lane[4:0]$  $20$  $16$  $R06318h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $15$  $R06318h$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default2_g0_lane[6:0]$  $14$  $8$  $R06318h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R06318h$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default1_g0_lane[4:0]$  $4$  $0$  $R06318h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0631Ch$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default3_g0_lane[4:0]$  $28$  $24$  $R0631Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $21$  $R0631Ch$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default3_g0_lane[4:0]$  $20$  $16$  $R0631Ch$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $15$  $15$  $R0631Ch$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default3_g0_lane[6:0]$  $14$  $8$  $R0631Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0631Ch$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default2_g0_lane[4:0]$  $4$  $0$  $R0631Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06320h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g0_lane$  $24$  $24$  $R06320h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06320h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g0_lane$  $16$  $16$  $R06320h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $12$  $R06320h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g0_lane[3:0]$  $11$  $8$  $R06320h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R06320h$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default3_g0_lane[4:0]$  $4$  $0$  $R06320h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R06324h$  $TBD$  $RW$  $0h$  $$
$$intpr_g0_lane[1:0]$  $25$  $24$  $R06324h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R06324h$  $TBD$  $RW$  $0h$  $$
$$intpi_g0_lane[3:0]$  $19$  $16$  $R06324h$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $15$  $11$  $R06324h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g0_lane[2:0]$  $10$  $8$  $R06324h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $3$  $R06324h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g0_lane[2:0]$  $2$  $0$  $R06324h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $27$  $R06328h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g0_lane[2:0]$  $26$  $24$  $R06328h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $19$  $R06328h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g0_lane[2:0]$  $18$  $16$  $R06328h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $10$  $R06328h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g0_lane[1:0]$  $9$  $8$  $R06328h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R06328h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g0_lane[1:0]$  $1$  $0$  $R06328h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0632Ch$  $TBD$  $RW$  $0h$  $$
$$selmupi_g0_lane[3:0]$  $27$  $24$  $R0632Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $19$  $R0632Ch$  $TBD$  $RW$  $0h$  $$
$$selmuff_g0_lane[2:0]$  $18$  $16$  $R0632Ch$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $15$  $11$  $R0632Ch$  $TBD$  $RW$  $0h$  $$
$$selmufi_g0_lane[2:0]$  $10$  $8$  $R0632Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $1$  $R0632Ch$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g0_lane$  $0$  $0$  $R0632Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $30$  $R06330h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g0_lane[13:8]$  $29$  $24$  $R06330h$  $TBD$  $RW$  $15h$  $TBD$
$$rx_foffset_extra_m_g0_lane[7:0]$  $23$  $16$  $R06330h$  $TBD$  $RW$  $ah$  $TBD$
$$ND$  $15$  $10$  $R06330h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g0_lane[1:0]$  $9$  $8$  $R06330h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $4$  $R06330h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g0_lane[3:0]$  $3$  $0$  $R06330h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $27$  $R06334h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_e_g0_lane[2:0]$  $26$  $24$  $R06334h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R06334h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_e_g0_lane[2:0]$  $18$  $16$  $R06334h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R06334h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g0_lane[9:8]$  $9$  $8$  $R06334h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g0_lane[7:0]$  $7$  $0$  $R06334h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06338h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g0_lane$  $24$  $24$  $R06338h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06338h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g0_lane$  $16$  $16$  $R06338h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $11$  $R06338h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_o_g0_lane[2:0]$  $10$  $8$  $R06338h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R06338h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_o_g0_lane[2:0]$  $2$  $0$  $R06338h$  $TBD$  $RW$  $0h$  $TBD$
$$rxdll_temp_b_g0_lane[7:0]$  $31$  $24$  $R0633Ch$  $TBD$  $RW$  $adh$  $TBD$
$$rxdll_temp_a_g0_lane[7:0]$  $23$  $16$  $R0633Ch$  $TBD$  $RW$  $25h$  $TBD$
$$ND$  $15$  $10$  $R0633Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g0_lane[1:0]$  $9$  $8$  $R0633Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $1$  $R0633Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g0_lane$  $0$  $0$  $R0633Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $16$  $R06340h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06340h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g0_lane$  $8$  $8$  $R06340h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06340h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g0_lane$  $0$  $0$  $R06340h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $27$  $R06354h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g1_lane[2:0]$  $26$  $24$  $R06354h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $17$  $R06354h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g1_lane$  $16$  $16$  $R06354h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06354h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g1_lane$  $8$  $8$  $R06354h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R06354h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g1_lane[3:0]$  $3$  $0$  $R06354h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $26$  $R06358h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g1_lane[1:0]$  $25$  $24$  $R06358h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06358h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g1_lane$  $16$  $16$  $R06358h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $11$  $R06358h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g1_lane[2:0]$  $10$  $8$  $R06358h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $3$  $R06358h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g1_lane[2:0]$  $2$  $0$  $R06358h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $26$  $R0635Ch$  $TBD$  $RW$  $0h$  $$
$$ethernet_mode_g1_lane[1:0]$  $25$  $24$  $R0635Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0635Ch$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g1_lane$  $16$  $16$  $R0635Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0635Ch$  $TBD$  $RW$  $0h$  $$
$$slew_no_em_g1_lane$  $8$  $8$  $R0635Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $2$  $R0635Ch$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g1_lane[1:0]$  $1$  $0$  $R0635Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $26$  $R06360h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g1_lane[9:8]$  $25$  $24$  $R06360h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g1_lane[7:0]$  $23$  $16$  $R06360h$  $TBD$  $RW$  $88h$  $TBD$
$$ND$  $15$  $9$  $R06360h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_mode_g1_lane$  $8$  $8$  $R06360h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R06360h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g1_lane[1:0]$  $1$  $0$  $R06360h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $29$  $R06364h$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default1_g1_lane[4:0]$  $28$  $24$  $R06364h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $21$  $R06364h$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default1_g1_lane[4:0]$  $20$  $16$  $R06364h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $15$  $R06364h$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default1_g1_lane[6:0]$  $14$  $8$  $R06364h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06364h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g1_lane$  $0$  $0$  $R06364h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R06368h$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default2_g1_lane[4:0]$  $28$  $24$  $R06368h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $23$  $21$  $R06368h$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default2_g1_lane[4:0]$  $20$  $16$  $R06368h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $15$  $R06368h$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default2_g1_lane[6:0]$  $14$  $8$  $R06368h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R06368h$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default1_g1_lane[4:0]$  $4$  $0$  $R06368h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0636Ch$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default3_g1_lane[4:0]$  $28$  $24$  $R0636Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $21$  $R0636Ch$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default3_g1_lane[4:0]$  $20$  $16$  $R0636Ch$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $15$  $15$  $R0636Ch$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default3_g1_lane[6:0]$  $14$  $8$  $R0636Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0636Ch$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default2_g1_lane[4:0]$  $4$  $0$  $R0636Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06370h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g1_lane$  $24$  $24$  $R06370h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06370h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g1_lane$  $16$  $16$  $R06370h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $12$  $R06370h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g1_lane[3:0]$  $11$  $8$  $R06370h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $5$  $R06370h$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default3_g1_lane[4:0]$  $4$  $0$  $R06370h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R06374h$  $TBD$  $RW$  $0h$  $$
$$intpr_g1_lane[1:0]$  $25$  $24$  $R06374h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R06374h$  $TBD$  $RW$  $0h$  $$
$$intpi_g1_lane[3:0]$  $19$  $16$  $R06374h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $11$  $R06374h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g1_lane[2:0]$  $10$  $8$  $R06374h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $3$  $R06374h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g1_lane[2:0]$  $2$  $0$  $R06374h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $31$  $27$  $R06378h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g1_lane[2:0]$  $26$  $24$  $R06378h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $19$  $R06378h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g1_lane[2:0]$  $18$  $16$  $R06378h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R06378h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g1_lane[1:0]$  $9$  $8$  $R06378h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $2$  $R06378h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g1_lane[1:0]$  $1$  $0$  $R06378h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $28$  $R0637Ch$  $TBD$  $RW$  $0h$  $$
$$selmupi_g1_lane[3:0]$  $27$  $24$  $R0637Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $19$  $R0637Ch$  $TBD$  $RW$  $0h$  $$
$$selmuff_g1_lane[2:0]$  $18$  $16$  $R0637Ch$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $15$  $11$  $R0637Ch$  $TBD$  $RW$  $0h$  $$
$$selmufi_g1_lane[2:0]$  $10$  $8$  $R0637Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $1$  $R0637Ch$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g1_lane$  $0$  $0$  $R0637Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $30$  $R06380h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g1_lane[13:8]$  $29$  $24$  $R06380h$  $TBD$  $RW$  $1ah$  $TBD$
$$rx_foffset_extra_m_g1_lane[7:0]$  $23$  $16$  $R06380h$  $TBD$  $RW$  $4dh$  $TBD$
$$ND$  $15$  $10$  $R06380h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g1_lane[1:0]$  $9$  $8$  $R06380h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $4$  $R06380h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g1_lane[3:0]$  $3$  $0$  $R06380h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $27$  $R06384h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_e_g1_lane[2:0]$  $26$  $24$  $R06384h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $19$  $R06384h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_e_g1_lane[2:0]$  $18$  $16$  $R06384h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $10$  $R06384h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g1_lane[9:8]$  $9$  $8$  $R06384h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g1_lane[7:0]$  $7$  $0$  $R06384h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06388h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g1_lane$  $24$  $24$  $R06388h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06388h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g1_lane$  $16$  $16$  $R06388h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $11$  $R06388h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_o_g1_lane[2:0]$  $10$  $8$  $R06388h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R06388h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_o_g1_lane[2:0]$  $2$  $0$  $R06388h$  $TBD$  $RW$  $2h$  $TBD$
$$rxdll_temp_b_g1_lane[7:0]$  $31$  $24$  $R0638Ch$  $TBD$  $RW$  $a9h$  $TBD$
$$rxdll_temp_a_g1_lane[7:0]$  $23$  $16$  $R0638Ch$  $TBD$  $RW$  $25h$  $TBD$
$$ND$  $15$  $10$  $R0638Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g1_lane[1:0]$  $9$  $8$  $R0638Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $1$  $R0638Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g1_lane$  $0$  $0$  $R0638Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $16$  $R06390h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06390h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g1_lane$  $8$  $8$  $R06390h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06390h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g1_lane$  $0$  $0$  $R06390h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $27$  $R063A4h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g2_lane[2:0]$  $26$  $24$  $R063A4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $17$  $R063A4h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g2_lane$  $16$  $16$  $R063A4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R063A4h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g2_lane$  $8$  $8$  $R063A4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R063A4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g2_lane[3:0]$  $3$  $0$  $R063A4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $26$  $R063A8h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g2_lane[1:0]$  $25$  $24$  $R063A8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063A8h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g2_lane$  $16$  $16$  $R063A8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $11$  $R063A8h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g2_lane[2:0]$  $10$  $8$  $R063A8h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $3$  $R063A8h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g2_lane[2:0]$  $2$  $0$  $R063A8h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $26$  $R063ACh$  $TBD$  $RW$  $0h$  $$
$$ethernet_mode_g2_lane[1:0]$  $25$  $24$  $R063ACh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063ACh$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g2_lane$  $16$  $16$  $R063ACh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R063ACh$  $TBD$  $RW$  $0h$  $$
$$slew_no_em_g2_lane$  $8$  $8$  $R063ACh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $2$  $R063ACh$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g2_lane[1:0]$  $1$  $0$  $R063ACh$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $26$  $R063B0h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g2_lane[9:8]$  $25$  $24$  $R063B0h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g2_lane[7:0]$  $23$  $16$  $R063B0h$  $TBD$  $RW$  $88h$  $TBD$
$$ND$  $15$  $9$  $R063B0h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_mode_g2_lane$  $8$  $8$  $R063B0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R063B0h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g2_lane[1:0]$  $1$  $0$  $R063B0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $29$  $R063B4h$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default1_g2_lane[4:0]$  $28$  $24$  $R063B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $21$  $R063B4h$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default1_g2_lane[4:0]$  $20$  $16$  $R063B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $15$  $R063B4h$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default1_g2_lane[6:0]$  $14$  $8$  $R063B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R063B4h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g2_lane$  $0$  $0$  $R063B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R063B8h$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default2_g2_lane[4:0]$  $28$  $24$  $R063B8h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $23$  $21$  $R063B8h$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default2_g2_lane[4:0]$  $20$  $16$  $R063B8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $15$  $R063B8h$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default2_g2_lane[6:0]$  $14$  $8$  $R063B8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R063B8h$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default1_g2_lane[4:0]$  $4$  $0$  $R063B8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R063BCh$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default3_g2_lane[4:0]$  $28$  $24$  $R063BCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $21$  $R063BCh$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default3_g2_lane[4:0]$  $20$  $16$  $R063BCh$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $15$  $15$  $R063BCh$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default3_g2_lane[6:0]$  $14$  $8$  $R063BCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R063BCh$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default2_g2_lane[4:0]$  $4$  $0$  $R063BCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R063C0h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g2_lane$  $24$  $24$  $R063C0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063C0h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g2_lane$  $16$  $16$  $R063C0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $12$  $R063C0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g2_lane[3:0]$  $11$  $8$  $R063C0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $5$  $R063C0h$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default3_g2_lane[4:0]$  $4$  $0$  $R063C0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R063C4h$  $TBD$  $RW$  $0h$  $$
$$intpr_g2_lane[1:0]$  $25$  $24$  $R063C4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R063C4h$  $TBD$  $RW$  $0h$  $$
$$intpi_g2_lane[3:0]$  $19$  $16$  $R063C4h$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $15$  $11$  $R063C4h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g2_lane[2:0]$  $10$  $8$  $R063C4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $3$  $R063C4h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g2_lane[2:0]$  $2$  $0$  $R063C4h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $31$  $27$  $R063C8h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g2_lane[2:0]$  $26$  $24$  $R063C8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $19$  $R063C8h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g2_lane[2:0]$  $18$  $16$  $R063C8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $10$  $R063C8h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g2_lane[1:0]$  $9$  $8$  $R063C8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R063C8h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g2_lane[1:0]$  $1$  $0$  $R063C8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R063CCh$  $TBD$  $RW$  $0h$  $$
$$selmupi_g2_lane[3:0]$  $27$  $24$  $R063CCh$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $19$  $R063CCh$  $TBD$  $RW$  $0h$  $$
$$selmuff_g2_lane[2:0]$  $18$  $16$  $R063CCh$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $15$  $11$  $R063CCh$  $TBD$  $RW$  $0h$  $$
$$selmufi_g2_lane[2:0]$  $10$  $8$  $R063CCh$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $1$  $R063CCh$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g2_lane$  $0$  $0$  $R063CCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $30$  $R063D0h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g2_lane[13:8]$  $29$  $24$  $R063D0h$  $TBD$  $RW$  $15h$  $TBD$
$$rx_foffset_extra_m_g2_lane[7:0]$  $23$  $16$  $R063D0h$  $TBD$  $RW$  $b3h$  $TBD$
$$ND$  $15$  $10$  $R063D0h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g2_lane[1:0]$  $9$  $8$  $R063D0h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $4$  $R063D0h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g2_lane[3:0]$  $3$  $0$  $R063D0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $27$  $R063D4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_e_g2_lane[2:0]$  $26$  $24$  $R063D4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $23$  $19$  $R063D4h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_e_g2_lane[2:0]$  $18$  $16$  $R063D4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R063D4h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g2_lane[9:8]$  $9$  $8$  $R063D4h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g2_lane[7:0]$  $7$  $0$  $R063D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R063D8h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g2_lane$  $24$  $24$  $R063D8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063D8h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g2_lane$  $16$  $16$  $R063D8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $11$  $R063D8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_o_g2_lane[2:0]$  $10$  $8$  $R063D8h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $3$  $R063D8h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_o_g2_lane[2:0]$  $2$  $0$  $R063D8h$  $TBD$  $RW$  $7h$  $TBD$
$$rxdll_temp_b_g2_lane[7:0]$  $31$  $24$  $R063DCh$  $TBD$  $RW$  $adh$  $TBD$
$$rxdll_temp_a_g2_lane[7:0]$  $23$  $16$  $R063DCh$  $TBD$  $RW$  $25h$  $TBD$
$$ND$  $15$  $10$  $R063DCh$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g2_lane[1:0]$  $9$  $8$  $R063DCh$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $1$  $R063DCh$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g2_lane$  $0$  $0$  $R063DCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $16$  $R063E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R063E0h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g2_lane$  $8$  $8$  $R063E0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R063E0h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g2_lane$  $0$  $0$  $R063E0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $27$  $R063F4h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g3_lane[2:0]$  $26$  $24$  $R063F4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063F4h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g3_lane$  $16$  $16$  $R063F4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R063F4h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g3_lane$  $8$  $8$  $R063F4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R063F4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g3_lane[3:0]$  $3$  $0$  $R063F4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $26$  $R063F8h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g3_lane[1:0]$  $25$  $24$  $R063F8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R063F8h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g3_lane$  $16$  $16$  $R063F8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $11$  $R063F8h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g3_lane[2:0]$  $10$  $8$  $R063F8h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $3$  $R063F8h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g3_lane[2:0]$  $2$  $0$  $R063F8h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $26$  $R063FCh$  $TBD$  $RW$  $0h$  $$
$$ethernet_mode_g3_lane[1:0]$  $25$  $24$  $R063FCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R063FCh$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g3_lane$  $16$  $16$  $R063FCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R063FCh$  $TBD$  $RW$  $0h$  $$
$$slew_no_em_g3_lane$  $8$  $8$  $R063FCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R063FCh$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g3_lane[1:0]$  $1$  $0$  $R063FCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R06400h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g3_lane[9:8]$  $25$  $24$  $R06400h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g3_lane[7:0]$  $23$  $16$  $R06400h$  $TBD$  $RW$  $88h$  $TBD$
$$ND$  $15$  $9$  $R06400h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_mode_g3_lane$  $8$  $8$  $R06400h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R06400h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g3_lane[1:0]$  $1$  $0$  $R06400h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $29$  $R06404h$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default1_g3_lane[4:0]$  $28$  $24$  $R06404h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $21$  $R06404h$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default1_g3_lane[4:0]$  $20$  $16$  $R06404h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $15$  $R06404h$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default1_g3_lane[6:0]$  $14$  $8$  $R06404h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06404h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g3_lane$  $0$  $0$  $R06404h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R06408h$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default2_g3_lane[4:0]$  $28$  $24$  $R06408h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $23$  $21$  $R06408h$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default2_g3_lane[4:0]$  $20$  $16$  $R06408h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $15$  $R06408h$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default2_g3_lane[6:0]$  $14$  $8$  $R06408h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R06408h$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default1_g3_lane[4:0]$  $4$  $0$  $R06408h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0640Ch$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default3_g3_lane[4:0]$  $28$  $24$  $R0640Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $21$  $R0640Ch$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default3_g3_lane[4:0]$  $20$  $16$  $R0640Ch$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $15$  $15$  $R0640Ch$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default3_g3_lane[6:0]$  $14$  $8$  $R0640Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0640Ch$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default2_g3_lane[4:0]$  $4$  $0$  $R0640Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06410h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g3_lane$  $24$  $24$  $R06410h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06410h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g3_lane$  $16$  $16$  $R06410h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $12$  $R06410h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g3_lane[3:0]$  $11$  $8$  $R06410h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $5$  $R06410h$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default3_g3_lane[4:0]$  $4$  $0$  $R06410h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R06414h$  $TBD$  $RW$  $0h$  $$
$$intpr_g3_lane[1:0]$  $25$  $24$  $R06414h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R06414h$  $TBD$  $RW$  $0h$  $$
$$intpi_g3_lane[3:0]$  $19$  $16$  $R06414h$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $15$  $11$  $R06414h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g3_lane[2:0]$  $10$  $8$  $R06414h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R06414h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g3_lane[2:0]$  $2$  $0$  $R06414h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $27$  $R06418h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g3_lane[2:0]$  $26$  $24$  $R06418h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $19$  $R06418h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g3_lane[2:0]$  $18$  $16$  $R06418h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $10$  $R06418h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g3_lane[1:0]$  $9$  $8$  $R06418h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R06418h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g3_lane[1:0]$  $1$  $0$  $R06418h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0641Ch$  $TBD$  $RW$  $0h$  $$
$$selmupi_g3_lane[3:0]$  $27$  $24$  $R0641Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $19$  $R0641Ch$  $TBD$  $RW$  $0h$  $$
$$selmuff_g3_lane[2:0]$  $18$  $16$  $R0641Ch$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $15$  $11$  $R0641Ch$  $TBD$  $RW$  $0h$  $$
$$selmufi_g3_lane[2:0]$  $10$  $8$  $R0641Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $1$  $R0641Ch$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g3_lane$  $0$  $0$  $R0641Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $30$  $R06420h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g3_lane[13:8]$  $29$  $24$  $R06420h$  $TBD$  $RW$  $15h$  $TBD$
$$rx_foffset_extra_m_g3_lane[7:0]$  $23$  $16$  $R06420h$  $TBD$  $RW$  $b3h$  $TBD$
$$ND$  $15$  $10$  $R06420h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g3_lane[1:0]$  $9$  $8$  $R06420h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $4$  $R06420h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g3_lane[3:0]$  $3$  $0$  $R06420h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $27$  $R06424h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_e_g3_lane[2:0]$  $26$  $24$  $R06424h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $23$  $19$  $R06424h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_e_g3_lane[2:0]$  $18$  $16$  $R06424h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $15$  $10$  $R06424h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g3_lane[9:8]$  $9$  $8$  $R06424h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g3_lane[7:0]$  $7$  $0$  $R06424h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06428h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g3_lane$  $24$  $24$  $R06428h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06428h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g3_lane$  $16$  $16$  $R06428h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $11$  $R06428h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_o_g3_lane[2:0]$  $10$  $8$  $R06428h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $3$  $R06428h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_o_g3_lane[2:0]$  $2$  $0$  $R06428h$  $TBD$  $RW$  $7h$  $TBD$
$$rxdll_temp_b_g3_lane[7:0]$  $31$  $24$  $R0642Ch$  $TBD$  $RW$  $adh$  $TBD$
$$rxdll_temp_a_g3_lane[7:0]$  $23$  $16$  $R0642Ch$  $TBD$  $RW$  $25h$  $TBD$
$$ND$  $15$  $10$  $R0642Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g3_lane[1:0]$  $9$  $8$  $R0642Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R0642Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g3_lane$  $0$  $0$  $R0642Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $16$  $R06430h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06430h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g3_lane$  $8$  $8$  $R06430h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06430h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g3_lane$  $0$  $0$  $R06430h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $27$  $R06444h$  $TBD$  $RW$  $0h$  $$
$$tx_speeddiv_g4_lane[2:0]$  $26$  $24$  $R06444h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06444h$  $TBD$  $RW$  $0h$  $$
$$tx_vddcal_rate_en_g4_lane$  $16$  $16$  $R06444h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R06444h$  $TBD$  $RW$  $0h$  $$
$$tx_ck_sel_g4_lane$  $8$  $8$  $R06444h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $4$  $R06444h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_tx_g4_lane[3:0]$  $3$  $0$  $R06444h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $26$  $R06448h$  $TBD$  $RW$  $0h$  $$
$$slewctrl1_g4_lane[1:0]$  $25$  $24$  $R06448h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06448h$  $TBD$  $RW$  $0h$  $$
$$slewrate_en_g4_lane$  $16$  $16$  $R06448h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $11$  $R06448h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_data_g4_lane[2:0]$  $10$  $8$  $R06448h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $3$  $R06448h$  $TBD$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_g4_lane[2:0]$  $2$  $0$  $R06448h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $31$  $26$  $R0644Ch$  $TBD$  $RW$  $0h$  $$
$$ethernet_mode_g4_lane[1:0]$  $25$  $24$  $R0644Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R0644Ch$  $TBD$  $RW$  $0h$  $$
$$tx_pam2_en_g4_lane$  $16$  $16$  $R0644Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0644Ch$  $TBD$  $RW$  $0h$  $$
$$slew_no_em_g4_lane$  $8$  $8$  $R0644Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0644Ch$  $TBD$  $RW$  $0h$  $$
$$slewctrl0_g4_lane[1:0]$  $1$  $0$  $R0644Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R06450h$  $TBD$  $RW$  $0h$  $$
$$train_pat_num_g4_lane[9:8]$  $25$  $24$  $R06450h$  $TBD$  $RW$  $0h$  $TBD$
$$train_pat_num_g4_lane[7:0]$  $23$  $16$  $R06450h$  $TBD$  $RW$  $88h$  $TBD$
$$ND$  $15$  $9$  $R06450h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_mode_g4_lane$  $8$  $8$  $R06450h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R06450h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_sel_g4_lane[1:0]$  $1$  $0$  $R06450h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $29$  $R06454h$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default1_g4_lane[4:0]$  $28$  $24$  $R06454h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $21$  $R06454h$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default1_g4_lane[4:0]$  $20$  $16$  $R06454h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $15$  $R06454h$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default1_g4_lane[6:0]$  $14$  $8$  $R06454h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R06454h$  $TBD$  $RW$  $0h$  $$
$$tx_train_pat_toggle_g4_lane$  $0$  $0$  $R06454h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R06458h$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default2_g4_lane[4:0]$  $28$  $24$  $R06458h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $23$  $21$  $R06458h$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default2_g4_lane[4:0]$  $20$  $16$  $R06458h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $15$  $R06458h$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default2_g4_lane[6:0]$  $14$  $8$  $R06458h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R06458h$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default1_g4_lane[4:0]$  $4$  $0$  $R06458h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0645Ch$  $TBD$  $RW$  $0h$  $$
$$tx_emph1_default3_g4_lane[4:0]$  $28$  $24$  $R0645Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $21$  $R0645Ch$  $TBD$  $RW$  $0h$  $$
$$tx_emph0_default3_g4_lane[4:0]$  $20$  $16$  $R0645Ch$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $15$  $15$  $R0645Ch$  $TBD$  $RW$  $0h$  $$
$$tx_amp_default3_g4_lane[6:0]$  $14$  $8$  $R0645Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0645Ch$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default2_g4_lane[4:0]$  $4$  $0$  $R0645Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06460h$  $TBD$  $RW$  $0h$  $$
$$rx_vddcal_rate_en_g4_lane$  $24$  $24$  $R06460h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $17$  $R06460h$  $TBD$  $RW$  $0h$  $$
$$rx_ck_sel_g4_lane$  $16$  $16$  $R06460h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $12$  $R06460h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rx_g4_lane[3:0]$  $11$  $8$  $R06460h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $5$  $R06460h$  $TBD$  $RW$  $0h$  $$
$$tx_emph2_default3_g4_lane[4:0]$  $4$  $0$  $R06460h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R06464h$  $TBD$  $RW$  $0h$  $$
$$intpr_g4_lane[1:0]$  $25$  $24$  $R06464h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R06464h$  $TBD$  $RW$  $0h$  $$
$$intpi_g4_lane[3:0]$  $19$  $16$  $R06464h$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $15$  $11$  $R06464h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_speedup_g4_lane[2:0]$  $10$  $8$  $R06464h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $3$  $R06464h$  $TBD$  $RW$  $0h$  $$
$$rx_speed_div_g4_lane[2:0]$  $2$  $0$  $R06464h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $27$  $R06468h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_g4_lane[2:0]$  $26$  $24$  $R06468h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $19$  $R06468h$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_g4_lane[2:0]$  $18$  $16$  $R06468h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $10$  $R06468h$  $TBD$  $RW$  $0h$  $$
$$eom_dll_freq_sel_g4_lane[1:0]$  $9$  $8$  $R06468h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R06468h$  $TBD$  $RW$  $0h$  $$
$$dll_freq_sel_g4_lane[1:0]$  $1$  $0$  $R06468h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $28$  $R0646Ch$  $TBD$  $RW$  $0h$  $$
$$selmupi_g4_lane[3:0]$  $27$  $24$  $R0646Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $23$  $19$  $R0646Ch$  $TBD$  $RW$  $0h$  $$
$$selmuff_g4_lane[2:0]$  $18$  $16$  $R0646Ch$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $15$  $11$  $R0646Ch$  $TBD$  $RW$  $0h$  $$
$$selmufi_g4_lane[2:0]$  $10$  $8$  $R0646Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $1$  $R0646Ch$  $TBD$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_g4_lane$  $0$  $0$  $R0646Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $30$  $R06470h$  $TBD$  $RW$  $0h$  $$
$$rx_foffset_extra_m_g4_lane[13:8]$  $29$  $24$  $R06470h$  $TBD$  $RW$  $15h$  $TBD$
$$rx_foffset_extra_m_g4_lane[7:0]$  $23$  $16$  $R06470h$  $TBD$  $RW$  $b3h$  $TBD$
$$ND$  $15$  $10$  $R06470h$  $TBD$  $RW$  $0h$  $$
$$dtl_clk_mode_g4_lane[1:0]$  $9$  $8$  $R06470h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $4$  $R06470h$  $TBD$  $RW$  $0h$  $$
$$selmupf_g4_lane[3:0]$  $3$  $0$  $R06470h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $27$  $R06474h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_e_g4_lane[2:0]$  $26$  $24$  $R06474h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $23$  $19$  $R06474h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_e_g4_lane[2:0]$  $18$  $16$  $R06474h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $15$  $10$  $R06474h$  $TBD$  $RW$  $0h$  $$
$$init_rxfoffs_g4_lane[9:8]$  $9$  $8$  $R06474h$  $TBD$  $RW$  $0h$  $TBD$
$$init_rxfoffs_g4_lane[7:0]$  $7$  $0$  $R06474h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R06478h$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_full_rate_mode_g4_lane$  $24$  $24$  $R06478h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $17$  $R06478h$  $TBD$  $RW$  $0h$  $$
$$path_disable_edge_g4_lane$  $16$  $16$  $R06478h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $11$  $R06478h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_s_o_g4_lane[2:0]$  $10$  $8$  $R06478h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $3$  $R06478h$  $TBD$  $RW$  $0h$  $$
$$pu_smplr_d_o_g4_lane[2:0]$  $2$  $0$  $R06478h$  $TBD$  $RW$  $7h$  $TBD$
$$rxdll_temp_b_g4_lane[7:0]$  $31$  $24$  $R0647Ch$  $TBD$  $RW$  $adh$  $TBD$
$$rxdll_temp_a_g4_lane[7:0]$  $23$  $16$  $R0647Ch$  $TBD$  $RW$  $25h$  $TBD$
$$ND$  $15$  $10$  $R0647Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_tap_settle_scale_g4_lane[1:0]$  $9$  $8$  $R0647Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R0647Ch$  $TBD$  $RW$  $0h$  $$
$$reg_dfe_dis_g4_lane$  $0$  $0$  $R0647Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $16$  $R06480h$  $TBD$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06480h$  $TBD$  $RW$  $0h$  $$
$$rx_pam2_en_g4_lane$  $8$  $8$  $R06480h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $1$  $R06480h$  $TBD$  $RW$  $0h$  $$
$$dfe_pam2_mode_g4_lane$  $0$  $0$  $R06480h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_pdiv_cont_rate1_lane[7:0]$  $31$  $24$  $R06564h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_pdiv_cont_rate0_lane[7:0]$  $23$  $16$  $R06564h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_pdiv_rate1_lane[7:0]$  $15$  $8$  $R06564h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_pdiv_rate0_lane[7:0]$  $7$  $0$  $R06564h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_rate1_lane[7:0]$  $31$  $24$  $R06568h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_rate0_lane[7:0]$  $23$  $16$  $R06568h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_pdiv_hg_rate1_lane[7:0]$  $15$  $8$  $R06568h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_pdiv_hg_rate0_lane[7:0]$  $7$  $0$  $R06568h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_hg_rate1_lane[7:0]$  $31$  $24$  $R0656Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_hg_rate0_lane[7:0]$  $23$  $16$  $R0656Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_txdcc_cont_rate1_lane[7:0]$  $15$  $8$  $R0656Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_txdcc_cont_rate0_lane[7:0]$  $7$  $0$  $R0656Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_cont_rate1_lane[7:0]$  $31$  $24$  $R06570h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_cont_rate0_lane[7:0]$  $23$  $16$  $R06570h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_rate1_lane[7:0]$  $15$  $8$  $R06570h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_rate0_lane[7:0]$  $7$  $0$  $R06570h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen1_lane[7:0]$  $31$  $24$  $R06574h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen0_lane[7:0]$  $23$  $16$  $R06574h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_dll_hg_rate1_lane[7:0]$  $15$  $8$  $R06574h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_dll_hg_rate0_lane[7:0]$  $7$  $0$  $R06574h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_data_cont_gen0_lane[7:0]$  $31$  $24$  $R06578h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen4_lane[7:0]$  $23$  $16$  $R06578h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen3_lane[7:0]$  $15$  $8$  $R06578h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_gen2_lane[7:0]$  $7$  $0$  $R06578h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_cont_gen4_lane[7:0]$  $31$  $24$  $R0657Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_cont_gen3_lane[7:0]$  $23$  $16$  $R0657Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_cont_gen2_lane[7:0]$  $15$  $8$  $R0657Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_cont_gen1_lane[7:0]$  $7$  $0$  $R0657Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_hg_gen3_lane[7:0]$  $31$  $24$  $R06580h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_data_hg_gen2_lane[7:0]$  $23$  $16$  $R06580h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_data_hg_gen1_lane[7:0]$  $15$  $8$  $R06580h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_data_hg_gen0_lane[7:0]$  $7$  $0$  $R06580h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_rate2_lane[7:0]$  $31$  $24$  $R06584h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_rate1_lane[7:0]$  $23$  $16$  $R06584h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_rate0_lane[7:0]$  $15$  $8$  $R06584h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_data_hg_gen4_lane[7:0]$  $7$  $0$  $R06584h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_cont_rate1_lane[7:0]$  $31$  $24$  $R06588h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_cont_rate0_lane[7:0]$  $23$  $16$  $R06588h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_rate4_lane[7:0]$  $15$  $8$  $R06588h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_rate3_lane[7:0]$  $7$  $0$  $R06588h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_hg_rate0_lane[7:0]$  $31$  $24$  $R0658Ch$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_cont_rate4_lane[7:0]$  $23$  $16$  $R0658Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_cont_rate3_lane[7:0]$  $15$  $8$  $R0658Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_cont_rate2_lane[7:0]$  $7$  $0$  $R0658Ch$  $TBD$  $RW$  $20h$  $TBD$
$$cal_rxdcc_eom_hg_rate4_lane[7:0]$  $31$  $24$  $R06590h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_hg_rate3_lane[7:0]$  $23$  $16$  $R06590h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_hg_rate2_lane[7:0]$  $15$  $8$  $R06590h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_rxdcc_eom_hg_rate1_lane[7:0]$  $7$  $0$  $R06590h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_vdda_dll_sel_rate1_lane[7:0]$  $31$  $24$  $R06594h$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_sel_rate0_lane[7:0]$  $23$  $16$  $R06594h$  $TBD$  $RW$  $16h$  $TBD$
$$cal_dll_gmsel_rate1_lane[7:0]$  $15$  $8$  $R06594h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_dll_gmsel_rate0_lane[7:0]$  $7$  $0$  $R06594h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_dll_eom_gmsel_rate1_lane[7:0]$  $31$  $24$  $R06598h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_dll_eom_gmsel_rate0_lane[7:0]$  $23$  $16$  $R06598h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_vdda_dll_sel_cont_rate1_lane[7:0]$  $15$  $8$  $R06598h$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_sel_cont_rate0_lane[7:0]$  $7$  $0$  $R06598h$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_eom_sel_cont_rate1_lane[7:0]$  $31$  $24$  $R0659Ch$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_eom_sel_cont_rate0_lane[7:0]$  $23$  $16$  $R0659Ch$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_eom_sel_rate1_lane[7:0]$  $15$  $8$  $R0659Ch$  $TBD$  $RW$  $16h$  $TBD$
$$cal_vdda_dll_eom_sel_rate0_lane[7:0]$  $7$  $0$  $R0659Ch$  $TBD$  $RW$  $16h$  $TBD$
$$cal_align90_dummy_clk_rate0_div1_lane[7:0]$  $31$  $24$  $R065A0h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_rate0_div0_lane[7:0]$  $23$  $16$  $R065A0h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_eom_dpher_rate1_lane[7:0]$  $15$  $8$  $R065A0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_eom_dpher_rate0_lane[7:0]$  $7$  $0$  $R065A0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_align90_dummy_clk_cont_rate0_div1_lane[7:0]$  $31$  $24$  $R065A4h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_cont_rate0_div0_lane[7:0]$  $23$  $16$  $R065A4h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_rate1_div1_lane[7:0]$  $15$  $8$  $R065A4h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_rate1_div0_lane[7:0]$  $7$  $0$  $R065A4h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dac_rate0_div1_lane[7:0]$  $31$  $24$  $R065A8h$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_dac_rate0_div0_lane[7:0]$  $23$  $16$  $R065A8h$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_dummy_clk_cont_rate1_div1_lane[7:0]$  $15$  $8$  $R065A8h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dummy_clk_cont_rate1_div0_lane[7:0]$  $7$  $0$  $R065A8h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_align90_dac_cont_rate0_div1_lane[7:0]$  $31$  $24$  $R065ACh$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_dac_cont_rate0_div0_lane[7:0]$  $23$  $16$  $R065ACh$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_dac_rate1_div1_lane[7:0]$  $15$  $8$  $R065ACh$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_dac_rate1_div0_lane[7:0]$  $7$  $0$  $R065ACh$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_gm_rate0_div1_lane[7:0]$  $31$  $24$  $R065B0h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_rate0_div0_lane[7:0]$  $23$  $16$  $R065B0h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_dac_cont_rate1_div1_lane[7:0]$  $15$  $8$  $R065B0h$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_dac_cont_rate1_div0_lane[7:0]$  $7$  $0$  $R065B0h$  $TBD$  $RW$  $31h$  $TBD$
$$cal_align90_gm_cont_rate0_div1_lane[7:0]$  $31$  $24$  $R065B4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_cont_rate0_div0_lane[7:0]$  $23$  $16$  $R065B4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_rate1_div1_lane[7:0]$  $15$  $8$  $R065B4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_rate1_div0_lane[7:0]$  $7$  $0$  $R065B4h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_sellv_txdata_gen1_lane[7:0]$  $31$  $24$  $R065B8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_gen0_lane[7:0]$  $23$  $16$  $R065B8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_align90_gm_cont_rate1_div1_lane[7:0]$  $15$  $8$  $R065B8h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_align90_gm_cont_rate1_div0_lane[7:0]$  $7$  $0$  $R065B8h$  $TBD$  $RW$  $3h$  $TBD$
$$cal_sellv_txdata_cont_gen0_lane[7:0]$  $31$  $24$  $R065BCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_gen4_lane[7:0]$  $23$  $16$  $R065BCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_gen3_lane[7:0]$  $15$  $8$  $R065BCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_gen2_lane[7:0]$  $7$  $0$  $R065BCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_cont_gen4_lane[7:0]$  $31$  $24$  $R065C0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_cont_gen3_lane[7:0]$  $23$  $16$  $R065C0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_cont_gen2_lane[7:0]$  $15$  $8$  $R065C0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txdata_cont_gen1_lane[7:0]$  $7$  $0$  $R065C0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen3_lane[7:0]$  $31$  $24$  $R065C4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen2_lane[7:0]$  $23$  $16$  $R065C4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen1_lane[7:0]$  $15$  $8$  $R065C4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen0_lane[7:0]$  $7$  $0$  $R065C4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen2_lane[7:0]$  $31$  $24$  $R065C8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen1_lane[7:0]$  $23$  $16$  $R065C8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen0_lane[7:0]$  $15$  $8$  $R065C8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_gen4_lane[7:0]$  $7$  $0$  $R065C8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen1_lane[7:0]$  $31$  $24$  $R065CCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen0_lane[7:0]$  $23$  $16$  $R065CCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen4_lane[7:0]$  $15$  $8$  $R065CCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txclk_cont_gen3_lane[7:0]$  $7$  $0$  $R065CCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen0_lane[7:0]$  $31$  $24$  $R065D0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen4_lane[7:0]$  $23$  $16$  $R065D0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen3_lane[7:0]$  $15$  $8$  $R065D0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_gen2_lane[7:0]$  $7$  $0$  $R065D0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen4_lane[7:0]$  $31$  $24$  $R065D4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen3_lane[7:0]$  $23$  $16$  $R065D4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen2_lane[7:0]$  $15$  $8$  $R065D4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxdataclk_cont_gen1_lane[7:0]$  $7$  $0$  $R065D4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen3_lane[7:0]$  $31$  $24$  $R065D8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen2_lane[7:0]$  $23$  $16$  $R065D8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen1_lane[7:0]$  $15$  $8$  $R065D8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen0_lane[7:0]$  $7$  $0$  $R065D8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen2_lane[7:0]$  $31$  $24$  $R065DCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen1_lane[7:0]$  $23$  $16$  $R065DCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen0_lane[7:0]$  $15$  $8$  $R065DCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_gen4_lane[7:0]$  $7$  $0$  $R065DCh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen1_lane[7:0]$  $31$  $24$  $R065E0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen0_lane[7:0]$  $23$  $16$  $R065E0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen4_lane[7:0]$  $15$  $8$  $R065E0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_txpre_cont_gen3_lane[7:0]$  $7$  $0$  $R065E0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen0_lane[7:0]$  $31$  $24$  $R065E4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen4_lane[7:0]$  $23$  $16$  $R065E4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen3_lane[7:0]$  $15$  $8$  $R065E4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_gen2_lane[7:0]$  $7$  $0$  $R065E4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen4_lane[7:0]$  $31$  $24$  $R065E8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen3_lane[7:0]$  $23$  $16$  $R065E8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen2_lane[7:0]$  $15$  $8$  $R065E8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxsampler_cont_gen1_lane[7:0]$  $7$  $0$  $R065E8h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen3_lane[7:0]$  $31$  $24$  $R065ECh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen2_lane[7:0]$  $23$  $16$  $R065ECh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen1_lane[7:0]$  $15$  $8$  $R065ECh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen0_lane[7:0]$  $7$  $0$  $R065ECh$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen2_lane[7:0]$  $31$  $24$  $R065F0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen1_lane[7:0]$  $23$  $16$  $R065F0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen0_lane[7:0]$  $15$  $8$  $R065F0h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_gen4_lane[7:0]$  $7$  $0$  $R065F0h$  $TBD$  $RW$  $8h$  $TBD$
$$ND$  $31$  $16$  $R065F4h$  $TBD$  $RW$  $0h$  $$
$$cal_sellv_rxeomclk_cont_gen4_lane[7:0]$  $15$  $8$  $R065F4h$  $TBD$  $RW$  $8h$  $TBD$
$$cal_sellv_rxeomclk_cont_gen3_lane[7:0]$  $7$  $0$  $R065F4h$  $Analog Register 128$  $RW$  $8h$  $TBD$
$$ND$  $31$  $8$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $$
$$bg_ring_speed[1:0]$  $7$  $6$  $R08200h$  $Analog Register 128$  $RW$  $2h$  $Banggap Chopper Ring Frequency Selection$
$$vddr12_igen_sel[1:0]$  $5$  $4$  $R08200h$  $Analog Register 128$  $RW$  $1h$  $Programmable Bits For IVREF Internal AVDDR12 Power For Current Generation: 2'b00 : 1.17V; 2'b01: 1.2V; 2'b10: 1.23V; 2'b11: 1.26V$
$$tximpcal_en$  $3$  $3$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $0 : TX Impedance Calibration Disable; 1 : TX Impedance Calibration Enable$
$$rximpcal_en$  $2$  $2$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $0 : RX Impedance Calibration Disable; 1 : RX Impedance Calibration Enable$
$$ND$  $1$  $1$  $R08200h$  $Analog Register 128$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08200h$  $Analog Register 129$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08204h$  $Analog Register 129$  $RW$  $0h$  $$
$$tximpcal_drvamp[2:0]$  $7$  $5$  $R08204h$  $Analog Register 129$  $RW$  $4h$  $Tx Amplitude Setting For Impedance Calibration$
$$vth_tximpcal[2:0]$  $4$  $2$  $R08204h$  $Analog Register 129$  $RW$  $2h$  $42+3.5(T-Coil)=45.5 Ohm$
$$ND$  $1$  $1$  $R08204h$  $Analog Register 129$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08204h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08208h$  $Analog Register 130$  $RW$  $0h$  $$
$$rximp_ivref[4:0]$  $7$  $3$  $R08208h$  $Analog Register 130$  $RW$  $0Ch$  $Rx Impedance Calibration Current Setting$
$$ND$  $2$  $2$  $R08208h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08208h$  $Analog Register 130$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08208h$  $Analog Register 131$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0820Ch$  $Analog Register 131$  $RW$  $0h$  $$
$$intpi_lcpll[3:0]$  $7$  $4$  $R0820Ch$  $Analog Register 131$  $RW$  $9h$  $ICC Current Bias Setting For LCVCO PI.$
$$intpi_ring[3:0]$  $3$  $0$  $R0820Ch$  $Analog Register 132$  $RW$  $9h$  $ICC Current Bias Setting For RINGVCO PI$
$$ND$  $31$  $8$  $R08210h$  $Analog Register 132$  $RW$  $0h$  $$
$$lcvco_sf_icptat_sel[2:0]$  $7$  $5$  $R08210h$  $Analog Register 132$  $RW$  $2h$  $Current Setting For IPP_20U_LCVCO And IPTAT20U_NSOURCE_LCVCO:$
$$bg_clken$  $4$  $4$  $R08210h$  $Analog Register 132$  $RW$  $1h$  $1: Enable Bandgap Chopper Clock; 0: Disable Bandgap Chopper Clock$
$$bg_clkbypass_en$  $3$  $3$  $R08210h$  $Analog Register 132$  $RW$  $0h$  $1: Bypass The Bandgap Chopper Clock Divider; 0: Enable The Bandgap Chopper Clock Divider$
$$bg_div_sel[1:0]$  $2$  $1$  $R08210h$  $Analog Register 132$  $RW$  $2h$  $Setting For Bandgap Chopper Clock Divider. 2'b00: /4; 2'b01: /8; 2'b10: /16; 2'b11: /32$
$$bg_chopper_en$  $0$  $0$  $R08210h$  $Analog Register 133$  $RW$  $1h$  $1: Enable Bandgap Chopper; 0: Disable Bandgap Chopper$
$$ND$  $31$  $8$  $R08214h$  $Analog Register 133$  $RW$  $0h$  $$
$$bg_res_trim_sel[2:0]$  $7$  $5$  $R08214h$  $Analog Register 133$  $RW$  $3h$  $Bandgap Signle Point Trim Option. Corr=TT: 3'b011; Corr=FF: 3'b000; Corr=SS: 3'b111$
$$bg_vbg_sel[1:0]$  $4$  $3$  $R08214h$  $Analog Register 133$  $RW$  $1h$  $Setting For Banggap Output Reference Voltage VBG0P84V. 2'b00: 0.82V; 2'b01: 0.84V; 2'b11: 0.88V$
$$vref_processmon_sel[2:0]$  $2$  $0$  $R08214h$  $Analog Register 134$  $RW$  $3h$  $Voltage Reference For Process Monitor$
$$ND$  $31$  $8$  $R08218h$  $Analog Register 134$  $RW$  $0h$  $$
$$reg_ring_i[1:0]$  $7$  $6$  $R08218h$  $Analog Register 134$  $RW$  $0h$  $VDDA CP Ring Current Setting:0x00: 30uA$
$$vref_vdda_cp_sel[2:0]$  $5$  $3$  $R08218h$  $Analog Register 134$  $RW$  $3h$  $Charge Pump Input 1.2V Regulaiton Setting:$
$$regdvdd_stdby_sel$  $2$  $2$  $R08218h$  $Analog Register 134$  $RW$  $1h$  $Charge Pump Input 0.85V Regulation Standby Current Enable For$
$$reg_cp_brch_sel[1:0]$  $1$  $0$  $R08218h$  $Analog Register 135$  $RW$  $3h$  $Charge Pump Power On Branch Setting$
$$ND$  $31$  $8$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$vddr1p2_sel[1:0]$  $7$  $6$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $Voltage Reference For PLL Master Regulation$
$$avddr12_sel$  $5$  $5$  $R0821Ch$  $Analog Register 135$  $RW$  $1h$  $When AVDDR12_SEL=0, Default VREF_0P6V_MASTER=0.62V$
$$vref_0p6v_lcvco_sel[1:0]$  $4$  $3$  $R0821Ch$  $Analog Register 135$  $RW$  $1h$  $Voltage Reference For LCVCO. 2'b00: 0.58V; 2'b01: 0.6V; 2'b10: 0.62V; 2'b11: 0.65V$
$$ND$  $2$  $2$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0821Ch$  $Analog Register 135$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0821Ch$  $Analog Register 136$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08220h$  $Analog Register 136$  $RW$  $0h$  $$
$$vref_vddadll_half_sel[3:0]$  $7$  $4$  $R08220h$  $Analog Register 136$  $RW$  $8h$  $Voltage Reference For DLL VDDA. 2'b0000: 0.4V; 2'b0001: 0.41V; 2'b0010: 0.42V; 2'b0011: 0.43V; 2'b0100: 0.44V;$
$$vthvcocal[2:0]$  $3$  $1$  $R08220h$  $Analog Register 136$  $RW$  $3h$  $Voltage Reference For PLL VDDVCO. 3'b000: 0.75V; 3'b001: 0.77V; 3'b010: 0.79V; 3'b011: 0.81V; 3'b100: 0.83V; 3'b101: 0.86V; 3'b110: 0.88V; 3'b111: 0.9V$
$$ND$  $0$  $0$  $R08220h$  $Analog Register 137$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08224h$  $Analog Register 137$  $RW$  $0h$  $$
$$vthvcoptat[2:0]$  $7$  $5$  $R08224h$  $Analog Register 137$  $RW$  $5h$  $Temperature Compensation For VTHVCOCAL$
$$vref_vddacal_sel[2:0]$  $4$  $2$  $R08224h$  $Analog Register 137$  $RW$  $4h$  $Voltage Reference For VDDA Calibration. 3'b000: 0.44V; 3'b001: 0.45V; 3'b010: 0.46V; 3'b011: 0.47V; 3'b100: 0.48V; 3'b101: 0.49V; 3'b110: 0.5V; 3'b111: 0.51V$
$$vcon_ref_sel_ring[1:0]$  $1$  $0$  $R08224h$  $Analog Register 138$  $RW$  $1h$  $Voltage Reference For Ring VCON. 2'b00: 0.45V; 2'b01: 0.5V; 2'b10: 0.55V; 2'b11: 0.6V$
$$ND$  $31$  $8$  $R08228h$  $Analog Register 138$  $RW$  $0h$  $$
$$vref_sampler_vcm_sel[2:0]$  $7$  $5$  $R08228h$  $Analog Register 138$  $RW$  $3h$  $Voltage Reference For RX Sampler VCM. 3'b000: 0.9V; 3'b001: 0.88V; 3'b010: 0.86V; 3'b011: 0.8V; 3'b100: 0.78V; 3'b101: 0.75V; 3'b110: 0.73V; 3'b111: 0.7V$
$$vth_rximpcal[2:0]$  $4$  $2$  $R08228h$  $Analog Register 138$  $RW$  $2h$  $Voltage Reference For RX Impedance Calibration$
$$vref_0p7v_sq_sel[1:0]$  $1$  $0$  $R08228h$  $Analog Register 139$  $RW$  $1h$  $Voltage Reference For SQ$
$$ND$  $31$  $8$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $$
$$trx_impcal_clk$  $7$  $7$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $Tx & Rx Impedance Calibration Comparator Input Clock$
$$shrtr_force$  $6$  $6$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $Froce The SHRTR Singal$
$$pulup$  $5$  $5$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $Power Up$
$$shrtr$  $4$  $4$  $R0822Ch$  $Analog Register 139$  $RW$  $0h$  $Short Internal R For Fast Settling$
$$pullup_rxtx_sel[1:0]$  $3$  $2$  $R0822Ch$  $Analog Register 139$  $RW$  $3h$  $Control PULUP Current$
$$isel_vgmaster_rxtx_buf$  $1$  $1$  $R0822Ch$  $Analog Register 139$  $RW$  $1h$  $TBD$
$$ND$  $0$  $0$  $R0822Ch$  $Analog Register 140$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08230h$  $Analog Register 140$  $RW$  $0h$  $$
$$sellv_rxintp_ch0[3:0]$  $7$  $4$  $R08230h$  $Analog Register 140$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXINTP_CH0$
$$sellv_rxintp_ch1[3:0]$  $3$  $0$  $R08230h$  $Analog Register 141$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXINTP_CH1$
$$ND$  $31$  $8$  $R08234h$  $Analog Register 141$  $RW$  $0h$  $$
$$sellv_rxintp_ch2[3:0]$  $7$  $4$  $R08234h$  $Analog Register 141$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXINTP_CH2$
$$sellv_rxintp_ch3[3:0]$  $3$  $0$  $R08234h$  $Analog Register 142$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXINTP_CH3$
$$ND$  $31$  $8$  $R08238h$  $Analog Register 142$  $RW$  $0h$  $$
$$sellv_rxdataclk_ch0[3:0]$  $7$  $4$  $R08238h$  $Analog Register 142$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH0$
$$sellv_rxdataclk_ch1[3:0]$  $3$  $0$  $R08238h$  $Analog Register 143$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH1$
$$ND$  $31$  $8$  $R0823Ch$  $Analog Register 143$  $RW$  $0h$  $$
$$sellv_rxdataclk_ch2[3:0]$  $7$  $4$  $R0823Ch$  $Analog Register 143$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH2$
$$sellv_rxdataclk_ch3[3:0]$  $3$  $0$  $R0823Ch$  $Analog Register 144$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXDATACLK_CH3$
$$ND$  $31$  $8$  $R08240h$  $Analog Register 144$  $RW$  $0h$  $$
$$sellv_rxeomclk_ch0[3:0]$  $7$  $4$  $R08240h$  $Analog Register 144$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH0$
$$sellv_rxeomclk_ch1[3:0]$  $3$  $0$  $R08240h$  $Analog Register 145$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH1$
$$ND$  $31$  $8$  $R08244h$  $Analog Register 145$  $RW$  $0h$  $$
$$sellv_rxeomclk_ch2[3:0]$  $7$  $4$  $R08244h$  $Analog Register 145$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH2$
$$sellv_rxeomclk_ch3[3:0]$  $3$  $0$  $R08244h$  $Analog Register 146$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXEOMCLK_CH3$
$$ND$  $31$  $8$  $R08248h$  $Analog Register 146$  $RW$  $0h$  $$
$$sellv_rxsampelr_ch0[3:0]$  $7$  $4$  $R08248h$  $Analog Register 146$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH0$
$$sellv_rxsampelr_ch1[3:0]$  $3$  $0$  $R08248h$  $Analog Register 147$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH1$
$$ND$  $31$  $8$  $R0824Ch$  $Analog Register 147$  $RW$  $0h$  $$
$$sellv_rxsampelr_ch2[3:0]$  $7$  $4$  $R0824Ch$  $Analog Register 147$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH2$
$$sellv_rxsampelr_ch3[3:0]$  $3$  $0$  $R0824Ch$  $Analog Register 148$  $RW$  $8h$  $Voltage Refenece For Slave Regultor RXSAMPELR_CH3$
$$ND$  $31$  $8$  $R08250h$  $Analog Register 148$  $RW$  $0h$  $$
$$sellv_rxdll_ch0[5:0]$  $7$  $2$  $R08250h$  $Analog Register 148$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH0$
$$ND$  $1$  $1$  $R08250h$  $Analog Register 148$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08250h$  $Analog Register 149$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08254h$  $Analog Register 149$  $RW$  $0h$  $$
$$sellv_rxdll_ch1[5:0]$  $7$  $2$  $R08254h$  $Analog Register 149$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH1$
$$ND$  $1$  $1$  $R08254h$  $Analog Register 149$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08254h$  $Analog Register 150$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08258h$  $Analog Register 150$  $RW$  $0h$  $$
$$sellv_rxdll_ch2[5:0]$  $7$  $2$  $R08258h$  $Analog Register 150$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH2$
$$ND$  $1$  $1$  $R08258h$  $Analog Register 150$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08258h$  $Analog Register 151$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0825Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$sellv_rxdll_ch3[5:0]$  $7$  $2$  $R0825Ch$  $Analog Register 151$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXDLL_CH3$
$$ND$  $1$  $1$  $R0825Ch$  $Analog Register 151$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0825Ch$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08260h$  $Analog Register 152$  $RW$  $0h$  $$
$$sellv_rxeomdll_ch0[5:0]$  $7$  $2$  $R08260h$  $Analog Register 152$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH0$
$$ND$  $1$  $1$  $R08260h$  $Analog Register 152$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08260h$  $Analog Register 153$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08264h$  $Analog Register 153$  $RW$  $0h$  $$
$$sellv_rxeomdll_ch1[5:0]$  $7$  $2$  $R08264h$  $Analog Register 153$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH1$
$$ND$  $1$  $1$  $R08264h$  $Analog Register 153$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08264h$  $Analog Register 154$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08268h$  $Analog Register 154$  $RW$  $0h$  $$
$$sellv_rxeomdll_ch2[5:0]$  $7$  $2$  $R08268h$  $Analog Register 154$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH2$
$$ND$  $1$  $1$  $R08268h$  $Analog Register 154$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08268h$  $Analog Register 155$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0826Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$sellv_rxeomdll_ch3[5:0]$  $7$  $2$  $R0826Ch$  $Analog Register 155$  $RW$  $16h$  $Voltage Refenece For Slave Regultor RXEOMDLL_CH3$
$$ND$  $1$  $1$  $R0826Ch$  $Analog Register 155$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0826Ch$  $Analog Register 156$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08270h$  $Analog Register 156$  $RW$  $0h$  $$
$$sellv_txclk_ch0[3:0]$  $7$  $4$  $R08270h$  $Analog Register 156$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXCLK_CH0$
$$sellv_txclk_ch1[3:0]$  $3$  $0$  $R08270h$  $Analog Register 157$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXCLK_CH1$
$$ND$  $31$  $8$  $R08274h$  $Analog Register 157$  $RW$  $0h$  $$
$$sellv_txclk_ch2[3:0]$  $7$  $4$  $R08274h$  $Analog Register 157$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXCLK_CH2$
$$sellv_txclk_ch3[3:0]$  $3$  $0$  $R08274h$  $Analog Register 158$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXCLK_CH3$
$$ND$  $31$  $8$  $R08278h$  $Analog Register 158$  $RW$  $0h$  $$
$$sellv_txdata_ch0[3:0]$  $7$  $4$  $R08278h$  $Analog Register 158$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXDATA_CH0$
$$sellv_txdata_ch1[3:0]$  $3$  $0$  $R08278h$  $Analog Register 159$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXDATA_CH1$
$$ND$  $31$  $8$  $R0827Ch$  $Analog Register 159$  $RW$  $0h$  $$
$$sellv_txdata_ch2[3:0]$  $7$  $4$  $R0827Ch$  $Analog Register 159$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXDATA_CH2$
$$sellv_txdata_ch3[3:0]$  $3$  $0$  $R0827Ch$  $Analog Register 160$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXDATA_CH3$
$$ND$  $31$  $8$  $R08280h$  $Analog Register 160$  $RW$  $0h$  $$
$$sellv_txpre_ch0[3:0]$  $7$  $4$  $R08280h$  $Analog Register 160$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXPRE_CH0$
$$sellv_txpre_ch1[3:0]$  $3$  $0$  $R08280h$  $Analog Register 161$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXPRE_CH1$
$$ND$  $31$  $8$  $R08284h$  $Analog Register 161$  $RW$  $0h$  $$
$$sellv_txpre_ch2[3:0]$  $7$  $4$  $R08284h$  $Analog Register 161$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXPRE_CH2$
$$sellv_txpre_ch3[3:0]$  $3$  $0$  $R08284h$  $Analog Register 162$  $RW$  $8h$  $Voltage Refenece For Slave Regultor TXPRE_CH3$
$$ND$  $31$  $8$  $R08288h$  $Analog Register 162$  $RW$  $0h$  $$
$$selhv_vgmast[2:0]$  $7$  $5$  $R08288h$  $Analog Register 162$  $RW$  $6h$  $TBD$
$$selhv_cp_sllp[2:0]$  $4$  $2$  $R08288h$  $Analog Register 162$  $RW$  $3h$  $TBD$
$$ND$  $1$  $1$  $R08288h$  $Analog Register 162$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08288h$  $Analog Register 163$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0828Ch$  $Analog Register 163$  $RW$  $0h$  $$
$$sellv_fbdiv[2:0]$  $7$  $5$  $R0828Ch$  $Analog Register 163$  $RW$  $2h$  $TBD$
$$sellv_clk_intp[2:0]$  $4$  $2$  $R0828Ch$  $Analog Register 163$  $RW$  $3h$  $TBD$
$$ND$  $1$  $1$  $R0828Ch$  $Analog Register 163$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0828Ch$  $Analog Register 164$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08290h$  $Analog Register 164$  $RW$  $0h$  $$
$$sellv_pfd_ring[2:0]$  $7$  $5$  $R08290h$  $Analog Register 164$  $RW$  $3h$  $TBD$
$$sellv_vcap_ring[2:0]$  $4$  $2$  $R08290h$  $Analog Register 164$  $RW$  $2h$  $TBD$
$$ND$  $1$  $1$  $R08290h$  $Analog Register 164$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08290h$  $Analog Register 165$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08294h$  $Analog Register 165$  $RW$  $0h$  $$
$$selhv_vgffe_dfe[2:0]$  $7$  $5$  $R08294h$  $Analog Register 165$  $RW$  $3h$  $TBD$
$$ivref_mastreg_cur_sel[2:0]$  $4$  $2$  $R08294h$  $Analog Register 165$  $RW$  $4h$  $TBD$
$$ND$  $1$  $1$  $R08294h$  $Analog Register 165$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08294h$  $Analog Register 166$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08298h$  $Analog Register 166$  $RW$  $0h$  $$
$$sellv_vgate_1gclk[2:0]$  $7$  $5$  $R08298h$  $Analog Register 166$  $RW$  $3h$  $TBD$
$$sellv_vgate_lcpllclk[2:0]$  $4$  $2$  $R08298h$  $Analog Register 166$  $RW$  $3h$  $TBD$
$$ND$  $1$  $1$  $R08298h$  $Analog Register 166$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08298h$  $Analog Register 167$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0829Ch$  $Analog Register 167$  $RW$  $0h$  $$
$$sellv_vgate_ringpllclk[2:0]$  $7$  $5$  $R0829Ch$  $Analog Register 167$  $RW$  $3h$  $TBD$
$$selhv_lcpll_cp[2:0]$  $4$  $2$  $R0829Ch$  $Analog Register 167$  $RW$  $3h$  $TBD$
$$vind_band_sel$  $1$  $1$  $R0829Ch$  $Analog Register 167$  $RW$  $1h$  $Inductor Band Select 1:high 0:low$
$$force_no_dll_rst$  $0$  $0$  $R0829Ch$  $Analog Register 168$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$pllcal_en$  $7$  $7$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $PLL Calibration Enable$
$$pllampcal_en$  $6$  $6$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $PLL Amplitude Calibration Enable$
$$fbdiv[9:8]$  $5$  $4$  $R082A0h$  $Analog Register 168$  $RW$  $1h$  $Feed-back Divider Ratio$
$$ND$  $3$  $3$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082A0h$  $Analog Register 168$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082A0h$  $Analog Register 169$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082A4h$  $Analog Register 169$  $RW$  $0h$  $$
$$fbdiv[7:0]$  $7$  $0$  $R082A4h$  $Analog Register 170$  $RW$  $18h$  $Feed-back Divider Ratio$
$$ND$  $31$  $8$  $R082A8h$  $Analog Register 170$  $RW$  $0h$  $$
$$refdiv[3:0]$  $7$  $4$  $R082A8h$  $Analog Register 170$  $RW$  $1h$  $Reference Divider Ratio$
$$pll_lpfc[1:0]$  $3$  $2$  $R082A8h$  $Analog Register 170$  $RW$  $0h$  $PLL Loop C2 Value Selection$
$$pll_lpfr[1:0]$  $1$  $0$  $R082A8h$  $Analog Register 171$  $RW$  $0h$  $PLL Loop R Value Selection$
$$ND$  $31$  $8$  $R082ACh$  $Analog Register 171$  $RW$  $0h$  $$
$$icp[3:0]$  $7$  $4$  $R082ACh$  $Analog Register 171$  $RW$  $Fh$  $Charge Pump Current, Floating!!!!!!!!!!$
$$pwexp_dis$  $3$  $3$  $R082ACh$  $Analog Register 171$  $RW$  $0h$  $Feed-back Divider Pulse Width Expention Disable$
$$pwexp_dis_div1g$  $2$  $2$  $R082ACh$  $Analog Register 171$  $RW$  $0h$  $1G Divider Pulse Width Expention Disable$
$$vind_bias_sel[1:0]$  $1$  $0$  $R082ACh$  $Analog Register 172$  $RW$  $1h$  $Inductor Bias Voltage Selection$
$$ND$  $31$  $8$  $R082B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$vcon_ref_sel[2:0]$  $7$  $5$  $R082B0h$  $Analog Register 172$  $RW$  $3h$  $VCON Reference Voltage Selection$
$$vcap_off_sel[1:0]$  $4$  $3$  $R082B0h$  $Analog Register 172$  $RW$  $1h$  $Capacitance Off Voltage Selection$
$$ND$  $2$  $2$  $R082B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082B0h$  $Analog Register 172$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082B0h$  $Analog Register 173$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082B4h$  $Analog Register 173$  $RW$  $0h$  $$
$$lcvco_dac_lsb[4:0]$  $7$  $3$  $R082B4h$  $Analog Register 173$  $RW$  $1Fh$  $Dac LSB Value$
$$lcvco_dac_msb[2:0]$  $2$  $0$  $R082B4h$  $Analog Register 174$  $RW$  $3h$  $Dac MSB Value$
$$ND$  $31$  $8$  $R082B8h$  $Analog Register 174$  $RW$  $0h$  $$
$$tempc_dac_sel[7:0]$  $7$  $0$  $R082B8h$  $Analog Register 175$  $RW$  $0h$  $Tempc Dac Selection$
$$ND$  $31$  $8$  $R082BCh$  $Analog Register 175$  $RW$  $0h$  $$
$$tempc_mux_sel[3:0]$  $7$  $4$  $R082BCh$  $Analog Register 175$  $RW$  $7h$  $Tempc Mux Selection$
$$tempc_mux_hold_sel[3:0]$  $3$  $0$  $R082BCh$  $Analog Register 176$  $RW$  $2h$  $Tempc Hold Selection$
$$ND$  $31$  $8$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$tempc_dac_valid$  $7$  $7$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $Tempc Dac Valid$
$$tempc_rshrt_en$  $6$  $6$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $Tempc Short Resistance Enable$
$$tempc_rshrt_sel$  $5$  $5$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $Tempc Short Resistance Selection$
$$lccap_usb$  $4$  $4$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $LCVCO Capacitance USB$
$$ND$  $3$  $3$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082C0h$  $Analog Register 176$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082C0h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$lccap_lsb[4:0]$  $7$  $3$  $R082C4h$  $Analog Register 177$  $RW$  $10h$  $LCVCO Capacitance LSB$
$$ND$  $2$  $2$  $R082C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082C4h$  $Analog Register 177$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082C4h$  $Analog Register 178$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082C8h$  $Analog Register 178$  $RW$  $0h$  $$
$$lccap_msb[3:0]$  $7$  $4$  $R082C8h$  $Analog Register 178$  $RW$  $1h$  $LCVCO Capacitance MSB$
$$vcoamp_vth_sel[3:0]$  $3$  $0$  $R082C8h$  $Analog Register 179$  $RW$  $Ch$  $VCO Amplitude Threshold Selection$
$$ND$  $31$  $8$  $R082CCh$  $Analog Register 179$  $RW$  $0h$  $$
$$vcon_max_sel[2:0]$  $7$  $5$  $R082CCh$  $Analog Register 179$  $RW$  $3h$  $VCON Voltage Max Value Selection$
$$vcon_min_sel[2:0]$  $4$  $2$  $R082CCh$  $Analog Register 179$  $RW$  $5h$  $VCON Voltage Min Value Selection$
$$ind_sw_dac_sel[1:0]$  $1$  $0$  $R082CCh$  $Analog Register 180$  $RW$  $2h$  $Inductor Switch Dac Value Selection$
$$ND$  $31$  $8$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $$
$$varac_bias_sel[2:0]$  $7$  $5$  $R082D0h$  $Analog Register 180$  $RW$  $5h$  $Varactor Bias Voltage Selection$
$$ind_sw_mode$  $4$  $4$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $Inductor Switch Mode Selection$
$$vind_bias_en$  $3$  $3$  $R082D0h$  $Analog Register 180$  $RW$  $1h$  $Inductor Bias Voltage Enable$
$$ind_gate_mode$  $2$  $2$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $Inductor Gate Mode Selection$
$$lcvcocal_buf_en$  $1$  $1$  $R082D0h$  $Analog Register 180$  $RW$  $0h$  $LCVCO Calibration Buffer Enable$
$$lcvco_nsf_iptat_en$  $0$  $0$  $R082D0h$  $Analog Register 181$  $RW$  $1h$  $LCVCO NSF Iptat Current Enable$
$$ND$  $31$  $8$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ring_ref_div_sel$  $7$  $7$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $0:high Speed Clock 1:low Speed Clock (no SSC). Selection RingPLL Reference Clock Input.$
$$clk1g_refclk_sel$  $6$  $6$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $0:high Speed Clock 1:crystal Reference Clock .selection RingPLL Reference Clock Input.$
$$lcpll_dcc_en$  $5$  $5$  $R082D4h$  $Analog Register 181$  $RW$  $1h$  $LCPLL DCC Enable$
$$ND$  $4$  $4$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082D4h$  $Analog Register 181$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082D4h$  $Analog Register 182$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082D8h$  $Analog Register 182$  $RW$  $0h$  $$
$$lcpll_dcc[5:0]$  $7$  $2$  $R082D8h$  $Analog Register 182$  $RW$  $20h$  $LCPLL DCC Dac$
$$lcpll_dcc_hg$  $1$  $1$  $R082D8h$  $Analog Register 182$  $RW$  $0h$  $LCPLL DCC High Gain Enable$
$$lcpll_dcc_clk$  $0$  $0$  $R082D8h$  $Analog Register 183$  $RW$  $0h$  $LCPLL DCC Clock$
$$ND$  $31$  $8$  $R082DCh$  $Analog Register 183$  $RW$  $0h$  $$
$$lcpll_dcc_cal_en$  $7$  $7$  $R082DCh$  $Analog Register 183$  $RW$  $0h$  $LC PLL Clock Duty Cycle Calibration Enable$
$$pll_reg_sel[2:0]$  $6$  $4$  $R082DCh$  $Analog Register 183$  $RW$  $4h$  $Regualtor Output Voltage High/low Speed Mode Selection$
$$vco_slave_adj[2:0]$  $3$  $1$  $R082DCh$  $Analog Register 183$  $RW$  $3h$  $VCO Slave Regualtor Output Selection$
$$ND$  $0$  $0$  $R082DCh$  $Analog Register 184$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082E0h$  $Analog Register 184$  $RW$  $0h$  $$
$$vddr_dac_adj[2:0]$  $7$  $5$  $R082E0h$  $Analog Register 184$  $RW$  $4h$  $Tempc Dac Regualtor Output Selection$
$$vco_reg_mid_sel[2:0]$  $4$  $2$  $R082E0h$  $Analog Register 184$  $RW$  $4h$  $VCO 2nd Stage Regulator Gate Voltage Selection$
$$div_1g_en$  $1$  $1$  $R082E0h$  $Analog Register 184$  $RW$  $1h$  $1G Divider Enable$
$$ND$  $0$  $0$  $R082E0h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$div_1g[9:8]$  $7$  $6$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $1G Divider Ratio$
$$ND$  $5$  $5$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082E4h$  $Analog Register 185$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082E4h$  $Analog Register 186$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082E8h$  $Analog Register 186$  $RW$  $0h$  $$
$$div_1g[7:0]$  $7$  $0$  $R082E8h$  $Analog Register 187$  $RW$  $38h$  $1G Divider Ratio$
$$ND$  $31$  $8$  $R082ECh$  $Analog Register 187$  $RW$  $0h$  $$
$$tx_intpr[1:0]$  $7$  $6$  $R082ECh$  $Analog Register 187$  $RW$  $0h$  $Interpolator Resistor Selection$
$$tx_intpreset_ext$  $5$  $5$  $R082ECh$  $Analog Register 187$  $RW$  $0h$  $Interpolator External Reset$
$$dpherck_dly_sel[1:0]$  $4$  $3$  $R082ECh$  $Analog Register 187$  $RW$  $1h$  $Interpolator Dpher Dly Selection$
$$clk_det_en$  $2$  $2$  $R082ECh$  $Analog Register 187$  $RW$  $1h$  $Interpolator Clock Detection Enable$
$$ssc_clk_en$  $1$  $1$  $R082ECh$  $Analog Register 187$  $RW$  $1h$  $Interpolator SSC Clock Enable$
$$pll_openloop_en$  $0$  $0$  $R082ECh$  $Analog Register 188$  $RW$  $0h$  $PLL Open Loop Mode Enable$
$$ND$  $31$  $8$  $R082F0h$  $Analog Register 188$  $RW$  $0h$  $$
$$pll_pfd_pw_dly_ring$  $7$  $7$  $R082F0h$  $Analog Register 188$  $RW$  $0h$  $TBD$
$$pll_refdiv_ring[3:0]$  $6$  $3$  $R082F0h$  $Analog Register 188$  $RW$  $1h$  $TBD$
$$pll_fbdiv_ring[9:8]$  $2$  $1$  $R082F0h$  $Analog Register 188$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R082F0h$  $Analog Register 189$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082F4h$  $Analog Register 189$  $RW$  $0h$  $$
$$pll_fbdiv_ring[7:0]$  $7$  $0$  $R082F4h$  $Analog Register 190$  $RW$  $28h$  $TBD$
$$ND$  $31$  $8$  $R082F8h$  $Analog Register 190$  $RW$  $0h$  $$
$$icp_ring[3:0]$  $7$  $4$  $R082F8h$  $Analog Register 190$  $RW$  $fh$  $TBD$
$$pll_lpf_r1_sel_ring[2:0]$  $3$  $1$  $R082F8h$  $Analog Register 190$  $RW$  $1h$  $TBD$
$$ND$  $0$  $0$  $R082F8h$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring[1:0]$  $7$  $6$  $R082FCh$  $Analog Register 191$  $RW$  $2h$  $TBD$
$$pll_lpf_c2_sel_ring[1:0]$  $5$  $4$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $TBD$
$$ND$  $3$  $3$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R082FCh$  $Analog Register 191$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R082FCh$  $Analog Register 192$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $$
$$pll_speed_ring[4:0]$  $7$  $3$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $TBD$
$$pll_band_sel_ring$  $2$  $2$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $TBD$
$$pll_sllp_dac_bypass_en_ring$  $1$  $1$  $R08300h$  $Analog Register 192$  $RW$  $0h$  $TBD$
$$pll_sllp_dis_ring$  $0$  $0$  $R08300h$  $Analog Register 193$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08304h$  $Analog Register 193$  $RW$  $0h$  $$
$$pll_pwexp_dis_ring$  $7$  $7$  $R08304h$  $Analog Register 193$  $RW$  $1h$  $TBD$
$$pll_sllp_dac_valid_ring$  $6$  $6$  $R08304h$  $Analog Register 193$  $RW$  $0h$  $TBD$
$$pll_sllp_dac_range_shift_ring[1:0]$  $5$  $4$  $R08304h$  $Analog Register 193$  $RW$  $2h$  $TBD$
$$pll_sllp_dac_coarse_ring[3:0]$  $3$  $0$  $R08304h$  $Analog Register 194$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$pll_sllp_dac_fine_ring[10:8]$  $7$  $5$  $R08308h$  $Analog Register 194$  $RW$  $4h$  $TBD$
$$ND$  $4$  $4$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08308h$  $Analog Register 194$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08308h$  $Analog Register 195$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0830Ch$  $Analog Register 195$  $RW$  $0h$  $$
$$pll_sllp_dac_fine_ring[7:0]$  $7$  $0$  $R0830Ch$  $Analog Register 196$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $$
$$pll_cal_en_ring$  $7$  $7$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $TBD$
$$pll_shrtr_ring$  $6$  $6$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $TBD$
$$tx_intpr_ring[1:0]$  $5$  $4$  $R08310h$  $Analog Register 196$  $RW$  $0h$  $TBD$
$$dpherck_dly_sel_ring[1:0]$  $3$  $2$  $R08310h$  $Analog Register 196$  $RW$  $1h$  $TBD$
$$ssc_clk_en_ring$  $1$  $1$  $R08310h$  $Analog Register 196$  $RW$  $1h$  $TBD$
$$clk_det_en_ring$  $0$  $0$  $R08310h$  $Analog Register 197$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $$
$$tx_intpreset_ext_ring$  $7$  $7$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $TBD$
$$sel_vthvco_ring$  $6$  $6$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $TBD$
$$sel_ipp_iptat_sllp_ring[1:0]$  $5$  $4$  $R08314h$  $Analog Register 197$  $RW$  $3h$  $TBD$
$$pll_sllp_dac1p2x_en_ring$  $3$  $3$  $R08314h$  $Analog Register 197$  $RW$  $1h$  $TBD$
$$tsen_adc_mode[1:0]$  $2$  $1$  $R08314h$  $Analog Register 197$  $RW$  $0h$  $Temp Sensor Mode Select. 00: Internal Temp Sensor; 01: ADC Function; 10: On-die Remote Temp Sensor; 11: Off-chip Remote Temp Sensor.$
$$ND$  $0$  $0$  $R08314h$  $Analog Register 198$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08318h$  $Analog Register 198$  $RW$  $0h$  $$
$$tsen_ch_sel[2:0]$  $7$  $5$  $R08318h$  $Analog Register 198$  $RW$  $0h$  $Remote Diode Sensor Channel Select$
$$adc_ch_sel[2:0]$  $4$  $2$  $R08318h$  $Analog Register 198$  $RW$  $0h$  $ADC Input Channel Select$
$$tsen_adc_osr[1:0]$  $1$  $0$  $R08318h$  $Analog Register 199$  $RW$  $3h$  $Over Sample Ratio Select. 00: 64; 01:128; 10:256; 11: 512$
$$ND$  $31$  $8$  $R0831Ch$  $Analog Register 199$  $RW$  $0h$  $$
$$tsen_adc_chop_en[1:0]$  $7$  $6$  $R0831Ch$  $Analog Register 199$  $RW$  $3h$  $Chopper Enable Select.$
$$tsen_adc_chop_sel[1:0]$  $5$  $4$  $R0831Ch$  $Analog Register 199$  $RW$  $0h$  $Chopper Frequency Select$
$$tsen_adc_avg_bypass$  $3$  $3$  $R0831Ch$  $Analog Register 199$  $RW$  $0h$  $Temperature Measurement Averaging Function Select. 0: Averaging Functoin Enable; 1: Averaging Function Skip.$
$$tsen_adc_cal[1:0]$  $2$  $1$  $R0831Ch$  $Analog Register 199$  $RW$  $2h$  $ADC Calibration Select$
$$tsen_bias$  $0$  $0$  $R0831Ch$  $Analog Register 200$  $RW$  $0h$  $Temp Sensor Low Output Current Select. 0: Normal Current; 1: Low Current.$
$$ND$  $31$  $8$  $R08320h$  $Analog Register 200$  $RW$  $0h$  $$
$$tsen_dem_en$  $7$  $7$  $R08320h$  $Analog Register 200$  $RW$  $1h$  $DEM Function Enable Select. 0: Disable; 1: Enable$
$$bg_trim[3:0]$  $6$  $3$  $R08320h$  $Analog Register 200$  $RW$  $8h$  $Bandgap Single-point Trim Select$
$$tsen_adc_atest_sel[1:0]$  $2$  $1$  $R08320h$  $Analog Register 200$  $RW$  $0h$  $Analog Test Point Select For Debug$
$$ND$  $0$  $0$  $R08320h$  $Analog Register 201$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08324h$  $Analog Register 201$  $RW$  $0h$  $$
$$tsen_adc_raw_sel[1:0]$  $7$  $6$  $R08324h$  $Analog Register 201$  $RW$  $0h$  $Digital Raw Data Select For Debug$
$$pcm_en$  $5$  $5$  $R08324h$  $Analog Register 201$  $RW$  $0h$  $PCM Enable Signal$
$$pcm_ctrl[4:0]$  $4$  $0$  $R08324h$  $Analog Register 202$  $RW$  $00h$  $Setting For Different Test Points Of PCM$
$$ND$  $31$  $8$  $R08328h$  $Analog Register 202$  $RW$  $0h$  $$
$$dro_en$  $7$  $7$  $R08328h$  $Analog Register 202$  $RW$  $0h$  $DRO Enable Signal$
$$dro_sel[3:0]$  $6$  $3$  $R08328h$  $Analog Register 202$  $RW$  $0h$  $Setting For Different Types Of Ring Osc$
$$clk_direction_lcpll$  $2$  $2$  $R08328h$  $Analog Register 202$  $RW$  $1h$  $Clock Direction Selection Of LCPLL$
$$clk_direction_ringpll$  $1$  $1$  $R08328h$  $Analog Register 202$  $RW$  $1h$  $Clock Direction Selection Of RINGPLL$
$$clk_direction_refclk$  $0$  $0$  $R08328h$  $Analog Register 203$  $RW$  $1h$  $Clock Direction Selection Of REFCLK Divided From LCPLL$
$$ND$  $31$  $8$  $R0832Ch$  $Analog Register 203$  $RW$  $0h$  $$
$$test[7:0]$  $7$  $0$  $R0832Ch$  $Analog Register 204$  $RW$  $00h$  $Test Bus$
$$ND$  $31$  $8$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$tp_en$  $7$  $7$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $Enable PHY Analog Testpoint. 0:diable; 1: Enable$
$$avdd1815_sel$  $6$  $6$  $R08330h$  $Analog Register 204$  $RW$  $1h$  $1.8V Or 1.5V Analog Power Supply Selection. 0: 1.5V 1: 1.8V$
$$ND$  $5$  $5$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R08330h$  $Analog Register 204$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R08330h$  $Analog Register 205$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08334h$  $Analog Register 205$  $RW$  $0h$  $$
$$ref_clk_ring_sel$  $7$  $7$  $R08334h$  $Analog Register 205$  $RW$  $1h$  $1: External Clock; 0: LC PLL Divided Clock.$
$$clk500m_dig_en$  $6$  $6$  $R08334h$  $Analog Register 205$  $RW$  $1h$  $NA$
$$lcpll_pfd_pw_dly$  $5$  $5$  $R08334h$  $Analog Register 205$  $RW$  $1h$  $NA$
$$icp_lc[4:0]$  $4$  $0$  $R08334h$  $Analog Register 206$  $RW$  $10h$  $NA$
$$ND$  $31$  $8$  $R08338h$  $Analog Register 206$  $RW$  $0h$  $$
$$ana_rsvd4[7:0]$  $7$  $0$  $R08338h$  $Analog Register 207$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R0833Ch$  $Analog Register 207$  $RW$  $0h$  $$
$$ana_rsvd3[7:0]$  $7$  $0$  $R0833Ch$  $Analog Register 208$  $RW$  $f0h$  $TBD$
$$ND$  $31$  $8$  $R08340h$  $Analog Register 208$  $RW$  $0h$  $$
$$UNUSED$  $7$  $7$  $R08340h$  $Analog Register 208$  $RW$  $1h$  $ANA_RSVD2[7:0]$
$$UNUSED$  $6$  $6$  $R08340h$  $Analog Register 208$  $RW$  $1h$  $NA$
$$UNUSED$  $5$  $5$  $R08340h$  $Analog Register 208$  $RW$  $1h$  $NA$
$$UNUSED$  $4$  $4$  $R08340h$  $Analog Register 208$  $RW$  $1h$  $NA$
$$UNUSED$  $3$  $3$  $R08340h$  $Analog Register 208$  $RW$  $0h$  $NA$
$$intpi_pll5[2:0]$  $2$  $0$  $R08340h$  $Analog Register 209$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R08344h$  $Analog Register 209$  $RW$  $0h$  $$
$$vdd_cp_selb$  $7$  $7$  $R08344h$  $Analog Register 209$  $RW$  $1h$  $Already Have R1P0$
$$avddr12_sel_mast_reg$  $6$  $6$  $R08344h$  $Analog Register 209$  $RW$  $1h$  $ANA_RSVD1[7:0]$
$$intpi_pll2[2:0]$  $5$  $3$  $R08344h$  $Analog Register 209$  $RW$  $6h$  $NA$
$$intpi_pll3[2:0]$  $2$  $0$  $R08344h$  $Analog Register 210$  $RW$  $0h$  $NA$
$$ND$  $31$  $8$  $R08348h$  $Analog Register 210$  $RW$  $0h$  $$
$$intpi_pll4[2:0]$  $7$  $5$  $R08348h$  $Analog Register 210$  $RW$  $7h$  $ANA_RSVD0[7:0]$
$$cmn_ipp_sllp_cur_sel[2:0]$  $4$  $2$  $R08348h$  $Analog Register 210$  $RW$  $4h$  $NA$
$$lcpll_ind_range_sel$  $1$  $1$  $R08348h$  $Analog Register 210$  $RW$  $0h$  $NA$
$$UNUSED$  $0$  $0$  $R08348h$  $_field description_$  $RW$  $0h$  $NA$
$$ND$  $31$  $31$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A000h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A000h$  $DTX Register 0$  $RW$  $0h$  $$
$$auto_tx_foffset$  $31$  $31$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $Auto Transmitter Frequency Offset.$
$$SSC_DSPREAD_TX$  $30$  $30$  $R0A008h$  $DTX Register 0$  $RW$  $1h$  $TX Spread Spectrum Clock Down-spread Select.$
$$tx_foff_inv$  $29$  $29$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $TX Frequency Offset Invert$
$$tx_foff_inv_force$  $28$  $28$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $TX Frequency Offset Invert Force Control$
$$ND$  $27$  $27$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ssc_acc_factor$  $26$  $26$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $SSC Accumulator Factor$
$$rx2tx_foffset_lane_sel[1:0]$  $25$  $24$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $RX To TX Frequency Offset Select$
$$reset_dtx$  $23$  $23$  $R0A008h$  $DTX Register 0$  $RW$  $1h$  $Reset DTX$
$$ringpll_ssc_dis$  $22$  $22$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $Ring PLL SSC Disable$
$$dpher_cal_mode_ring$  $21$  $21$  $R0A008h$  $DTX Register 0$  $RW$  $1h$  $Tx Phase Calculation Mode Ring PLL$
$$dpher_cal_mode$  $20$  $20$  $R0A008h$  $DTX Register 0$  $RW$  $1h$  $Tx Phase Calculation Mode$
$$lcpll_ssc_dis$  $19$  $19$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $LC PLL SSC Disable$
$$ND$  $18$  $18$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $$
$$ssc_step_125ppm[3:0]$  $13$  $10$  $R0A008h$  $DTX Register 0$  $RW$  $0h$  $SSC Step Value For 125PPM$
$$INIT_TXFOFFS[9:0]$  $9$  $0$  $R0A008h$  $DTX Register 1$  $RW$  $0h$  $Initial TX Frequency Offset$
$$ND$  $31$  $31$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ssc_m[12:0]$  $28$  $16$  $R0A00Ch$  $DTX Register 1$  $RW$  $05cfh$  $SSC Parameter$
$$ND$  $15$  $15$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A00Ch$  $DTX Register 1$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring[3:0]$  $3$  $0$  $R0A00Ch$  $DTX Register 2$  $RW$  $0h$  $SSC Step Value For 125PPM For Ring PLL$
$$auto_tx_foffset_ring$  $31$  $31$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $Auto Transmitter Frequency Offset.$
$$SSC_DSPREAD_TX_RING$  $30$  $30$  $R0A010h$  $DTX Register 2$  $RW$  $1h$  $TX Spread Spectrum Clock Down-spread Select.$
$$tx_foff_ring_inv$  $29$  $29$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $TX Frequency Offset Invert$
$$tx_foff_ring_inv_force$  $28$  $28$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $TX Frequency Offset Invert Force Control$
$$ND$  $27$  $27$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ssc_acc_factor_ring$  $26$  $26$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $SSC Accumulator Factor For Ring PLL$
$$rx2tx_foffset_ring_lane_sel[1:0]$  $25$  $24$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $RX To TX Frequency Offset Select For Ring PLL$
$$reset_dtx_ring$  $23$  $23$  $R0A010h$  $DTX Register 2$  $RW$  $1h$  $Reset DTX$
$$SSC_AMP[6:0]$  $22$  $16$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $SSC Amplitude Setting$
$$ND$  $15$  $15$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A010h$  $DTX Register 2$  $RW$  $0h$  $$
$$INIT_TXFOFFS_RING[9:0]$  $9$  $0$  $R0A010h$  $DTX Register 3$  $RW$  $0h$  $Initial TX Frequency Offset For Ring PLL$
$$ND$  $31$  $31$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ssc_m_ring[12:0]$  $28$  $16$  $R0A014h$  $DTX Register 3$  $RW$  $05cfh$  $SSC Parameter For Ring PLL$
$$ND$  $15$  $15$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A014h$  $DTX Register 3$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A014h$  $DTX Register 4$  $RW$  $0h$  $$
$$SSC_AMP_RING[6:0]$  $31$  $25$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $SSC Amplitude Setting For Ring PLL$
$$ND$  $24$  $24$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $$
$$dtx_floop_step_size_ring[1:0]$  $23$  $22$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Step Size For Ring PLL$
$$dtx_floop_step_size[1:0]$  $21$  $20$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Step Size For LC PLL$
$$DTX_FOFFSET_SEL_RING$  $19$  $19$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Offset Selection For Ring PLL$
$$DTX_FOFFSET_SEL$  $18$  $18$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Offset Selection For LC PLL$
$$DTX_FLOOP_EN_RING$  $17$  $17$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Enable For Ring PLL$
$$DTX_FLOOP_EN$  $16$  $16$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $DTX Frequency Loop Enable$
$$lane_align_poffset_ring_force$  $15$  $15$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $Lane Alignment Phase Offset Force For Ring$
$$lane_align_poffset_ring[6:0]$  $14$  $8$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $Lane Alignment Phase Offset For Ring$
$$lane_align_poffset_force$  $7$  $7$  $R0A018h$  $DTX Register 4$  $RW$  $0h$  $Lane Alignment Phase Offset Force$
$$lane_align_poffset[6:0]$  $6$  $0$  $R0A018h$  $DTX Register 5$  $RW$  $0h$  $Lane Alignment Phase Offset$
$$ND$  $31$  $31$  $R0A01Ch$  $DTX Register 5$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A01Ch$  $DTX Register 5$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A01Ch$  $DTX Register 5$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0A01Ch$  $DTX Register 5$  $RW$  $0h$  $$
$$dtx_floop_foffset_rd_req$  $27$  $27$  $R0A01Ch$  $DTX Register 5$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request$
$$dtx_floop_foffset[10:0]$  $26$  $16$  $R0A01Ch$  $DTX Register 5$  $R$  $Vh$  $DTX Frequency Loop Offset$
$$ND$  $15$  $15$  $R0A01Ch$  $DTX Register 5$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A01Ch$  $DTX Register 5$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A01Ch$  $DTX Register 5$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A01Ch$  $DTX Register 5$  $RW$  $0h$  $$
$$dtx_floop_foffset_rd_req_ring$  $11$  $11$  $R0A01Ch$  $DTX Register 5$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request For Ring PLL$
$$dtx_floop_foffset_ring[10:0]$  $10$  $0$  $R0A01Ch$  $$  $R$  $Vh$  $DTX Frequence Loop Offset For Ring PLL$
$$ND$  $31$  $0$  $R0A100h$  $$  $RW$  $0h$  $$
$$dfe_sat_en[1:0]$  $31$  $30$  $R0A110h$  $$  $RW$  $3h$  $DFE Saturate Protection Enable$
$$dfe_sq_en$  $29$  $29$  $R0A110h$  $$  $RW$  $1h$  $DFE SQ Enable$
$$dfe_adapt_adj_vref_dc_thresh_1[4:0]$  $28$  $24$  $R0A110h$  $$  $RW$  $6h$  $VREF DC Adjustment Threshold1$
$$dfe_sat_hold$  $23$  $23$  $R0A110h$  $$  $RW$  $0h$  $DFE F0 Saturate Hold$
$$dfe_couple_tap_mode$  $22$  $22$  $R0A110h$  $$  $RW$  $0h$  $DFE Couple Tap Mode$
$$dfe_adapt_adj_vref_dc_thresh_2[5:0]$  $21$  $16$  $R0A110h$  $$  $RW$  $12h$  $VREF DC Adjustment Threshold2$
$$dfe_adapt_adj_vref_dc_swap[1:0]$  $15$  $14$  $R0A110h$  $$  $RW$  $0h$  $Swap Inc Dec Adjustment$
$$ND$  $13$  $13$  $R0A110h$  $$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0A110h$  $$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0A110h$  $$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A110h$  $$  $RW$  $0h$  $$
$$dfe_eo_up_thre_fine[4:0]$  $9$  $5$  $R0A110h$  $$  $RW$  $4h$  $Fine UP/DN Voting Threshold In Eye Open Mode For F0$
$$dfe_eo_up_thre_coarse[4:0]$  $4$  $0$  $R0A110h$  $$  $RW$  $3h$  $Coarse UP/DN Voting Threshold In Eye Open Mode For F0$
$$ND$  $31$  $31$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A114h$  $$  $RW$  $0h$  $$
$$dfe_fast_settle$  $28$  $28$  $R0A114h$  $$  $RW$  $0h$  $DFE Fast Settle$
$$dfe_ana_settle_pathoff[3:0]$  $27$  $24$  $R0A114h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path Off$
$$dfe_ana_settle_pathon[3:0]$  $23$  $20$  $R0A114h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path On$
$$dfe_ana_settle_pathswitch[3:0]$  $19$  $16$  $R0A114h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path Switch$
$$ND$  $15$  $15$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A114h$  $$  $RW$  $0h$  $$
$$dfe_ana_settle_f0to2[1:0]$  $13$  $12$  $R0A114h$  $$  $RW$  $2h$  $DFE F0-F2 Settle Time$
$$ND$  $11$  $11$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A114h$  $$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A114h$  $$  $RW$  $0h$  $$
$$dfe_ana_settle_fir[1:0]$  $7$  $6$  $R0A114h$  $$  $RW$  $2h$  $DFE FIR Tap Settling Time$
$$dfe_ana_settle_f3to15[1:0]$  $5$  $4$  $R0A114h$  $$  $RW$  $2h$  $DFE F3-F15 Settling Time$
$$dfe_ana_settle_ff[1:0]$  $3$  $2$  $R0A114h$  $$  $RW$  $2h$  $DFE Floating Tap Settling Time$
$$dfe_ana_settle_dc[1:0]$  $1$  $0$  $R0A114h$  $$  $RW$  $2h$  $DFE DC Settling Time$
$$ND$  $31$  $23$  $R0A118h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_xor$  $22$  $22$  $R0A118h$  $$  $RW$  $0h$  $DFE VREF Sign XOR$
$$dfe_dc_e_sign_xor$  $21$  $21$  $R0A118h$  $$  $RW$  $0h$  $DFE DC Edge Sign XOR$
$$dfe_dc_sign_xor$  $20$  $20$  $R0A118h$  $$  $RW$  $0h$  $DFE DC Sign XOR$
$$ana_rx_dfe_f0_pol_d_xor[2:0]$  $19$  $17$  $R0A118h$  $$  $RW$  $0h$  $ANA_RX_DFE_F0_POL_D XOR$
$$ana_rx_dfe_f0_pol_s_xor[2:0]$  $16$  $14$  $R0A118h$  $$  $RW$  $0h$  $ANA_RX_DFE_F0_POL_S XOR$
$$ana_rx_dfe_f1_pol_d_xor[2:0]$  $13$  $11$  $R0A118h$  $$  $RW$  $0h$  $ANA_RX_DFE_F1_POL_D XOR$
$$ana_rx_dfe_f1_pol_s_xor[2:0]$  $10$  $8$  $R0A118h$  $$  $RW$  $0h$  $ANA_RX_DFE_F1_POL_S XOR$
$$ana_rx_dfe_f2_pol_d_xor[2:0]$  $7$  $5$  $R0A118h$  $$  $RW$  $0h$  $ANA_RX_DFE_F2_POL_D XOR$
$$ana_rx_dfe_f2_pol_s_xor[2:0]$  $4$  $2$  $R0A118h$  $$  $RW$  $0h$  $ANA_RX_DFE_F2_POL_S XOR$
$$ana_rx_data_slicer_path_switch_e_xor$  $1$  $1$  $R0A118h$  $$  $RW$  $0h$  $ANA_RX_DATA_SLICER_PATH_SWITCH_E XOR$
$$ana_rx_data_slicer_path_switch_o_xor$  $0$  $0$  $R0A118h$  $DFE tap dac settlement counter$  $RW$  $0h$  $ANA_RX_DATA_SLICER_PATH_SWITCH_O XOR$
$$dfe_ana_settle_20ns[7:0]$  $31$  $24$  $R0A11Ch$  $DFE tap dac settlement counter$  $RW$  $fh$  $20 NS In Number Of DFE Clock$
$$dfe_ana_settle_15ns[7:0]$  $23$  $16$  $R0A11Ch$  $DFE tap dac settlement counter$  $RW$  $bh$  $15 NS In Number Of DFE Clock$
$$dfe_ana_settle_10ns[7:0]$  $15$  $8$  $R0A11Ch$  $DFE tap dac settlement counter$  $RW$  $8h$  $10 NS In Number Of DFE Clock$
$$dfe_ana_settle_5ns[7:0]$  $7$  $0$  $R0A11Ch$  $DFE tap dac settlement counter$  $RW$  $4h$  $5 NS In Number Of DFE Clock$
$$dfe_ana_settle_400ns[7:0]$  $31$  $24$  $R0A120h$  $DFE tap dac settlement counter$  $RW$  $ffh$  $400 NS In Number Of DFE Clock$
$$dfe_ana_settle_300ns[7:0]$  $23$  $16$  $R0A120h$  $DFE tap dac settlement counter$  $RW$  $d3h$  $300 NS In Number Of DFE Clock$
$$dfe_ana_settle_200ns[7:0]$  $15$  $8$  $R0A120h$  $DFE tap dac settlement counter$  $RW$  $8dh$  $200 NS In Number Of DFE Clock$
$$dfe_ana_settle_100ns[7:0]$  $7$  $0$  $R0A120h$  $DFE tap dac settlement counter$  $RW$  $47h$  $100 NS In Number Of DFE Clock$
$$ND$  $31$  $28$  $R0A124h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_ana_settle_vref_track[11:0]$  $27$  $16$  $R0A124h$  $DFE tap dac settlement counter$  $RW$  $21h$  $DFE VREF Settling Time During Tracking$
$$ND$  $15$  $12$  $R0A124h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_ana_settle_vref_train[11:0]$  $11$  $0$  $R0A124h$  $DFE Peak Threshold$  $RW$  $21h$  $DFE VREF Settling Time During Training$
$$ND$  $31$  $20$  $R0A128h$  $DFE Peak Threshold$  $RW$  $0h$  $$
$$dfe_ana_settle_f1_tune[1:0]$  $19$  $18$  $R0A128h$  $DFE Peak Threshold$  $RW$  $2h$  $DFE F1_TUNE Tap Settling Time$
$$dfe_ana_settle_1ns[7:0]$  $17$  $10$  $R0A128h$  $DFE Peak Threshold$  $RW$  $1h$  $1 NS In Number Of DFE Clock$
$$dfe_peak_dn_thre_fine[4:0]$  $9$  $5$  $R0A128h$  $DFE Peak Threshold$  $RW$  $4h$  $Fine UP/DN Voting Threshold In F0 Peak Mode$
$$dfe_peak_dn_thre_coarse[4:0]$  $4$  $0$  $R0A128h$  $DFE tap dac settlement counter$  $RW$  $3h$  $Coarse UP/DN Voting Threshold In F0 Peak Mode$
$$dfe_ana_settle_1us[9:0]$  $31$  $22$  $R0A12Ch$  $DFE tap dac settlement counter$  $RW$  $2c3h$  $1 US In Number Of DFE Clock$
$$dfe_ana_settle_dce[11:0]$  $21$  $10$  $R0A12Ch$  $DFE tap dac settlement counter$  $RW$  $21h$  $DFE Edge Sampler Offset Settling Time$
$$ND$  $9$  $0$  $R0A12Ch$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $31$  $20$  $R0A130h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_vref_flip[2:0]$  $19$  $17$  $R0A130h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP VREF$
$$ud_dc_flip[2:0]$  $16$  $14$  $R0A130h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP DC$
$$ud_0_flip[2:0]$  $13$  $11$  $R0A130h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F0$
$$ud_1_flip[2:0]$  $10$  $8$  $R0A130h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F1$
$$ud_ut_flip$  $7$  $7$  $R0A130h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F1_TUNE$
$$ud_ub_flip$  $6$  $6$  $R0A130h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F1_TUNE$
$$ud_2_flip[2:0]$  $5$  $3$  $R0A130h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F2$
$$ud_3_flip[2:0]$  $2$  $0$  $R0A130h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F3$
$$ND$  $31$  $30$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_4_flip[2:0]$  $29$  $27$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F4$
$$ud_5_flip[1:0]$  $26$  $25$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F5$
$$ud_6_flip[1:0]$  $24$  $23$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F6$
$$ud_7_flip[1:0]$  $22$  $21$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F7$
$$ud_8_flip[1:0]$  $20$  $19$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F8$
$$ud_9_flip[1:0]$  $18$  $17$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F9$
$$ud_10_flip[1:0]$  $16$  $15$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F10$
$$ud_11_flip$  $14$  $14$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F11$
$$ud_12_flip$  $13$  $13$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F12$
$$ud_13_flip$  $12$  $12$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F13$
$$ud_14_flip$  $11$  $11$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F14$
$$ud_15_flip$  $10$  $10$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F15$
$$ud_f0_flip$  $9$  $9$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP FF0$
$$ud_f1_flip$  $8$  $8$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP FF1$
$$ud_f2_flip$  $7$  $7$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP FF2$
$$ud_f3_flip$  $6$  $6$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP FF3$
$$ud_f4_flip$  $5$  $5$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP FF4$
$$ud_f5_flip$  $4$  $4$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP FF5$
$$ud_dce_flip$  $3$  $3$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP DCE$
$$ud_1p5_flip$  $2$  $2$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F1P5$
$$ud_hp1_flip$  $1$  $1$  $R0A134h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP HP1$
$$ud_hn1_flip$  $0$  $0$  $R0A134h$  $MCU CMN Control Register 0$  $RW$  $0h$  $UP DOWN FLIP FOR TAP HN1$
$$ND$  $31$  $5$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$MCU_EN_CMN$  $4$  $4$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable CMN MCU$
$$MCU_EN_LANE3$  $3$  $3$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 3$
$$MCU_EN_LANE2$  $2$  $2$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 2$
$$MCU_EN_LANE1$  $1$  $1$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 1$
$$MCU_EN_LANE0$  $0$  $0$  $R0A200h$  $MCU CMN Control Register 1$  $RW$  $0h$  $Enable MCU Lane 0$
$$cmn_mcu_restart$  $31$  $31$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $MCU Restart$
$$ND$  $30$  $19$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$bypass_cache_cmn$  $18$  $18$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $Bypass CMN MCU Cache$
$$bypass_arbiter_cmn$  $17$  $17$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $Bypass CMN MCU Arbiter$
$$hold_mcu_cmn$  $16$  $16$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $CMN MCU  Hold Mode Request$
$$ND$  $15$  $9$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$hold_mcu_lane0$  $8$  $8$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $MCU Lane0 Hold Mode Request$
$$ND$  $7$  $1$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$SET_MCU_INT_LANE0$  $0$  $0$  $R0A204h$  $MCU CMN Control Register 2$  $RW$  $0h$  $Interrupt MCU Lane0$
$$ND$  $31$  $9$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$hold_mcu_lane1$  $8$  $8$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $MCU Lane1 Hold Mode Request$
$$ND$  $7$  $1$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$SET_MCU_INT_LANE1$  $0$  $0$  $R0A208h$  $MCU CMN Control Register 3$  $RW$  $0h$  $Interrupt MCU Lane1$
$$ND$  $31$  $9$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$hold_mcu_lane2$  $8$  $8$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $MCU Lane2 Hold Mode Request$
$$ND$  $7$  $1$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$SET_MCU_INT_LANE2$  $0$  $0$  $R0A20Ch$  $MCU CMN Control Register 4$  $RW$  $0h$  $Interrupt MCU Lane2$
$$ND$  $31$  $9$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$hold_mcu_lane3$  $8$  $8$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $MCU Lane3 Hold Mode Request$
$$ND$  $7$  $1$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$SET_MCU_INT_LANE3$  $0$  $0$  $R0A210h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $Interrupt MCU Lane3$
$$mcu_debug_cmn_3[7:0]$  $31$  $24$  $R0A214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_2[7:0]$  $23$  $16$  $R0A214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_1[7:0]$  $15$  $8$  $R0A214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_0[7:0]$  $7$  $0$  $R0A214h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_7[7:0]$  $31$  $24$  $R0A218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_6[7:0]$  $23$  $16$  $R0A218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_5[7:0]$  $15$  $8$  $R0A218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_4[7:0]$  $7$  $0$  $R0A218h$  $Memory Control Register 0$  $RW$  $0h$  $For Firmware Use$
$$ND$  $31$  $11$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $$
$$prom_tm$  $10$  $10$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $0h$  $ROM Timing Control For Debug Only$
$$prom_trb[1:0]$  $9$  $8$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $1h$  $ROM Timing Control For Debug Only$
$$prom_rtsel[1:0]$  $7$  $6$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $1h$  $ROM Timing Control For Debug Only$
$$prom_ptsel[1:0]$  $5$  $4$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $1h$  $ROM Timing Control For Debug Only$
$$pram_rtsel[1:0]$  $3$  $2$  $R0A21Ch$  $Memory Control Register 0$  $RW$  $1h$  $Program Memory Read Timing Control For Debug Only$
$$pram_wtsel[1:0]$  $1$  $0$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $0h$  $Program Memory Write Timing Control For Debug Only$
$$ND$  $31$  $12$  $R0A220h$  $Memory Control Register 1$  $RW$  $0h$  $$
$$cache_rtsel_cmn[1:0]$  $11$  $10$  $R0A220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN Cache Memory Read Timing Control$
$$cache_wtsel_cmn[1:0]$  $9$  $8$  $R0A220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN Cache Memory Write Timing Control$
$$iram_rtsel_cmn[1:0]$  $7$  $6$  $R0A220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN IRAM Read Timing Control$
$$iram_wtsel_cmn[1:0]$  $5$  $4$  $R0A220h$  $Memory Control Register 1$  $RW$  $1h$  $CMN IRAM Write Timing Control$
$$xram_cmn_wtsel[1:0]$  $3$  $2$  $R0A220h$  $Memory Control Register 1$  $RW$  $1h$  $Common Xdata Ram Write Timing Control For Debug Only$
$$xram_cmn_rtsel[1:0]$  $1$  $0$  $R0A220h$  $Memory Control Register 2$  $RW$  $1h$  $Common Xdata Ram Read Timing Control For Debug Only$
$$PMEM_CHECKSUM_EXP[31:0]$  $31$  $0$  $R0A224h$  $Memory Control Register 3$  $RW$  $0h$  $Program Memory Expected Checksum Value$
$$PMEM_CHECKSUM[31:0]$  $31$  $0$  $R0A228h$  $Memory Control Register 4$  $R$  $Vh$  $Program Memory Checksum Result$
$$ND$  $31$  $9$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $$
$$IRAM_ECC_ERR_CMN$  $8$  $8$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $CMN IRAM MEM ECC Err$
$$CACHE_ECC_ERR_CMN$  $7$  $7$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $CMN Cache Mem ECC Err$
$$PRAM_ECC_ERR$  $6$  $6$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $PRAM ECC Error$
$$XDATA_ECC_ERR_CMN$  $5$  $5$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $Xdata CMN ECC Error$
$$PROG_RAM_SEL[1:0]$  $4$  $3$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $0h$  $PHY Program Memory Access Selection$
$$ecc_enable$  $2$  $2$  $R0A22Ch$  $Memory Control Register 4$  $RW$  $1h$  $Enable Memory ECC Function$
$$PMEM_CHECKSUM_PASS$  $1$  $1$  $R0A22Ch$  $Memory Control Register 4$  $R$  $Vh$  $PRAM Checksum Comparison Result$
$$PMEM_CHECKSUM_RESET$  $0$  $0$  $R0A22Ch$  $MCU Clock Control Register$  $RW$  $0h$  $Checksum Reset$
$$ND$  $31$  $2$  $R0A230h$  $MCU Clock Control Register$  $RW$  $0h$  $$
$$mcu_clk_div$  $1$  $1$  $R0A230h$  $MCU Clock Control Register$  $RW$  $0h$  $MCU Clock Source Divider$
$$mcu_clk_sel$  $0$  $0$  $R0A230h$  $MCU Information Register 0$  $RW$  $0h$  $MCU Clock Source Selection$
$$set_mcu_command0_lane0[31:0]$  $31$  $0$  $R0A234h$  $MCU Information Register 1$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command0_lane1[31:0]$  $31$  $0$  $R0A238h$  $MCU Information Register 2$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command0_lane2[31:0]$  $31$  $0$  $R0A23Ch$  $MCU Information Register 3$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command0_lane3[31:0]$  $31$  $0$  $R0A240h$  $MCU Information Register 4$  $RW$  $0h$  $For Firmware Use$
$$mcu_status0_lane0[31:0]$  $31$  $0$  $R0A244h$  $MCU Information Register 5$  $R$  $Vh$  $For Firmware Use$
$$mcu_status0_lane1[31:0]$  $31$  $0$  $R0A248h$  $MCU Information Register 6$  $R$  $Vh$  $For Firmware Use$
$$mcu_status0_lane2[31:0]$  $31$  $0$  $R0A24Ch$  $MCU Information Register 7$  $R$  $Vh$  $For Firmware Use$
$$mcu_status0_lane3[31:0]$  $31$  $0$  $R0A250h$  $MCU Information Register 8$  $R$  $Vh$  $For Firmware Use$
$$set_mcu_command1_lane0[31:0]$  $31$  $0$  $R0A254h$  $MCU Information Register 9$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command1_lane1[31:0]$  $31$  $0$  $R0A258h$  $MCU Information Register 10$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command1_lane2[31:0]$  $31$  $0$  $R0A25Ch$  $MCU Information Register 11$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command1_lane3[31:0]$  $31$  $0$  $R0A260h$  $MCU Information Register 12$  $RW$  $0h$  $For Firmware Use$
$$mcu_status1_lane0[31:0]$  $31$  $0$  $R0A264h$  $MCU Information Register 13$  $R$  $Vh$  $For Firmware Use$
$$mcu_status1_lane1[31:0]$  $31$  $0$  $R0A268h$  $MCU Information Register 14$  $R$  $Vh$  $For Firmware Use$
$$mcu_status1_lane2[31:0]$  $31$  $0$  $R0A26Ch$  $MCU Information Register 15$  $R$  $Vh$  $For Firmware Use$
$$mcu_status1_lane3[31:0]$  $31$  $0$  $R0A270h$  $MCU Information Register 16$  $R$  $Vh$  $For Firmware Use$
$$set_mcu_command2_lane0[31:0]$  $31$  $0$  $R0A274h$  $MCU Information Register 17$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command2_lane1[31:0]$  $31$  $0$  $R0A278h$  $MCU Information Register 18$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command2_lane2[31:0]$  $31$  $0$  $R0A27Ch$  $MCU Information Register 19$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command2_lane3[31:0]$  $31$  $0$  $R0A280h$  $MCU Information Register 20$  $RW$  $0h$  $For Firmware Use$
$$mcu_status2_lane0[31:0]$  $31$  $0$  $R0A284h$  $MCU Information Register 21$  $R$  $Vh$  $For Firmware Use$
$$mcu_status2_lane1[31:0]$  $31$  $0$  $R0A288h$  $MCU Information Register 22$  $R$  $Vh$  $For Firmware Use$
$$mcu_status2_lane2[31:0]$  $31$  $0$  $R0A28Ch$  $MCU Information Register 23$  $R$  $Vh$  $For Firmware Use$
$$mcu_status2_lane3[31:0]$  $31$  $0$  $R0A290h$  $MCU Information Register 24$  $R$  $Vh$  $For Firmware Use$
$$set_mcu_command3_lane0[31:0]$  $31$  $0$  $R0A294h$  $MCU Information Register 25$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command3_lane1[31:0]$  $31$  $0$  $R0A298h$  $MCU Information Register 26$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command3_lane2[31:0]$  $31$  $0$  $R0A29Ch$  $MCU Information Register 27$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command3_lane3[31:0]$  $31$  $0$  $R0A2A0h$  $MCU Information Register 28$  $RW$  $0h$  $For Firmware Use$
$$mcu_status3_lane0[31:0]$  $31$  $0$  $R0A2A4h$  $MCU Information Register 29$  $R$  $Vh$  $For Firmware Use$
$$mcu_status3_lane1[31:0]$  $31$  $0$  $R0A2A8h$  $MCU Information Register 30$  $R$  $Vh$  $For Firmware Use$
$$mcu_status3_lane2[31:0]$  $31$  $0$  $R0A2ACh$  $MCU Information Register 31$  $R$  $Vh$  $For Firmware Use$
$$mcu_status3_lane3[31:0]$  $31$  $0$  $R0A2B0h$  $MCU Information Register 32$  $R$  $Vh$  $For Firmware Use$
$$set_mcu_command_all0_lane[31:0]$  $31$  $0$  $R0A2B4h$  $MCU Information Register 33$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command_all1_lane[31:0]$  $31$  $0$  $R0A2B8h$  $MCU Information Register 34$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command_all2_lane[31:0]$  $31$  $0$  $R0A2BCh$  $MCU Information Register 35$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command_all3_lane[31:0]$  $31$  $0$  $R0A2C0h$  $MCU Information Register 36$  $RW$  $0h$  $For Firmware Use$
$$mcu_status0_and[31:0]$  $31$  $0$  $R0A2C4h$  $MCU Information Register 37$  $R$  $Vh$  $For Firmware Use$
$$mcu_status1_and[31:0]$  $31$  $0$  $R0A2C8h$  $MCU Information Register 38$  $R$  $Vh$  $For Firmware Use$
$$mcu_status2_and[31:0]$  $31$  $0$  $R0A2CCh$  $MCU Information Register 39$  $R$  $Vh$  $For Firmware Use$
$$mcu_status3_and[31:0]$  $31$  $0$  $R0A2D0h$  $MCU Information Register 40$  $R$  $Vh$  $For Firmware Use$
$$mcu_status0_or[31:0]$  $31$  $0$  $R0A2D4h$  $MCU Information Register 41$  $R$  $Vh$  $For Firmware Use$
$$mcu_status1_or[31:0]$  $31$  $0$  $R0A2D8h$  $MCU Information Register 42$  $R$  $Vh$  $For Firmware Use$
$$mcu_status2_or[31:0]$  $31$  $0$  $R0A2DCh$  $MCU Information Register 43$  $R$  $Vh$  $For Firmware Use$
$$mcu_status3_or[31:0]$  $31$  $0$  $R0A2E0h$  $memory irq$  $R$  $Vh$  $For Firmware Use$
$$ND$  $31$  $2$  $R0A2E4h$  $memory irq$  $RW$  $0h$  $$
$$int_cmn_mem_ecc_error_isr$  $1$  $1$  $R0A2E4h$  $memory irq$  $RW$  $0h$  $Common Memory ECC Error IRQ$
$$int_pmem_ecc_error_isr$  $0$  $0$  $R0A2E4h$  $memory irq mask$  $RW$  $0h$  $Program Memory ECC Error IRQ$
$$ND$  $31$  $2$  $R0A2E8h$  $memory irq mask$  $RW$  $0h$  $$
$$int_cmn_mem_ecc_error_mask$  $1$  $1$  $R0A2E8h$  $memory irq mask$  $RW$  $0h$  $Common Memory ECC Error IRQ Mask$
$$int_pmem_ecc_error_mask$  $0$  $0$  $R0A2E8h$  $Analog Interface Register 0$  $RW$  $0h$  $Program Memory ECC Error IRQ Mask$
$$ana_reg_cmn_addr[7:0]$  $31$  $24$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register ADDR Input$
$$ana_reg_cmn_wd[7:0]$  $23$  $16$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register WD Input$
$$ana_reg_cmn_rd_out[7:0]$  $15$  $8$  $R0A2ECh$  $Analog Interface Register 0$  $R$  $Vh$  $Common Analog Register RD_OUT Output$
$$ana_reg_cmn_rst$  $7$  $7$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register RST Input$
$$ana_reg_cmn_we$  $6$  $6$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register WE Input$
$$ana_reg_cmn_re$  $5$  $5$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register RE Input$
$$ana_reg_cmn_force$  $4$  $4$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register Force$
$$ana_reg_hd_dly_sel[1:0]$  $3$  $2$  $R0A2ECh$  $Analog Interface Register 0$  $RW$  $0h$  $Analog Register Hold Time Select$
$$ana_reg_su_dly_sel[1:0]$  $1$  $0$  $R0A2ECh$  $APB Bus Control Register$  $RW$  $0h$  $Analog Register Setup Time Select$
$$ND$  $31$  $1$  $R0A2F0h$  $APB Bus Control Register$  $RW$  $0h$  $$
$$APB_BURST_EN$  $0$  $0$  $R0A2F0h$  $memory irq clear$  $RW$  $0h$  $APB Bus Burst Mode Enable$
$$ND$  $31$  $2$  $R0A2F4h$  $memory irq clear$  $RW$  $0h$  $$
$$int_cmn_mem_ecc_error_isr_clear$  $1$  $1$  $R0A2F4h$  $memory irq clear$  $RW$  $0h$  $Common Memory ECC Error IRQ Clear$
$$int_pmem_ecc_error_isr_clear$  $0$  $0$  $R0A2F4h$  $Common Test Registers 0$  $RW$  $0h$  $Program Memory ECC Error IRQ Clear$
$$dig_rsvd0[15:0]$  $31$  $16$  $R0A300h$  $Common Test Registers 0$  $RW$  $0h$  $Digital Reserved Registers 0$
$$dig_int_rsvd0[15:0]$  $15$  $0$  $R0A300h$  $Common Test Registers 1$  $RW$  $0h$  $Digital Internal Reserved Registers 0$
$$ana_cmn_rsvd0[15:0]$  $31$  $16$  $R0A304h$  $Common Test Registers 1$  $RW$  $0h$  $Analog Common Reserved Registers 0$
$$ana_cmn_rsvd1[15:0]$  $15$  $0$  $R0A304h$  $Common Test Registers 2$  $RW$  $0h$  $Analog Common Reserved Registers 1$
$$stresstest_en$  $31$  $31$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Stress Test Enable$
$$ND$  $30$  $30$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0[5:0]$  $29$  $24$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result$
$$ND$  $23$  $22$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$testbus_sel_lo1[5:0]$  $21$  $16$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result$
$$ana_cmn_ana_rsvd_in[15:0]$  $15$  $0$  $R0A308h$  $Common Test Registers 3$  $RW$  $ff01h$  $Analog CMN_ANA_RSVD_IN Input$
$$TESTBUS_LANE_SEL0[2:0]$  $31$  $29$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Testbus Result$
$$TESTBUS_SEL_HI0[5:0]$  $28$  $23$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result$
$$testbus_lane_sel1[2:0]$  $22$  $20$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Optional Testbus Result$
$$testbus_sel_hi1[5:0]$  $19$  $14$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $First Level Test Bus Selection For Opitional Testbus Result. $
$$TESTBUS_HI8BSEL_8BMODE$  $13$  $13$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.$
$$ND$  $12$  $8$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$testbus_sel_order0[3:0]$  $7$  $4$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Rotate Testbus Order To The Left$
$$testbus_sel_order1[3:0]$  $3$  $0$  $R0A30Ch$  $Common Test Registers 4$  $RW$  $0h$  $Rotate Optional Testbus Order To The Left$
$$testbus_sel_swap[15:0]$  $31$  $16$  $R0A310h$  $Common Test Registers 4$  $RW$  $0h$  $Select Which Testbus Result And Optional Testbus Result To Be Swapped$
$$DIG_TEST_BUS[15:0]$  $15$  $0$  $R0A310h$  $Common System Registers$  $R$  $Vh$  $Digital Test Bus Register Read Out.$
$$LANE_SEL[2:0]$  $31$  $29$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $Register Lane Selection.$
$$ND$  $28$  $28$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$BROADCAST$  $27$  $27$  $R0A314h$  $Common System Registers$  $RW$  $1h$  $Register Broadcast Mode.$
$$PHY_MODE[2:0]$  $26$  $24$  $R0A314h$  $Common System Registers$  $RW$  $4h$  $PHY Mode$
$$PHY_ISOLATE_MODE$  $23$  $23$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PHY Isolate Mode$
$$SFT_RST_NO_REG_FM_REG$  $22$  $22$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $Software Reset From Register$
$$SFT_RST_NO_REG$  $21$  $21$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $Software Reset For Internal Logic.$
$$SFT_RST_ONLY_REG$  $20$  $20$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PHY Register Soft Reset With Auto Clear.$
$$PHY_MODE_FM_REG$  $19$  $19$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $PHY Mode Select From Registers$
$$pin_phy_mode_rd[2:0]$  $18$  $16$  $R0A314h$  $Common System Registers$  $R$  $Vh$  $PHY Mode Result From Either Register PHY_MODE[2:0] Or PIN_PHY_MODE[2:0]$
$$ND$  $15$  $1$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $$
$$rst_reg_clk_cmn$  $0$  $0$  $R0A314h$  $Power Control Common Register 1$  $RW$  $0h$  $Reset Common Control Registers$
$$refclk_dis_fm_pm$  $31$  $31$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Disable Reference Clock$
$$ana_pu_bg_force$  $30$  $30$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_BG Control Force Selection$
$$pin_pu_ivref_rd$  $29$  $29$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $Internal Pu_ivref Read Value$
$$ana_pu_bg$  $28$  $28$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog BG$
$$ND$  $27$  $27$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_pll$  $26$  $26$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog PLL$
$$ana_pu_pll_ring$  $25$  $25$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog PLL Ring$
$$ana_pu_pll_dly$  $24$  $24$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog PLL Delay$
$$ana_pu_ivref_force$  $23$  $23$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_IVREF Control Force Selection$
$$ana_pu_pll_force$  $22$  $22$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection$
$$ana_pu_ivref_dly1_force$  $21$  $21$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_IVREF_DLY1 Control Force Selection$
$$pu_pll_or$  $20$  $20$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $Logic OR Of All PU PLL Value$
$$ana_pu_ivref_dly2_force$  $19$  $19$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $PU_IVREF_DLY2 Control Force Selection$
$$ana_txclk_sync_en_pll_ring$  $18$  $18$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Tx Clock Sync Enable For Ring PLL$
$$ana_pu_ivref_dly3_force$  $17$  $17$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $PU_IVREF_DLY3 Control Force Selection$
$$pin_refclk_dis_rd$  $16$  $16$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PIN Referece Clock Disable Value$
$$ana_pll_lock_ring_rd$  $15$  $15$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PLL Lock Indicator For Ring PLL$
$$ANA_PLL_LOCK_RD$  $14$  $14$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PLL Lock Indicator$
$$REFCLK_SEL$  $13$  $13$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection$
$$reset_ana$  $12$  $12$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $Reset Analog Circuitry$
$$pu_bg_rdy_rd$  $11$  $11$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PIN BG READY Value Read$
$$ana_ld_cal_data$  $10$  $10$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Analog Load Calibration Data$
$$ANA_FBCK_SEL$  $9$  $9$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $PLL Feedback Clock Selection$
$$dtx_clk_off$  $8$  $8$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $DTX Clock Off$
$$pin_refclk_sel_rd$  $7$  $7$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $Reference Clock Selection Read Value$
$$ana_refclk_sel$  $6$  $6$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection$
$$pwron_seq$  $5$  $5$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $Power Up Sequence Status$
$$ana_txclk_sync_en_pll$  $4$  $4$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Tx Clock Sync Enable For LC PLL$
$$pu_bg_fell$  $3$  $3$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PU_BG Fell$
$$ANA_FBCK_SEL_RING$  $2$  $2$  $R0A318h$  $Power Control Common Register 1$  $RW$  $1h$  $PLL Feedback Clock Selection For Ring PLL$
$$pu_ivref_fell$  $1$  $1$  $R0A318h$  $Power Control Common Register 1$  $R$  $Vh$  $PU_ivref Fell$
$$dtx_clk_off_ring$  $0$  $0$  $R0A318h$  $Input Interface Register0$  $RW$  $1h$  $DTX Clock Off For Ring PLL$
$$ND$  $31$  $31$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $29$  $23$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$reserved_input[15:0]$  $22$  $7$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $Reserved_input$
$$reserved_input_fm_reg$  $6$  $6$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $Reserved_input From Registers Selection$
$$bg_rdy$  $5$  $5$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $BG Is Ready$
$$bg_rdy_fm_reg$  $4$  $4$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $Bg_rdy Control From Registers Selection$
$$ND$  $3$  $3$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$refclk_sel_fm_reg$  $2$  $2$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $Value Of Refclk_sel From Register Selection$
$$pu_ivref$  $1$  $1$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $Power Up IVREF$
$$pu_ivref_fm_reg$  $0$  $0$  $R0A31Ch$  $Input Interface Register1$  $RW$  $0h$  $Pu_ivref Control From Register Selection$
$$ana_cmn_ana_rsvd_out[15:0]$  $31$  $16$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Analog Common Reserved Output$
$$ana_cmn_ana_rsvd_out_fm_reg$  $15$  $15$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Ana_cmn_ana_rsvd_out From Register Selection$
$$refclk_dis$  $14$  $14$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Reference Clock Disable$
$$refclk_dis_fm_reg$  $13$  $13$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Refclk_dis Control From Register Selection.$
$$ana_cmn_processmon_fclk_rdy$  $12$  $12$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Analog Process Monitor FCLK Ready$
$$ana_cmn_processmon_fclk_rdy_fm_reg$  $11$  $11$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Analog Process Monitor FCLK Ready Control From Register Slection$
$$refclk_dis_fm_pin$  $10$  $10$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Refclk_dis Control From Pin Selection.$
$$ND$  $9$  $8$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $$
$$clear_phy_fm_rst$  $7$  $7$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Clear Phy_fm_rst Status$
$$phy_fm_rst$  $6$  $6$  $R0A320h$  $Input Interface Register1$  $R$  $Vh$  $PHY Reset Status$
$$ref_fref_sel_fm_reg$  $5$  $5$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Ref_fref_sel Control From Register Selection$
$$REF_FREF_SEL[4:0]$  $4$  $0$  $R0A320h$  $Input Interface Register2$  $RW$  $2h$  $Reference Clock Frequency Select.$
$$ND$  $31$  $16$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ana_cmn_tempc_level_todig[1:0]$  $14$  $13$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Analog Temp Calibration Level To Digital$
$$ana_cmn_tempc_level_todig_fm_reg$  $12$  $12$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Analog Temp Calibration Level To Digital Control From Register Selection$
$$ND$  $11$  $11$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$iddq$  $8$  $8$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $IDDQ Enable$
$$iddq_fm_reg$  $7$  $7$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $IDDQ Control From Register Selection$
$$ND$  $6$  $6$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ana_cmn_pll_lock_ring$  $4$  $4$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Set Value Of Ana_pll_lock_ring $
$$ana_cmn_pll_lock_ring_fm_reg$  $3$  $3$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Value Of Ana_pll_lock_ring Control From Register Selection$
$$ana_cmn_pll_lock$  $2$  $2$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Set Value Of Ana_pll_lock $
$$ana_cmn_pll_lock_fm_reg$  $1$  $1$  $R0A324h$  $Input Interface Register2$  $RW$  $0h$  $Value Of Ana_pll_lock Control From Register Selection.$
$$ND$  $0$  $0$  $R0A324h$  $Input Interface Register3$  $RW$  $0h$  $$
$$pin_ref_fref_sel_rd[4:0]$  $31$  $27$  $R0A328h$  $Input Interface Register3$  $R$  $Vh$  $Reference Frequency Selection Read$
$$ana_cmn_tsen_adc_rdy$  $26$  $26$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Ana_tsen_adc_rdy $
$$ana_cmn_tsen_adc_rdy_fm_reg$  $25$  $25$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Ana_tsen_adc_rdy Control From Register Selection$
$$ana_cmn_impcal_out$  $24$  $24$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Ana_cmn_impcal_out$
$$ana_cmn_impcal_out_fm_reg$  $23$  $23$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Value Of Ana_cmn_impcal_out Control From Register Selection$
$$ND$  $22$  $22$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$ana_cmn_vcoamp_hi$  $20$  $20$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Analog VCO Amplitude High$
$$ana_cmn_vcoamp_hi_fm_reg$  $19$  $19$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Analog VCO Amplitude High Control From Register Selection$
$$burn_in_test$  $18$  $18$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $BURN_IN Test Mode$
$$burn_in_test_fm_reg$  $17$  $17$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $Value Of Burn_in_test Control From Register Selection$
$$ND$  $16$  $12$  $R0A328h$  $Input Interface Register3$  $RW$  $0h$  $$
$$tsen_adc_rd_req$  $11$  $11$  $R0A328h$  $Input Interface Register3$  $RW$  $1h$  $TSEN Data Read Request$
$$tsen_adc_rdy$  $10$  $10$  $R0A328h$  $Input Interface Register3$  $R$  $Vh$  $TSEN Ready Signal For MCU$
$$tsen_adc_data[9:0]$  $9$  $0$  $R0A328h$  $PLL Calibration Related Register 0$  $R$  $Vh$  $TSEN_ADC_DATA Output For MCU$
$$fbc_pllcal_cnt[15:0]$  $31$  $16$  $R0A32Ch$  $PLL Calibration Related Register 0$  $R$  $Vh$  $Analog Feedback Clock Count Result$
$$fbc_cnt_timer[15:0]$  $15$  $0$  $R0A32Ch$  $PLL Calibration Related Register 1$  $RW$  $4fh$  $Analog Feedback Clock Count Timer$
$$ana_cmn_pll_vcon_overth_ring$  $31$  $31$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $VCON_OVERTH_RING Register Value$
$$ana_cmn_pll_vcon_overth_ring_fm_reg$  $30$  $30$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $VCON_OVERTH_RING From Register Selecton$
$$ana_cmn_pll_vddvco_overth_ring$  $29$  $29$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $VDDVCO_OVERTH_RING Register Value$
$$ana_cmn_pll_vddvco_overth_ring_fm_reg$  $28$  $28$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $VDDVCO_OVERTH_RING From Register Force$
$$reset_ana_ring$  $27$  $27$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $1h$  $Reset Analog Ring PLL$
$$ND$  $26$  $15$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $$
$$vddvco_overth_ring_req$  $14$  $14$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $1h$  $VDDVCO Over Threshold Analog Flag Request$
$$vcon_overth_ring_req$  $13$  $13$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $1h$  $VCON Over Threshold Analog Flag Request$
$$vcoamp_hi_req$  $12$  $12$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $1h$  $VCO Amplitude High Analog Flag Request$
$$ana_vddvco_overth_ring$  $11$  $11$  $R0A330h$  $PLL Calibration Related Register 1$  $R$  $Vh$  $VDDVCO Over Threshold Flag For Ring PLL During Calibration$
$$ana_vcon_overth_ring$  $10$  $10$  $R0A330h$  $PLL Calibration Related Register 1$  $R$  $Vh$  $VCON Over Threshold Flag For Ring PLL During Calibration$
$$fbc_pllcal_ring_en$  $9$  $9$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $PLL Calibration Clock Selection$
$$ana_processmon_fclk_rdy_rd$  $8$  $8$  $R0A330h$  $PLL Calibration Related Register 1$  $R$  $Vh$  $Analog Process Monitor FCLK Ready Readback$
$$ANA_PROCESS_VALUE[3:0]$  $7$  $4$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $8h$  $Process Calibration Value To Analog$
$$processmon_fclk_en$  $3$  $3$  $R0A330h$  $PLL Calibration Related Register 1$  $RW$  $0h$  $Process Calibration Clock Selection$
$$ana_vcoamp_hi_rd$  $2$  $2$  $R0A330h$  $PLL Calibration Related Register 1$  $R$  $Vh$  $Analog VCO Amplitude Flag$
$$fbc_pllcal_cnt_ready$  $1$  $1$  $R0A330h$  $PLL Calibration Related Register 1$  $R$  $Vh$  $Feedback Clock Count Result Ready$
$$fbc_cnt_start$  $0$  $0$  $R0A330h$  $Clock gen cmn reg1$  $RW$  $0h$  $Feedback Clock Count Start$
$$ND$  $31$  $31$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$refclk_dis_ack_force$  $29$  $29$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Control From Register Selection$
$$refclk_dis_ack$  $28$  $28$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Value$
$$ref_clk_en$  $27$  $27$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force Referece Clock Enable. $
$$rst_fbc_pllcal_clk$  $26$  $26$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset FBC PLL Calibration Clock$
$$rst_pm_150m_clk$  $25$  $25$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Power Control  Clock$
$$rst_ref_clk$  $24$  $24$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Reference Clock$
$$pm_150m_clk_en$  $23$  $23$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $150M Clock Enable$
$$ND$  $22$  $16$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ref1m_gen_div[7:0]$  $15$  $8$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $18h$  $Reference 1 MHz Generation Divider$
$$ND$  $7$  $5$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$EN_CMN$  $4$  $4$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Common Module$
$$EN_LANE3$  $3$  $3$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 3$
$$EN_LANE2$  $2$  $2$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 2$
$$EN_LANE1$  $1$  $1$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $1h$  $Enable Lane 1$
$$EN_LANE0$  $0$  $0$  $R0A334h$  $Speed control common register 1$  $RW$  $1h$  $Enable Lane 0$
$$ND$  $31$  $10$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A338h$  $Speed control common register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A338h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $3$  $R0A33Ch$  $$  $RW$  $0h$  $$
$$ana_clk100m_125m_sel$  $2$  $2$  $R0A33Ch$  $$  $RW$  $0h$  $PIN_CLK100M_125M Clock Frequency Selection$
$$ana_clk100m_125m_en$  $1$  $1$  $R0A33Ch$  $$  $RW$  $0h$  $PIN_CLK100M_125M Enable$
$$ana_clk100m_125m_div$  $0$  $0$  $R0A33Ch$  $_field description_$  $RW$  $0h$  $Analog 100M 125M Clock Divider$
$$ana_tsen_adc_clk_cnt[15:0]$  $31$  $16$  $R0A340h$  $_field description_$  $RW$  $31h$  $Analog Temp Sensor Clock Frequency Count$
$$ND$  $15$  $12$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ana_tsen_adc_clk_en$  $11$  $11$  $R0A340h$  $_field description_$  $RW$  $1h$  $Analog Temp Sensor Clock Frequency Count Enable$
$$ana_tsen_adc_start$  $10$  $10$  $R0A340h$  $_field description_$  $RW$  $0h$  $Analog Input TSEN_ADC_START Control$
$$ana_tsen_adc_reset$  $9$  $9$  $R0A340h$  $_field description_$  $RW$  $1h$  $Analog Input ANA_TSEN_ADC_RESET Control$
$$ana_tsen_adc_en$  $8$  $8$  $R0A340h$  $_field description_$  $RW$  $0h$  $Analog Input ANA_TSEN_ADC_EN Control$
$$ND$  $7$  $5$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ana_cmn_impcal_out_req$  $4$  $4$  $R0A340h$  $_field description_$  $RW$  $1h$  $Analog IMP Calibration Read Out Request$
$$ana_cmn_impcal_out_rd$  $3$  $3$  $R0A340h$  $_field description_$  $R$  $Vh$  $Analog ANA_CMN_IMPCAL_OUT$
$$ana_tempc_level_todig_rd_req$  $2$  $2$  $R0A340h$  $_field description_$  $RW$  $1h$  $Temperature Calibration Analog Feedback Read Request$
$$ana_tempc_level_todig_rd[1:0]$  $1$  $0$  $R0A340h$  $_field description_$  $R$  $Vh$  $Analog Temp Calibration Level To Digital Indicator$
$$ND$  $31$  $0$  $R0A344h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ND$  $31$  $11$  $R0A348h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ana_cmn_tsen_adc_data_fm_reg$  $10$  $10$  $R0A348h$  $Input Interface Register4$  $RW$  $0h$  $Force Value Of Ana_tsen_adc_data From Register.$
$$ana_cmn_tsen_adc_data[9:0]$  $9$  $0$  $R0A348h$  $Power control common register 2$  $RW$  $0h$  $Ana_tsen_adc_data$
$$ND$  $31$  $29$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_tx_or_force$  $28$  $28$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Force Value Of PU_TX_OR$
$$ana_pu_tx_or$  $27$  $27$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Logic OR'ed Value Of All PU_TX Signals$
$$ana_pll_clk_ready_pre0$  $26$  $26$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY_PRE0 Sigal Value For LC PLL$
$$ana_pll_clk_ready_pre1$  $25$  $25$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY_PRE1 Sigal Value For LC PLL$
$$ana_pll_clk_ready$  $24$  $24$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY Sigal Value For LC PLL$
$$ana_pll_clk_ready_pre0_ring$  $23$  $23$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY_PRE0 Sigal Value For Ring PLL$
$$ana_pll_clk_ready_pre1_ring$  $22$  $22$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY_PRE1 Sigal Value For Ring PLL$
$$ana_pll_clk_ready_ring$  $21$  $21$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $PLL_CLK_READY Sigal Value For LC PLL For Ring PLL$
$$ND$  $20$  $20$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_ivref$  $19$  $19$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF Control$
$$ana_pu_ivref_dly1$  $18$  $18$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY1 Control$
$$ana_pu_ivref_dly2$  $17$  $17$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY2 Control$
$$ana_pu_ivref_dly3$  $16$  $16$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY3 Control$
$$ND$  $15$  $11$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_pll_dly_ring$  $10$  $10$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Power Up Pll Delay For Ring PLL$
$$ND$  $9$  $0$  $R0A34Ch$  $_field description_$  $RW$  $0h$  $$
$$testbus_dbg[15:0]$  $31$  $16$  $R0A354h$  $_field description_$  $RW$  $0h$  $Debug Dummy Register. $
$$ND$  $15$  $0$  $R0A354h$  $Common Reserved Register 1$  $RW$  $0h$  $$
$$cmn_ana_rsvd_out_rd[15:0]$  $31$  $16$  $R0A358h$  $Common Reserved Register 1$  $R$  $Vh$  $CMN_ANA_RSVD_OUT Value$
$$pin_reserved_input_rd[15:0]$  $15$  $0$  $R0A358h$  $Common Reserved Register 2$  $R$  $Vh$  $PIN_RESERVED_INPUT Value$
$$ND$  $31$  $31$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$pin_reserved_output[15:0]$  $15$  $0$  $R0A35Ch$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $PIN_RESERVED_OUTPUT Value$
$$timer3_clk_sel_cmn[1:0]$  $31$  $30$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$timer2_clk_sel_cmn[1:0]$  $29$  $28$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$timer1_clk_sel_cmn[1:0]$  $27$  $26$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$timer0_clk_sel_cmn[1:0]$  $25$  $24$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$pwm3_clk_sel_cmn[1:0]$  $23$  $22$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$pwm2_clk_sel_cmn[1:0]$  $21$  $20$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$pwm1_clk_sel_cmn[1:0]$  $19$  $18$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$pwm0_clk_sel_cmn[1:0]$  $17$  $16$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$timer_2ex_sel_cmn[1:0]$  $15$  $14$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T2EX Input Selection$
$$timer_2_sel_cmn[1:0]$  $13$  $12$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T2 Input Selection$
$$timer_1_sel_cmn[1:0]$  $11$  $10$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T1 Input Selection$
$$timer_0_sel_cmn[1:0]$  $9$  $8$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T0 Input Selection$
$$ND$  $7$  $5$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$swd_cmn$  $4$  $4$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Start Watchdog Timer$
$$timer_3_en_cmn$  $3$  $3$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer3$
$$timer_2_en_cmn$  $2$  $2$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer2$
$$timer_1_en_cmn$  $1$  $1$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer1$
$$timer_0_en_cmn$  $0$  $0$  $R0A360h$  $CMN MCU Ext Timer Control Register 1$  $RW$  $0h$  $Enable Hardware Timer0$
$$timer0_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A364h$  $CMN MCU Ext Timer Control Register 1$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer0_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A364h$  $CMN MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer1_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A368h$  $CMN MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer1_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A368h$  $CMN MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer2_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A36Ch$  $CMN MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer2_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A36Ch$  $CMN MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer3_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A370h$  $CMN MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 3 Counter Number$
$$timer3_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A370h$  $CMN MCU Ext Timer Control Register 8$  $RW$  $01h$  $Timer 3 Counter Number$
$$pwm0_en_cmn$  $31$  $31$  $R0A374h$  $CMN MCU Ext Timer Control Register 8$  $RW$  $1h$  $Enable Timer Clock Generation Function0 For CPU Timer$
$$pwm0_counter_cmn[30:0]$  $30$  $0$  $R0A374h$  $CMN MCU Ext Timer Control Register 9$  $RW$  $14h$  $Timer Clock Block 0 Control$
$$pwm1_en_cmn$  $31$  $31$  $R0A378h$  $CMN MCU Ext Timer Control Register 9$  $RW$  $1h$  $Enable Timer Clock Generation Function1 For CPU Timer$
$$pwm1_counter_cmn[30:0]$  $30$  $0$  $R0A378h$  $CMN_MCU Ext Timer Control Register 10$  $RW$  $14h$  $Timer Clock Block 1 Control$
$$pwm2_en_cmn$  $31$  $31$  $R0A37Ch$  $CMN_MCU Ext Timer Control Register 10$  $RW$  $1h$  $Enable Timer Clock Generation Function2 For CPU Timer$
$$pwm2_counter_cmn[30:0]$  $30$  $0$  $R0A37Ch$  $CMN MCU Ext Timer Control Register 11$  $RW$  $14h$  $Timer Clock Block 2 Control$
$$pwm3_en_cmn$  $31$  $31$  $R0A380h$  $CMN MCU Ext Timer Control Register 11$  $RW$  $1h$  $Enable Timer Clock Generation Function3 For CPU Timer$
$$pwm3_counter_cmn[30:0]$  $30$  $0$  $R0A380h$  $MCU ISR Register 1$  $RW$  $14h$  $Timer Clock Block 3 Control$
$$ND$  $31$  $25$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane3_int_isr$  $24$  $24$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 3 INT ISR$
$$ND$  $23$  $17$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane2_int_isr$  $16$  $16$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 2 INT ISR$
$$ND$  $15$  $9$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane1_int_isr$  $8$  $8$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 1 INT ISR$
$$ND$  $7$  $1$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane0_int_isr$  $0$  $0$  $R0A384h$  $MCU ISR Register 2$  $RW$  $0h$  $Lane 0 INT ISR$
$$ND$  $31$  $25$  $R0A388h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$lane3_int_mask$  $24$  $24$  $R0A388h$  $MCU ISR Register 2$  $RW$  $0h$  $Lane 3 INT ISR Mask$
$$ND$  $23$  $17$  $R0A388h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$lane2_int_mask$  $16$  $16$  $R0A388h$  $MCU ISR Register 2$  $RW$  $0h$  $Lane 2 INT ISR Mask$
$$ND$  $15$  $9$  $R0A388h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$lane1_int_mask$  $8$  $8$  $R0A388h$  $MCU ISR Register 2$  $RW$  $0h$  $Lane 1 INT ISR Mask$
$$ND$  $7$  $1$  $R0A388h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$lane0_int_mask$  $0$  $0$  $R0A388h$  $MCU ISR Register 3$  $RW$  $0h$  $Lane 0 INT ISR Mask$
$$ND$  $31$  $25$  $R0A38Ch$  $MCU ISR Register 3$  $RW$  $0h$  $$
$$lane3_int_isr_clear$  $24$  $24$  $R0A38Ch$  $MCU ISR Register 3$  $RW$  $0h$  $Lane 3 INT ISR Clear$
$$ND$  $23$  $17$  $R0A38Ch$  $MCU ISR Register 3$  $RW$  $0h$  $$
$$lane2_int_isr_clear$  $16$  $16$  $R0A38Ch$  $MCU ISR Register 3$  $RW$  $0h$  $Lane 2 INT ISR Clear$
$$ND$  $15$  $9$  $R0A38Ch$  $MCU ISR Register 3$  $RW$  $0h$  $$
$$lane1_int_isr_clear$  $8$  $8$  $R0A38Ch$  $MCU ISR Register 3$  $RW$  $0h$  $Lane 1 INT ISR Clear$
$$ND$  $7$  $1$  $R0A38Ch$  $MCU ISR Register 3$  $RW$  $0h$  $$
$$lane0_int_isr_clear$  $0$  $0$  $R0A38Ch$  $MCU ISR Register 4$  $RW$  $0h$  $Lane 0 INT ISR Clear$
$$ND$  $31$  $25$  $R0A390h$  $MCU ISR Register 4$  $RW$  $0h$  $$
$$set_int_isr_lane3$  $24$  $24$  $R0A390h$  $MCU ISR Register 4$  $RW$  $0h$  $Set Lane 3 INT ISR$
$$ND$  $23$  $17$  $R0A390h$  $MCU ISR Register 4$  $RW$  $0h$  $$
$$set_int_isr_lane2$  $16$  $16$  $R0A390h$  $MCU ISR Register 4$  $RW$  $0h$  $Set Lane 2 INT ISR$
$$ND$  $15$  $9$  $R0A390h$  $MCU ISR Register 4$  $RW$  $0h$  $$
$$set_int_isr_lane1$  $8$  $8$  $R0A390h$  $MCU ISR Register 4$  $RW$  $0h$  $Set Lane 1 INT ISR$
$$ND$  $7$  $1$  $R0A390h$  $MCU ISR Register 4$  $RW$  $0h$  $$
$$set_int_isr_lane0$  $0$  $0$  $R0A390h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $Set Lane 0 INT ISR$
$$ND$  $31$  $26$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $$
$$gpi_cmn_fm_reg$  $25$  $25$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $Force Value Of GPI_CMN From Register$
$$gpo_sel_cmn$  $24$  $24$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $GPIO Control Select$
$$pin_gpo_cmn[7:0]$  $23$  $16$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $PIN_GPO_CMN Control Register$
$$pin_gpo_rd_cmn[7:0]$  $15$  $8$  $R0A394h$  $CMN MCU GPIO Control Register$  $R$  $Vh$  $PIN_GPO_CMN Read Back Value$
$$pin_gpi_rd_cmn[7:0]$  $7$  $0$  $R0A394h$  $CMN Cache Control Debug Register 0$  $R$  $Vh$  $PIN_GPI_CMN Read Back Value$
$$int0_enable_cmn$  $31$  $31$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $1h$  $Overall CMN MCU INT0 Enable$
$$int5_enable_cmn$  $30$  $30$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $1h$  $Overall CMN MCU INT5 Enable$
$$int4_enable_cmn$  $29$  $29$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $1h$  $Overall CMN MCU INT4 Enable$
$$int3_enable_cmn$  $28$  $28$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $1h$  $Overall CMN MCU INT3 Enable$
$$int2_enable_cmn$  $27$  $27$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $1h$  $Overall CMN MCU INT2 Enable$
$$ND$  $26$  $24$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel1_cmn[4:0]$  $23$  $19$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$mem_line_sel0_cmn[4:0]$  $18$  $14$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$line_tag_sel_cmn[4:0]$  $13$  $9$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$line_tag_cmn[8:0]$  $8$  $0$  $R0A398h$  $CMN Cache Control Debug Register 1$  $R$  $Vh$  $Cache Control Debug Register$
$$ND$  $31$  $24$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$gpi_cmn[7:0]$  $23$  $16$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $GPI CMN$
$$ND$  $15$  $10$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel1_cmn[4:0]$  $9$  $5$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$miss_line_sel0_cmn[4:0]$  $4$  $0$  $R0A39Ch$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $31$  $16$  $R0A3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $$
$$mcu_wdt_en_cmn$  $15$  $15$  $R0A3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $CMN MCU Watch Dog Timer Enable$
$$mcu_wdt_cnt_hi_cmn[14:0]$  $14$  $0$  $R0A3A0h$  $Chip ID$  $RW$  $400h$  $CMN MCU Watch Dog Timer counter$
$$CID0[7:4]$  $31$  $28$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Technology. $
$$CID0[3:0]$  $27$  $24$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Type. $
$$CID1[7:4]$  $23$  $20$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Major Revision.$
$$CID1[3:0]$  $19$  $16$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Minor Revision.$
$$cid3[7:6]$  $15$  $14$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Process Node$
$$cid3[5:4]$  $13$  $12$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Foundry$
$$cid3[3:2]$  $11$  $10$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Chip Threshold$
$$cid3[1:0]$  $9$  $8$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Digital Threshold$
$$cid2[7:0]$  $7$  $0$  $R0A3F8h$  $_field description_$  $R$  $Vh$  $Main Revision$
$$PHY_LANE_NUM[2:0]$  $31$  $29$  $R0A3FCh$  $_field description_$  $R$  $Vh$  $Physical Number Of Lanes$
$$ND$  $28$  $24$  $R0A3FCh$  $_field description_$  $RW$  $0h$  $$
$$dig_id[7:0]$  $23$  $16$  $R0A3FCh$  $_field description_$  $R$  $Vh$  $Digital Revision$
$$ana_id[15:0]$  $15$  $0$  $R0A3FCh$  $TBD$  $R$  $Vh$  $Analog ID$
$$ND$  $31$  $26$  $R0E000h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate0[9:8]$  $25$  $24$  $R0E000h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate0[7:0]$  $23$  $16$  $R0E000h$  $TBD$  $RW$  $40h$  $TBD$
$$ND$  $15$  $12$  $R0E000h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate0[3:0]$  $11$  $8$  $R0E000h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E000h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate0[2:0]$  $2$  $0$  $R0E000h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R0E004h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate0$  $24$  $24$  $R0E004h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E004h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate0[3:0]$  $19$  $16$  $R0E004h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E004h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate0[9:8]$  $9$  $8$  $R0E004h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate0[7:0]$  $7$  $0$  $R0E004h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $26$  $R0E008h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate0[9:8]$  $25$  $24$  $R0E008h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate0[7:0]$  $23$  $16$  $R0E008h$  $TBD$  $RW$  $ah$  $TBD$
$$ND$  $15$  $10$  $R0E008h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate0[9:8]$  $9$  $8$  $R0E008h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate0[7:0]$  $7$  $0$  $R0E008h$  $TBD$  $RW$  $28h$  $TBD$
$$init_txfoffs_pioff_rate0[7:0]$  $31$  $24$  $R0E00Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E00Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate0[1:0]$  $17$  $16$  $R0E00Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E00Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate0[1:0]$  $9$  $8$  $R0E00Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E00Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate0[4:0]$  $4$  $0$  $R0E00Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $25$  $R0E010h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate0$  $24$  $24$  $R0E010h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E010h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate0[11:8]$  $19$  $16$  $R0E010h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pioff_rate0[7:0]$  $15$  $8$  $R0E010h$  $TBD$  $RW$  $dah$  $TBD$
$$ND$  $7$  $2$  $R0E010h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate0[9:8]$  $1$  $0$  $R0E010h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E014h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate0[12:8]$  $28$  $24$  $R0E014h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pioff_rate0[7:0]$  $23$  $16$  $R0E014h$  $TBD$  $RW$  $afh$  $TBD$
$$ND$  $15$  $12$  $R0E014h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate0[3:0]$  $11$  $8$  $R0E014h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R0E014h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate0$  $0$  $0$  $R0E014h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E020h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate1[9:8]$  $25$  $24$  $R0E020h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate1[7:0]$  $23$  $16$  $R0E020h$  $TBD$  $RW$  $84h$  $TBD$
$$ND$  $15$  $12$  $R0E020h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate1[3:0]$  $11$  $8$  $R0E020h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $3$  $R0E020h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate1[2:0]$  $2$  $0$  $R0E020h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R0E024h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate1$  $24$  $24$  $R0E024h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E024h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate1[3:0]$  $19$  $16$  $R0E024h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E024h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate1[9:8]$  $9$  $8$  $R0E024h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate1[7:0]$  $7$  $0$  $R0E024h$  $TBD$  $RW$  $15h$  $TBD$
$$ND$  $31$  $26$  $R0E028h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate1[9:8]$  $25$  $24$  $R0E028h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate1[7:0]$  $23$  $16$  $R0E028h$  $TBD$  $RW$  $ah$  $TBD$
$$ND$  $15$  $10$  $R0E028h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate1[9:8]$  $9$  $8$  $R0E028h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate1[7:0]$  $7$  $0$  $R0E028h$  $TBD$  $RW$  $29h$  $TBD$
$$init_txfoffs_pioff_rate1[7:0]$  $31$  $24$  $R0E02Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E02Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate1[1:0]$  $17$  $16$  $R0E02Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E02Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate1[1:0]$  $9$  $8$  $R0E02Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E02Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate1[4:0]$  $4$  $0$  $R0E02Ch$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $31$  $25$  $R0E030h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate1$  $24$  $24$  $R0E030h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E030h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate1[11:8]$  $19$  $16$  $R0E030h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pioff_rate1[7:0]$  $15$  $8$  $R0E030h$  $TBD$  $RW$  $b6h$  $TBD$
$$ND$  $7$  $2$  $R0E030h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate1[9:8]$  $1$  $0$  $R0E030h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E034h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate1[12:8]$  $28$  $24$  $R0E034h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pioff_rate1[7:0]$  $23$  $16$  $R0E034h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $15$  $12$  $R0E034h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate1[3:0]$  $11$  $8$  $R0E034h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R0E034h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate1$  $0$  $0$  $R0E034h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E040h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate2[9:8]$  $25$  $24$  $R0E040h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate2[7:0]$  $23$  $16$  $R0E040h$  $TBD$  $RW$  $4eh$  $TBD$
$$ND$  $15$  $12$  $R0E040h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate2[3:0]$  $11$  $8$  $R0E040h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $3$  $R0E040h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate2[2:0]$  $2$  $0$  $R0E040h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E044h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate2$  $24$  $24$  $R0E044h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E044h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate2[3:0]$  $19$  $16$  $R0E044h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E044h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate2[9:8]$  $9$  $8$  $R0E044h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate2[7:0]$  $7$  $0$  $R0E044h$  $TBD$  $RW$  $18h$  $TBD$
$$ND$  $31$  $26$  $R0E048h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate2[9:8]$  $25$  $24$  $R0E048h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate2[7:0]$  $23$  $16$  $R0E048h$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $15$  $10$  $R0E048h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate2[9:8]$  $9$  $8$  $R0E048h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate2[7:0]$  $7$  $0$  $R0E048h$  $TBD$  $RW$  $31h$  $TBD$
$$init_txfoffs_pioff_rate2[7:0]$  $31$  $24$  $R0E04Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E04Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate2[1:0]$  $17$  $16$  $R0E04Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E04Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate2[1:0]$  $9$  $8$  $R0E04Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E04Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate2[4:0]$  $4$  $0$  $R0E04Ch$  $TBD$  $RW$  $8h$  $TBD$
$$ND$  $31$  $25$  $R0E050h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate2$  $24$  $24$  $R0E050h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E050h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate2[11:8]$  $19$  $16$  $R0E050h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pioff_rate2[7:0]$  $15$  $8$  $R0E050h$  $TBD$  $RW$  $f9h$  $TBD$
$$ND$  $7$  $2$  $R0E050h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate2[9:8]$  $1$  $0$  $R0E050h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E054h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate2[12:8]$  $28$  $24$  $R0E054h$  $TBD$  $RW$  $bh$  $TBD$
$$ssc_m_pioff_rate2[7:0]$  $23$  $16$  $R0E054h$  $TBD$  $RW$  $cdh$  $TBD$
$$ND$  $15$  $12$  $R0E054h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate2[3:0]$  $11$  $8$  $R0E054h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R0E054h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate2$  $0$  $0$  $R0E054h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E060h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate3[9:8]$  $25$  $24$  $R0E060h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate3[7:0]$  $23$  $16$  $R0E060h$  $TBD$  $RW$  $50h$  $TBD$
$$ND$  $15$  $12$  $R0E060h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate3[3:0]$  $11$  $8$  $R0E060h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $3$  $R0E060h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate3[2:0]$  $2$  $0$  $R0E060h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E064h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate3$  $24$  $24$  $R0E064h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E064h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate3[3:0]$  $19$  $16$  $R0E064h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E064h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate3[9:8]$  $9$  $8$  $R0E064h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate3[7:0]$  $7$  $0$  $R0E064h$  $TBD$  $RW$  $19h$  $TBD$
$$ND$  $31$  $26$  $R0E068h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate3[9:8]$  $25$  $24$  $R0E068h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate3[7:0]$  $23$  $16$  $R0E068h$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $15$  $10$  $R0E068h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate3[9:8]$  $9$  $8$  $R0E068h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate3[7:0]$  $7$  $0$  $R0E068h$  $TBD$  $RW$  $32h$  $TBD$
$$init_txfoffs_pioff_rate3[7:0]$  $31$  $24$  $R0E06Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E06Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate3[1:0]$  $17$  $16$  $R0E06Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E06Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate3[1:0]$  $9$  $8$  $R0E06Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E06Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate3[4:0]$  $4$  $0$  $R0E06Ch$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $31$  $25$  $R0E070h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate3$  $24$  $24$  $R0E070h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E070h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate3[11:8]$  $19$  $16$  $R0E070h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pioff_rate3[7:0]$  $15$  $8$  $R0E070h$  $TBD$  $RW$  $dah$  $TBD$
$$ND$  $7$  $2$  $R0E070h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate3[9:8]$  $1$  $0$  $R0E070h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E074h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate3[12:8]$  $28$  $24$  $R0E074h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_pioff_rate3[7:0]$  $23$  $16$  $R0E074h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $15$  $12$  $R0E074h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate3[3:0]$  $11$  $8$  $R0E074h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R0E074h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate3$  $0$  $0$  $R0E074h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E080h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate4[9:8]$  $25$  $24$  $R0E080h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate4[7:0]$  $23$  $16$  $R0E080h$  $TBD$  $RW$  $a5h$  $TBD$
$$ND$  $15$  $12$  $R0E080h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate4[3:0]$  $11$  $8$  $R0E080h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $3$  $R0E080h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate4[2:0]$  $2$  $0$  $R0E080h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E084h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate4$  $24$  $24$  $R0E084h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E084h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate4[3:0]$  $19$  $16$  $R0E084h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E084h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate4[9:8]$  $9$  $8$  $R0E084h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate4[7:0]$  $7$  $0$  $R0E084h$  $TBD$  $RW$  $1ah$  $TBD$
$$ND$  $31$  $26$  $R0E088h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate4[9:8]$  $25$  $24$  $R0E088h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate4[7:0]$  $23$  $16$  $R0E088h$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $15$  $10$  $R0E088h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate4[9:8]$  $9$  $8$  $R0E088h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate4[7:0]$  $7$  $0$  $R0E088h$  $TBD$  $RW$  $34h$  $TBD$
$$init_txfoffs_pioff_rate4[7:0]$  $31$  $24$  $R0E08Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E08Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate4[1:0]$  $17$  $16$  $R0E08Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E08Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate4[1:0]$  $9$  $8$  $R0E08Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E08Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate4[4:0]$  $4$  $0$  $R0E08Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $25$  $R0E090h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate4$  $24$  $24$  $R0E090h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E090h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate4[11:8]$  $19$  $16$  $R0E090h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pioff_rate4[7:0]$  $15$  $8$  $R0E090h$  $TBD$  $RW$  $c9h$  $TBD$
$$ND$  $7$  $2$  $R0E090h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate4[9:8]$  $1$  $0$  $R0E090h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E094h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate4[12:8]$  $28$  $24$  $R0E094h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_pioff_rate4[7:0]$  $23$  $16$  $R0E094h$  $TBD$  $RW$  $7bh$  $TBD$
$$ND$  $15$  $12$  $R0E094h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate4[3:0]$  $11$  $8$  $R0E094h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R0E094h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate4$  $0$  $0$  $R0E094h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E0A0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate5[9:8]$  $25$  $24$  $R0E0A0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate5[7:0]$  $23$  $16$  $R0E0A0h$  $TBD$  $RW$  $aah$  $TBD$
$$ND$  $15$  $12$  $R0E0A0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate5[3:0]$  $11$  $8$  $R0E0A0h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $7$  $3$  $R0E0A0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate5[2:0]$  $2$  $0$  $R0E0A0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $25$  $R0E0A4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate5$  $24$  $24$  $R0E0A4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E0A4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate5[3:0]$  $19$  $16$  $R0E0A4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E0A4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate5[9:8]$  $9$  $8$  $R0E0A4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate5[7:0]$  $7$  $0$  $R0E0A4h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $31$  $26$  $R0E0A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate5[9:8]$  $25$  $24$  $R0E0A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate5[7:0]$  $23$  $16$  $R0E0A8h$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $15$  $10$  $R0E0A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate5[9:8]$  $9$  $8$  $R0E0A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate5[7:0]$  $7$  $0$  $R0E0A8h$  $TBD$  $RW$  $35h$  $TBD$
$$init_txfoffs_pioff_rate5[7:0]$  $31$  $24$  $R0E0ACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E0ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate5[1:0]$  $17$  $16$  $R0E0ACh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E0ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate5[1:0]$  $9$  $8$  $R0E0ACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E0ACh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate5[4:0]$  $4$  $0$  $R0E0ACh$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $25$  $R0E0B0h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate5$  $24$  $24$  $R0E0B0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E0B0h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate5[11:8]$  $19$  $16$  $R0E0B0h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pioff_rate5[7:0]$  $15$  $8$  $R0E0B0h$  $TBD$  $RW$  $b9h$  $TBD$
$$ND$  $7$  $2$  $R0E0B0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate5[9:8]$  $1$  $0$  $R0E0B0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E0B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate5[12:8]$  $28$  $24$  $R0E0B4h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_pioff_rate5[7:0]$  $23$  $16$  $R0E0B4h$  $TBD$  $RW$  $dbh$  $TBD$
$$ND$  $15$  $12$  $R0E0B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate5[3:0]$  $11$  $8$  $R0E0B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R0E0B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate5$  $0$  $0$  $R0E0B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E0C0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate6[9:8]$  $25$  $24$  $R0E0C0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate6[7:0]$  $23$  $16$  $R0E0C0h$  $TBD$  $RW$  $b0h$  $TBD$
$$ND$  $15$  $12$  $R0E0C0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate6[3:0]$  $11$  $8$  $R0E0C0h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $7$  $3$  $R0E0C0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate6[2:0]$  $2$  $0$  $R0E0C0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $25$  $R0E0C4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate6$  $24$  $24$  $R0E0C4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E0C4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate6[3:0]$  $19$  $16$  $R0E0C4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E0C4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate6[9:8]$  $9$  $8$  $R0E0C4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate6[7:0]$  $7$  $0$  $R0E0C4h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $31$  $26$  $R0E0C8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate6[9:8]$  $25$  $24$  $R0E0C8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate6[7:0]$  $23$  $16$  $R0E0C8h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E0C8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate6[9:8]$  $9$  $8$  $R0E0C8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate6[7:0]$  $7$  $0$  $R0E0C8h$  $TBD$  $RW$  $37h$  $TBD$
$$init_txfoffs_pioff_rate6[7:0]$  $31$  $24$  $R0E0CCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E0CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate6[1:0]$  $17$  $16$  $R0E0CCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E0CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate6[1:0]$  $9$  $8$  $R0E0CCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E0CCh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate6[4:0]$  $4$  $0$  $R0E0CCh$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $25$  $R0E0D0h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate6$  $24$  $24$  $R0E0D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E0D0h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate6[11:8]$  $19$  $16$  $R0E0D0h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pioff_rate6[7:0]$  $15$  $8$  $R0E0D0h$  $TBD$  $RW$  $b6h$  $TBD$
$$ND$  $7$  $2$  $R0E0D0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate6[9:8]$  $1$  $0$  $R0E0D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E0D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate6[12:8]$  $28$  $24$  $R0E0D4h$  $TBD$  $RW$  $dh$  $TBD$
$$ssc_m_pioff_rate6[7:0]$  $23$  $16$  $R0E0D4h$  $TBD$  $RW$  $51h$  $TBD$
$$ND$  $15$  $12$  $R0E0D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate6[3:0]$  $11$  $8$  $R0E0D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R0E0D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate6$  $0$  $0$  $R0E0D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E0E0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate7[9:8]$  $25$  $24$  $R0E0E0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate7[7:0]$  $23$  $16$  $R0E0E0h$  $TBD$  $RW$  $b4h$  $TBD$
$$ND$  $15$  $12$  $R0E0E0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate7[3:0]$  $11$  $8$  $R0E0E0h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $3$  $R0E0E0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate7[2:0]$  $2$  $0$  $R0E0E0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $25$  $R0E0E4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate7$  $24$  $24$  $R0E0E4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E0E4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate7[3:0]$  $19$  $16$  $R0E0E4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E0E4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate7[9:8]$  $9$  $8$  $R0E0E4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate7[7:0]$  $7$  $0$  $R0E0E4h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $31$  $26$  $R0E0E8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate7[9:8]$  $25$  $24$  $R0E0E8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate7[7:0]$  $23$  $16$  $R0E0E8h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E0E8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate7[9:8]$  $9$  $8$  $R0E0E8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate7[7:0]$  $7$  $0$  $R0E0E8h$  $TBD$  $RW$  $38h$  $TBD$
$$init_txfoffs_pioff_rate7[7:0]$  $31$  $24$  $R0E0ECh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E0ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate7[1:0]$  $17$  $16$  $R0E0ECh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E0ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate7[1:0]$  $9$  $8$  $R0E0ECh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E0ECh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate7[4:0]$  $4$  $0$  $R0E0ECh$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $25$  $R0E0F0h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate7$  $24$  $24$  $R0E0F0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E0F0h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate7[11:8]$  $19$  $16$  $R0E0F0h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pioff_rate7[7:0]$  $15$  $8$  $R0E0F0h$  $TBD$  $RW$  $e3h$  $TBD$
$$ND$  $7$  $2$  $R0E0F0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate7[9:8]$  $1$  $0$  $R0E0F0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E0F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate7[12:8]$  $28$  $24$  $R0E0F4h$  $TBD$  $RW$  $dh$  $TBD$
$$ssc_m_pioff_rate7[7:0]$  $23$  $16$  $R0E0F4h$  $TBD$  $RW$  $9dh$  $TBD$
$$ND$  $15$  $12$  $R0E0F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate7[3:0]$  $11$  $8$  $R0E0F4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R0E0F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate7$  $0$  $0$  $R0E0F4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E100h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pioff_rate8[9:8]$  $25$  $24$  $R0E100h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pioff_rate8[7:0]$  $23$  $16$  $R0E100h$  $TBD$  $RW$  $b3h$  $TBD$
$$ND$  $15$  $12$  $R0E100h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pioff_rate8[3:0]$  $11$  $8$  $R0E100h$  $TBD$  $RW$  $8h$  $TBD$
$$ND$  $7$  $3$  $R0E100h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pioff_rate8[2:0]$  $2$  $0$  $R0E100h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $25$  $R0E104h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pioff_rate8$  $24$  $24$  $R0E104h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E104h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pioff_rate8[3:0]$  $19$  $16$  $R0E104h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E104h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pioff_rate8[9:8]$  $9$  $8$  $R0E104h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pioff_rate8[7:0]$  $7$  $0$  $R0E104h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $31$  $26$  $R0E108h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pioff_rate8[9:8]$  $25$  $24$  $R0E108h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pioff_rate8[7:0]$  $23$  $16$  $R0E108h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E108h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pioff_rate8[9:8]$  $9$  $8$  $R0E108h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pioff_rate8[7:0]$  $7$  $0$  $R0E108h$  $TBD$  $RW$  $38h$  $TBD$
$$init_txfoffs_pioff_rate8[7:0]$  $31$  $24$  $R0E10Ch$  $TBD$  $RW$  $dbh$  $TBD$
$$ND$  $23$  $18$  $R0E10Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pioff_rate8[1:0]$  $17$  $16$  $R0E10Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E10Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pioff_rate8[1:0]$  $9$  $8$  $R0E10Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E10Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pioff_rate8[4:0]$  $4$  $0$  $R0E10Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $25$  $R0E110h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pioff_rate8$  $24$  $24$  $R0E110h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E110h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pioff_rate8[11:8]$  $19$  $16$  $R0E110h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pioff_rate8[7:0]$  $15$  $8$  $R0E110h$  $TBD$  $RW$  $dah$  $TBD$
$$ND$  $7$  $2$  $R0E110h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pioff_rate8[9:8]$  $1$  $0$  $R0E110h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $29$  $R0E114h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pioff_rate8[12:8]$  $28$  $24$  $R0E114h$  $TBD$  $RW$  $dh$  $TBD$
$$ssc_m_pioff_rate8[7:0]$  $23$  $16$  $R0E114h$  $TBD$  $RW$  $8fh$  $TBD$
$$ND$  $15$  $12$  $R0E114h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pioff_rate8[3:0]$  $11$  $8$  $R0E114h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $1$  $R0E114h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pioff_rate8$  $0$  $0$  $R0E114h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E120h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate0[9:8]$  $25$  $24$  $R0E120h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate0[7:0]$  $23$  $16$  $R0E120h$  $TBD$  $RW$  $20h$  $TBD$
$$ND$  $15$  $12$  $R0E120h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate0[3:0]$  $11$  $8$  $R0E120h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E120h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate0[2:0]$  $2$  $0$  $R0E120h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R0E124h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate0$  $24$  $24$  $R0E124h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E124h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate0[3:0]$  $19$  $16$  $R0E124h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E124h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate0[9:8]$  $9$  $8$  $R0E124h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate0[7:0]$  $7$  $0$  $R0E124h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $26$  $R0E128h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate0[9:8]$  $25$  $24$  $R0E128h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate0[7:0]$  $23$  $16$  $R0E128h$  $TBD$  $RW$  $ah$  $TBD$
$$ND$  $15$  $10$  $R0E128h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate0[9:8]$  $9$  $8$  $R0E128h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate0[7:0]$  $7$  $0$  $R0E128h$  $TBD$  $RW$  $28h$  $TBD$
$$init_txfoffs_pion_rate0[7:0]$  $31$  $24$  $R0E12Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E12Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate0[1:0]$  $17$  $16$  $R0E12Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E12Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate0[1:0]$  $9$  $8$  $R0E12Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E12Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate0[4:0]$  $4$  $0$  $R0E12Ch$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $31$  $25$  $R0E130h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate0$  $24$  $24$  $R0E130h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E130h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate0[11:8]$  $19$  $16$  $R0E130h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate0[7:0]$  $15$  $8$  $R0E130h$  $TBD$  $RW$  $dah$  $TBD$
$$ND$  $7$  $2$  $R0E130h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate0[9:8]$  $1$  $0$  $R0E130h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E134h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate0[12:8]$  $28$  $24$  $R0E134h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pion_rate0[7:0]$  $23$  $16$  $R0E134h$  $TBD$  $RW$  $afh$  $TBD$
$$ND$  $15$  $12$  $R0E134h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate0[3:0]$  $11$  $8$  $R0E134h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $1$  $R0E134h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate0$  $0$  $0$  $R0E134h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E140h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate1[9:8]$  $25$  $24$  $R0E140h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate1[7:0]$  $23$  $16$  $R0E140h$  $TBD$  $RW$  $21h$  $TBD$
$$ND$  $15$  $12$  $R0E140h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate1[3:0]$  $11$  $8$  $R0E140h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $3$  $R0E140h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate1[2:0]$  $2$  $0$  $R0E140h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $25$  $R0E144h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate1$  $24$  $24$  $R0E144h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E144h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate1[3:0]$  $19$  $16$  $R0E144h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E144h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate1[9:8]$  $9$  $8$  $R0E144h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate1[7:0]$  $7$  $0$  $R0E144h$  $TBD$  $RW$  $15h$  $TBD$
$$ND$  $31$  $26$  $R0E148h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate1[9:8]$  $25$  $24$  $R0E148h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate1[7:0]$  $23$  $16$  $R0E148h$  $TBD$  $RW$  $ah$  $TBD$
$$ND$  $15$  $10$  $R0E148h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate1[9:8]$  $9$  $8$  $R0E148h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate1[7:0]$  $7$  $0$  $R0E148h$  $TBD$  $RW$  $29h$  $TBD$
$$init_txfoffs_pion_rate1[7:0]$  $31$  $24$  $R0E14Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E14Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate1[1:0]$  $17$  $16$  $R0E14Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E14Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate1[1:0]$  $9$  $8$  $R0E14Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E14Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate1[4:0]$  $4$  $0$  $R0E14Ch$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $31$  $25$  $R0E150h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate1$  $24$  $24$  $R0E150h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E150h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate1[11:8]$  $19$  $16$  $R0E150h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate1[7:0]$  $15$  $8$  $R0E150h$  $TBD$  $RW$  $b6h$  $TBD$
$$ND$  $7$  $2$  $R0E150h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate1[9:8]$  $1$  $0$  $R0E150h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E154h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate1[12:8]$  $28$  $24$  $R0E154h$  $TBD$  $RW$  $9h$  $TBD$
$$ssc_m_pion_rate1[7:0]$  $23$  $16$  $R0E154h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $15$  $12$  $R0E154h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate1[3:0]$  $11$  $8$  $R0E154h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $1$  $R0E154h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate1$  $0$  $0$  $R0E154h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E160h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate2[9:8]$  $25$  $24$  $R0E160h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate2[7:0]$  $23$  $16$  $R0E160h$  $TBD$  $RW$  $27h$  $TBD$
$$ND$  $15$  $12$  $R0E160h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate2[3:0]$  $11$  $8$  $R0E160h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $3$  $R0E160h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate2[2:0]$  $2$  $0$  $R0E160h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E164h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate2$  $24$  $24$  $R0E164h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E164h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate2[3:0]$  $19$  $16$  $R0E164h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E164h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate2[9:8]$  $9$  $8$  $R0E164h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate2[7:0]$  $7$  $0$  $R0E164h$  $TBD$  $RW$  $18h$  $TBD$
$$ND$  $31$  $26$  $R0E168h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate2[9:8]$  $25$  $24$  $R0E168h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate2[7:0]$  $23$  $16$  $R0E168h$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $15$  $10$  $R0E168h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate2[9:8]$  $9$  $8$  $R0E168h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate2[7:0]$  $7$  $0$  $R0E168h$  $TBD$  $RW$  $31h$  $TBD$
$$init_txfoffs_pion_rate2[7:0]$  $31$  $24$  $R0E16Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E16Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate2[1:0]$  $17$  $16$  $R0E16Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E16Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate2[1:0]$  $9$  $8$  $R0E16Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E16Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate2[4:0]$  $4$  $0$  $R0E16Ch$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $31$  $25$  $R0E170h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate2$  $24$  $24$  $R0E170h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E170h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate2[11:8]$  $19$  $16$  $R0E170h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate2[7:0]$  $15$  $8$  $R0E170h$  $TBD$  $RW$  $f9h$  $TBD$
$$ND$  $7$  $2$  $R0E170h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate2[9:8]$  $1$  $0$  $R0E170h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E174h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate2[12:8]$  $28$  $24$  $R0E174h$  $TBD$  $RW$  $bh$  $TBD$
$$ssc_m_pion_rate2[7:0]$  $23$  $16$  $R0E174h$  $TBD$  $RW$  $cdh$  $TBD$
$$ND$  $15$  $12$  $R0E174h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate2[3:0]$  $11$  $8$  $R0E174h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $1$  $R0E174h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate2$  $0$  $0$  $R0E174h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E180h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate3[9:8]$  $25$  $24$  $R0E180h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate3[7:0]$  $23$  $16$  $R0E180h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $15$  $12$  $R0E180h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate3[3:0]$  $11$  $8$  $R0E180h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $3$  $R0E180h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate3[2:0]$  $2$  $0$  $R0E180h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E184h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate3$  $24$  $24$  $R0E184h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E184h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate3[3:0]$  $19$  $16$  $R0E184h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E184h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate3[9:8]$  $9$  $8$  $R0E184h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate3[7:0]$  $7$  $0$  $R0E184h$  $TBD$  $RW$  $19h$  $TBD$
$$ND$  $31$  $26$  $R0E188h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate3[9:8]$  $25$  $24$  $R0E188h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate3[7:0]$  $23$  $16$  $R0E188h$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $15$  $10$  $R0E188h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate3[9:8]$  $9$  $8$  $R0E188h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate3[7:0]$  $7$  $0$  $R0E188h$  $TBD$  $RW$  $32h$  $TBD$
$$init_txfoffs_pion_rate3[7:0]$  $31$  $24$  $R0E18Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E18Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate3[1:0]$  $17$  $16$  $R0E18Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E18Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate3[1:0]$  $9$  $8$  $R0E18Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E18Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate3[4:0]$  $4$  $0$  $R0E18Ch$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $31$  $25$  $R0E190h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate3$  $24$  $24$  $R0E190h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E190h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate3[11:8]$  $19$  $16$  $R0E190h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate3[7:0]$  $15$  $8$  $R0E190h$  $TBD$  $RW$  $dah$  $TBD$
$$ND$  $7$  $2$  $R0E190h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate3[9:8]$  $1$  $0$  $R0E190h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E194h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate3[12:8]$  $28$  $24$  $R0E194h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_pion_rate3[7:0]$  $23$  $16$  $R0E194h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $15$  $12$  $R0E194h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate3[3:0]$  $11$  $8$  $R0E194h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $1$  $R0E194h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate3$  $0$  $0$  $R0E194h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E1A0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate4[9:8]$  $25$  $24$  $R0E1A0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate4[7:0]$  $23$  $16$  $R0E1A0h$  $TBD$  $RW$  $3eh$  $TBD$
$$ND$  $15$  $12$  $R0E1A0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate4[3:0]$  $11$  $8$  $R0E1A0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $3$  $R0E1A0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate4[2:0]$  $2$  $0$  $R0E1A0h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $25$  $R0E1A4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate4$  $24$  $24$  $R0E1A4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E1A4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate4[3:0]$  $19$  $16$  $R0E1A4h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $10$  $R0E1A4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate4[9:8]$  $9$  $8$  $R0E1A4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate4[7:0]$  $7$  $0$  $R0E1A4h$  $TBD$  $RW$  $1ah$  $TBD$
$$ND$  $31$  $26$  $R0E1A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate4[9:8]$  $25$  $24$  $R0E1A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate4[7:0]$  $23$  $16$  $R0E1A8h$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $15$  $10$  $R0E1A8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate4[9:8]$  $9$  $8$  $R0E1A8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate4[7:0]$  $7$  $0$  $R0E1A8h$  $TBD$  $RW$  $34h$  $TBD$
$$init_txfoffs_pion_rate4[7:0]$  $31$  $24$  $R0E1ACh$  $TBD$  $RW$  $42h$  $TBD$
$$ND$  $23$  $18$  $R0E1ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate4[1:0]$  $17$  $16$  $R0E1ACh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E1ACh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate4[1:0]$  $9$  $8$  $R0E1ACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E1ACh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate4[4:0]$  $4$  $0$  $R0E1ACh$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $31$  $25$  $R0E1B0h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate4$  $24$  $24$  $R0E1B0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E1B0h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate4[11:8]$  $19$  $16$  $R0E1B0h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate4[7:0]$  $15$  $8$  $R0E1B0h$  $TBD$  $RW$  $c9h$  $TBD$
$$ND$  $7$  $2$  $R0E1B0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate4[9:8]$  $1$  $0$  $R0E1B0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E1B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate4[12:8]$  $28$  $24$  $R0E1B4h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_pion_rate4[7:0]$  $23$  $16$  $R0E1B4h$  $TBD$  $RW$  $7bh$  $TBD$
$$ND$  $15$  $12$  $R0E1B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate4[3:0]$  $11$  $8$  $R0E1B4h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $1$  $R0E1B4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate4$  $0$  $0$  $R0E1B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E1C0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate5[9:8]$  $25$  $24$  $R0E1C0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate5[7:0]$  $23$  $16$  $R0E1C0h$  $TBD$  $RW$  $55h$  $TBD$
$$ND$  $15$  $12$  $R0E1C0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate5[3:0]$  $11$  $8$  $R0E1C0h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $7$  $3$  $R0E1C0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate5[2:0]$  $2$  $0$  $R0E1C0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $25$  $R0E1C4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate5$  $24$  $24$  $R0E1C4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E1C4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate5[3:0]$  $19$  $16$  $R0E1C4h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $15$  $10$  $R0E1C4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate5[9:8]$  $9$  $8$  $R0E1C4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate5[7:0]$  $7$  $0$  $R0E1C4h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $31$  $26$  $R0E1C8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate5[9:8]$  $25$  $24$  $R0E1C8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate5[7:0]$  $23$  $16$  $R0E1C8h$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $15$  $10$  $R0E1C8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate5[9:8]$  $9$  $8$  $R0E1C8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate5[7:0]$  $7$  $0$  $R0E1C8h$  $TBD$  $RW$  $35h$  $TBD$
$$init_txfoffs_pion_rate5[7:0]$  $31$  $24$  $R0E1CCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E1CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate5[1:0]$  $17$  $16$  $R0E1CCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E1CCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate5[1:0]$  $9$  $8$  $R0E1CCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E1CCh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate5[4:0]$  $4$  $0$  $R0E1CCh$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $31$  $25$  $R0E1D0h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate5$  $24$  $24$  $R0E1D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E1D0h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate5[11:8]$  $19$  $16$  $R0E1D0h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate5[7:0]$  $15$  $8$  $R0E1D0h$  $TBD$  $RW$  $b9h$  $TBD$
$$ND$  $7$  $2$  $R0E1D0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate5[9:8]$  $1$  $0$  $R0E1D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E1D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate5[12:8]$  $28$  $24$  $R0E1D4h$  $TBD$  $RW$  $ch$  $TBD$
$$ssc_m_pion_rate5[7:0]$  $23$  $16$  $R0E1D4h$  $TBD$  $RW$  $dbh$  $TBD$
$$ND$  $15$  $12$  $R0E1D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate5[3:0]$  $11$  $8$  $R0E1D4h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $7$  $1$  $R0E1D4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate5$  $0$  $0$  $R0E1D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E1E0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate6[9:8]$  $25$  $24$  $R0E1E0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate6[7:0]$  $23$  $16$  $R0E1E0h$  $TBD$  $RW$  $2ch$  $TBD$
$$ND$  $15$  $12$  $R0E1E0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate6[3:0]$  $11$  $8$  $R0E1E0h$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $7$  $3$  $R0E1E0h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate6[2:0]$  $2$  $0$  $R0E1E0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $25$  $R0E1E4h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate6$  $24$  $24$  $R0E1E4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E1E4h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate6[3:0]$  $19$  $16$  $R0E1E4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E1E4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate6[9:8]$  $9$  $8$  $R0E1E4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate6[7:0]$  $7$  $0$  $R0E1E4h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $31$  $26$  $R0E1E8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate6[9:8]$  $25$  $24$  $R0E1E8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate6[7:0]$  $23$  $16$  $R0E1E8h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E1E8h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate6[9:8]$  $9$  $8$  $R0E1E8h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate6[7:0]$  $7$  $0$  $R0E1E8h$  $TBD$  $RW$  $37h$  $TBD$
$$init_txfoffs_pion_rate6[7:0]$  $31$  $24$  $R0E1ECh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E1ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate6[1:0]$  $17$  $16$  $R0E1ECh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E1ECh$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate6[1:0]$  $9$  $8$  $R0E1ECh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E1ECh$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate6[4:0]$  $4$  $0$  $R0E1ECh$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $25$  $R0E1F0h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate6$  $24$  $24$  $R0E1F0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E1F0h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate6[11:8]$  $19$  $16$  $R0E1F0h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate6[7:0]$  $15$  $8$  $R0E1F0h$  $TBD$  $RW$  $b6h$  $TBD$
$$ND$  $7$  $2$  $R0E1F0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate6[9:8]$  $1$  $0$  $R0E1F0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E1F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate6[12:8]$  $28$  $24$  $R0E1F4h$  $TBD$  $RW$  $dh$  $TBD$
$$ssc_m_pion_rate6[7:0]$  $23$  $16$  $R0E1F4h$  $TBD$  $RW$  $51h$  $TBD$
$$ND$  $15$  $12$  $R0E1F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate6[3:0]$  $11$  $8$  $R0E1F4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $1$  $R0E1F4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate6$  $0$  $0$  $R0E1F4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E200h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate7[9:8]$  $25$  $24$  $R0E200h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate7[7:0]$  $23$  $16$  $R0E200h$  $TBD$  $RW$  $2dh$  $TBD$
$$ND$  $15$  $12$  $R0E200h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate7[3:0]$  $11$  $8$  $R0E200h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $7$  $3$  $R0E200h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate7[2:0]$  $2$  $0$  $R0E200h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $25$  $R0E204h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate7$  $24$  $24$  $R0E204h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E204h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate7[3:0]$  $19$  $16$  $R0E204h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E204h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate7[9:8]$  $9$  $8$  $R0E204h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate7[7:0]$  $7$  $0$  $R0E204h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $31$  $26$  $R0E208h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate7[9:8]$  $25$  $24$  $R0E208h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate7[7:0]$  $23$  $16$  $R0E208h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E208h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate7[9:8]$  $9$  $8$  $R0E208h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate7[7:0]$  $7$  $0$  $R0E208h$  $TBD$  $RW$  $38h$  $TBD$
$$init_txfoffs_pion_rate7[7:0]$  $31$  $24$  $R0E20Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E20Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate7[1:0]$  $17$  $16$  $R0E20Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E20Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate7[1:0]$  $9$  $8$  $R0E20Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E20Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate7[4:0]$  $4$  $0$  $R0E20Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $25$  $R0E210h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate7$  $24$  $24$  $R0E210h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E210h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate7[11:8]$  $19$  $16$  $R0E210h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate7[7:0]$  $15$  $8$  $R0E210h$  $TBD$  $RW$  $e3h$  $TBD$
$$ND$  $7$  $2$  $R0E210h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate7[9:8]$  $1$  $0$  $R0E210h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E214h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate7[12:8]$  $28$  $24$  $R0E214h$  $TBD$  $RW$  $dh$  $TBD$
$$ssc_m_pion_rate7[7:0]$  $23$  $16$  $R0E214h$  $TBD$  $RW$  $9dh$  $TBD$
$$ND$  $15$  $12$  $R0E214h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate7[3:0]$  $11$  $8$  $R0E214h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $1$  $R0E214h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate7$  $0$  $0$  $R0E214h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E220h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_pion_rate8[9:8]$  $25$  $24$  $R0E220h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_pion_rate8[7:0]$  $23$  $16$  $R0E220h$  $TBD$  $RW$  $2dh$  $TBD$
$$ND$  $15$  $12$  $R0E220h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_pion_rate8[3:0]$  $11$  $8$  $R0E220h$  $TBD$  $RW$  $8h$  $TBD$
$$ND$  $7$  $3$  $R0E220h$  $TBD$  $RW$  $0h$  $$
$$pll_reg_sel_pion_rate8[2:0]$  $2$  $0$  $R0E220h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $25$  $R0E224h$  $TBD$  $RW$  $0h$  $$
$$vind_band_sel_pion_rate8$  $24$  $24$  $R0E224h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $23$  $20$  $R0E224h$  $TBD$  $RW$  $0h$  $$
$$refdiv_pion_rate8[3:0]$  $19$  $16$  $R0E224h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $10$  $R0E224h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_pion_rate8[9:8]$  $9$  $8$  $R0E224h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_pion_rate8[7:0]$  $7$  $0$  $R0E224h$  $TBD$  $RW$  $1ch$  $TBD$
$$ND$  $31$  $26$  $R0E228h$  $TBD$  $RW$  $0h$  $$
$$div_1g_fbck_pion_rate8[9:8]$  $25$  $24$  $R0E228h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_fbck_pion_rate8[7:0]$  $23$  $16$  $R0E228h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E228h$  $TBD$  $RW$  $0h$  $$
$$div_1g_pion_rate8[9:8]$  $9$  $8$  $R0E228h$  $TBD$  $RW$  $0h$  $TBD$
$$div_1g_pion_rate8[7:0]$  $7$  $0$  $R0E228h$  $TBD$  $RW$  $38h$  $TBD$
$$init_txfoffs_pion_rate8[7:0]$  $31$  $24$  $R0E22Ch$  $TBD$  $RW$  $92h$  $TBD$
$$ND$  $23$  $18$  $R0E22Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfc_pion_rate8[1:0]$  $17$  $16$  $R0E22Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $10$  $R0E22Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpfr_pion_rate8[1:0]$  $9$  $8$  $R0E22Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $5$  $R0E22Ch$  $TBD$  $RW$  $0h$  $$
$$icp_lc_pion_rate8[4:0]$  $4$  $0$  $R0E22Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $25$  $R0E230h$  $TBD$  $RW$  $0h$  $$
$$lccap_usb_pion_rate8$  $24$  $24$  $R0E230h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $20$  $R0E230h$  $TBD$  $RW$  $0h$  $$
$$speed_thresh_pion_rate8[11:8]$  $19$  $16$  $R0E230h$  $TBD$  $RW$  $7h$  $TBD$
$$speed_thresh_pion_rate8[7:0]$  $15$  $8$  $R0E230h$  $TBD$  $RW$  $dah$  $TBD$
$$ND$  $7$  $2$  $R0E230h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_pion_rate8[9:8]$  $1$  $0$  $R0E230h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $29$  $R0E234h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_pion_rate8[12:8]$  $28$  $24$  $R0E234h$  $TBD$  $RW$  $dh$  $TBD$
$$ssc_m_pion_rate8[7:0]$  $23$  $16$  $R0E234h$  $TBD$  $RW$  $8fh$  $TBD$
$$ND$  $15$  $12$  $R0E234h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_pion_rate8[3:0]$  $11$  $8$  $R0E234h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $1$  $R0E234h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_pion_rate8$  $0$  $0$  $R0E234h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E240h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pioff_rate0[9:8]$  $25$  $24$  $R0E240h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pioff_rate0[7:0]$  $23$  $16$  $R0E240h$  $TBD$  $RW$  $40h$  $TBD$
$$ND$  $15$  $12$  $R0E240h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pioff_rate0[3:0]$  $11$  $8$  $R0E240h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E240h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pioff_rate0[3:0]$  $3$  $0$  $R0E240h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pioff_rate0[7:0]$  $31$  $24$  $R0E244h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $23$  $20$  $R0E244h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pioff_rate0[3:0]$  $19$  $16$  $R0E244h$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $15$  $10$  $R0E244h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pioff_rate0[9:8]$  $9$  $8$  $R0E244h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pioff_rate0[7:0]$  $7$  $0$  $R0E244h$  $TBD$  $RW$  $40h$  $TBD$
$$ND$  $31$  $28$  $R0E248h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pioff_rate0[3:0]$  $27$  $24$  $R0E248h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $18$  $R0E248h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pioff_rate0[9:8]$  $17$  $16$  $R0E248h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_pioff_rate0[7:0]$  $15$  $8$  $R0E248h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $7$  $1$  $R0E248h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pioff_rate0[8]$  $0$  $0$  $R0E248h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E24Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pioff_rate0[1:0]$  $25$  $24$  $R0E24Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E24Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pioff_rate0[1:0]$  $17$  $16$  $R0E24Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E24Ch$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pioff_rate0$  $8$  $8$  $R0E24Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E24Ch$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pioff_rate0[1:0]$  $1$  $0$  $R0E24Ch$  $TBD$  $RW$  $2h$  $TBD$
$$init_txfoffs_ring_fbck_pioff_rate0[7:0]$  $31$  $24$  $R0E250h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E250h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pioff_rate0[9:8]$  $17$  $16$  $R0E250h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pioff_rate0[7:0]$  $15$  $8$  $R0E250h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E250h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pioff_rate0[2:0]$  $2$  $0$  $R0E250h$  $TBD$  $RW$  $3h$  $TBD$
$$ssc_m_ring_pioff_rate0[7:0]$  $31$  $24$  $R0E254h$  $TBD$  $RW$  $afh$  $TBD$
$$ND$  $23$  $20$  $R0E254h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pioff_rate0[3:0]$  $19$  $16$  $R0E254h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E254h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pioff_rate0$  $8$  $8$  $R0E254h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E254h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pioff_rate0[9:8]$  $1$  $0$  $R0E254h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E258h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E258h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pioff_rate0[12:8]$  $4$  $0$  $R0E258h$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $26$  $R0E264h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pioff_rate1[9:8]$  $25$  $24$  $R0E264h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pioff_rate1[7:0]$  $23$  $16$  $R0E264h$  $TBD$  $RW$  $42h$  $TBD$
$$ND$  $15$  $12$  $R0E264h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pioff_rate1[3:0]$  $11$  $8$  $R0E264h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E264h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pioff_rate1[3:0]$  $3$  $0$  $R0E264h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_speed_thresh_ring_pioff_rate1[7:0]$  $31$  $24$  $R0E268h$  $TBD$  $RW$  $fdh$  $TBD$
$$ND$  $23$  $20$  $R0E268h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pioff_rate1[3:0]$  $19$  $16$  $R0E268h$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $15$  $10$  $R0E268h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pioff_rate1[9:8]$  $9$  $8$  $R0E268h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pioff_rate1[7:0]$  $7$  $0$  $R0E268h$  $TBD$  $RW$  $42h$  $TBD$
$$ND$  $31$  $28$  $R0E26Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pioff_rate1[3:0]$  $27$  $24$  $R0E26Ch$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $18$  $R0E26Ch$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pioff_rate1[9:8]$  $17$  $16$  $R0E26Ch$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_pioff_rate1[7:0]$  $15$  $8$  $R0E26Ch$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $7$  $1$  $R0E26Ch$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pioff_rate1[8]$  $0$  $0$  $R0E26Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E270h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pioff_rate1[1:0]$  $25$  $24$  $R0E270h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E270h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pioff_rate1[1:0]$  $17$  $16$  $R0E270h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E270h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pioff_rate1$  $8$  $8$  $R0E270h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E270h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pioff_rate1[1:0]$  $1$  $0$  $R0E270h$  $TBD$  $RW$  $2h$  $TBD$
$$init_txfoffs_ring_fbck_pioff_rate1[7:0]$  $31$  $24$  $R0E274h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E274h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pioff_rate1[9:8]$  $17$  $16$  $R0E274h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pioff_rate1[7:0]$  $15$  $8$  $R0E274h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E274h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pioff_rate1[2:0]$  $2$  $0$  $R0E274h$  $TBD$  $RW$  $3h$  $TBD$
$$ssc_m_ring_pioff_rate1[7:0]$  $31$  $24$  $R0E278h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $23$  $20$  $R0E278h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pioff_rate1[3:0]$  $19$  $16$  $R0E278h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E278h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pioff_rate1$  $8$  $8$  $R0E278h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E278h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pioff_rate1[9:8]$  $1$  $0$  $R0E278h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E27Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E27Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pioff_rate1[12:8]$  $4$  $0$  $R0E27Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $26$  $R0E288h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pioff_rate2[9:8]$  $25$  $24$  $R0E288h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pioff_rate2[7:0]$  $23$  $16$  $R0E288h$  $TBD$  $RW$  $4eh$  $TBD$
$$ND$  $15$  $12$  $R0E288h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pioff_rate2[3:0]$  $11$  $8$  $R0E288h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E288h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pioff_rate2[3:0]$  $3$  $0$  $R0E288h$  $TBD$  $RW$  $2h$  $TBD$
$$pll_speed_thresh_ring_pioff_rate2[7:0]$  $31$  $24$  $R0E28Ch$  $TBD$  $RW$  $fah$  $TBD$
$$ND$  $23$  $20$  $R0E28Ch$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pioff_rate2[3:0]$  $19$  $16$  $R0E28Ch$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E28Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pioff_rate2[9:8]$  $9$  $8$  $R0E28Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pioff_rate2[7:0]$  $7$  $0$  $R0E28Ch$  $TBD$  $RW$  $4eh$  $TBD$
$$ND$  $31$  $28$  $R0E290h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pioff_rate2[3:0]$  $27$  $24$  $R0E290h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $23$  $18$  $R0E290h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pioff_rate2[9:8]$  $17$  $16$  $R0E290h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_pioff_rate2[7:0]$  $15$  $8$  $R0E290h$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $7$  $1$  $R0E290h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pioff_rate2[8]$  $0$  $0$  $R0E290h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E294h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pioff_rate2[1:0]$  $25$  $24$  $R0E294h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E294h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pioff_rate2[1:0]$  $17$  $16$  $R0E294h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $9$  $R0E294h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pioff_rate2$  $8$  $8$  $R0E294h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $2$  $R0E294h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pioff_rate2[1:0]$  $1$  $0$  $R0E294h$  $TBD$  $RW$  $1h$  $TBD$
$$init_txfoffs_ring_fbck_pioff_rate2[7:0]$  $31$  $24$  $R0E298h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E298h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pioff_rate2[9:8]$  $17$  $16$  $R0E298h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pioff_rate2[7:0]$  $15$  $8$  $R0E298h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E298h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pioff_rate2[2:0]$  $2$  $0$  $R0E298h$  $TBD$  $RW$  $2h$  $TBD$
$$ssc_m_ring_pioff_rate2[7:0]$  $31$  $24$  $R0E29Ch$  $TBD$  $RW$  $cdh$  $TBD$
$$ND$  $23$  $20$  $R0E29Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pioff_rate2[3:0]$  $19$  $16$  $R0E29Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E29Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pioff_rate2$  $8$  $8$  $R0E29Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E29Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pioff_rate2[9:8]$  $1$  $0$  $R0E29Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E2A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E2A0h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pioff_rate2[12:8]$  $4$  $0$  $R0E2A0h$  $TBD$  $RW$  $bh$  $TBD$
$$ND$  $31$  $26$  $R0E2ACh$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pioff_rate3[9:8]$  $25$  $24$  $R0E2ACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pioff_rate3[7:0]$  $23$  $16$  $R0E2ACh$  $TBD$  $RW$  $50h$  $TBD$
$$ND$  $15$  $12$  $R0E2ACh$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pioff_rate3[3:0]$  $11$  $8$  $R0E2ACh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E2ACh$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pioff_rate3[3:0]$  $3$  $0$  $R0E2ACh$  $TBD$  $RW$  $3h$  $TBD$
$$pll_speed_thresh_ring_pioff_rate3[7:0]$  $31$  $24$  $R0E2B0h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $23$  $20$  $R0E2B0h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pioff_rate3[3:0]$  $19$  $16$  $R0E2B0h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E2B0h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pioff_rate3[9:8]$  $9$  $8$  $R0E2B0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pioff_rate3[7:0]$  $7$  $0$  $R0E2B0h$  $TBD$  $RW$  $50h$  $TBD$
$$ND$  $31$  $28$  $R0E2B4h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pioff_rate3[3:0]$  $27$  $24$  $R0E2B4h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $23$  $18$  $R0E2B4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pioff_rate3[9:8]$  $17$  $16$  $R0E2B4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_pioff_rate3[7:0]$  $15$  $8$  $R0E2B4h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $7$  $1$  $R0E2B4h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pioff_rate3[8]$  $0$  $0$  $R0E2B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E2B8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pioff_rate3[1:0]$  $25$  $24$  $R0E2B8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E2B8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pioff_rate3[1:0]$  $17$  $16$  $R0E2B8h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $15$  $9$  $R0E2B8h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pioff_rate3$  $8$  $8$  $R0E2B8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $2$  $R0E2B8h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pioff_rate3[1:0]$  $1$  $0$  $R0E2B8h$  $TBD$  $RW$  $1h$  $TBD$
$$init_txfoffs_ring_fbck_pioff_rate3[7:0]$  $31$  $24$  $R0E2BCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E2BCh$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pioff_rate3[9:8]$  $17$  $16$  $R0E2BCh$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pioff_rate3[7:0]$  $15$  $8$  $R0E2BCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E2BCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pioff_rate3[2:0]$  $2$  $0$  $R0E2BCh$  $TBD$  $RW$  $2h$  $TBD$
$$ssc_m_ring_pioff_rate3[7:0]$  $31$  $24$  $R0E2C0h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $23$  $20$  $R0E2C0h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pioff_rate3[3:0]$  $19$  $16$  $R0E2C0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E2C0h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pioff_rate3$  $8$  $8$  $R0E2C0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E2C0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pioff_rate3[9:8]$  $1$  $0$  $R0E2C0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E2C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E2C4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pioff_rate3[12:8]$  $4$  $0$  $R0E2C4h$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $31$  $26$  $R0E2D0h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pion_rate0[9:8]$  $25$  $24$  $R0E2D0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pion_rate0[7:0]$  $23$  $16$  $R0E2D0h$  $TBD$  $RW$  $10h$  $TBD$
$$ND$  $15$  $12$  $R0E2D0h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pion_rate0[3:0]$  $11$  $8$  $R0E2D0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E2D0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pion_rate0[3:0]$  $3$  $0$  $R0E2D0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_pion_rate0[7:0]$  $31$  $24$  $R0E2D4h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $23$  $20$  $R0E2D4h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pion_rate0[3:0]$  $19$  $16$  $R0E2D4h$  $TBD$  $RW$  $dh$  $TBD$
$$ND$  $15$  $10$  $R0E2D4h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pion_rate0[9:8]$  $9$  $8$  $R0E2D4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pion_rate0[7:0]$  $7$  $0$  $R0E2D4h$  $TBD$  $RW$  $10h$  $TBD$
$$ND$  $31$  $28$  $R0E2D8h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pion_rate0[3:0]$  $27$  $24$  $R0E2D8h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $18$  $R0E2D8h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pion_rate0[9:8]$  $17$  $16$  $R0E2D8h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_pion_rate0[7:0]$  $15$  $8$  $R0E2D8h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $7$  $1$  $R0E2D8h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pion_rate0[8]$  $0$  $0$  $R0E2D8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E2DCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pion_rate0[1:0]$  $25$  $24$  $R0E2DCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E2DCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pion_rate0[1:0]$  $17$  $16$  $R0E2DCh$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E2DCh$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pion_rate0$  $8$  $8$  $R0E2DCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E2DCh$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pion_rate0[1:0]$  $1$  $0$  $R0E2DCh$  $TBD$  $RW$  $2h$  $TBD$
$$init_txfoffs_ring_fbck_pion_rate0[7:0]$  $31$  $24$  $R0E2E0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E2E0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pion_rate0[9:8]$  $17$  $16$  $R0E2E0h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pion_rate0[7:0]$  $15$  $8$  $R0E2E0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E2E0h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pion_rate0[2:0]$  $2$  $0$  $R0E2E0h$  $TBD$  $RW$  $2h$  $TBD$
$$ssc_m_ring_pion_rate0[7:0]$  $31$  $24$  $R0E2E4h$  $TBD$  $RW$  $afh$  $TBD$
$$ND$  $23$  $20$  $R0E2E4h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pion_rate0[3:0]$  $19$  $16$  $R0E2E4h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E2E4h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pion_rate0$  $8$  $8$  $R0E2E4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E2E4h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pion_rate0[9:8]$  $1$  $0$  $R0E2E4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E2E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E2E8h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pion_rate0[12:8]$  $4$  $0$  $R0E2E8h$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $26$  $R0E2F4h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pion_rate1[9:8]$  $25$  $24$  $R0E2F4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pion_rate1[7:0]$  $23$  $16$  $R0E2F4h$  $TBD$  $RW$  $21h$  $TBD$
$$ND$  $15$  $12$  $R0E2F4h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pion_rate1[3:0]$  $11$  $8$  $R0E2F4h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $4$  $R0E2F4h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pion_rate1[3:0]$  $3$  $0$  $R0E2F4h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_speed_thresh_ring_pion_rate1[7:0]$  $31$  $24$  $R0E2F8h$  $TBD$  $RW$  $fdh$  $TBD$
$$ND$  $23$  $20$  $R0E2F8h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pion_rate1[3:0]$  $19$  $16$  $R0E2F8h$  $TBD$  $RW$  $eh$  $TBD$
$$ND$  $15$  $10$  $R0E2F8h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pion_rate1[9:8]$  $9$  $8$  $R0E2F8h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pion_rate1[7:0]$  $7$  $0$  $R0E2F8h$  $TBD$  $RW$  $21h$  $TBD$
$$ND$  $31$  $28$  $R0E2FCh$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pion_rate1[3:0]$  $27$  $24$  $R0E2FCh$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $18$  $R0E2FCh$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pion_rate1[9:8]$  $17$  $16$  $R0E2FCh$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_pion_rate1[7:0]$  $15$  $8$  $R0E2FCh$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $7$  $1$  $R0E2FCh$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pion_rate1[8]$  $0$  $0$  $R0E2FCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E300h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pion_rate1[1:0]$  $25$  $24$  $R0E300h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E300h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pion_rate1[1:0]$  $17$  $16$  $R0E300h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E300h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pion_rate1$  $8$  $8$  $R0E300h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E300h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pion_rate1[1:0]$  $1$  $0$  $R0E300h$  $TBD$  $RW$  $2h$  $TBD$
$$init_txfoffs_ring_fbck_pion_rate1[7:0]$  $31$  $24$  $R0E304h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E304h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pion_rate1[9:8]$  $17$  $16$  $R0E304h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pion_rate1[7:0]$  $15$  $8$  $R0E304h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E304h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pion_rate1[2:0]$  $2$  $0$  $R0E304h$  $TBD$  $RW$  $3h$  $TBD$
$$ssc_m_ring_pion_rate1[7:0]$  $31$  $24$  $R0E308h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $23$  $20$  $R0E308h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pion_rate1[3:0]$  $19$  $16$  $R0E308h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E308h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pion_rate1$  $8$  $8$  $R0E308h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E308h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pion_rate1[9:8]$  $1$  $0$  $R0E308h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E30Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E30Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pion_rate1[12:8]$  $4$  $0$  $R0E30Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $26$  $R0E318h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pion_rate2[9:8]$  $25$  $24$  $R0E318h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pion_rate2[7:0]$  $23$  $16$  $R0E318h$  $TBD$  $RW$  $27h$  $TBD$
$$ND$  $15$  $12$  $R0E318h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pion_rate2[3:0]$  $11$  $8$  $R0E318h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $7$  $4$  $R0E318h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pion_rate2[3:0]$  $3$  $0$  $R0E318h$  $TBD$  $RW$  $2h$  $TBD$
$$pll_speed_thresh_ring_pion_rate2[7:0]$  $31$  $24$  $R0E31Ch$  $TBD$  $RW$  $fah$  $TBD$
$$ND$  $23$  $20$  $R0E31Ch$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pion_rate2[3:0]$  $19$  $16$  $R0E31Ch$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $15$  $10$  $R0E31Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pion_rate2[9:8]$  $9$  $8$  $R0E31Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pion_rate2[7:0]$  $7$  $0$  $R0E31Ch$  $TBD$  $RW$  $27h$  $TBD$
$$ND$  $31$  $28$  $R0E320h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pion_rate2[3:0]$  $27$  $24$  $R0E320h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $23$  $18$  $R0E320h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pion_rate2[9:8]$  $17$  $16$  $R0E320h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_pion_rate2[7:0]$  $15$  $8$  $R0E320h$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $7$  $1$  $R0E320h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pion_rate2[8]$  $0$  $0$  $R0E320h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E324h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pion_rate2[1:0]$  $25$  $24$  $R0E324h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E324h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pion_rate2[1:0]$  $17$  $16$  $R0E324h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E324h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pion_rate2$  $8$  $8$  $R0E324h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $2$  $R0E324h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pion_rate2[1:0]$  $1$  $0$  $R0E324h$  $TBD$  $RW$  $1h$  $TBD$
$$init_txfoffs_ring_fbck_pion_rate2[7:0]$  $31$  $24$  $R0E328h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E328h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pion_rate2[9:8]$  $17$  $16$  $R0E328h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pion_rate2[7:0]$  $15$  $8$  $R0E328h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E328h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pion_rate2[2:0]$  $2$  $0$  $R0E328h$  $TBD$  $RW$  $3h$  $TBD$
$$ssc_m_ring_pion_rate2[7:0]$  $31$  $24$  $R0E32Ch$  $TBD$  $RW$  $cdh$  $TBD$
$$ND$  $23$  $20$  $R0E32Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pion_rate2[3:0]$  $19$  $16$  $R0E32Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E32Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pion_rate2$  $8$  $8$  $R0E32Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E32Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pion_rate2[9:8]$  $1$  $0$  $R0E32Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E330h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E330h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pion_rate2[12:8]$  $4$  $0$  $R0E330h$  $TBD$  $RW$  $bh$  $TBD$
$$ND$  $31$  $26$  $R0E33Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_pion_rate3[9:8]$  $25$  $24$  $R0E33Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_pion_rate3[7:0]$  $23$  $16$  $R0E33Ch$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $15$  $12$  $R0E33Ch$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_pion_rate3[3:0]$  $11$  $8$  $R0E33Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E33Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_rpll_pion_rate3[3:0]$  $3$  $0$  $R0E33Ch$  $TBD$  $RW$  $3h$  $TBD$
$$pll_speed_thresh_ring_pion_rate3[7:0]$  $31$  $24$  $R0E340h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $23$  $20$  $R0E340h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_pion_rate3[3:0]$  $19$  $16$  $R0E340h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $15$  $10$  $R0E340h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_pion_rate3[9:8]$  $9$  $8$  $R0E340h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_pion_rate3[7:0]$  $7$  $0$  $R0E340h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $28$  $R0E344h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_pion_rate3[3:0]$  $27$  $24$  $R0E344h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $23$  $18$  $R0E344h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_pion_rate3[9:8]$  $17$  $16$  $R0E344h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_pion_rate3[7:0]$  $15$  $8$  $R0E344h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $7$  $1$  $R0E344h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_pion_rate3[8]$  $0$  $0$  $R0E344h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E348h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_pion_rate3[1:0]$  $25$  $24$  $R0E348h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E348h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_pion_rate3[1:0]$  $17$  $16$  $R0E348h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E348h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_pion_rate3$  $8$  $8$  $R0E348h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $2$  $R0E348h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_pion_rate3[1:0]$  $1$  $0$  $R0E348h$  $TBD$  $RW$  $1h$  $TBD$
$$init_txfoffs_ring_fbck_pion_rate3[7:0]$  $31$  $24$  $R0E34Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E34Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_pion_rate3[9:8]$  $17$  $16$  $R0E34Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_pion_rate3[7:0]$  $15$  $8$  $R0E34Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E34Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_pion_rate3[2:0]$  $2$  $0$  $R0E34Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ssc_m_ring_pion_rate3[7:0]$  $31$  $24$  $R0E350h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $23$  $20$  $R0E350h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_pion_rate3[3:0]$  $19$  $16$  $R0E350h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E350h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_pion_rate3$  $8$  $8$  $R0E350h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E350h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_pion_rate3[9:8]$  $1$  $0$  $R0E350h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E354h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E354h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_pion_rate3[12:8]$  $4$  $0$  $R0E354h$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $31$  $26$  $R0E360h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pioff_rate0[9:8]$  $25$  $24$  $R0E360h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pioff_rate0[7:0]$  $23$  $16$  $R0E360h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $15$  $12$  $R0E360h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pioff_rate0[3:0]$  $11$  $8$  $R0E360h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E360h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pioff_rate0[3:0]$  $3$  $0$  $R0E360h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pioff_rate0[7:0]$  $31$  $24$  $R0E364h$  $TBD$  $RW$  $fah$  $TBD$
$$ND$  $23$  $20$  $R0E364h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pioff_rate0[3:0]$  $19$  $16$  $R0E364h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $15$  $10$  $R0E364h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pioff_rate0[9:8]$  $9$  $8$  $R0E364h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pioff_rate0[7:0]$  $7$  $0$  $R0E364h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $31$  $28$  $R0E368h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pioff_rate0[3:0]$  $27$  $24$  $R0E368h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $18$  $R0E368h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pioff_rate0[9:8]$  $17$  $16$  $R0E368h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_250m_pioff_rate0[7:0]$  $15$  $8$  $R0E368h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $7$  $1$  $R0E368h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pioff_rate0[8]$  $0$  $0$  $R0E368h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E36Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pioff_rate0[1:0]$  $25$  $24$  $R0E36Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E36Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pioff_rate0[1:0]$  $17$  $16$  $R0E36Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0E36Ch$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pioff_rate0$  $8$  $8$  $R0E36Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E36Ch$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pioff_rate0[1:0]$  $1$  $0$  $R0E36Ch$  $TBD$  $RW$  $2h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pioff_rate0[7:0]$  $31$  $24$  $R0E370h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E370h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pioff_rate0[9:8]$  $17$  $16$  $R0E370h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pioff_rate0[7:0]$  $15$  $8$  $R0E370h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E370h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pioff_rate0[2:0]$  $2$  $0$  $R0E370h$  $TBD$  $RW$  $1h$  $TBD$
$$ssc_m_ring_250m_pioff_rate0[7:0]$  $31$  $24$  $R0E374h$  $TBD$  $RW$  $afh$  $TBD$
$$ND$  $23$  $20$  $R0E374h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pioff_rate0[3:0]$  $19$  $16$  $R0E374h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E374h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pioff_rate0$  $8$  $8$  $R0E374h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E374h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pioff_rate0[9:8]$  $1$  $0$  $R0E374h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E378h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E378h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pioff_rate0[12:8]$  $4$  $0$  $R0E378h$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $26$  $R0E384h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pioff_rate1[9:8]$  $25$  $24$  $R0E384h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pioff_rate1[7:0]$  $23$  $16$  $R0E384h$  $TBD$  $RW$  $a5h$  $TBD$
$$ND$  $15$  $12$  $R0E384h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pioff_rate1[3:0]$  $11$  $8$  $R0E384h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $4$  $R0E384h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pioff_rate1[3:0]$  $3$  $0$  $R0E384h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_speed_thresh_ring_250m_pioff_rate1[7:0]$  $31$  $24$  $R0E388h$  $TBD$  $RW$  $fch$  $TBD$
$$ND$  $23$  $20$  $R0E388h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pioff_rate1[3:0]$  $19$  $16$  $R0E388h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $15$  $10$  $R0E388h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pioff_rate1[9:8]$  $9$  $8$  $R0E388h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pioff_rate1[7:0]$  $7$  $0$  $R0E388h$  $TBD$  $RW$  $a5h$  $TBD$
$$ND$  $31$  $28$  $R0E38Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pioff_rate1[3:0]$  $27$  $24$  $R0E38Ch$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $18$  $R0E38Ch$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pioff_rate1[9:8]$  $17$  $16$  $R0E38Ch$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_250m_pioff_rate1[7:0]$  $15$  $8$  $R0E38Ch$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $7$  $1$  $R0E38Ch$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pioff_rate1[8]$  $0$  $0$  $R0E38Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E390h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pioff_rate1[1:0]$  $25$  $24$  $R0E390h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E390h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pioff_rate1[1:0]$  $17$  $16$  $R0E390h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E390h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pioff_rate1$  $8$  $8$  $R0E390h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E390h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pioff_rate1[1:0]$  $1$  $0$  $R0E390h$  $TBD$  $RW$  $2h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pioff_rate1[7:0]$  $31$  $24$  $R0E394h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E394h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pioff_rate1[9:8]$  $17$  $16$  $R0E394h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pioff_rate1[7:0]$  $15$  $8$  $R0E394h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E394h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pioff_rate1[2:0]$  $2$  $0$  $R0E394h$  $TBD$  $RW$  $4h$  $TBD$
$$ssc_m_ring_250m_pioff_rate1[7:0]$  $31$  $24$  $R0E398h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $23$  $20$  $R0E398h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pioff_rate1[3:0]$  $19$  $16$  $R0E398h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E398h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pioff_rate1$  $8$  $8$  $R0E398h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E398h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pioff_rate1[9:8]$  $1$  $0$  $R0E398h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E39Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E39Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pioff_rate1[12:8]$  $4$  $0$  $R0E39Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $26$  $R0E3A8h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pioff_rate2[9:8]$  $25$  $24$  $R0E3A8h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pioff_rate2[7:0]$  $23$  $16$  $R0E3A8h$  $TBD$  $RW$  $c3h$  $TBD$
$$ND$  $15$  $12$  $R0E3A8h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pioff_rate2[3:0]$  $11$  $8$  $R0E3A8h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $4$  $R0E3A8h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pioff_rate2[3:0]$  $3$  $0$  $R0E3A8h$  $TBD$  $RW$  $2h$  $TBD$
$$pll_speed_thresh_ring_250m_pioff_rate2[7:0]$  $31$  $24$  $R0E3ACh$  $TBD$  $RW$  $f9h$  $TBD$
$$ND$  $23$  $20$  $R0E3ACh$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pioff_rate2[3:0]$  $19$  $16$  $R0E3ACh$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $15$  $10$  $R0E3ACh$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pioff_rate2[9:8]$  $9$  $8$  $R0E3ACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pioff_rate2[7:0]$  $7$  $0$  $R0E3ACh$  $TBD$  $RW$  $c3h$  $TBD$
$$ND$  $31$  $28$  $R0E3B0h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pioff_rate2[3:0]$  $27$  $24$  $R0E3B0h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $23$  $18$  $R0E3B0h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pioff_rate2[9:8]$  $17$  $16$  $R0E3B0h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_250m_pioff_rate2[7:0]$  $15$  $8$  $R0E3B0h$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $7$  $1$  $R0E3B0h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pioff_rate2[8]$  $0$  $0$  $R0E3B0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E3B4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pioff_rate2[1:0]$  $25$  $24$  $R0E3B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E3B4h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pioff_rate2[1:0]$  $17$  $16$  $R0E3B4h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E3B4h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pioff_rate2$  $8$  $8$  $R0E3B4h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $2$  $R0E3B4h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pioff_rate2[1:0]$  $1$  $0$  $R0E3B4h$  $TBD$  $RW$  $1h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pioff_rate2[7:0]$  $31$  $24$  $R0E3B8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E3B8h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pioff_rate2[9:8]$  $17$  $16$  $R0E3B8h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pioff_rate2[7:0]$  $15$  $8$  $R0E3B8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E3B8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pioff_rate2[2:0]$  $2$  $0$  $R0E3B8h$  $TBD$  $RW$  $4h$  $TBD$
$$ssc_m_ring_250m_pioff_rate2[7:0]$  $31$  $24$  $R0E3BCh$  $TBD$  $RW$  $cdh$  $TBD$
$$ND$  $23$  $20$  $R0E3BCh$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pioff_rate2[3:0]$  $19$  $16$  $R0E3BCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E3BCh$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pioff_rate2$  $8$  $8$  $R0E3BCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E3BCh$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pioff_rate2[9:8]$  $1$  $0$  $R0E3BCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E3C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E3C0h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pioff_rate2[12:8]$  $4$  $0$  $R0E3C0h$  $TBD$  $RW$  $bh$  $TBD$
$$ND$  $31$  $26$  $R0E3CCh$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pioff_rate3[9:8]$  $25$  $24$  $R0E3CCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pioff_rate3[7:0]$  $23$  $16$  $R0E3CCh$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $15$  $12$  $R0E3CCh$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pioff_rate3[3:0]$  $11$  $8$  $R0E3CCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R0E3CCh$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pioff_rate3[3:0]$  $3$  $0$  $R0E3CCh$  $TBD$  $RW$  $3h$  $TBD$
$$pll_speed_thresh_ring_250m_pioff_rate3[7:0]$  $31$  $24$  $R0E3D0h$  $TBD$  $RW$  $fah$  $TBD$
$$ND$  $23$  $20$  $R0E3D0h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pioff_rate3[3:0]$  $19$  $16$  $R0E3D0h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $15$  $10$  $R0E3D0h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pioff_rate3[9:8]$  $9$  $8$  $R0E3D0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pioff_rate3[7:0]$  $7$  $0$  $R0E3D0h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $31$  $28$  $R0E3D4h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pioff_rate3[3:0]$  $27$  $24$  $R0E3D4h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $23$  $18$  $R0E3D4h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pioff_rate3[9:8]$  $17$  $16$  $R0E3D4h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_250m_pioff_rate3[7:0]$  $15$  $8$  $R0E3D4h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $7$  $1$  $R0E3D4h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pioff_rate3[8]$  $0$  $0$  $R0E3D4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E3D8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pioff_rate3[1:0]$  $25$  $24$  $R0E3D8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E3D8h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pioff_rate3[1:0]$  $17$  $16$  $R0E3D8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $15$  $9$  $R0E3D8h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pioff_rate3$  $8$  $8$  $R0E3D8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $2$  $R0E3D8h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pioff_rate3[1:0]$  $1$  $0$  $R0E3D8h$  $TBD$  $RW$  $1h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pioff_rate3[7:0]$  $31$  $24$  $R0E3DCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E3DCh$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pioff_rate3[9:8]$  $17$  $16$  $R0E3DCh$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pioff_rate3[7:0]$  $15$  $8$  $R0E3DCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E3DCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pioff_rate3[2:0]$  $2$  $0$  $R0E3DCh$  $TBD$  $RW$  $1h$  $TBD$
$$ssc_m_ring_250m_pioff_rate3[7:0]$  $31$  $24$  $R0E3E0h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $23$  $20$  $R0E3E0h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pioff_rate3[3:0]$  $19$  $16$  $R0E3E0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $15$  $9$  $R0E3E0h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pioff_rate3$  $8$  $8$  $R0E3E0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E3E0h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pioff_rate3[9:8]$  $1$  $0$  $R0E3E0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E3E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E3E4h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pioff_rate3[12:8]$  $4$  $0$  $R0E3E4h$  $TBD$  $RW$  $ch$  $TBD$
$$ND$  $31$  $26$  $R0E3F0h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pion_rate0[9:8]$  $25$  $24$  $R0E3F0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pion_rate0[7:0]$  $23$  $16$  $R0E3F0h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $15$  $12$  $R0E3F0h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pion_rate0[3:0]$  $11$  $8$  $R0E3F0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $4$  $R0E3F0h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pion_rate0[3:0]$  $3$  $0$  $R0E3F0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_speed_thresh_ring_250m_pion_rate0[7:0]$  $31$  $24$  $R0E3F4h$  $TBD$  $RW$  $fah$  $TBD$
$$ND$  $23$  $20$  $R0E3F4h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pion_rate0[3:0]$  $19$  $16$  $R0E3F4h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $15$  $10$  $R0E3F4h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pion_rate0[9:8]$  $9$  $8$  $R0E3F4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pion_rate0[7:0]$  $7$  $0$  $R0E3F4h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $31$  $28$  $R0E3F8h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pion_rate0[3:0]$  $27$  $24$  $R0E3F8h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $18$  $R0E3F8h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pion_rate0[9:8]$  $17$  $16$  $R0E3F8h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_250m_pion_rate0[7:0]$  $15$  $8$  $R0E3F8h$  $TBD$  $RW$  $28h$  $TBD$
$$ND$  $7$  $1$  $R0E3F8h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pion_rate0[8]$  $0$  $0$  $R0E3F8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E3FCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pion_rate0[1:0]$  $25$  $24$  $R0E3FCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E3FCh$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pion_rate0[1:0]$  $17$  $16$  $R0E3FCh$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E3FCh$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pion_rate0$  $8$  $8$  $R0E3FCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E3FCh$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pion_rate0[1:0]$  $1$  $0$  $R0E3FCh$  $TBD$  $RW$  $2h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pion_rate0[7:0]$  $31$  $24$  $R0E400h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E400h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pion_rate0[9:8]$  $17$  $16$  $R0E400h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pion_rate0[7:0]$  $15$  $8$  $R0E400h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E400h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pion_rate0[2:0]$  $2$  $0$  $R0E400h$  $TBD$  $RW$  $3h$  $TBD$
$$ssc_m_ring_250m_pion_rate0[7:0]$  $31$  $24$  $R0E404h$  $TBD$  $RW$  $afh$  $TBD$
$$ND$  $23$  $20$  $R0E404h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pion_rate0[3:0]$  $19$  $16$  $R0E404h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E404h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pion_rate0$  $8$  $8$  $R0E404h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E404h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pion_rate0[9:8]$  $1$  $0$  $R0E404h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E408h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E408h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pion_rate0[12:8]$  $4$  $0$  $R0E408h$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $26$  $R0E414h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pion_rate1[9:8]$  $25$  $24$  $R0E414h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pion_rate1[7:0]$  $23$  $16$  $R0E414h$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $15$  $12$  $R0E414h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pion_rate1[3:0]$  $11$  $8$  $R0E414h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $4$  $R0E414h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pion_rate1[3:0]$  $3$  $0$  $R0E414h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_speed_thresh_ring_250m_pion_rate1[7:0]$  $31$  $24$  $R0E418h$  $TBD$  $RW$  $fch$  $TBD$
$$ND$  $23$  $20$  $R0E418h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pion_rate1[3:0]$  $19$  $16$  $R0E418h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $15$  $10$  $R0E418h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pion_rate1[9:8]$  $9$  $8$  $R0E418h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pion_rate1[7:0]$  $7$  $0$  $R0E418h$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $31$  $28$  $R0E41Ch$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pion_rate1[3:0]$  $27$  $24$  $R0E41Ch$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $23$  $18$  $R0E41Ch$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pion_rate1[9:8]$  $17$  $16$  $R0E41Ch$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_250m_pion_rate1[7:0]$  $15$  $8$  $R0E41Ch$  $TBD$  $RW$  $29h$  $TBD$
$$ND$  $7$  $1$  $R0E41Ch$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pion_rate1[8]$  $0$  $0$  $R0E41Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E420h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pion_rate1[1:0]$  $25$  $24$  $R0E420h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E420h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pion_rate1[1:0]$  $17$  $16$  $R0E420h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E420h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pion_rate1$  $8$  $8$  $R0E420h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E420h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pion_rate1[1:0]$  $1$  $0$  $R0E420h$  $TBD$  $RW$  $2h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pion_rate1[7:0]$  $31$  $24$  $R0E424h$  $TBD$  $RW$  $39h$  $TBD$
$$ND$  $23$  $18$  $R0E424h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pion_rate1[9:8]$  $17$  $16$  $R0E424h$  $TBD$  $RW$  $3h$  $TBD$
$$init_txfoffs_ring_250m_pion_rate1[7:0]$  $15$  $8$  $R0E424h$  $TBD$  $RW$  $39h$  $TBD$
$$ND$  $7$  $3$  $R0E424h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pion_rate1[2:0]$  $2$  $0$  $R0E424h$  $TBD$  $RW$  $4h$  $TBD$
$$ssc_m_ring_250m_pion_rate1[7:0]$  $31$  $24$  $R0E428h$  $TBD$  $RW$  $fbh$  $TBD$
$$ND$  $23$  $20$  $R0E428h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pion_rate1[3:0]$  $19$  $16$  $R0E428h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E428h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pion_rate1$  $8$  $8$  $R0E428h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E428h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pion_rate1[9:8]$  $1$  $0$  $R0E428h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R0E42Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E42Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pion_rate1[12:8]$  $4$  $0$  $R0E42Ch$  $TBD$  $RW$  $9h$  $TBD$
$$ND$  $31$  $26$  $R0E438h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pion_rate2[9:8]$  $25$  $24$  $R0E438h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pion_rate2[7:0]$  $23$  $16$  $R0E438h$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $15$  $12$  $R0E438h$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pion_rate2[3:0]$  $11$  $8$  $R0E438h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $4$  $R0E438h$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pion_rate2[3:0]$  $3$  $0$  $R0E438h$  $TBD$  $RW$  $2h$  $TBD$
$$pll_speed_thresh_ring_250m_pion_rate2[7:0]$  $31$  $24$  $R0E43Ch$  $TBD$  $RW$  $f9h$  $TBD$
$$ND$  $23$  $20$  $R0E43Ch$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pion_rate2[3:0]$  $19$  $16$  $R0E43Ch$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $15$  $10$  $R0E43Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pion_rate2[9:8]$  $9$  $8$  $R0E43Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pion_rate2[7:0]$  $7$  $0$  $R0E43Ch$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $31$  $28$  $R0E440h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pion_rate2[3:0]$  $27$  $24$  $R0E440h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $23$  $18$  $R0E440h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pion_rate2[9:8]$  $17$  $16$  $R0E440h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_250m_pion_rate2[7:0]$  $15$  $8$  $R0E440h$  $TBD$  $RW$  $31h$  $TBD$
$$ND$  $7$  $1$  $R0E440h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pion_rate2[8]$  $0$  $0$  $R0E440h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E444h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pion_rate2[1:0]$  $25$  $24$  $R0E444h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E444h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pion_rate2[1:0]$  $17$  $16$  $R0E444h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E444h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pion_rate2$  $8$  $8$  $R0E444h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $2$  $R0E444h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pion_rate2[1:0]$  $1$  $0$  $R0E444h$  $TBD$  $RW$  $1h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pion_rate2[7:0]$  $31$  $24$  $R0E448h$  $TBD$  $RW$  $a8h$  $TBD$
$$ND$  $23$  $18$  $R0E448h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pion_rate2[9:8]$  $17$  $16$  $R0E448h$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pion_rate2[7:0]$  $15$  $8$  $R0E448h$  $TBD$  $RW$  $a8h$  $TBD$
$$ND$  $7$  $3$  $R0E448h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pion_rate2[2:0]$  $2$  $0$  $R0E448h$  $TBD$  $RW$  $3h$  $TBD$
$$ssc_m_ring_250m_pion_rate2[7:0]$  $31$  $24$  $R0E44Ch$  $TBD$  $RW$  $cdh$  $TBD$
$$ND$  $23$  $20$  $R0E44Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pion_rate2[3:0]$  $19$  $16$  $R0E44Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E44Ch$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pion_rate2$  $8$  $8$  $R0E44Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E44Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pion_rate2[9:8]$  $1$  $0$  $R0E44Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E450h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E450h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pion_rate2[12:8]$  $4$  $0$  $R0E450h$  $TBD$  $RW$  $bh$  $TBD$
$$ND$  $31$  $26$  $R0E45Ch$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_250m_pion_rate3[9:8]$  $25$  $24$  $R0E45Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_250m_pion_rate3[7:0]$  $23$  $16$  $R0E45Ch$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $15$  $12$  $R0E45Ch$  $TBD$  $RW$  $0h$  $$
$$pll_refdiv_ring_250m_pion_rate3[3:0]$  $11$  $8$  $R0E45Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $7$  $4$  $R0E45Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rate_sel_250m_pion_rate3[3:0]$  $3$  $0$  $R0E45Ch$  $TBD$  $RW$  $3h$  $TBD$
$$pll_speed_thresh_ring_250m_pion_rate3[7:0]$  $31$  $24$  $R0E460h$  $TBD$  $RW$  $fah$  $TBD$
$$ND$  $23$  $20$  $R0E460h$  $TBD$  $RW$  $0h$  $$
$$icp_ring_250m_pion_rate3[3:0]$  $19$  $16$  $R0E460h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $15$  $10$  $R0E460h$  $TBD$  $RW$  $0h$  $$
$$pll_fbdiv_ring_fbck_250m_pion_rate3[9:8]$  $9$  $8$  $R0E460h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_fbdiv_ring_fbck_250m_pion_rate3[7:0]$  $7$  $0$  $R0E460h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $31$  $28$  $R0E464h$  $TBD$  $RW$  $0h$  $$
$$intpi_ring_250m_pion_rate3[3:0]$  $27$  $24$  $R0E464h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $23$  $18$  $R0E464h$  $TBD$  $RW$  $0h$  $$
$$fbdiv_cal_ring_250m_pion_rate3[9:8]$  $17$  $16$  $R0E464h$  $TBD$  $RW$  $0h$  $TBD$
$$fbdiv_cal_ring_250m_pion_rate3[7:0]$  $15$  $8$  $R0E464h$  $TBD$  $RW$  $32h$  $TBD$
$$ND$  $7$  $1$  $R0E464h$  $TBD$  $RW$  $0h$  $$
$$pll_speed_thresh_ring_250m_pion_rate3[8]$  $0$  $0$  $R0E464h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $26$  $R0E468h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c2_sel_ring_250m_pion_rate3[1:0]$  $25$  $24$  $R0E468h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E468h$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_c1_sel_ring_250m_pion_rate3[1:0]$  $17$  $16$  $R0E468h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E468h$  $TBD$  $RW$  $0h$  $$
$$pll_band_sel_ring_250m_pion_rate3$  $8$  $8$  $R0E468h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $7$  $2$  $R0E468h$  $TBD$  $RW$  $0h$  $$
$$tx_intpr_ring_250m_pion_rate3[1:0]$  $1$  $0$  $R0E468h$  $TBD$  $RW$  $1h$  $TBD$
$$init_txfoffs_ring_fbck_250m_pion_rate3[7:0]$  $31$  $24$  $R0E46Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $23$  $18$  $R0E46Ch$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_250m_pion_rate3[9:8]$  $17$  $16$  $R0E46Ch$  $TBD$  $RW$  $0h$  $TBD$
$$init_txfoffs_ring_250m_pion_rate3[7:0]$  $15$  $8$  $R0E46Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $3$  $R0E46Ch$  $TBD$  $RW$  $0h$  $$
$$pll_lpf_r1_sel_ring_250m_pion_rate3[2:0]$  $2$  $0$  $R0E46Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ssc_m_ring_250m_pion_rate3[7:0]$  $31$  $24$  $R0E470h$  $TBD$  $RW$  $1bh$  $TBD$
$$ND$  $23$  $20$  $R0E470h$  $TBD$  $RW$  $0h$  $$
$$ssc_step_125ppm_ring_250m_pion_rate3[3:0]$  $19$  $16$  $R0E470h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $15$  $9$  $R0E470h$  $TBD$  $RW$  $0h$  $$
$$ssc_acc_factor_ring_250m_pion_rate3$  $8$  $8$  $R0E470h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $7$  $2$  $R0E470h$  $TBD$  $RW$  $0h$  $$
$$init_txfoffs_ring_fbck_250m_pion_rate3[9:8]$  $1$  $0$  $R0E470h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0E474h$  $TBD$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0E474h$  $TBD$  $RW$  $0h$  $$
$$ssc_m_ring_250m_pion_rate3[12:8]$  $4$  $0$  $R0E474h$  $TBD$  $RW$  $ch$  $TBD$
$$cal_lcvco_dac_lsb_cont_rate1[7:0]$  $31$  $24$  $R0E5C0h$  $TBD$  $RW$  $1fh$  $TBD$
$$cal_lcvco_dac_lsb_rate1[7:0]$  $23$  $16$  $R0E5C0h$  $TBD$  $RW$  $1fh$  $TBD$
$$cal_lcvco_dac_lsb_rate0[7:0]$  $15$  $8$  $R0E5C0h$  $TBD$  $RW$  $1fh$  $TBD$
$$ND$  $7$  $1$  $R0E5C0h$  $TBD$  $RW$  $0h$  $$
$$use_ring_refclk_250m$  $0$  $0$  $R0E5C0h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_lcvco_dac_msb_cont_rate1[7:0]$  $31$  $24$  $R0E5C4h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_lcvco_dac_msb_cont_rate0[7:0]$  $23$  $16$  $R0E5C4h$  $TBD$  $RW$  $21h$  $TBD$
$$cal_lcvco_dac_msb_rate1[7:0]$  $15$  $8$  $R0E5C4h$  $TBD$  $RW$  $20h$  $TBD$
$$cal_lcvco_dac_msb_rate0[7:0]$  $7$  $0$  $R0E5C4h$  $TBD$  $RW$  $21h$  $TBD$
$$cal_lccap_msb_rate1[7:0]$  $31$  $24$  $R0E5C8h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_lccap_msb_rate0[7:0]$  $23$  $16$  $R0E5C8h$  $TBD$  $RW$  $1h$  $TBD$
$$cal_lccap_lsb_rate1[7:0]$  $15$  $8$  $R0E5C8h$  $TBD$  $RW$  $10h$  $TBD$
$$cal_lccap_lsb_rate0[7:0]$  $7$  $0$  $R0E5C8h$  $TBD$  $RW$  $10h$  $TBD$
$$cal_plldcc_cnt_cont_rate1[7:0]$  $31$  $24$  $R0E5CCh$  $TBD$  $RW$  $20h$  $TBD$
$$cal_plldcc_cnt_cont_rate0[7:0]$  $23$  $16$  $R0E5CCh$  $TBD$  $RW$  $20h$  $TBD$
$$cal_plldcc_cnt_rate1[7:0]$  $15$  $8$  $R0E5CCh$  $TBD$  $RW$  $20h$  $TBD$
$$cal_plldcc_cnt_rate0[7:0]$  $7$  $0$  $R0E5CCh$  $TBD$  $RW$  $20h$  $TBD$
$$cal_pll_speed_ring_cont_rate1[7:0]$  $31$  $24$  $R0E5D0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_cont_rate0[7:0]$  $23$  $16$  $R0E5D0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_rate1[7:0]$  $15$  $8$  $R0E5D0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_speed_ring_rate0[7:0]$  $7$  $0$  $R0E5D0h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_cont_rate1[7:0]$  $31$  $24$  $R0E5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_cont_rate0[7:0]$  $23$  $16$  $R0E5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_rate1[7:0]$  $15$  $8$  $R0E5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_pll_sllp_dac_coarse_ring_rate0[7:0]$  $7$  $0$  $R0E5D4h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate1[15:8]$  $31$  $24$  $R0E5D8h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_rate1[7:0]$  $23$  $16$  $R0E5D8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_rate0[15:8]$  $15$  $8$  $R0E5D8h$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_rate0[7:0]$  $7$  $0$  $R0E5D8h$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate1[15:8]$  $31$  $24$  $R0E5DCh$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate1[7:0]$  $23$  $16$  $R0E5DCh$  $TBD$  $RW$  $0h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate0[15:8]$  $15$  $8$  $R0E5DCh$  $TBD$  $RW$  $4h$  $TBD$
$$cal_sllp_dac_fine_ring_cont_rate0[7:0]$  $7$  $0$  $R0E5DCh$  $Firmware Revision$  $RW$  $0h$  $TBD$
$$FW_MAJOR_VER[7:0]$  $31$  $24$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Major Version.$
$$FW_MINOR_VER[7:0]$  $23$  $16$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Minor Version.$
$$FW_PATCH_VER[7:0]$  $15$  $8$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Patch Version.$
$$FW_BUILD_VER[7:0]$  $7$  $0$  $R0E600h$  $Calibration enable control$  $RW$  $0h$  $Firmware Build Version.$
$$ND$  $31$  $27$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$train_sim_en$  $26$  $26$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Skip Train Algorithm For Only Train Protocal Simulation$
$$skip_cdr_dfe_scheme$  $25$  $25$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Skip CDR DFE SCHEME For Simulation Faster$
$$force_cont_cal_skip$  $24$  $24$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Force Continuous Calibration To Skip.$
$$BYPASS_SPEED_TABLE_LOAD$  $23$  $23$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Speed Table Load To Analog Registers By Firmware For Simulation Only$
$$BYPASS_XDAT_INIT$  $22$  $22$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass XDATA Initialization By Firmware For Simulation Only$
$$BYPASS_POWER_ON_DELAY$  $21$  $21$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay During Power Up For Simulation Only$
$$BYPASS_DELAY[2:0]$  $20$  $18$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay For Simulation Only$
$$EXT_FORCE_CAL_DONE$  $17$  $17$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $External Force Calibration Done$
$$ND$  $16$  $16$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$CAL_DONE$  $8$  $8$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $Calibration Done.$
$$ND$  $7$  $7$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $5$  $3$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$LCPLL_LANE_SEL$  $2$  $2$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $LCPLL Control MCU Lane Selection In Case Of ETHERNET_CFG>1$
$$ETHERNET_CFG[1:0]$  $1$  $0$  $R0E604h$  $Calibration Configuration 1$  $RW$  $0h$  $Ethernet Configuration For Speed Change Data Bit Rate Range$
$$ND$  $31$  $31$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$sq_cal_ext_en$  $27$  $27$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Squelch Calibration Ext Enable$
$$process_cal_ext_en$  $26$  $26$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Process Calibration Ext Enable$
$$txdcc_cal_ext_en$  $25$  $25$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx DCC Calibration Ext Enable$
$$txdcc_pdiv_cal_ext_en$  $24$  $24$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx DCC Post Divider Calibration Ext Enable$
$$vdd_cal_ext_en$  $23$  $23$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $VDD Calibration Ext Enable$
$$rximp_cal_ext_en$  $22$  $22$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Impedance Calibration Ext Enable$
$$tximp_cal_ext_en$  $21$  $21$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Impedance Calibration Ext Enable$
$$sampler_cal_ext_en$  $20$  $20$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Sampler Calibration Ext Enable$
$$eom_align_cal_ext_en$  $19$  $19$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $EOM Alignment Calibration Ext Enable$
$$rxalign90_cal_ext_en$  $18$  $18$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Align90 Calibration Ext Enable$
$$rxdcc_eom_cal_ext_en$  $17$  $17$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC EOM Calibration Ext Enable$
$$rxdcc_data_cal_ext_en$  $16$  $16$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC Data Calibration Ext Enable$
$$rxdcc_dll_cal_ext_en$  $15$  $15$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC DLL Calibration Ext Enable$
$$txdetect_cal_ext_en$  $14$  $14$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Detect Calibration Ext Enable$
$$eom_dll_cal_ext_en$  $13$  $13$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $EOM DLL Calibration Ext Enable$
$$rxdll_cal_ext_en$  $12$  $12$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DLL Calibration Ext Enable$
$$pll_temp_cal_ext_en$  $11$  $11$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Temperature Calibration Ext Enable$
$$pll_cal_ext_en$  $10$  $10$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Calibration Ext Enable$
$$plldcc_cal_ext_en$  $9$  $9$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL DCC Calibration Ext Enable$
$$ring_pll_cal_ext_en$  $8$  $8$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $RING PLL Calibration Ext Enable$
$$txclk_vdd_cal_ext_en$  $7$  $7$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $TxClk VDD Calibration Ext Enable$
$$txdata_vdd_cal_ext_en$  $6$  $6$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $TxDATA VDD Calibration Ext Enable$
$$txpre_vdd_cal_ext_en$  $5$  $5$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $TX Pre-Driver VDD Calibration Ext Enable$
$$rxdclk_vdd_cal_ext_en$  $4$  $4$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Data Clock VDD Calibration Ext Enable$
$$rxeomclk_vdd_cal_ext_en$  $3$  $3$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx EOM Clock VDD Calibration Ext Enable$
$$rxsmplr_vdd_cal_ext_en$  $2$  $2$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Sampler VDD Calibration Ext Enable$
$$ND$  $1$  $1$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$cal_start$  $0$  $0$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Calbration Manual Start.$
$$txclk_vdd_cal_cont_en$  $31$  $31$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TxClk VDD Calibration Continuous Enable$
$$txdata_vdd_cal_cont_en$  $30$  $30$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TxDATA VDD Calibration Continuous Enable$
$$txpre_vdd_cal_cont_en$  $29$  $29$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TX Pre-Driver VDD Calibration Continuous Enable$
$$rxdclk_vdd_cal_cont_en$  $28$  $28$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Data Clock VDD Calibration Continuous Enable$
$$rxeomclk_vdd_cal_cont_en$  $27$  $27$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx EOM Clock VDD Calibration Continuous Enable$
$$rxsmplr_vdd_cal_cont_en$  $26$  $26$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Sampler VDD Calibration Continuous Enable$
$$rxdcc_data_cal_cont_en$  $25$  $25$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC Center Calibration Continuous Enable$
$$rxdcc_eom_cal_cont_en$  $24$  $24$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC EOM Calibration Continuous Enable$
$$txdcc_cal_cont_en$  $23$  $23$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx DCC Calibration Continuous Enable$
$$txdcc_pdiv_cal_cont_en$  $22$  $22$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx DCC Post Divider Calibration Continuous Enable$
$$pllamp_cal_cont_en$  $21$  $21$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $PLL AMP Calibration Continuous Mode Enable.$
$$plldcc_cal_cont_en$  $20$  $20$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $PLL DCC Calibration Continuous Mode Enable.$
$$align90_cal_cont_en$  $19$  $19$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Align90 Calibration  Continuous Enable$
$$eom_dll_cal_cont_en$  $18$  $18$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $EOM DLL Continuous Calibration Enable$
$$rxdll_cal_cont_en$  $17$  $17$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DLL Continuous Calibration Enable$
$$txdetect_cal_cont_en$  $16$  $16$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Detect Continuous Calibration Enable$
$$rxdcc_dll_cal_cont_en$  $15$  $15$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC Center Calibration Continuous Enable$
$$pll_temp_cal_cont_en$  $14$  $14$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Temperature Calibration Continuous Enable$
$$ND$  $13$  $13$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E60Ch$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$cal_process_result_sel$  $27$  $27$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Process Calibration Result Selection$
$$pllamp_cal_speedup_disable$  $26$  $26$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLLamp_Cal Speed Up For Debug.$
$$ND$  $25$  $24$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$fast_pll_mode$  $23$  $23$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Fast PLL Cal Mode For Debug.$
$$spdchg_fast_pll_mode[1:0]$  $22$  $21$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Speed Change Fast PLL Cal Mode 0/1/2 For Debug.$
$$tempc_step_ctrl[2:0]$  $20$  $18$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Tempc_DAC Step Size 0/1/2/3/4/5/6/7 For Debug.$
$$tempc_dac_mode[1:0]$  $17$  $16$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLL Temperature Calibration Mode 0/1/2 For Debug.$
$$thold_sel2[7:0]$  $15$  $8$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLL Fast Cal Tempc_Mux_Hold_Sel Settle Time For Debug.$
$$tshrtr[7:0]$  $7$  $0$  $R0E610h$  $Calibration Configuration 3$  $RW$  $0h$  $PLL Fast Cal SHRTR Time 0/1/2/3 For Debug.$
$$vcoamp_vth_freq[7:0]$  $31$  $24$  $R0E614h$  $Calibration Configuration 3$  $RW$  $0eh$  $PLL VCO Amplitude Threshold For PLL Clock Freq Calibration.$
$$vcoamp_vth_amp[7:0]$  $23$  $16$  $R0E614h$  $Calibration Configuration 3$  $RW$  $0fh$  $PLL VCO Amplitude Threshold For Initial PLL Amp Power On.$
$$vcoamp_vth_normal[7:0]$  $15$  $8$  $R0E614h$  $Calibration Configuration 3$  $RW$  $0ch$  $PLL VCO Amplitude Threshold For Normal Mode.$
$$fbc_ratio[7:0]$  $7$  $0$  $R0E614h$  $Calibration Configuration 4$  $RW$  $0h$  $FBC Measure Time.$
$$ND$  $31$  $31$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $$
$$ring_pll_disable$  $29$  $29$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $RING PLL Disabled Indicator$
$$tpllfreq4$  $28$  $28$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time4 For Debug.$
$$tpllfreq3[1:0]$  $27$  $26$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time3 For Debug$
$$tpllfreq2[1:0]$  $25$  $24$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time2  For Debug$
$$tpllfreq1[1:0]$  $23$  $22$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time1  For Debug$
$$tpllfreq0[1:0]$  $21$  $20$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time0  For Debug$
$$tpllamp0[1:0]$  $19$  $18$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLampcal_En Wait Time  For Debug$
$$tpllamp1[1:0]$  $17$  $16$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLL Amp Cal Settle Time 0/1/2/3 For Debug$
$$pll_speed_thresh_ring[15:0]$  $15$  $0$  $R0E618h$  $Calibration Configuration 5$  $RW$  $0h$  $RING PLL Speed Threshold[11:0].$
$$pll_rate_sel_ring[7:0]$  $31$  $24$  $R0E61Ch$  $Calibration Configuration 5$  $RW$  $0h$  $RING PLL Speed Rate Selection.$
$$pll_rate_sel[7:0]$  $23$  $16$  $R0E61Ch$  $Calibration Configuration 5$  $RW$  $0h$  $PLL Speed Rate Selection.$
$$speed_thresh[15:0]$  $15$  $0$  $R0E61Ch$  $Calibration Threshold 1$  $RW$  $0h$  $PLL Speed Threshold$
$$CAL_SQ_THRESH_IN[7:0]$  $31$  $24$  $R0E620h$  $Calibration Threshold 1$  $RW$  $6h$  $SQ Threshold.$
$$CAL_PROC_SUBSS[7:0]$  $23$  $16$  $R0E620h$  $Calibration Threshold 1$  $RW$  $13h$  $Process Threshold  SUBSS[4:0].$
$$CAL_PROC_SS2TT[7:0]$  $15$  $8$  $R0E620h$  $Calibration Threshold 1$  $RW$  $10h$  $Process Threshold  SS2TT[4:0].$
$$CAL_PROC_TT2FF[7:0]$  $7$  $0$  $R0E620h$  $Calibration Result 0$  $RW$  $15h$  $Process Threshold  TT2FF[4:0].$
$$CAL_TEMPC_MUX_HOLD_SEL_R0[7:0]$  $31$  $24$  $R0E624h$  $Calibration Result 0$  $RW$  $6h$  $PLLTemp Calibration Mux Hold Sel Result For R0.$
$$CAL_TEMPC_MUX_SEL_R0[7:0]$  $23$  $16$  $R0E624h$  $Calibration Result 0$  $RW$  $5h$  $PLL Temp Calibration Mux Sel Result For R0.$
$$CAL_TEMPC_DAC_SEL[7:0]$  $15$  $8$  $R0E624h$  $Calibration Result 0$  $RW$  $0h$  $PLL Temp Calibration DAC Sel Result.$
$$ND$  $7$  $0$  $R0E624h$  $Train Interface Config$  $RW$  $0h$  $$
$$ND$  $31$  $1$  $R0E628h$  $Train Interface Config$  $RW$  $0h$  $$
$$PIPE4_EN$  $0$  $0$  $R0E628h$  $Config control$  $RW$  $1h$  $PCIE3 PIPE4 Interface Enable. $
$$refclk_freq[7:0]$  $31$  $24$  $R0E62Ch$  $Config control$  $R$  $Vh$  $Reference Frequency Clock For Debug$
$$ND$  $23$  $23$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$AUTO_RX_INIT_EN$  $16$  $16$  $R0E62Ch$  $Config control$  $RW$  $0h$  $Automatic Rx_Init Enable.$
$$ND$  $15$  $15$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $11$  $8$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$PHY_GEN_MAX[3:0]$  $3$  $0$  $R0E62Ch$  $Config control$  $RW$  $0h$  $Max Tx/Rx Speed Data Rate.$
$$txclk_vdd_cal_cont_cur_load_en$  $31$  $31$  $R0E630h$  $Config control$  $RW$  $0h$  $TxClk VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdata_vdd_cal_cont_cur_load_en$  $30$  $30$  $R0E630h$  $Config control$  $RW$  $0h$  $TxDATA VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txpre_vdd_cal_cont_cur_load_en$  $29$  $29$  $R0E630h$  $Config control$  $RW$  $0h$  $TX Pre-Driver VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdclk_vdd_cal_cont_cur_load_en$  $28$  $28$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx Data Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxeomclk_vdd_cal_cont_cur_load_en$  $27$  $27$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx EOM Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxsmplr_vdd_cal_cont_cur_load_en$  $26$  $26$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx Sampler VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdcc_data_cal_cont_cur_load_en$  $25$  $25$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdcc_eom_cal_cont_cur_load_en$  $24$  $24$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DCC EOM Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdcc_cal_cont_cur_load_en$  $23$  $23$  $R0E630h$  $Config control$  $RW$  $0h$  $Tx DCC Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdcc_pdiv_cal_cont_cur_load_en$  $22$  $22$  $R0E630h$  $Config control$  $RW$  $0h$  $Tx DCC Post Divider Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$pllamp_cal_cont_cur_load_en$  $21$  $21$  $R0E630h$  $Config control$  $RW$  $0h$  $PLL AMP Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).$
$$plldcc_cal_cont_cur_load_en$  $20$  $20$  $R0E630h$  $Config control$  $RW$  $0h$  $PLL DCC Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).$
$$align90_cal_cont_cur_load_en$  $19$  $19$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx Align90 Calibration  Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$eom_dll_cal_cont_cur_load_en$  $18$  $18$  $R0E630h$  $Config control$  $RW$  $0h$  $EOM DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdll_cal_cont_cur_load_en$  $17$  $17$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdetect_cal_cont_cur_load_en$  $16$  $16$  $R0E630h$  $Config control$  $RW$  $0h$  $Tx Detect Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdcc_dll_cal_cont_cur_load_en$  $15$  $15$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$ND$  $14$  $14$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E630h$  $Calibration Configuration $  $RW$  $0h$  $$
$$txclk_vdd_cal_step_size[7:0]$  $31$  $24$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $TXCLK VDD Cal Continuous Step Size $
$$txdata_vdd_cal_step_size[7:0]$  $23$  $16$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $TXDATA VDD Cal Continuous Step Size $
$$txpre_vdd_cal_step_size[7:0]$  $15$  $8$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $TXPRE VDD Cal Continuous Step Size $
$$rxdclk_vdd_cal_step_size[7:0]$  $7$  $0$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $RXDCLK VDD Cal Continuous Step Size $
$$rxeomclk_vdd_cal_step_size[7:0]$  $31$  $24$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXEOMCLK VDD Cal Continuous Step Size $
$$rxsmplr_vdd_cal_step_size[7:0]$  $23$  $16$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXSMPLR VDD Cal Continuous Step Size $
$$rxdcc_data_cal_step_size[7:0]$  $15$  $8$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXDCC Data Cal Continuous Step Size $
$$rxdcc_eom_cal_step_size[7:0]$  $7$  $0$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXDCC EOM Cal Continuous Step Size $
$$txdcc_cal_step_size[7:0]$  $31$  $24$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $TXDCC CAl Continuous Step Size $
$$txdcc_pdiv_cal_step_size[7:0]$  $23$  $16$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $TXDCC PDIV Cal Continuous Step Size $
$$pllamp_cal_step_size[7:0]$  $15$  $8$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $PLLAMP Cal Continuous Step Size $
$$plldcc_cal_step_size[7:0]$  $7$  $0$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $PLLDCC Cal Continuous Step Size $
$$align90_cal_step_size[7:0]$  $31$  $24$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $ALIGN90 Cal Continuous Step Size $
$$eom_dll_cal_step_size[7:0]$  $23$  $16$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $EOM DLL Cal Continuous Step Size $
$$rxdll_cal_step_size[7:0]$  $15$  $8$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $RXDLL CAl Continuous Step Size $
$$txdetect_cal_step_size[7:0]$  $7$  $0$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $TXDETECT Cal Continuous Step Size $
$$rxdcc_dll_cal_step_size[7:0]$  $31$  $24$  $R0E644h$  $Calibration Configuration $  $RW$  $20h$  $RXDCC DLL Cal Continuous Step Size $
$$ringpll_cal_step_size[7:0]$  $23$  $16$  $R0E644h$  $Calibration Configuration $  $RW$  $08h$  $RINGPLL Cal Continuous Step Size $
$$ND$  $15$  $15$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $$
$$pll_vcon_polarity_inv$  $1$  $1$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $RING PLL VCON Polarity Conversion$
$$pll_vddvco_polarity_inv$  $0$  $0$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $RING PLL VDDVCO Polarity Conversion$
$$ND$  $31$  $24$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$eom_align_cal_timeout_dis$  $12$  $12$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $EOM Align Calibration Timeout Disable.$
$$plldcc_cal_timeout$  $11$  $11$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $PLLDCC Calibration Timeout$
$$ringpll_cal_timeout_dis$  $10$  $10$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $RING PLL Calibration Timeout Disable.$
$$pll_cal_timeout_dis$  $9$  $9$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $PLL Calibration Timeout Disable.$
$$align90_cal_timeout_dis$  $8$  $8$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $Align90 Calibration Timeout Disable.$
$$rximp_cal_timeout_dis$  $7$  $7$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $Rx Impedance Calibration Timeout Disable.$
$$tximp_cal_timeout_dis$  $6$  $6$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $Tx Impedance Calibration Timeout Disable.$
$$plldcc_cal_timeout_dis$  $5$  $5$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $PLL DCC Calibration Timeout Disable$
$$txdcc_cal_timeout_dis$  $4$  $4$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $TXDCC Calibration Timeout Disable$
$$txdcc_pdiv_cal_timeout_dis$  $3$  $3$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $TXDCC Post-Divider Calibration Timeout Disable$
$$rxdcc_dll_cal_timeout_dis$  $2$  $2$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $RXDCC DLL Clock Calibration Timeout Disable$
$$rxdcc_data_cal_timeout_dis$  $1$  $1$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $RXDCC DATA Clock Calibration Timeout Disable$
$$rxdcc_eom_cal_timeout_dis$  $0$  $0$  $R0E648h$  $Calibration Status$  $RW$  $0h$  $RXDCC EOM Clock Calibration Timeout Disable$
$$ND$  $31$  $24$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E64Ch$  $Calibration Status$  $RW$  $0h$  $$
$$pll_cal_ring_pass$  $11$  $11$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $RING PLL Calibration Pass Indicator.$
$$plldcc_cal_pass$  $10$  $10$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL DCC Calibration Pass Indicator.$
$$process_cal_pass$  $9$  $9$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $Process Calibration Pass Indicator.$
$$pll_amp_cal_pass$  $8$  $8$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL Amplitude Calibration Pass Indicator.  $
$$pll_temp_cal_pass$  $7$  $7$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL Temperature Calibration Pass Indicator.$
$$pll_cal_pass$  $6$  $6$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL Calibration Pass Indicator.$
$$process_cal_done$  $5$  $5$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $Process Calibration Done.$
$$pll_amp_cal_done$  $4$  $4$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL Amplitude Calibration Done Indicator. $
$$pll_temp_cal_done$  $3$  $3$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL Temperature Calibration Done.$
$$pll_cal_done$  $2$  $2$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL Calibration Done.$
$$plldcc_cal_done$  $1$  $1$  $R0E64Ch$  $Calibration Status$  $R$  $Vh$  $PLL DCC Calibration Done.$
$$pll_cal_ring_done$  $0$  $0$  $R0E64Ch$  $MCU Configuration $  $R$  $Vh$  $RING PLL Calibration Done.$
$$ND$  $31$  $24$  $R0E650h$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E650h$  $MCU Configuration $  $RW$  $0h$  $$
$$mcuclk_sel[7:0]$  $15$  $8$  $R0E650h$  $MCU Configuration $  $RW$  $0h$  $MCUCLK Selection For Timer Delay$
$$master_mcu_sel[7:0]$  $7$  $0$  $R0E650h$  $Calibration Result 1$  $RW$  $0h$  $Master MCU Selection$
$$CAL_TEMPC_MUX_HOLD_SEL_R1[7:0]$  $31$  $24$  $R0E654h$  $Calibration Result 1$  $RW$  $6h$  $PLLTemp Calibration Mux Hold Sel Result For Rate 1.$
$$CAL_TEMPC_MUX_SEL_R1[7:0]$  $23$  $16$  $R0E654h$  $Calibration Result 1$  $RW$  $5h$  $PLL Temp Calibration Mux Sel Result For Rate 1.$
$$CAL_PROCESS_VALUE_LVT[7:0]$  $15$  $8$  $R0E654h$  $Calibration Result 1$  $RW$  $0h$  $Process Calibration Result LVT.$
$$CAL_PROCESS_VALUE_ULVT[7:0]$  $7$  $0$  $R0E654h$  $Loop Count Control$  $RW$  $0h$  $Process Calibration Result ULVT.$
$$ND$  $31$  $8$  $R0E658h$  $Loop Count Control$  $RW$  $0h$  $$
$$phase_tracking_loop_cnts[7:0]$  $7$  $0$  $R0E658h$  $Loop Count Control$  $RW$  $10h$  $Loop Number For Phase Tracking.$
