From 06d4bb0f4553c87adc1e8abcede7357702f81560 Mon Sep 17 00:00:00 2001
From: Tinska <hubo@autowise.ai>
Date: Wed, 22 Mar 2023 16:01:12 +0800
Subject: [PATCH] feat(add aw-cpe-v1):

---
 .../arm64/boot/dts/qcom/aw/ipq6018-v1.dts     |  250 ++
 .../qcom/aw/qcom-ipq6018-audio-overlay.dtsi   |  447 +++
 .../boot/dts/qcom/aw/qcom-ipq6018-audio.dtsi  |  132 +
 .../aw/qcom-ipq6018-circular-pca9956.dtsi     |  246 ++
 .../dts/qcom/aw/qcom-ipq6018-coresight.dtsi   |  832 ++++++
 .../boot/dts/qcom/aw/qcom-ipq6018-cp-cpu.dtsi |  102 +
 .../boot/dts/qcom/aw/qcom-ipq6018-cp01-c1.dts |   87 +
 .../boot/dts/qcom/aw/qcom-ipq6018-cp01-c2.dts |  113 +
 .../boot/dts/qcom/aw/qcom-ipq6018-cp01-c3.dts |  264 ++
 .../boot/dts/qcom/aw/qcom-ipq6018-cp01-c4.dts |  131 +
 .../boot/dts/qcom/aw/qcom-ipq6018-cp01.dtsi   |  430 +++
 .../boot/dts/qcom/aw/qcom-ipq6018-cp02-c1.dts |  389 +++
 .../boot/dts/qcom/aw/qcom-ipq6018-cp03-c1.dts |  341 +++
 .../qcom/aw/qcom-ipq6018-cpr-regulator.dtsi   |  123 +
 .../qcom-ipq6018-db-cp01-audio-overlay.dtsi   |  513 ++++
 .../boot/dts/qcom/aw/qcom-ipq6018-db-cp01.dts |  411 +++
 .../boot/dts/qcom/aw/qcom-ipq6018-db-cp02.dts |  332 +++
 .../dts/qcom/aw/qcom-ipq6018-emulation-c1.dts |  318 +++
 .../dts/qcom/aw/qcom-ipq6018-emulation-c2.dts |  156 ++
 .../dts/qcom/aw/qcom-ipq6018-emulation-c3.dts |  253 ++
 .../boot/dts/qcom/aw/qcom-ipq6018-ion.dtsi    |   52 +
 .../boot/dts/qcom/aw/qcom-ipq6018-memory.dtsi |  374 +++
 .../boot/dts/qcom/aw/qcom-ipq6018-mhi.dtsi    |  130 +
 .../dts/qcom/aw/qcom-ipq6018-regulator.dtsi   |   28 +
 .../qcom/aw/qcom-ipq6018-rpm-regulator.dtsi   |  154 ++
 .../dts/qcom/aw/qcom-ipq6018-thermal.dtsi     |  255 ++
 .../arm64/boot/dts/qcom/aw/qcom-ipq6018.dtsi  | 2416 +++++++++++++++++
 .../arch/arm64/boot/dts/qcom/ipq6018-v1.dts   |  250 ++
 .../dts/qcom/qcom-ipq6018-audio-overlay.dtsi  |  447 +++
 .../boot/dts/qcom/qcom-ipq6018-audio.dtsi     |  132 +
 .../qcom/qcom-ipq6018-circular-pca9956.dtsi   |  246 ++
 .../boot/dts/qcom/qcom-ipq6018-coresight.dtsi |  832 ++++++
 .../boot/dts/qcom/qcom-ipq6018-cp-cpu.dtsi    |  102 +
 .../boot/dts/qcom/qcom-ipq6018-cp01-c1.dts    |   87 +
 .../boot/dts/qcom/qcom-ipq6018-cp01-c2.dts    |  113 +
 .../boot/dts/qcom/qcom-ipq6018-cp01-c3.dts    |  264 ++
 .../boot/dts/qcom/qcom-ipq6018-cp01-c4.dts    |  131 +
 .../boot/dts/qcom/qcom-ipq6018-cp01.dtsi      |  430 +++
 .../boot/dts/qcom/qcom-ipq6018-cp02-c1.dts    |  389 +++
 .../boot/dts/qcom/qcom-ipq6018-cp03-c1.dts    |  341 +++
 .../dts/qcom/qcom-ipq6018-cpr-regulator.dtsi  |  123 +
 .../qcom-ipq6018-db-cp01-audio-overlay.dtsi   |  513 ++++
 .../boot/dts/qcom/qcom-ipq6018-db-cp01.dts    |  411 +++
 .../boot/dts/qcom/qcom-ipq6018-db-cp02.dts    |  332 +++
 .../dts/qcom/qcom-ipq6018-emulation-c1.dts    |  318 +++
 .../dts/qcom/qcom-ipq6018-emulation-c2.dts    |  156 ++
 .../dts/qcom/qcom-ipq6018-emulation-c3.dts    |  253 ++
 .../arm64/boot/dts/qcom/qcom-ipq6018-ion.dtsi |   52 +
 .../boot/dts/qcom/qcom-ipq6018-memory.dtsi    |  374 +++
 .../arm64/boot/dts/qcom/qcom-ipq6018-mhi.dtsi |  130 +
 .../boot/dts/qcom/qcom-ipq6018-regulator.dtsi |   28 +
 .../dts/qcom/qcom-ipq6018-rpm-regulator.dtsi  |  154 ++
 .../boot/dts/qcom/qcom-ipq6018-thermal.dtsi   |  255 ++
 .../arm64/boot/dts/qcom/qcom-ipq6018.dtsi     | 2416 +++++++++++++++++
 target/linux/ipq60xx/image/Makefile           |    2 +-
 target/linux/ipq60xx/image/generic.mk         |   13 +
 56 files changed, 18572 insertions(+), 1 deletion(-)
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/ipq6018-v1.dts
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-audio-overlay.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-audio.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-circular-pca9956.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-coresight.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp-cpu.dtsi
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c1.dts
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c2.dts
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c3.dts
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c4.dts
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01.dtsi
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp02-c1.dts
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp03-c1.dts
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cpr-regulator.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-db-cp01-audio-overlay.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-db-cp01.dts
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-db-cp02.dts
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-emulation-c1.dts
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-emulation-c2.dts
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-emulation-c3.dts
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-ion.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-memory.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-mhi.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-regulator.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-rpm-regulator.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-thermal.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/ipq6018-v1.dts
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-audio-overlay.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-audio.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-circular-pca9956.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-coresight.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp-cpu.dtsi
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c1.dts
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c2.dts
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c3.dts
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c4.dts
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01.dtsi
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp02-c1.dts
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp03-c1.dts
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cpr-regulator.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-db-cp01-audio-overlay.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-db-cp01.dts
 create mode 100755 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-db-cp02.dts
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-emulation-c1.dts
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-emulation-c2.dts
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-emulation-c3.dts
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-ion.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-mhi.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-regulator.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-rpm-regulator.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-thermal.dtsi
 create mode 100644 target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018.dtsi

diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/ipq6018-v1.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/ipq6018-v1.dts
new file mode 100644
index 000000000..b6ef62b24
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/ipq6018-v1.dts
@@ -0,0 +1,250 @@
+// SPDX-License-Identifier: (GPL-2.0+)
+
+/dts-v1/;
+
+#include "qcom-ipq6018-cp01-c4.dts"
+/* #include "ipq6018.dtsi" */
+/* #include "ipq6018-upstreamable.dtsi" */
+/* #include "ipq6018-ess.dtsi" */
+/*  */
+/* #include <dt-bindings/input/input.h> */
+/* #include <dt-bindings/gpio/gpio.h> */
+/*  */
+/* / { */
+/*     model = "Autowise CPE V1"; */
+/*     compatible = "autowise,v1", "qcom,ipq6018"; */
+/*  */
+/*     aliases { */
+/*         serial0 = &blsp1_uart3; */
+/*         led-boot = &led_system_orange; */
+/*         led-failsafe = &led_system_red; */
+/*         led-running = &led_system_green; */
+/*         led-upgrade = &led_system_orange; */
+/*     }; */
+/*  */
+/*     chosen { */
+/*         stdout-path = "serial0:115200n8"; */
+/*     }; */
+/*  */
+/*     leds { */
+/*         compatible = "gpio-leds"; */
+/*         pinctrl-0 = <&leds_pins>; */
+/*         pinctrl-names = "default"; */
+/*  */
+/*         led_system_red: system-red { */
+/*             label = "v1:red:status"; */
+/*             gpios = <&tlmm 71 GPIO_ACTIVE_HIGH>; */
+/*         }; */
+/*  */
+/*         led_system_orange: system-orange { */
+/*             label = "v1:orange:status"; */
+/*             gpios = <&tlmm 72 GPIO_ACTIVE_HIGH>; */
+/*         }; */
+/*  */
+/*         led_system_green: system-green { */
+/*             label = "v1:green:status"; */
+/*             gpios = <&tlmm 73 GPIO_ACTIVE_HIGH>; */
+/*         }; */
+/*     }; */
+/*  */
+/*     keys { */
+/*         compatible = "gpio-keys"; */
+/*  */
+/*         reset { */
+/*             label = "reset"; */
+/*             gpios = <&tlmm 68 GPIO_ACTIVE_LOW>; */
+/*             linux,code = <KEY_RESTART>; */
+/*         }; */
+/*  */
+/*         wps { */
+/*             label = "wps"; */
+/*             gpios = <&tlmm 19 GPIO_ACTIVE_LOW>; */
+/*             linux,code = <KEY_WPS_BUTTON>; */
+/*         }; */
+/*     }; */
+/* }; */
+/*  */
+/* &blsp1_uart3 { */
+/*     pinctrl-0 = <&serial_3_pins>; */
+/*     pinctrl-names = "default"; */
+/*     status = "okay"; */
+/* }; */
+/*  */
+/* &tlmm { */
+/*  */
+/*     mdio_pins: mdio-pins { */
+/*         mdc { */
+/*             pins = "gpio64"; */
+/*             function = "mdc"; */
+/*             drive-strength = <8>; */
+/*             bias-pull-up; */
+/*         }; */
+/*  */
+/*         mdio { */
+/*             pins = "gpio65"; */
+/*             function = "mdio"; */
+/*             drive-strength = <8>; */
+/*             bias-pull-up; */
+/*         }; */
+/*     }; */
+/*  */
+/*     leds_pins: leds_pins { */
+/*         mux { */
+/*             pins = "gpio71", "gpio72", "gpio73"; */
+/*             function = "gpio"; */
+/*             drive-strength = <8>; */
+/*             bias-pull-down; */
+/*         }; */
+/*     }; */
+/*  */
+/* }; */
+/*  */
+/* &soc { */
+/*     dp1: dp@1 { */
+/*         compatible = "qcom,nss-dp"; */
+/*         reg = <0x0 0x3a001000 0x0 0x200>; */
+/*         qcom,mactype = <0>; */
+/*         qcom,id = <1>; */
+/*  */
+/*         phy-handle = <&phy_0>; */
+/*         phy-mode = "sgmii"; */
+/*     }; */
+/*  */
+/*     dp2 { */
+/*         compatible = "qcom,nss-dp"; */
+/*         reg = <0x0 0x3a001200 0x0 0x200>; */
+/*         qcom,mactype = <0>; */
+/*         qcom,id = <2>; */
+/*  */
+/*         phy-handle = <&phy_1>; */
+/*         phy-mode = "sgmii"; */
+/*     }; */
+/*  */
+/*     dp3 { */
+/*         compatible = "qcom,nss-dp"; */
+/*         reg = <0x0 0x3a001400 0x0 0x200>; */
+/*         qcom,mactype = <0>; */
+/*         qcom,id = <3>; */
+/*  */
+/*         phy-handle = <&phy_2>; */
+/*         phy-mode = "sgmii"; */
+/*     }; */
+/*  */
+/*     dp4 { */
+/*         compatible = "qcom,nss-dp"; */
+/*         reg = <0x0 0x3a001600 0x0 0x200>; */
+/*         qcom,mactype = <0>; */
+/*         qcom,id = <4>; */
+/*  */
+/*         phy-handle = <&phy_3>; */
+/*         phy-mode = "sgmii"; */
+/*     }; */
+/*  */
+/*     dp5 { */
+/*         compatible = "qcom,nss-dp"; */
+/*         reg = <0x0 0x3a001800 0x0 0x200>; */
+/*         qcom,mactype = <0>; */
+/*         qcom,id = <5>; */
+/*  */
+/*         phy-handle = <&phy_4>; */
+/*         phy-mode = "sgmii"; */
+/*     }; */
+/* }; */
+/*  */
+/* &edma { */
+/*     status = "okay"; */
+/* }; */
+/*  */
+/* &mdio { */
+/*     status = "okay"; */
+/*     pinctrl-0 = <&mdio_pins>; */
+/*     pinctrl-names = "default"; */
+/*     reset-gpios = <&tlmm 75 GPIO_ACTIVE_LOW>; */
+/*  */
+/*     phy_0: ethernet-phy@0 { */
+/*         reg = <0>; */
+/* // 		reset-gpios = <&tlmm 77 GPIO_ACTIVE_LOW>; */
+/*     }; */
+/*  */
+/*     phy_1: ethernet-phy@1 { */
+/*         reg = <1>; */
+/*     }; */
+/*  */
+/*     phy_2: ethernet-phy@2 { */
+/*         reg = <2>; */
+/*     }; */
+/*  */
+/*     phy_3: ethernet-phy@3 { */
+/*         reg = <3>; */
+/*     }; */
+/*  */
+/*     phy_4: ethernet-phy@4 { */
+/*         reg = <4>; */
+/*     }; */
+/*  */
+/* }; */
+/*  */
+/* &switch { */
+/*     status = "okay"; */
+/*  */
+/*     switch_lan_bmp = <0x1e>; */
+/*     switch_wan_bmp = <0x20>; */
+/*     switch_mac_mode = <0x00>; */
+/*     switch_mac_mode1 = <0xff>; */
+/*     switch_mac_mode2 = <0xff>; */
+/*  */
+/*     qcom,port_phyinfo { */
+/*         port@0 { */
+/*             port_id = <0x01>; */
+/*             phy_address = <0x00>; */
+/*         }; */
+/*         port@1 { */
+/*             port_id = <0x02>; */
+/*             phy_address = <0x01>; */
+/*         }; */
+/*         port@2 { */
+/*             port_id = <0x03>; */
+/*             phy_address = <0x02>; */
+/*         }; */
+/*         port@3 { */
+/*             port_id = <0x04>; */
+/*             phy_address = <0x03>; */
+/*         }; */
+/*         port@4 { */
+/*             port_id = <0x05>; */
+/*             phy_address = <0x04>; */
+/*         }; */
+/*     }; */
+/* }; */
+/*  */
+/* &qpic_bam { */
+/*     status = "okay"; */
+/* }; */
+/*  */
+/* &qpic_nand { */
+/*     status = "okay"; */
+/*  */
+/*     nand@0 { */
+/*         reg = <0>; */
+/*  */
+/*         nand-ecc-strength = <4>; */
+/*         nand-ecc-step-size = <512>; */
+/*         nand-bus-width = <8>; */
+/*     }; */
+/* }; */
+/*  */
+/* &wifi { */
+/*     status = "okay"; */
+/* }; */
+/*  */
+/* &ssphy_0 { */
+/*     status = "ok"; */
+/* }; */
+/*  */
+/* &qusb_phy_0 { */
+/*     status = "ok"; */
+/* }; */
+/*  */
+/* &usb3 { */
+/*     status = "ok"; */
+/* }; */
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-audio-overlay.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-audio-overlay.dtsi
new file mode 100644
index 000000000..2260f684b
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-audio-overlay.dtsi
@@ -0,0 +1,447 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <dt-bindings/clock/qcom,audio-ext-clk.h>
+#include <dt-bindings/sound/audio-codec-port-types.h>
+#include "qcom-ipq6018-audio.dtsi"
+
+/ {
+	aliases {
+		swr0 = &swr0;
+	};
+};
+
+&gecko_core_platform {
+	bolero: bolero-cdc {
+		compatible = "qcom,bolero-codec";
+		tx_macro: tx-macro@A460000 {
+		};
+
+		wsa_macro: wsa-macro@A480000 {
+			swr0: wsa_swr_master {
+			};
+		};
+	};
+};
+
+&bolero {
+	qcom,num-macros = <3>;
+	qcom,va-without-decimation;
+	#address-cells = <1>;
+	#size-cells = <1>;
+	tx_macro: tx-macro@A460000 {
+		compatible = "qcom,tx-macro";
+		reg = <0xA460000 0x0>;
+		clock-names = "tx_core_clk", "tx_npl_clk";
+		clocks = <&clock_audio_tx_1 0>,
+			 <&clock_audio_tx_2 0>;
+		qcom,tx-dmic-sample-rate = <3072000>;
+		qcom,tx-mclk-freq = <12288000>;
+	};
+
+	wsa_macro: wsa-macro@A480000 {
+		compatible = "qcom,wsa-macro";
+		reg = <0xA480000 0x0>;
+		clock-names = "wsa_core_clk", "wsa_npl_clk";
+		clocks = <&clock_audio_wsa_1 0>,
+			 <&clock_audio_wsa_2 0>;
+		qcom,wsa-mclk-freq = <12288000>;
+		qcom,wsa-swr-gpios = <&wsa_swr_gpios>;
+		swr0: wsa_swr_master {
+			compatible = "qcom,swr-mstr";
+			#address-cells = <2>;
+			#size-cells = <0>;
+			qcom,swr_master_id = <1>;
+			swrm-io-base = <0xA490000 0x0>;
+			interrupts = <0 141 0>;
+			interrupt-names = "swr_master_irq";
+			qcom,swr-num-ports = <8>;
+			qcom,swr-port-mapping = <1 SPKR_L 0x1>,
+				<2 SPKR_L_COMP 0xF>, <3 SPKR_L_BOOST 0x3>,
+				<4 SPKR_R 0x1>, <5 SPKR_R_COMP 0xF>,
+				<6 SPKR_R_BOOST 0x3>, <7 SPKR_L_VI 0x3>,
+				<8 SPKR_R_VI 0x3>;
+			qcom,swr-num-dev = <2>;
+			qcom,swr-mclk-freq = <12288000>;
+			wsa881x_0211: wsa881x@20170211 {
+				compatible = "qcom,wsa881x";
+				reg = <0x0 0x20170211>;
+				qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
+			};
+
+			wsa881x_0212: wsa881x@20170212 {
+				compatible = "qcom,wsa881x";
+				reg = <0x0 0x20170212>;
+				qcom,spkr-sd-n-node = <&wsa_spkr_en2>;
+			};
+
+			wsa881x_0213: wsa881x@21170213 {
+				compatible = "qcom,wsa881x";
+				reg = <0x0 0x21170213>;
+				qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
+			};
+
+			wsa881x_0214: wsa881x@21170214 {
+				compatible = "qcom,wsa881x";
+				reg = <0x0 0x21170214>;
+				qcom,spkr-sd-n-node = <&wsa_spkr_en2>;
+			};
+		};
+
+	};
+
+	va_macro: va-macro@A4A0000 {
+		compatible = "qcom,va-macro";
+		reg = <0xA4A0000 0x0>;
+		clock-names = "va_core_clk";
+		clocks = <&clock_audio_va 0>;
+	};
+
+};
+
+&tlmm {
+	wsa_swr_clk_pin {
+		wsa_swr_clk_sleep: wsa_swr_clk_sleep {
+			mux {
+				pins = "gpio23";
+				function = "wsa_swrm";
+			};
+
+			config {
+				pins = "gpio23";
+				drive-strength = <2>;
+				bias-bus-hold;
+			};
+		};
+
+		wsa_swr_clk_active: wsa_swr_clk_active {
+			mux {
+				pins = "gpio23";
+				function = "wsa_swrm";
+			};
+
+			config {
+				pins = "gpio23";
+				drive-strength = <2>;
+				bias-bus-hold;
+			};
+		};
+	};
+
+	wsa_swr_data_pin {
+		wsa_swr_data_sleep: wsa_swr_data_sleep {
+			mux {
+				pins = "gpio24";
+				function = "wsa_swrm";
+			};
+
+			config {
+				pins = "gpio24";
+				drive-strength = <4>;
+				bias-bus-hold;
+			};
+		};
+
+		wsa_swr_data_active: wsa_swr_data_active {
+			mux {
+				pins = "gpio24";
+				function = "wsa_swrm";
+			};
+
+			config {
+				pins = "gpio24";
+				drive-strength = <4>;
+				bias-bus-hold;
+			};
+		};
+	};
+
+	/* WSA speaker reset pins */
+	spkr_1_sd_n {
+		spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
+			mux {
+				pins = "gpio28";
+				function = "gpio";
+			};
+
+			config {
+				pins = "gpio28";
+				drive-strength = <2>;
+				bias-pull-down;
+				input-enable;
+			};
+		};
+
+		spkr_1_sd_n_active: spkr_1_sd_n_active {
+			mux {
+				pins = "gpio28";
+				function = "gpio";
+			};
+
+			config {
+				pins = "gpio28";
+				drive-strength = <16>;
+				bias-disable;
+				output-high;
+			};
+		};
+	};
+
+	spkr_2_sd_n {
+		spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {
+			mux {
+				pins = "gpio27";
+				function = "gpio";
+			};
+
+			config {
+				pins = "gpio27";
+				drive-strength = <2>;
+				bias-pull-down;
+				input-enable;
+			};
+		};
+
+		spkr_2_sd_n_active: spkr_2_sd_n_active {
+			mux {
+				pins = "gpio27";
+				function = "gpio";
+			};
+
+			config {
+				pins = "gpio27";
+				drive-strength = <16>;
+				bias-disable;
+				output-high;
+			};
+		};
+	};
+
+	cdc_dmic01_clk_active: dmic01_clk_active {
+		mux {
+			pins = "gpio29";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio29";
+			drive-strength = <8>;
+			output-high;
+		};
+	};
+
+	cdc_dmic01_clk_sleep: dmic01_clk_sleep {
+		mux {
+			pins = "gpio29";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio29";
+			drive-strength = <2>;
+			bias-disable;
+			output-low;
+		};
+	};
+
+	cdc_dmic01_data_active: dmic01_data_active {
+		mux {
+			pins = "gpio30";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio30";
+			drive-strength = <8>;
+			input-enable;
+		};
+	};
+
+	cdc_dmic01_data_sleep: dmic01_data_sleep {
+		mux {
+			pins = "gpio30";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio30";
+			drive-strength = <2>;
+			pull-down;
+			input-enable;
+		};
+	};
+
+	cdc_dmic23_clk_active: dmic23_clk_active {
+		mux {
+			pins = "gpio31";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio31";
+			drive-strength = <8>;
+			output-high;
+		};
+	};
+
+	cdc_dmic23_clk_sleep: dmic23_clk_sleep {
+		mux {
+			pins = "gpio31";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio31";
+			drive-strength = <2>;
+			bias-disable;
+			output-low;
+		};
+	};
+
+	cdc_dmic23_data_active: dmic23_data_active {
+		mux {
+			pins = "gpio32";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio32";
+			drive-strength = <8>;
+			input-enable;
+		};
+	};
+
+	cdc_dmic23_data_sleep: dmic23_data_sleep {
+		mux {
+			pins = "gpio32";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio32";
+			drive-strength = <2>;
+			pull-down;
+			input-enable;
+		};
+	};
+};
+
+&ipq6018_snd {
+	qcom,model = "ipq6018-snd-card";
+	qcom,msm-mi2s-master = <1>, <1>, <1>, <1>, <1>;
+	qcom,audio-routing =
+		"TX_AIF1 CAP", "VA_MCLK",
+		"TX DMIC0", "TX MIC BIAS1",
+		"TX MIC BIAS1", "Digital Mic0",
+		"TX DMIC1", "TX MIC BIAS1",
+		"TX MIC BIAS1", "Digital Mic1",
+		"TX DMIC2", "TX MIC BIAS1",
+		"TX MIC BIAS1", "Digital Mic2",
+		"TX DMIC3", "TX MIC BIAS1",
+		"TX MIC BIAS1", "Digital Mic3",
+		"TX_AIF2 CAP", "VA_MCLK",
+		"WSA_TX DEC0_INP", "TX DEC0 MUX",
+		"WSA_TX DEC1_INP", "TX DEC1 MUX",
+		"SpkrLeft IN", "WSA_SPK1 OUT",
+		"SpkrRight IN", "WSA_SPK2 OUT",
+		"WSA_SPK1 OUT", "VA_MCLK",
+		"WSA_SPK2 OUT", "VA_MCLK";
+	qcom,cdc-dmic01-gpios = <&cdc_dmic01_gpios>;
+	qcom,cdc-dmic23-gpios = <&cdc_dmic23_gpios>;
+	asoc-codec  = <&stub_codec>, <&bolero>;
+	asoc-codec-names = "msm-stub-codec.1", "bolero_codec";
+	qcom,wsa-max-devs = <2>;
+	qcom,wsa-devs = <&wsa881x_0211>, <&wsa881x_0212>,
+			<&wsa881x_0213>, <&wsa881x_0214>;
+	qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
+				  "SpkrLeft", "SpkrRight";
+	qcom,msm_audio_ssr_devs = <&gecko_core_platform>,
+					<&bolero>;
+};
+
+&soc {
+	cdc_dmic01_gpios: cdc_dmic01_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&cdc_dmic01_clk_active &cdc_dmic01_data_active>;
+		pinctrl-1 = <&cdc_dmic01_clk_sleep &cdc_dmic01_data_sleep>;
+	};
+
+	cdc_dmic23_gpios: cdc_dmic23_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&cdc_dmic23_clk_active &cdc_dmic23_data_active>;
+		pinctrl-1 = <&cdc_dmic23_clk_sleep &cdc_dmic23_data_sleep>;
+	};
+
+	wsa_swr_gpios: wsa_swr_clk_data_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&wsa_swr_clk_active &wsa_swr_data_active>;
+		pinctrl-1 = <&wsa_swr_clk_sleep &wsa_swr_data_sleep>;
+	};
+
+	wsa_spkr_en1: wsa_spkr_en1_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&spkr_1_sd_n_active>;
+		pinctrl-1 = <&spkr_1_sd_n_sleep>;
+	};
+
+	wsa_spkr_en2: wsa_spkr_en2_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&spkr_2_sd_n_active>;
+		pinctrl-1 = <&spkr_2_sd_n_sleep>;
+	};
+
+	clock_audio_wsa_1: wsa_core_clk {
+		compatible = "qcom,audio-ref-clk";
+		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_2>;
+		qcom,codec-lpass-ext-clk-freq = <24576000>;
+		qcom,codec-lpass-clk-id = <0x305>;
+		#clock-cells = <1>;
+	};
+
+	clock_audio_wsa_2: wsa_npl_clk {
+		compatible = "qcom,audio-ref-clk";
+		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_3>;
+		qcom,codec-lpass-ext-clk-freq = <24576000>;
+		qcom,codec-lpass-clk-id = <0x306>;
+		#clock-cells = <1>;
+	};
+
+	clock_audio_tx_1: tx_core_clk {
+		compatible = "qcom,audio-ref-clk";
+		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_6>;
+		qcom,codec-lpass-ext-clk-freq = <24576000>;
+		qcom,codec-lpass-clk-id = <0x30C>;
+		#clock-cells = <1>;
+	};
+
+	clock_audio_tx_2: tx_npl_clk {
+		compatible = "qcom,audio-ref-clk";
+		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_7>;
+		qcom,codec-lpass-ext-clk-freq = <24576000>;
+		qcom,codec-lpass-clk-id = <0x30D>;
+		#clock-cells = <1>;
+	};
+	clock_audio_va: va_core_clk {
+		compatible = "qcom,audio-ref-clk";
+		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_1>;
+		qcom,codec-lpass-ext-clk-freq = <24576000>;
+		qcom,codec-lpass-clk-id = <0x307>;
+		#clock-cells = <1>;
+	};
+
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-audio.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-audio.dtsi
new file mode 100644
index 000000000..bf739dde4
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-audio.dtsi
@@ -0,0 +1,132 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+
+#include <dt-bindings/clock/qcom,audio-ext-clk.h>
+#include "msm-audio-lpass.dtsi"
+#include <dt-bindings/sound/qcom,gpr.h>
+
+&soc {
+	qcom,avtimer@A22E000 {
+		compatible = "qcom,avtimer";
+		reg = <0xA22E00C 0x4>,
+		      <0xA22E010 0x4>;
+		reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
+		qcom,clk-div = <192>;
+		qcom,clk-mult = <10>;
+	};
+
+	qcom,msm-audio-ion {
+		compatible = "qcom,msm-audio-ion";
+		ranges;
+		dma-ranges = <0x10000000 0x0 0x0FFFFFFF>;
+		qcom,smmu-version = <2>;
+		qcom,smmu-enabled;
+		iommus = <&smmu500 0x1001>;
+		qcom,smmu-sid-mask = /bits/ 64 <0xf>;
+	};
+
+	qcom,gpr {
+		compatible = "qcom,gpr";
+		qcom,glink-channels = "to_apps";
+		qcom,intents = <0x200 20>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <GPR_DOMAIN_ADSP>;
+		gecko_core {
+			compatible = "qcom,gecko_core";
+			reg = <GPR_SVC_ADSP_CORE>;
+		};
+		audio-pkt {
+			compatible = "qcom,audio-pkt";
+			qcom,audiopkt-ch-name = "apr_audio_svc";
+			reg = <GPR_SVC_MAX>;
+		};
+		q6prm {
+			compatible = "qcom,q6prm";
+			reg = <GPR_SVC_ASM>;
+		};
+	};
+
+	gecko_core_platform: gecko_core_platform {
+		compatible = "qcom,gecko-core-platform";
+	};
+};
+
+&gecko_core_platform {
+	ipq6018_snd: sound {
+		compatible = "qcom,ipq6018-asoc-snd";
+		qcom,mi2s-audio-intf = <1>;
+		qcom,auxpcm-audio-intf = <1>;
+		qcom,tdm-audio-intf = <1>;
+
+		asoc-cpu = <&dai_dp>,
+				<&dai_mi2s0>, <&dai_mi2s1>,
+				<&dai_mi2s2>, <&dai_mi2s3>,
+				<&dai_mi2s4>, <&dai_pri_auxpcm>,
+				<&dai_sec_auxpcm>, <&dai_tert_auxpcm>,
+				<&dai_quat_auxpcm>, <&dai_quin_auxpcm>,
+				<&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
+				<&afe_proxy_tx>, <&incall_record_rx>,
+				<&incall_record_tx>, <&incall_music_rx>,
+				<&incall_music_2_rx>,
+				<&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>, <&sb_8_rx>,
+				<&usb_audio_rx>, <&usb_audio_tx>,
+				<&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
+				<&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
+				<&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
+				<&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
+				<&dai_quin_tdm_rx_0>, <&dai_quin_tdm_tx_0>,
+				<&wsa_cdc_dma_0_rx>, <&wsa_cdc_dma_0_tx>,
+				<&wsa_cdc_dma_1_rx>, <&wsa_cdc_dma_1_tx>,
+				<&wsa_cdc_dma_2_tx>,
+				<&tx_cdc_dma_0_tx>,
+				<&tx_cdc_dma_1_tx>,
+				<&tx_cdc_dma_2_tx>,
+				<&tx_cdc_dma_3_tx>,
+				<&tx_cdc_dma_4_tx>,
+				<&tx_cdc_dma_5_tx>,
+				<&rx_cdc_dma_7_rx>;
+		asoc-cpu-names = "msm-dai-q6-dp.24608",
+				"msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
+				"msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
+				"msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1",
+				"msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3",
+				"msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5",
+				"msm-dai-q6-dev.224",
+				"msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
+				"msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
+				"msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
+				"msm-dai-q6-dev.32770", "msm-dai-q6-dev.16398",
+				"msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401",
+				"msm-dai-q6-dev.16400",
+				"msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
+				"msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
+				"msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
+				"msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
+				"msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
+				"msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929",
+				"msm-dai-cdc-dma-dev.45056",
+				"msm-dai-cdc-dma-dev.45057",
+				"msm-dai-cdc-dma-dev.45058",
+				"msm-dai-cdc-dma-dev.45059",
+				"msm-dai-cdc-dma-dev.45061",
+				"msm-dai-cdc-dma-dev.45111",
+				"msm-dai-cdc-dma-dev.45112",
+				"msm-dai-cdc-dma-dev.45113",
+				"msm-dai-cdc-dma-dev.45114",
+				"msm-dai-cdc-dma-dev.45115",
+				"msm-dai-cdc-dma-dev.45116",
+				"msm-dai-cdc-dma-dev.45118";
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-circular-pca9956.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-circular-pca9956.dtsi
new file mode 100644
index 000000000..b3e47c29a
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-circular-pca9956.dtsi
@@ -0,0 +1,246 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+&i2c_1 {
+	status = "ok";
+	qcom,clk-freq-out = <100000>;
+
+	/* PCA9956B LED Drivers */
+	nxp-ledseg-i2c@65 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "nxp,pca9956b";
+		reg = <0x65>;
+		pca9956b,support_initialize = <1>;
+		pca9956b,mode1 = <0x09>;
+		pca9956b,mode2 = <0x05>;
+
+		pca9956b,ledout0 = <0xAA>;
+		pca9956b,ledout1 = <0xAA>;
+		pca9956b,ledout2 = <0xAA>;
+		pca9956b,ledout3 = <0xFF>;
+		pca9956b,ledout4 = <0xFF>;
+		pca9956b,ledout5 = <0xFF>;
+		pca9956b,defaultiref = <0x2f>;
+		out0@0 {
+			label = "ledsec5_b";
+			reg = <0x0>;
+		};
+		out1@1 {
+			label = "ledsec5_g";
+			reg = <0x1>;
+		};
+		out2@2 {
+			label = "ledsec5_r";
+			reg = <0x2>;
+		};
+		out3@3 {
+			label = "ledsec6_b";
+			reg = <0x3>;
+		};
+		out4@4 {
+			label = "ledsec6_g";
+			reg = <0x4>;
+		};
+		out5@5 {
+			label = "ledsec6_r";
+			reg = <0x5>;
+		};
+		out6@6 {
+			label = "ledsec7_b";
+			reg = <0x6>;
+		};
+		out7@7 {
+			label = "ledsec7_g";
+			reg = <0x7>;
+		};
+		out8@8 {
+			label = "ledsec7_r";
+			reg = <0x8>;
+		};
+		out9@9 {
+			label = "ledsec8_b";
+			reg = <0x9>;
+		};
+		out10@10 {
+			label = "ledsec8_g";
+			reg = <0xA>;
+		};
+		out11@11 {
+			label = "ledsec8_r";
+			reg = <0xB>;
+		};
+		out12@12 {
+			label = "ledsec1_b";
+			reg = <0xC>;
+		};
+		out13@13 {
+			label = "ledsec1_g";
+			reg = <0xD>;
+		};
+		out14@14 {
+			label = "ledsec1_r";
+			reg = <0xE>;
+		};
+		out15@15 {
+			label = "ledsec2_b";
+			reg = <0xF>;
+		};
+		out16@16 {
+			label = "ledsec2_g";
+			reg = <0x10>;
+		};
+		out17@17 {
+			label = "ledsec2_r";
+			reg = <0x11>;
+		};
+		out18@18 {
+			label = "ledsec3_b";
+			reg = <0x12>;
+		};
+		out19@19 {
+			label = "ledsec3_g";
+			reg = <0x13>;
+		};
+		out20@20 {
+			label = "ledsec3_r";
+			reg = <0x14>;
+		};
+		out21@21 {
+			label = "ledsec4_b";
+			reg = <0x15>;
+		};
+		out22@22 {
+			label = "ledsec4_g";
+			reg = <0x16>;
+		};
+		out23@23 {
+			label = "ledsec4_r";
+			reg = <0x17>;
+		};
+	};
+
+	nxp-ledseg-i2c@69 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "nxp,pca9956b";
+		reg = <0x69>;
+		pca9956b,support_initialize = <1>;
+		pca9956b,mode1 = <0x09>;
+		pca9956b,mode2 = <0x05>;
+
+		pca9956b,ledout0 = <0xAA>;
+		pca9956b,ledout1 = <0xAA>;
+		pca9956b,ledout2 = <0xAA>;
+		pca9956b,ledout3 = <0xFF>;
+		pca9956b,ledout4 = <0xFF>;
+		pca9956b,ledout5 = <0xFF>;
+		pca9956b,defaultiref = <0x2f>;
+		out0@0 {
+			label = "ledsec9_b";
+			reg = <0x0>;
+		};
+		out1@1 {
+			label = "ledsec9_g";
+			reg = <0x1>;
+		};
+		out2@2 {
+			label = "ledsec9_r";
+			reg = <0x2>;
+		};
+		out3@3 {
+			label = "ledsec10_b";
+			reg = <0x3>;
+		};
+		out4@4 {
+			label = "ledsec10_g";
+			reg = <0x4>;
+		};
+		out5@5 {
+			label = "ledsec10_r";
+			reg = <0x5>;
+		};
+		out6@6 {
+			label = "ledsec11_b";
+			reg = <0x6>;
+		};
+		out7@7 {
+			label = "ledsec11_g";
+			reg = <0x7>;
+		};
+		out8@8 {
+			label = "ledsec11_r";
+			reg = <0x8>;
+		};
+		out9@9 {
+			label = "ledsec12_b";
+			reg = <0x9>;
+		};
+		out10@10 {
+			label = "ledsec12_g";
+			reg = <0xA>;
+		};
+		out11@11 {
+			label = "ledsec12_r";
+			reg = <0xB>;
+		};
+		out12@12 {
+			label = "ledsec13_b";
+			reg = <0xC>;
+		};
+		out13@13 {
+			label = "ledsec13_g";
+			reg = <0xD>;
+		};
+		out14@14 {
+			label = "ledsec13_r";
+			reg = <0xE>;
+		};
+		out15@15 {
+			label = "ledsec14_b";
+			reg = <0xF>;
+		};
+		out16@16 {
+			label = "ledsec14_g";
+			reg = <0x10>;
+		};
+		out17@17 {
+			label = "ledsec14_r";
+			reg = <0x11>;
+		};
+		out18@18 {
+			label = "ledsec15_b";
+			reg = <0x12>;
+		};
+		out19@19 {
+			label = "ledsec15_g";
+			reg = <0x13>;
+		};
+		out20@20 {
+			label = "ledsec15_r";
+			reg = <0x14>;
+		};
+		out21@21 {
+			label = "ledsec16_b";
+			reg = <0x15>;
+		};
+		out22@22 {
+			label = "ledsec16_g";
+			reg = <0x16>;
+		};
+		out23@23 {
+			label = "ledsec16_r";
+			reg = <0x17>;
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-coresight.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-coresight.dtsi
new file mode 100644
index 000000000..7433d8642
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-coresight.dtsi
@@ -0,0 +1,832 @@
+/*
+ * Copyright (c) 2017, 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+&soc {
+	tmc_etr: tmc@6048000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b961>;
+
+		reg = <0x6048000 0x1000>,
+			<0x6064000  0x15000>;
+		reg-names = "tmc-base", "bam-base";
+		interrupts = <GIC_SPI 166 IRQ_TYPE_NONE>;
+		interrupt-names = "byte-cntr-irq";
+
+		memory_region = <&q6_etr_region>;
+		arm,buffer-size = <0x100000>;
+		arm,sg-enable;
+
+		coresight-ctis = <&cti0 &cti8>;
+		coresight-name = "coresight-tmc-etr";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		port{
+			tmc_etr_in_replicator: endpoint {
+				slave-mode;
+				remote-endpoint = <&replicator_out_tmc_etr>;
+			};
+		};
+	};
+
+	replicator: replicator@6046000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b909>;
+
+		reg = <0x6046000 0x1000>;
+		reg-names = "replicator-base";
+
+		coresight-name = "coresight-replicator";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports{
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				replicator_out_tmc_etr:endpoint {
+					remote-endpoint =
+						<&tmc_etr_in_replicator>;
+				};
+			};
+			port@1 {
+				reg = <0>;
+				replicator_in_tmc_etf:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&tmc_etf_out_replicator>;
+				};
+			};
+		};
+	};
+
+	tmc_etf: tmc@6047000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b961>;
+
+		reg = <0x6047000 0x1000>;
+		reg-names = "tmc-base";
+
+		coresight-ctis = <&cti0 &cti8>;
+		coresight-name = "coresight-tmc-etf";
+		arm,default-sink;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports{
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				tmc_etf_out_replicator:endpoint {
+					remote-endpoint =
+						<&replicator_in_tmc_etf>;
+				};
+			};
+			port@1 {
+				reg = <0>;
+				tmc_etf_in_funnel_in0:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&funnel_in0_out_tmc_etf>;
+				};
+			};
+		};
+	};
+
+	funnel_in0: funnel@6041000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b908>;
+
+		reg = <0x6041000 0x1000>;
+		reg-names = "funnel-base";
+
+		coresight-name = "coresight-funnel-in0";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				funnel_in0_out_tmc_etf:endpoint {
+					remote-endpoint =
+						<&tmc_etf_in_funnel_in0>;
+				};
+			};
+			port@1 {
+				reg = <3>;
+				funnel_in0_in_funnel_center:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&funnel_center_out_funnel_in0>;
+				};
+			};
+			port@2 {
+				reg = <4>;
+				funnel_in0_in_funnel_right:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&funnel_right_out_funnel_in0>;
+				};
+			};
+			port@3 {
+				reg = <5>;
+				funnel_in0_in_funnel_mm:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&funnel_mm_out_funnel_in0>;
+				};
+			};
+			port@4 {
+				reg = <6>;
+				funnel_in0_in_tpda:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&tpda_out_funnel_in0>;
+				};
+			};
+			port@5 {
+				reg = <7>;
+				funnel_in0_in_stm:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&stm_out_funnel_in0>;
+				};
+			};
+			port@6 {
+				reg = <0>;
+				funnel_in0_in_rpm_etm0:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&rpm_etm0_out_funnel_in0>;
+				};
+			};
+		};
+	};
+
+	funnel_center: funnel@6100000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b908>;
+
+		reg = <0x6100000 0x1000>;
+		reg-names = "funnel-base";
+
+		coresight-name = "coresight-funnel-center";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				funnel_center_out_funnel_in0:endpoint {
+					remote-endpoint =
+						<&funnel_in0_in_funnel_center>;
+				};
+			};
+			port@1 {
+				reg = <2>;
+				funnel_center_in_dbgui:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&dbgui_out_funnel_center>;
+				};
+			};
+		};
+	};
+
+	funnel_mm: funnel@6130000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b908>;
+
+		reg = <0x6130000 0x1000>;
+		reg-names = "funnel-base";
+
+		coresight-name = "coresight-funnel-mm";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				funnel_mm_out_funnel_in0:endpoint {
+					remote-endpoint =
+						<&funnel_in0_in_funnel_mm>;
+				};
+			};
+		};
+	};
+
+	funnel_right: funnel@6120000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b908>;
+
+		reg = <0x6120000 0x1000>;
+		reg-names = "funnel-base";
+
+		coresight-name = "coresight-funnel-right";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				funnel_right_out_funnel_in0:endpoint {
+					remote-endpoint =
+						<&funnel_in0_in_funnel_right>;
+				};
+			};
+			port@1 {
+				reg = <3>;
+				funnel_right_in_funnel_apss0:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&funnel_apss0_out_funnel_right>;
+				};
+			};
+		};
+
+	};
+
+	funnel_apss0: funnel@61a1000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b908>;
+
+		reg = <0x61a1000 0x1000>;
+		reg-names = "funnel-base";
+
+		coresight-name = "coresight-funnel-apss0";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				funnel_apss0_out_funnel_right:endpoint {
+					remote-endpoint =
+						<&funnel_right_in_funnel_apss0>;
+				};
+			};
+			port@1 {
+				reg = <0>;
+				funnel_apss0_in_etm0:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&etm0_out_funnel_apss0>;
+				};
+			};
+			port@2 {
+				reg = <1>;
+				funnel_apss0_in_etm1:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&etm1_out_funnel_apss0>;
+				};
+			};
+			port@3 {
+				reg = <2>;
+				funnel_apss0_in_etm2:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&etm2_out_funnel_apss0>;
+				};
+			};
+			port@4 {
+				reg = <3>;
+				funnel_apss0_in_etm3:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&etm3_out_funnel_apss0>;
+				};
+			};
+		};
+	};
+
+	etm0: etm@619c000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b95d>;
+
+		reg = <0x619c000 0x1000>;
+
+		coresight-name = "coresight-etm0";
+		cpu = <&CPU0>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		port{
+			etm0_out_funnel_apss0:endpoint {
+				remote-endpoint = <&funnel_apss0_in_etm0>;
+			};
+		};
+	};
+
+	etm1: etm@619d000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b95d>;
+
+		reg = <0x619d000 0x1000>;
+
+		coresight-name = "coresight-etm1";
+		cpu = <&CPU1>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		port{
+			etm1_out_funnel_apss0:endpoint {
+				remote-endpoint = <&funnel_apss0_in_etm1>;
+			};
+		};
+	};
+
+	etm2: etm@619e000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b95d>;
+
+		reg = <0x619e000 0x1000>;
+
+		coresight-name = "coresight-etm2";
+		cpu = <&CPU2>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		port{
+			etm2_out_funnel_apss0:endpoint {
+				remote-endpoint = <&funnel_apss0_in_etm2>;
+			};
+		};
+	};
+
+	etm3: etm@619f000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b95d>;
+
+		reg = <0x619f000 0x1000>;
+
+		coresight-name = "coresight-etm3";
+		cpu = <&CPU3>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		port{
+			etm3_out_funnel_apss0:endpoint {
+				remote-endpoint = <&funnel_apss0_in_etm3>;
+			};
+		};
+	};
+
+	rpm_etm0: rpm_etm0 {
+		compatible = "qcom,coresight-remote-etm";
+
+		coresight-name = "coresight-rpm-etm0";
+		qcom,inst-id = <4>;
+
+		port{
+			rpm_etm0_out_funnel_in0: endpoint {
+				remote-endpoint = <&funnel_in0_in_rpm_etm0>;
+			};
+		};
+	};
+
+	stm: stm@6002000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b962>;
+
+		reg = <0x6002000 0x1000>,
+			<0x9280000 0x180000>;
+		reg-names = "stm-base", "stm-data-base";
+
+		coresight-name = "coresight-stm";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		port{
+			stm_out_funnel_in0:endpoint {
+				remote-endpoint = <&funnel_in0_in_stm>;
+			};
+		};
+	};
+
+	cti0: cti@6010000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6010000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti0";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti1: cti@6011000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6011000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti1";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti2: cti@6012000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6012000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti2";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti3: cti@6013000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6013000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti3";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti4: cti@6014000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6014000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti4";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti5: cti@6015000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6015000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti5";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti6: cti@6016000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6016000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti6";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti7: cti@6017000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6017000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti7";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti8: cti@6018000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6018000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti8";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti9: cti@6019000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6019000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti9";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti10: cti@601a000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x601a000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti10";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti11: cti@601b000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x601b000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti11";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti12: cti@601c000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x601c000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti12";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti13: cti@601d000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x601d000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti13";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti14: cti@601e000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x601e000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti14";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti15: cti@601f000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x601f000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti15";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti_cpu0: cti@6198000{
+		compatible = "arm,coresight-cti";
+		reg = <0x6198000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti-cpu0";
+		cpu = <&CPU0>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti_cpu1: cti@6199000{
+		compatible = "arm,coresight-cti";
+		reg = <0x6199000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti-cpu1";
+		cpu = <&CPU1>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti_cpu2: cti@619a000{
+		compatible = "arm,coresight-cti";
+		reg = <0x619a000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti-cpu2";
+		cpu = <&CPU2>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti_cpu3: cti@619b000{
+		compatible = "arm,coresight-cti";
+		reg = <0x619b000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti-cpu3";
+		cpu = <&CPU3>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti_rpm_cpu0: cti@610c000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x610c000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti-rpm-cpu0";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	csr: csr@6001000 {
+		compatible = "qcom,coresight-csr";
+		reg = <0x6001000 0x1000>;
+		reg-names = "csr-base";
+
+		coresight-name = "coresight-csr";
+		qcom,blk-size = <1>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	dbgui: dbgui@6108000 {
+		compatible = "qcom,coresight-dbgui";
+		reg = <0x6108000 0x1000>;
+		reg-names = "dbgui-base";
+
+		coresight-name = "coresight-dbgui";
+
+		qcom,dbgui-addr-offset = <0x30>;
+		qcom,dbgui-data-offset = <0x130>;
+		qcom,dbgui-size = <64>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+
+		port{
+			dbgui_out_funnel_center:endpoint {
+				remote-endpoint = <&funnel_center_in_dbgui>;
+			};
+		};
+	};
+
+	tpda: tpda@6004000 {
+		compatible = "qcom,coresight-tpda";
+		reg = <0x6004000 0x1000>;
+		reg-names = "tpda-base";
+
+		coresight-name = "coresight-tpda";
+
+		qcom,tpda-atid = <64>;
+		qcom,cmb-elem-size = <0 32>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				reg=<0>;
+				tpda_out_funnel_in0:endpoint {
+				    remote-endpoint = <&funnel_in0_in_tpda>;
+				};
+			};
+			port@1 {
+				reg=<0>;
+				tpda_in_tpdm_dcc: endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&tpdm_dcc_out_tpda>;
+				};
+			};
+		};
+	};
+
+	tpdm_dcc: tpdm@6110000 {
+		compatible = "qcom,coresight-tpdm";
+		reg = <0x6110000 0x1000>;
+		reg-names = "tpdm-base";
+
+		coresight-name = "coresight-tpdm-dcc";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+
+		port{
+			tpdm_dcc_out_tpda:endpoint {
+				remote-endpoint = <&tpda_in_tpdm_dcc>;
+			};
+		};
+	};
+
+	hwevent: hwevent@6101000 {
+		compatible = "qcom,coresight-hwevent";
+		reg = <0x6101000 0x148>,
+		      <0x6101fb0 0x4>,
+		      <0x6121000 0x148>,
+		      <0x6121fb0 0x4>,
+		      <0x6131000 0x148>,
+		      <0x6131fb0 0x4>,
+		      <0x6130fb0 0x4>,
+		      <0x6130000 0x148>,
+		      <0x6041fb0 0x4>,
+		      <0x6041000 0x148>;
+		reg-names = "center-wrapper-mux", "center-wrapper-lockaccess",
+			    "right-wrapper-mux", "right-wrapper-lockaccess",
+			    "mm-wrapper-mux", "mm-wrapper-lockaccess",
+			    "mm-fun-lockaccess", "mm-fun", "in-fun-lockaccess",
+			    "in-fun";
+
+		coresight-name = "coresight-hwevent";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp-cpu.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp-cpu.dtsi
new file mode 100644
index 000000000..04de6ad08
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp-cpu.dtsi
@@ -0,0 +1,102 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+&CPU0 {
+	operating-points-v2 = <&cpu0_opp_table>;
+	voltage-tolerance = <1>;
+	cpu0-supply = <&apc_vreg>;
+	enable-cpu-regulator;
+};
+
+&CPU1 {
+	operating-points-v2 = <&cpu0_opp_table>;
+	voltage-tolerance = <1>;
+	cpu-supply = <&apc_vreg>;
+};
+
+&CPU2 {
+	operating-points-v2 = <&cpu0_opp_table>;
+	voltage-tolerance = <1>;
+	cpu-supply = <&apc_vreg>;
+};
+
+&CPU3 {
+	operating-points-v2 = <&cpu0_opp_table>;
+	voltage-tolerance = <1>;
+	cpu-supply = <&apc_vreg>;
+};
+
+&cpus {
+	cpu0_opp_table: opp_table0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp00 {
+			opp-hz = /bits/ 64 <0>;
+			opp-microvolt = <0>;
+			opp-supported-hw = <0x1F>;
+			clock-latency-ns = <200000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <864000000>;
+			opp-microvolt = <1>;
+			opp-supported-hw = <0x1F>;
+			clock-latency-ns = <200000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <1056000000>;
+			opp-microvolt = <2>;
+			opp-supported-hw = <0x1F>;
+			clock-latency-ns = <200000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <3>;
+			opp-supported-hw = <0x08>;
+			clock-latency-ns = <200000>;
+		};
+		opp04 {
+			opp-hz = /bits/ 64 <1320000000>;
+			opp-microvolt = <3>;
+			opp-supported-hw = <0x17>;
+			clock-latency-ns = <200000>;
+		};
+		opp05 {
+			opp-hz = /bits/ 64 <1440000000>;
+			opp-microvolt = <4>;
+			opp-supported-hw = <0x17>;
+			clock-latency-ns = <200000>;
+		};
+		opp06 {
+			opp-hz = /bits/ 64 <1488000000>;
+			opp-microvolt = <5>;
+			opp-supported-hw = <0x10>;
+			clock-latency-ns = <200000>;
+		};
+		opp07 {
+			opp-hz = /bits/ 64 <1608000000>;
+			opp-microvolt = <5>;
+			opp-supported-hw = <0x07>;
+			clock-latency-ns = <200000>;
+		};
+		opp08 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <6>;
+			opp-supported-hw = <0x07>;
+			clock-latency-ns = <200000>;
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c1.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c1.dts
new file mode 100755
index 000000000..3302b2f69
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c1.dts
@@ -0,0 +1,87 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018-cp01.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+
+/ {
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         139MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x49B00000  |           6MB           |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 6 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+	reserved-memory {
+		tzapp:tzapp@49B00000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x49B00000 0x0 0x00600000>;
+		};
+	};
+#endif
+};
+
+&tlmm {
+	i2c_1_pins: i2c_1_pins {
+		mux {
+			pins = "gpio42", "gpio43";
+			function = "blsp2_i2c";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+};
+
+&i2c_1 {
+	pinctrl-0 = <&i2c_1_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+&qseecom {
+	mem-start = <0x49B00000>;
+	mem-size = <0x600000>;
+	status = "ok";
+};
+#endif
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c2.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c2.dts
new file mode 100755
index 000000000..6cf853fc2
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c2.dts
@@ -0,0 +1,113 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018-cp01.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+#include "qcom-ipq6018-ion.dtsi"
+
+/ {
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C2";
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         119MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | LPASS  |              |                         |
+	 * |   Q6   |  0x48700000  |          26MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 26 MB for LPASS.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+	reserved-memory {
+		lpass_q6_region: lpass@48700000 {
+			no-map;
+			reg = <0x0 0x48700000 0x0 0x01a00000>;
+		};
+	};
+};
+
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+&smmu500 {
+	status = "ok";
+};
+
+&adsprpc_mem {
+	memory-region = <&adsp_mem>;
+	status = "ok";
+};
+
+&fastrpc_cb {
+	status = "ok";
+};
+
+&glink_adsp {
+	status = "ok";
+};
+
+&ipc_router_adsp {
+	status = "ok";
+};
+
+&smp2p_adsp {
+	status = "ok";
+};
+
+&q6v6_adsp {
+	status = "ok";
+};
+
+&qcom_q6v6_adsp {
+	memory-region = <&lpass_q6_region>;
+	status = "ok";
+};
+
+&glink_adsp_ssr {
+	status = "ok";
+};
+
+&adsprpc_loader {
+	status = "ok";
+};
+#endif
+
+&gadget_diag {
+	status = "ok";
+};
+
+&dwc_0 {
+	dr_mode = "peripheral";
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c3.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c3.dts
new file mode 100755
index 000000000..0bd5b6ae3
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c3.dts
@@ -0,0 +1,264 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018-cp01.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+
+/ {
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C3";
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         139MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x49B00000  |           6MB           |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 6 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+	reserved-memory {
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+		tzapp:tzapp@49B00000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x49B00000 0x0 0x00600000>;
+		};
+#endif
+
+/* No Pine attach in 256M profile */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__)
+#ifdef __IPQ_MEM_PROFILE_512_MB__
+		/*	    512 MB Profile for cp01-c3
+		 * +========+==============+=========================+
+		 * | Region | Start Offset |          Size           |
+		 * +--------+--------------+-------------------------+
+		 * |  NSS   |  0x40000000  |          16MB           |
+		 * +--------+--------------+-------------------------+
+		 * |        |              |                         |
+		 * | Linux  |  0x41000000  |         145MB           |
+		 * |        |              |                         |
+		 * +--------+--------------+-------------------------+
+		 * | uboot  |  0x4A100000  |           4MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  SBL   |  0x4A500000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * | TZ+HYP |  0x4A600000  |           4MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  smem  |  0x4AA00000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * |   Q6   |  0x4AB00000  |          55MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  QDSS  |  0x4E200000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * | M3 Dump|  0x4E300000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  Pine  |  0x4E400000  |          30MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  MHI0  |  0x50200000  |          16MB           |
+		 * +=================================================+
+		 * |           Remaining memory for Linux            |
+		 * +=================================================+
+		 */
+		qcn9000_pcie0@4e400000 {
+			no-map;
+			reg = <0x0 0x4E400000 0x0 0x1E00000>;
+		};
+
+		mhi_region0: dma_pool0@50200000 {
+			compatible = "shared-dma-pool";
+			no-map;
+			reg = <0x0 0x50200000 0x0 0x01000000>;
+		};
+#else
+		/*		  Default Profile
+		 * +========+==============+=========================+
+		 * | Region | Start Offset |          Size           |
+		 * +--------+--------------+-------------------------+
+		 * |  NSS   |  0x40000000  |          16MB           |
+		 * +--------+--------------+-------------------------+
+		 * | Linux  |  0x41000000  |         145MB           |
+		 * +--------+--------------+-------------------------+
+		 * | uboot  |  0x4A100000  |           4MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  SBL   |  0x4A500000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * | TZ+HYP |  0x4A600000  |           4MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  smem  |  0x4AA00000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * |   Q6   |  0x4AB00000  |          85MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  QDSS  |  0x50000000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * | M3 Dump|  0x50100000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  Pine  |  0x50200000  |          45MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  MHI0  |  0x52F00000  |          24MB           |
+		 * +=================================================+
+		 * |           Remaining memory for Linux            |
+		 * +=================================================+
+		 */
+		qcn9000_pcie0@50200000 {
+			no-map;
+			reg = <0x0 0x50200000 0x0 0x02D00000>;
+		};
+
+		mhi_region0: dma_pool0@52f00000 {
+			compatible = "shared-dma-pool";
+			no-map;
+			reg = <0x0 0x52F00000 0x0 0x01800000>;
+		};
+#endif
+#endif
+	};
+};
+
+&tlmm {
+	i2c_1_pins: i2c_1_pins {
+		mux {
+			pins = "gpio42", "gpio43";
+			function = "blsp2_i2c";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+};
+
+&i2c_1 {
+	pinctrl-0 = <&i2c_1_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&pcie0 {
+	interrupts = <0 52 0>, <0 416 0>, <0 417 0>,
+		     <0 418 0>, <0 419 0>, <0 420 0>,
+		     <0 421 0>, <0 422 0>, <0 423 0>,
+		     <0 424 0>, <0 425 0>, <0 426 0>,
+		     <0 427 0>, <0 428 0>, <0 429 0>,
+		     <0 430 0>, <0 431 0>;
+
+	interrupt-names = "msi", "msi_0", "msi_1",
+			  "msi_2", "msi_3", "msi_4",
+			  "msi_5", "msi_6", "msi_7",
+			  "msi_8", "msi_9", "msi_10",
+			  "msi_11", "msi_12", "msi_13",
+			  "msi_14", "msi_15";
+
+	qcom,msi-gicm-addr = <0x0B00A040>;
+	qcom,msi-gicm-base = <0x1c0>;
+};
+
+&pcie0_rp {
+	status = "ok";
+
+	mhi_0: qcom,mhi@0 {
+		reg = <0 0 0 0 0 >;
+		qrtr_instance_id = <0x20>;
+#if !defined(__IPQ_MEM_PROFILE_256_MB__)
+		memory-region = <&mhi_region0>;
+#endif
+	};
+};
+
+&mhi_test {
+       status = "ok";
+};
+
+&wifi0 {
+	qcom,board_id = <0x13>;
+	status = "ok";
+};
+
+/* No support for QCN9000 in 256M profile */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__)
+&wifi1 {
+#ifdef __IPQ_MEM_PROFILE_512_MB__
+      /* QCN9000 tgt-mem-mode=1 layout - 30MB
+       * +=========+==============+=========+
+       * |  Region | Start Offset |   Size  |
+       * +---------+--------------+---------+
+       * | HREMOTE |  0x4E400000  |   20MB  |
+       * +---------+--------------+---------+
+       * | M3 Dump |  0x4F800000  |   1MB   |
+       * +---------+--------------+---------+
+       * |   ETR   |  0x4F900000  |   1MB   |
+       * +---------+--------------+---------+
+       * |  Caldb  |  0x4FA00000  |   8MB   |
+       * +==================================+
+       */
+	base-addr = <0x4E400000>;
+	m3-dump-addr = <0x4F800000>;
+	etr-addr = <0x4F900000>;
+	caldb-addr = <0x4FA00000>;
+	hremote-size = <0x1400000>;
+	tgt-mem-mode = <0x1>;
+#else
+      /* QCN9000 tgt-mem-mode=0 layout - 45MB
+       * +=========+==============+=========+
+       * |  Region | Start Offset |   Size  |
+       * +---------+--------------+---------+
+       * | HREMOTE |  0x50200000  |   35MB  |
+       * +---------+--------------+---------+
+       * | M3 Dump |  0x52500000  |   1MB   |
+       * +---------+--------------+---------+
+       * |   ETR   |  0x52600000  |   1MB   |
+       * +---------+--------------+---------+
+       * |  Caldb  |  0x52700000  |   8MB   |
+       * +==================================+
+       */
+	base-addr = <0x50200000>;
+	m3-dump-addr = <0x52500000>;
+	etr-addr = <0x52600000>;
+	caldb-addr = <0x52700000>;
+	hremote-size = <0x2300000>;
+	tgt-mem-mode = <0x0>;
+#endif
+	board_id = <0xa4>;
+	caldb-size = <0x800000>;
+	status = "ok";
+};
+#endif
+
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+&qseecom {
+	mem-start = <0x49B00000>;
+	mem-size = <0x600000>;
+	status = "ok";
+};
+#endif
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c4.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c4.dts
new file mode 100755
index 000000000..5ffb78f5c
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01-c4.dts
@@ -0,0 +1,131 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2020, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018-cp01.dtsi"
+
+/ {
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C4";
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         139MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x49B00000  |           6MB           |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 6 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+	reserved-memory {
+		tzapp:tzapp@49B00000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x49B00000 0x0 0x00600000>;
+		};
+	};
+#endif
+};
+
+&CPU0 {
+	operating-points = <
+		/* kHz   uV (fixed) */
+		864000   1100000
+		1056000  1100000
+		1320000  1100000
+		1440000  1100000
+		1608000  1100000
+		1800000  1100000
+	>;
+	clock-latency = <200000>;
+};
+
+&CPU1 {
+	operating-points = <
+		/* kHz   uV (fixed) */
+		864000   1100000
+		1056000  1100000
+		1320000  1100000
+		1440000  1100000
+		1608000  1100000
+		1800000  1100000
+	>;
+	clock-latency = <200000>;
+};
+
+&CPU2 {
+	operating-points = <
+		/* kHz   uV (fixed) */
+		864000   1100000
+		1056000  1100000
+		1320000  1100000
+		1440000  1100000
+		1608000  1100000
+		1800000  1100000
+	>;
+	clock-latency = <200000>;
+};
+
+&CPU3 {
+	operating-points = <
+		/* kHz   uV (fixed) */
+		864000   1100000
+		1056000  1100000
+		1320000  1100000
+		1440000  1100000
+		1608000  1100000
+		1800000  1100000
+	>;
+	clock-latency = <200000>;
+};
+
+
+&sdhc_1 {
+	status = "ok";
+};
+
+&rpmsg_rpm {
+	status = "disabled";
+};
+
+&rpm_bus {
+	status = "disabled";
+};
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+&qseecom {
+	mem-start = <0x49B00000>;
+	mem-size = <0x600000>;
+	status = "ok";
+};
+#endif
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01.dtsi
new file mode 100755
index 000000000..c9871bfd1
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp01.dtsi
@@ -0,0 +1,430 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018.dtsi"
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	compatible = "qcom,ipq6018-cp01", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+	qcom,msm-id = <0x192 0x0>, <0x193 0x0>;
+
+	aliases {
+		serial0 = &blsp1_uart3;
+		sdhc1 = &sdhc_1;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+		ethernet2 = "/soc/dp3";
+		ethernet3 = "/soc/dp4";
+		ethernet4 = "/soc/dp5";
+	};
+
+	chosen {
+		bootargs = "console=ttyMSM0,115200,n8 rw init=/init";
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+		bootargs-append = " swiotlb=1";
+#else
+		bootargs-append = " swiotlb=1 coherent_pool=2M";
+#endif
+	};
+
+};
+
+&tlmm {
+	uart_pins: uart_pins {
+		mux {
+			pins = "gpio44", "gpio45";
+			function = "blsp2_uart";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	qpic_pins: qpic_pins {
+		data_0 {
+			pins = "gpio15";
+			function = "qpic_pad0";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_1 {
+			pins = "gpio12";
+			function = "qpic_pad1";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_2 {
+			pins = "gpio13";
+			function = "qpic_pad2";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_3 {
+			pins = "gpio14";
+			function = "qpic_pad3";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_4 {
+			pins = "gpio5";
+			function = "qpic_pad4";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_5 {
+			pins = "gpio6";
+			function = "qpic_pad5";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_6 {
+			pins = "gpio7";
+			function = "qpic_pad6";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_7 {
+			pins = "gpio8";
+			function = "qpic_pad7";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		qpic_pad {
+			pins = "gpio1", "gpio3", "gpio4",
+			       "gpio10", "gpio11", "gpio17";
+			function = "qpic_pad";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	button_pins: button_pins {
+		reset_button {
+			pins = "gpio19";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+	};
+
+	mdio_pins: mdio_pinmux {
+		mux_0 {
+			pins = "gpio64";
+			function = "mdc";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_1 {
+			pins = "gpio65";
+			function = "mdio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_2 {
+			pins = "gpio75";
+			function = "gpio";
+			bias-pull-up;
+		};
+	};
+
+	leds_pins: leds_pins {
+		led_5g {
+			pins = "gpio35";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_2g {
+			pins = "gpio37";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_system {
+			pins = "gpio34";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_rssi4 {
+			pins = "gpio24";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_rssi3 {
+			pins = "gpio23";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_rssi2 {
+			pins = "gpio22";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_rssi1 {
+			pins = "gpio18";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		sfp_disable {
+			pins = "gpio26";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+	};
+
+	hsuart_pins: hsuart_pins {
+		mux {
+			pins = "gpio71", "gpio72", "gpio69", "gpio70";
+			function = "blsp1_uart";
+			drive-strength = <8>;
+			bias-disable;
+		};
+	};
+};
+
+&soc {
+	mdio: mdio@90000 {
+		pinctrl-0 = <&mdio_pins>;
+		pinctrl-names = "default";
+		phy-reset-gpio = <&tlmm 75 0>;
+		status = "ok";
+		phy0: ethernet-phy@0 {
+			reg = <1>;
+		};
+		phy1: ethernet-phy@1 {
+			reg = <0>;
+		};
+		phy2: ethernet-phy@2 {
+			reg = <3>;
+		};
+		phy3: ethernet-phy@3 {
+			reg = <2>;
+		};
+		phy4: ethernet-phy@4 {
+			reg = <4>;
+		};
+	};
+
+	dp1 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <2>;
+		reg = <0x3a001000 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <1>;
+		phy-mode = "sgmii";
+	};
+
+	dp2 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <1>;
+		reg = <0x3a001200 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <0>;
+		phy-mode = "sgmii";
+	};
+
+	dp3 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <4>;
+		reg = <0x3a001400 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <3>;
+		phy-mode = "sgmii";
+	};
+
+	dp4 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <3>;
+		reg = <0x3a001600 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <2>;
+		phy-mode = "sgmii";
+	};
+	
+	dp5 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <5>;
+		reg = <0x3a001800 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <4>;
+		phy-mode = "sgmii";
+	};
+
+	ess-switch@3a000000 {
+		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+		switch_lan_bmp = <0x1e>; /* lan port bitmap */
+		switch_wan_bmp = <0x20>; /* wan port bitmap */
+		switch_inner_bmp = <0xc0>; /*inner port bitmap*/
+		switch_mac_mode = <0x0>; /* mac mode for uniphy instance0*/
+		switch_mac_mode1 = <0xff>; /* mac mode for uniphy instance1*/
+		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
+		qcom,port_phyinfo {
+			port@0 {
+				port_id = <1>;
+				phy_address = <0>;
+			};
+			port@1 {
+				port_id = <2>;
+				phy_address = <1>;
+			};
+			port@2 {
+				port_id = <3>;
+				phy_address = <2>;
+			};
+			port@3 {
+				port_id = <4>;
+				phy_address = <3>;
+			};
+			port@4 {
+				port_id = <5>;
+				phy_address = <4>;
+			};
+		};
+	};
+
+	gpio_keys {
+		compatible = "gpio-keys";
+		pinctrl-0 = <&button_pins>;
+		pinctrl-names = "default";
+
+		reset {
+			label = "reset";
+			linux,code = <KEY_RESTART>;
+			gpios = <&tlmm 19 GPIO_ACTIVE_LOW>;
+			linux,input-type = <1>;
+			debounce-interval = <60>;
+		};
+	};
+
+	leds {
+		compatible = "gpio-leds";  /* Fiber sfp interface sfp_disable ,Pull Low */
+		pinctrl-0 = <&leds_pins>;
+		pinctrl-names = "default";
+		
+		led@26 {
+			label = "sfp_disable";	
+			gpios = <&tlmm 26 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "sfp_disable";
+			default-state = "off";
+		};
+		led@35 {
+			label = "led_5g";
+			gpios = <&tlmm 35 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "led_5g";
+			default-state = "off";
+		};
+		led@37 {
+			label = "led_2g";
+			gpios = <&tlmm 37 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "led_2g";
+			default-state = "off";
+		};
+		led@34 {
+			label = "led_system";
+			gpios = <&tlmm 34 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "timer";
+			default-state = "off";
+		};
+		led@18 {
+			label = "led_rssi1";
+			gpios = <&tlmm 18 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "rssi1";
+			default-state = "off";
+		};
+		led@22 {
+			label = "led_rssi2";
+			gpios = <&tlmm 22 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "rssi2";
+			default-state = "off";
+		};
+		led@23 {
+			label = "led_rssi3";
+			gpios = <&tlmm 23 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "rssi3";
+			default-state = "off";
+		};
+		led@24 {
+			label = "led_rssi4";
+			gpios = <&tlmm 24 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "rssi4";
+			default-state = "off";
+		};
+	};
+};
+
+&blsp1_uart3 {
+	pinctrl-0 = <&uart_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&qpic_bam {
+	status = "ok";
+};
+
+&ssphy_0 {
+	status = "ok";
+};
+
+&qusb_phy_0 {
+	status = "ok";
+};
+
+&qusb_phy_1 {
+	status = "ok";
+};
+
+&usb2 {
+	status = "ok";
+};
+
+&usb3 {
+	status = "ok";
+};
+
+&nss_crypto {
+	status = "ok";
+};
+
+
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp02-c1.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp02-c1.dts
new file mode 100755
index 000000000..1698cc4fc
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp02-c1.dts
@@ -0,0 +1,389 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP02-C1";
+	compatible = "qcom,ipq6018-cp02", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+	qcom,msm-id = <0x192 0x0>, <0x193 0x0>;
+
+	aliases {
+		serial0 = &blsp1_uart3;
+		serial1 = &blsp1_uart5;
+		sdhc1 = &sdhc_1;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+	};
+
+	chosen {
+		bootargs = "console=ttyMSM0,115200,n8 rw init=/init";
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+		bootargs-append = " swiotlb=1";
+#else
+		bootargs-append = " swiotlb=1 coherent_pool=2M";
+#endif
+	};
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         119MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | LPASS  |              |                         |
+	 * |   Q6   |  0x48700000  |          26MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 26 MB for LPASS.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+	reserved-memory {
+		lpass_q6_region: lpass@48700000 {
+			no-map;
+			reg = <0x0 0x48700000 0x0 0x01a00000>;
+		};
+	};
+#endif
+};
+
+&tlmm {
+	uart_pins: uart_pins {
+		mux {
+			pins = "gpio44", "gpio45";
+			function = "blsp2_uart";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+	};
+
+	spi_0_pins: spi_0_pins {
+		mux {
+			pins = "gpio38", "gpio39", "gpio40", "gpio41";
+			function = "blsp0_spi";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	spi_1_pins: spi_1_pins {
+		mux {
+			pins = "gpio69", "gpio71", "gpio72";
+			function = "blsp1_spi";
+			drive-strength = <8>;
+			bias-disable;
+		};
+		spi_cs {
+			pins = "gpio70";
+			function = "blsp1_spi";
+			drive-strength = <8>;
+			bias-disable;
+		};
+		quartz_interrupt {
+			pins = "gpio73";
+			function = "gpio";
+			input;
+			bias-disable;
+		};
+		quartz_reset {
+			pins = "gpio74";
+			function = "gpio";
+			output-low;
+			bias-disable;
+		};
+	};
+
+	qpic_pins: qpic_pins {
+		data_0 {
+			pins = "gpio15";
+			function = "qpic_pad0";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_1 {
+			pins = "gpio12";
+			function = "qpic_pad1";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_2 {
+			pins = "gpio13";
+			function = "qpic_pad2";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_3 {
+			pins = "gpio14";
+			function = "qpic_pad3";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_4 {
+			pins = "gpio5";
+			function = "qpic_pad4";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_5 {
+			pins = "gpio6";
+			function = "qpic_pad5";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_6 {
+			pins = "gpio7";
+			function = "qpic_pad6";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_7 {
+			pins = "gpio8";
+			function = "qpic_pad7";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		qpic_pad {
+			pins = "gpio1", "gpio3", "gpio4",
+			       "gpio10", "gpio11", "gpio17";
+			function = "qpic_pad";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	button_pins: button_pins {
+		wps_button {
+			pins = "gpio9";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	mdio_pins: mdio_pinmux {
+		mux_0 {
+			pins = "gpio64";
+			function = "mdc";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_1 {
+			pins = "gpio65";
+			function = "mdio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_2 {
+			pins = "gpio77";
+			function = "gpio";
+			bias-pull-up;
+		};
+	};
+
+	hsuart_pins: hsuart_pins {
+		mux {
+			pins = "gpio55", "gpio56", "gpio57", "gpio58";
+			function = "blsp4_uart";
+			drive-strength = <8>;
+			bias-disable;
+		};
+	};
+};
+
+&soc {
+	mdio: mdio@90000 {
+		pinctrl-0 = <&mdio_pins>;
+		pinctrl-names = "default";
+		phy-reset-gpio = <&tlmm 77 0>;
+		status = "ok";
+		phy0: ethernet-phy@0 {
+			reg = <0x10>;
+		};
+		phy1: ethernet-phy@1 {
+			reg = <0x14>;
+		};
+	};
+
+	ess-switch@3a000000 {
+		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+		switch_lan_bmp = <0x10>; /* lan port bitmap */
+		switch_wan_bmp = <0x20>; /* wan port bitmap */
+		switch_inner_bmp = <0xc0>; /*inner port bitmap*/
+		switch_mac_mode = <0xf>; /* mac mode for uniphy instance0*/
+		switch_mac_mode1 = <0xf>; /* mac mode for uniphy instance1*/
+		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
+		qcom,port_phyinfo {
+			port@4 {
+				port_id = <4>;
+				phy_address = <0x10>;
+				port_mac_sel = "QGMAC_PORT";
+			};
+			port@5 {
+				port_id = <5>;
+				phy_address = <0x14>;
+				port_mac_sel = "QGMAC_PORT";
+			};
+		};
+	};
+
+	dp1 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <4>;
+		reg = <0x3a001600 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <16>;
+		phy-mode = "sgmii";
+	};
+
+	dp2 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <5>;
+		reg = <0x3a001800 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <20>;
+		phy-mode = "sgmii";
+	};
+
+	nss-macsec0 {
+		compatible = "qcom,nss-macsec";
+		phy_addr = <0x10>;
+		phy_access_mode = <0>;
+		mdiobus = <&mdio>;
+	};
+	nss-macsec1 {
+		compatible = "qcom,nss-macsec";
+		phy_addr = <0x14>;
+		phy_access_mode = <0>;
+		mdiobus = <&mdio>;
+	};
+
+};
+
+&blsp1_uart3 {
+	pinctrl-0 = <&uart_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&blsp1_uart5 {
+	pinctrl-0 = <&hsuart_pins>;
+	pinctrl-names = "default";
+	dmas = <&blsp_dma 8>,
+		<&blsp_dma 9>;
+	dma-names = "tx", "rx";
+	status = "ok";
+};
+
+&spi_0 {
+	pinctrl-0 = <&spi_0_pins>;
+	pinctrl-names = "default";
+	cs-select = <0>;
+	status = "ok";
+
+	m25p80@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0>;
+		compatible = "n25q128a11";
+		linux,modalias = "m25p80", "n25q128a11";
+		spi-max-frequency = <50000000>;
+		use-default-sizes;
+	};
+};
+
+&spi_1 { /* BLSP1 QUP1 */
+	pinctrl-0 = <&spi_1_pins>;
+	pinctrl-names = "default";
+	cs-select = <0>;
+	quartz-reset-gpio = <&tlmm 74 1>;
+	status = "ok";
+	spidev1: spi@1 {
+		compatible = "qca,spidev";
+		reg = <0>;
+		spi-max-frequency = <24000000>;
+	};
+};
+
+&sdhc_1 {
+	status = "ok";
+};
+
+&qpic_bam {
+	status = "ok";
+};
+
+&nand {
+	pinctrl-0 = <&qpic_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&ssphy_0 {
+	status = "ok";
+};
+
+&qusb_phy_0 {
+	status = "ok";
+};
+
+&usb3 {
+	status = "ok";
+};
+
+&nss_crypto {
+	status = "ok";
+};
+
+&pcie_phy {
+	status = "ok";
+};
+
+&pcie0 {
+	status = "ok";
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp03-c1.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp03-c1.dts
new file mode 100755
index 000000000..ddf7237d3
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cp03-c1.dts
@@ -0,0 +1,341 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP03-C1";
+	compatible = "qcom,ipq6018-cp03", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+	qcom,msm-id = <0x1A5 0x0>;
+
+	aliases {
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+	};
+
+	chosen {
+		bootargs = "console=ttyMSM0,115200,n8 rw init=/init";
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+		bootargs-append = " swiotlb=1";
+#else
+		bootargs-append = " swiotlb=1 coherent_pool=2M";
+#endif
+	};
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         139MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x49B00000  |           6MB           |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 6 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+/* TZAPP is enabled only in default memory profile */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+	reserved-memory {
+		tzapp:tzapp@49B00000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x49B00000 0x0 0x00600000>;
+		};
+	};
+#endif
+};
+
+&tlmm {
+	uart_pins: uart_pins {
+		mux {
+			pins = "gpio44", "gpio45";
+			function = "blsp2_uart";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	spi_0_pins: spi_0_pins {
+		mux {
+			pins = "gpio38", "gpio39", "gpio40", "gpio41";
+			function = "blsp0_spi";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	qpic_pins: qpic_pins {
+		data_0 {
+			pins = "gpio15";
+			function = "qpic_pad0";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_1 {
+			pins = "gpio12";
+			function = "qpic_pad1";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_2 {
+			pins = "gpio13";
+			function = "qpic_pad2";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_3 {
+			pins = "gpio14";
+			function = "qpic_pad3";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_4 {
+			pins = "gpio5";
+			function = "qpic_pad4";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_5 {
+			pins = "gpio6";
+			function = "qpic_pad5";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_6 {
+			pins = "gpio7";
+			function = "qpic_pad6";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_7 {
+			pins = "gpio8";
+			function = "qpic_pad7";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		qpic_pad {
+			pins = "gpio1", "gpio3", "gpio4",
+			       "gpio10", "gpio11", "gpio17";
+			function = "qpic_pad";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	button_pins: button_pins {
+		wps_button {
+			pins = "gpio9";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	mdio_pins: mdio_pinmux {
+		mux_0 {
+			pins = "gpio64";
+			function = "mdc";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_1 {
+			pins = "gpio65";
+			function = "mdio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_2 {
+			pins = "gpio75";
+			function = "gpio";
+			bias-pull-up;
+		};
+	};
+
+	leds_pins: leds_pins {
+		led_5g {
+			pins = "gpio35";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_2g {
+			pins = "gpio37";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+};
+
+&soc {
+	mdio@90000 {
+		pinctrl-0 = <&mdio_pins>;
+		pinctrl-names = "default";
+		phy-reset-gpio = <&tlmm 75 0>;
+		status = "ok";
+		phy0: ethernet-phy@0 {
+			reg = <3>;
+		};
+		phy1: ethernet-phy@1 {
+			reg = <4>;
+		};
+	};
+
+	ess-switch@3a000000 {
+		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+		switch_lan_bmp = <0x08>; /* lan port bitmap */
+		switch_wan_bmp = <0x10>; /* wan port bitmap */
+		switch_inner_bmp = <0xc0>; /*inner port bitmap*/
+		switch_mac_mode = <0x0>; /* mac mode for uniphy instance0*/
+		switch_mac_mode1 = <0xff>; /* mac mode for uniphy instance1*/
+		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
+		qcom,port_phyinfo {
+			port@3 {
+				port_id = <3>;
+				phy_address = <4>;
+			};
+			port@4 {
+				port_id = <4>;
+				phy_address = <3>;
+			};
+		};
+	};
+
+	dp1 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <3>;
+		reg = <0x3a001400 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <4>;
+		phy-mode = "sgmii";
+	};
+
+	dp2 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <4>;
+		reg = <0x3a001600 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <3>;
+		phy-mode = "sgmii";
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-0 = <&leds_pins>;
+		pinctrl-names = "default";
+
+		led@35 {
+			label = "led_5g";
+			gpios = <&tlmm 35 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "led_5g";
+			default-state = "off";
+		};
+		led@37 {
+			label = "led_2g";
+			gpios = <&tlmm 37 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "led_2g";
+			default-state = "off";
+		};
+	};
+};
+
+&blsp1_uart3 {
+	pinctrl-0 = <&uart_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&spi_0 {
+	pinctrl-0 = <&spi_0_pins>;
+	pinctrl-names = "default";
+	cs-select = <0>;
+	status = "ok";
+
+	m25p80@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0>;
+		compatible = "n25q128a11";
+		linux,modalias = "m25p80", "n25q128a11";
+		spi-max-frequency = <50000000>;
+		use-default-sizes;
+	};
+};
+
+&qpic_bam {
+	status = "ok";
+};
+
+&nand {
+	pinctrl-0 = <&qpic_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&ssphy_0 {
+	status = "ok";
+};
+
+&qusb_phy_0 {
+	status = "ok";
+};
+
+&usb3 {
+	status = "ok";
+};
+
+&nss_crypto {
+	status = "ok";
+};
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+&qseecom {
+	mem-start = <0x49B00000>;
+	mem-size = <0x600000>;
+	status = "ok";
+};
+#endif
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cpr-regulator.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cpr-regulator.dtsi
new file mode 100644
index 000000000..858b7aee3
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-cpr-regulator.dtsi
@@ -0,0 +1,123 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+&soc {
+	apc_apm: apm@b111000 {
+		compatible = "qcom,ipq807x-apm";
+		reg = <0xb111000 0x1000>;
+		reg-names = "pm-apcc-glb";
+		qcom,apm-post-halt-delay = <0x2>;
+		qcom,apm-halt-clk-delay = <0x11>;
+		qcom,apm-resume-clk-delay = <0x10>;
+		qcom,apm-sel-switch-delay = <0x01>;
+	};
+
+	apc_cpr: cpr4-ctrl@b018000 {
+		compatible = "qcom,cpr4-ipq6018-apss-regulator";
+		reg = <0xb018000 0x4000>, <0xa4000 0x1000>, <0x0193d008 0x4>;
+		reg-names = "cpr_ctrl", "fuse_base", "cpr_tcsr_reg";
+		interrupts = <GIC_SPI 15 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "cpr";
+		qcom,cpr-ctrl-name = "apc";
+		qcom,cpr-sensor-time = <1000>;
+		qcom,cpr-loop-time = <5000000>;
+		qcom,cpr-idle-cycles = <15>;
+		qcom,cpr-step-quot-init-min = <0>;
+		qcom,cpr-step-quot-init-max = <15>;
+		qcom,cpr-count-mode = <0>;		/* All-at-once */
+		qcom,cpr-count-repeat = <1>;
+		qcom,cpr-down-error-step-limit = <1>;
+		qcom,cpr-up-error-step-limit = <1>;
+		qcom,apm-ctrl = <&apc_apm>;
+		qcom,apm-threshold-voltage = <850000>;
+		vdd-supply = <&ipq6018_s2_corner>;
+		qcom,voltage-step = <12500>;
+
+		thread@0 {
+			qcom,cpr-thread-id = <0>;
+			qcom,cpr-consecutive-up = <2>;
+			qcom,cpr-consecutive-down = <2>;
+			qcom,cpr-up-threshold = <2>;
+			qcom,cpr-down-threshold = <2>;
+
+			apc_vreg: regulator {
+				regulator-name = "apc_corner";
+				regulator-min-microvolt = <1>;
+				regulator-max-microvolt = <6>;
+				qcom,cpr-fuse-corners = <4>;
+				qcom,cpr-fuse-combos = <8>;
+				qcom,cpr-corners = <6>;
+				qcom,cpr-speed-bins = <1>;
+				qcom,cpr-speed-bin-corners = <6>;
+				qcom,cpr-corner-fmax-map = <1 3 5 6>;
+				qcom,allow-voltage-interpolation;
+				qcom,allow-quotient-interpolation;
+				qcom,cpr-voltage-ceiling =
+					<725000 787500 862500
+					 925000 987500 1062500>;
+				qcom,cpr-voltage-floor =
+					<587500 650000 712500
+					 750000 787500 850000>;
+				qcom,corner-frequencies =
+					<864000000 1056000000 1320000000
+					1440000000 1608000000 1800000000>;
+				qcom,cpr-ro-sel =
+					/* Speed bin 0; CPR rev 0..7 */
+					<     0      0      0     0>,
+					<     7      7      7     7>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>;
+
+				qcom,cpr-open-loop-voltage-fuse-adjustment =
+					/* Speed bin 0; CPR rev 0..7 */
+					/*   SVS  Nominal Turbo Turbo_L1 */
+					<     0      0      0     0>,
+					<     0      0  15000     0>,
+					<     0      0  15000     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>;
+
+				qcom,cpr-closed-loop-voltage-fuse-adjustment =
+					/* Speed bin 0; CPR rev 0..7 */
+					<     0      0      0     0>,
+					< 13000      0  13000 13000>,
+					< 13000      0  13000 13000>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>;
+
+				qcom,cpr-ro-scaling-factor =
+					< 2000 1770 1900 1670 1930 1770 1910 1800
+					  1870 1730 2000 1840 1800 2030 1700 1890 >,
+					< 2000 1770 1900 1670 1930 1770 1910 1800
+					  1870 1730 2000 1840 1800 2030 1700 1890 >,
+					< 2000 1770 1900 1670 1930 1770 1910 1800
+					  1870 1730 2000 1840 1800 2030 1700 1890 >,
+					< 2000 1770 1900 1670 1930 1770 1910 1800
+					  1870 1730 2000 1840 1800 2030 1700 1890 >;
+			};
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-db-cp01-audio-overlay.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-db-cp01-audio-overlay.dtsi
new file mode 100644
index 000000000..9d71fcdf8
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-db-cp01-audio-overlay.dtsi
@@ -0,0 +1,513 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <dt-bindings/clock/qcom,audio-ext-clk.h>
+#include <dt-bindings/sound/audio-codec-port-types.h>
+#include "qcom-ipq6018-audio.dtsi"
+
+&tlmm {
+	pri_mi2s_mclk {
+		pri_mi2s_mclk_sleep: pri_mi2s_mclk_sleep {
+			mux {
+				pins = "gpio29";
+				function = "audio_rxmclk";
+			};
+
+			config {
+				pins = "gpio29";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		pri_mi2s_mclk_active: pri_mi2s_mclk_active {
+			mux {
+				pins = "gpio29";
+				function = "audio_rxmclk";
+			};
+
+			config {
+				pins = "gpio29";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	pri_mi2s_sck {
+		pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
+			mux {
+				pins = "gpio30";
+				function = "audio_rxbclk";
+			};
+
+			config {
+				pins = "gpio30";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		pri_mi2s_sck_active: pri_mi2s_sck_active {
+			mux {
+				pins = "gpio30";
+				function = "audio_rxbclk";
+			};
+
+			config {
+				pins = "gpio30";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	pri_mi2s_ws {
+		pri_mi2s_ws_sleep: pri_mi2s_ws_sleep {
+			mux {
+				pins = "gpio31";
+				function = "audio_rxfsync";
+			};
+
+			config {
+				pins = "gpio31";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		pri_mi2s_ws_active: pri_mi2s_ws_active {
+			mux {
+				pins = "gpio31";
+				function = "audio_rxfsync";
+			};
+
+			config {
+				pins = "gpio31";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	pri_mi2s_sd0 {
+		pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
+			mux {
+				pins = "gpio32";
+				function = "audio0";
+			};
+
+			config {
+				pins = "gpio32";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		pri_mi2s_sd0_active: pri_mi2s_sd0_active {
+			mux {
+				pins = "gpio32";
+				function = "audio0";
+			};
+
+			config {
+				pins = "gpio32";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	pri_mi2s_sd1 {
+		pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
+			mux {
+				pins = "gpio33";
+				function = "audio1";
+			};
+
+			config {
+				pins = "gpio33";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		pri_mi2s_sd1_active: pri_mi2s_sd1_active {
+			mux {
+				pins = "gpio33";
+				function = "audio1";
+			};
+
+			config {
+				pins = "gpio33";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	sec_mi2s_sck {
+		sec_mi2s_sck_sleep: sec_mi2s_sck_sleep {
+			mux {
+				pins = "gpio37";
+				function = "lpass_pcm";
+			};
+
+			config {
+				pins = "gpio37";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		sec_mi2s_sck_active: sec_mi2s_sck_active {
+			mux {
+				pins = "gpio37";
+				function = "lpass_pcm";
+			};
+
+			config {
+				pins = "gpio37";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	sec_mi2s_ws {
+		sec_mi2s_ws_sleep: sec_mi2s_ws_sleep {
+			mux {
+				pins = "gpio36";
+				function = "lpass_pcm";
+			};
+
+			config {
+				pins = "gpio36";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		sec_mi2s_ws_active: sec_mi2s_ws_active {
+			mux {
+				pins = "gpio36";
+				function = "lpass_pcm";
+			};
+
+			config {
+				pins = "gpio36";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	sec_mi2s_sd0 {
+		sec_mi2s_sd0_sleep: sec_mi2s_sd0_sleep {
+			mux {
+				pins = "gpio35";
+				function = "lpass_pcm";
+			};
+
+			config {
+				pins = "gpio35";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		sec_mi2s_sd0_active: sec_mi2s_sd0_active {
+			mux {
+				pins = "gpio35";
+				function = "lpass_pcm";
+			};
+
+			config {
+				pins = "gpio35";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_mclk {
+		quat_mi2s_mclk_sleep: quat_mi2s_mclk_sleep {
+			mux {
+				pins = "gpio22";
+				function = "audio_rxmclk";
+			};
+
+			config {
+				pins = "gpio22";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_mclk_active: quat_mi2s_mclk_active {
+			mux {
+				pins = "gpio22";
+				function = "audio_rxmclk";
+			};
+
+			config {
+				pins = "gpio22";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_sck {
+		quat_mi2s_sck_sleep: quat_mi2s_sck_sleep {
+			mux {
+				pins = "gpio23";
+				function = "audio_txbclk";
+			};
+
+			config {
+				pins = "gpio23";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_sck_active: quat_mi2s_sck_active {
+			mux {
+				pins = "gpio23";
+				function = "audio_txbclk";
+			};
+
+			config {
+				pins = "gpio23";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_ws {
+		quat_mi2s_ws_sleep: quat_mi2s_ws_sleep {
+			mux {
+				pins = "gpio24";
+				function = "audio_txfsync";
+			};
+
+			config {
+				pins = "gpio24";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_ws_active: quat_mi2s_ws_active {
+			mux {
+				pins = "gpio24";
+				function = "audio_txfsync";
+			};
+
+			config {
+				pins = "gpio24";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_sd0 {
+		quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
+			mux {
+				pins = "gpio25";
+				function = "audio0";
+			};
+
+			config {
+				pins = "gpio25";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_sd0_active: quat_mi2s_sd0_active {
+			mux {
+				pins = "gpio25";
+				function = "audio0";
+			};
+
+			config {
+				pins = "gpio25";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_sd1 {
+		quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
+			mux {
+				pins = "gpio26";
+				function = "audio1";
+			};
+
+			config {
+				pins = "gpio26";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_sd1_active: quat_mi2s_sd1_active {
+			mux {
+				pins = "gpio26";
+				function = "audio1";
+			};
+
+			config {
+				pins = "gpio26";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_sd2 {
+		quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {
+			mux {
+				pins = "gpio27";
+				function = "audio2";
+			};
+
+			config {
+				pins = "gpio27";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_sd2_active: quat_mi2s_sd2_active {
+			mux {
+				pins = "gpio27";
+				function = "audio2";
+			};
+
+			config {
+				pins = "gpio27";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_sd3 {
+		quat_mi2s_sd3_sleep: quat_mi2s_sd3_sleep {
+			mux {
+				pins = "gpio28";
+				function = "audio3";
+			};
+
+			config {
+				pins = "gpio28";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_sd3_active: quat_mi2s_sd3_active {
+			mux {
+				pins = "gpio28";
+				function = "audio3";
+			};
+
+			config {
+				pins = "gpio28";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+};
+
+&ipq6018_snd {
+	compatible = "qcom,ipq6018-asoc-snd-stub";
+	qcom,model = "ipq6018-db-cp01-snd-card";
+	qcom,msm-mi2s-master = <1>, <1>, <1>, <1>, <1>;
+	qcom,audio-routing =
+		"WSA_SPK2 OUT", "VA_MCLK";
+	qcom,pri-mi2s-gpios = <&pri_mi2s_gpios>;
+	qcom,sec-mi2s-gpios = <&sec_mi2s_gpios>;
+	qcom,quat-mi2s-gpios = <&quat_mi2s_gpios>;
+	asoc-codec  = <&stub_codec>;
+	asoc-codec-names = "msm-stub-codec.1";
+	qcom,msm_audio_ssr_devs = <&gecko_core_platform>;
+};
+
+&soc {
+	pri_mi2s_gpios: pri_mi2s_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&pri_mi2s_sck_active &pri_mi2s_ws_active
+		&pri_mi2s_sd0_active &pri_mi2s_sd1_active>;
+		pinctrl-1 = <&pri_mi2s_sck_sleep &pri_mi2s_ws_sleep
+		&pri_mi2s_sd0_sleep &pri_mi2s_sd1_sleep>;
+	};
+
+	sec_mi2s_gpios: sec_mi2s_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&sec_mi2s_sck_active &sec_mi2s_ws_active
+		&sec_mi2s_sd0_active>;
+		pinctrl-1 = <&sec_mi2s_sck_sleep &sec_mi2s_ws_sleep
+		&sec_mi2s_sd0_sleep>;
+	};
+
+	quat_mi2s_gpios: quat_mi2s_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&quat_mi2s_sck_active &quat_mi2s_ws_active
+		&quat_mi2s_sd0_active &quat_mi2s_sd1_active
+		&quat_mi2s_sd2_active &quat_mi2s_sd3_active>;
+		pinctrl-1 = <&quat_mi2s_sck_sleep &quat_mi2s_ws_sleep
+		&quat_mi2s_sd0_sleep &quat_mi2s_sd1_sleep
+		&quat_mi2s_sd2_sleep &quat_mi2s_sd3_sleep>;
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-db-cp01.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-db-cp01.dts
new file mode 100644
index 000000000..9fde05644
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-db-cp01.dts
@@ -0,0 +1,411 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/DB-CP01";
+	compatible = "qcom,ipq6018-db-cp01", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+
+	aliases {
+		sdhc1 = &sdhc_1;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+		ethernet2 = "/soc/dp3";
+		ethernet3 = "/soc/dp4";
+		ethernet4 = "/soc/dp5";
+	};
+
+	chosen {
+		bootargs = "console=ttyMSM0,115200,n8 rw init=/init";
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+		bootargs-append = " swiotlb=1";
+#else
+		bootargs-append = " swiotlb=1 coherent_pool=2M";
+#endif
+	};
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         119MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | LPASS  |              |                         |
+	 * |   Q6   |  0x48700000  |          26MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 26 MB for LPASS.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+	reserved-memory {
+		lpass@48700000 {
+			no-map;
+			reg = <0x0 0x48700000 0x0 0x01a00000>;
+		};
+	};
+};
+
+&tlmm {
+	uart_pins: uart_pins {
+		mux {
+			pins = "gpio44", "gpio45";
+			function = "blsp2_uart";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	spi_0_pins: spi_0_pins {
+		mux {
+			pins = "gpio38", "gpio39", "gpio40", "gpio41";
+			function = "blsp0_spi";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+	};
+
+	qpic_pins: qpic_pins {
+		data_0 {
+			pins = "gpio15";
+			function = "qpic_pad0";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_1 {
+			pins = "gpio12";
+			function = "qpic_pad1";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_2 {
+			pins = "gpio13";
+			function = "qpic_pad2";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_3 {
+			pins = "gpio14";
+			function = "qpic_pad3";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_4 {
+			pins = "gpio5";
+			function = "qpic_pad4";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_5 {
+			pins = "gpio6";
+			function = "qpic_pad5";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_6 {
+			pins = "gpio7";
+			function = "qpic_pad6";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_7 {
+			pins = "gpio8";
+			function = "qpic_pad7";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		qpic_pad {
+			pins = "gpio1", "gpio3", "gpio4",
+			       "gpio10", "gpio11", "gpio17";
+			function = "qpic_pad";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+	};
+
+	button_pins: button_pins {
+		wps_button {
+			pins = "gpio9";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	mdio_pins: mdio_pinmux {
+		mux_0 {
+			pins = "gpio64";
+			function = "mdc";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_1 {
+			pins = "gpio65";
+			function = "mdio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_2 {
+			pins = "gpio75";
+			function = "gpio";
+			bias-pull-up;
+		};
+		mux_3 {
+			pins = "gpio77";
+			function = "gpio";
+			bias-pull-up;
+		};
+	};
+
+	pwm_pins: pwm_pinmux {
+		mux_1 {
+			pins = "gpio18";
+			function = "pwm00";
+			drive-strength = <8>;
+		};
+	};
+
+};
+
+&soc {
+	mdio: mdio@90000 {
+		pinctrl-0 = <&mdio_pins>;
+		pinctrl-names = "default";
+		phy-reset-gpio = <&tlmm 75 0 &tlmm 77 1>;
+		status = "ok";
+		phy0: ethernet-phy@0 {
+			reg = <0>;
+		};
+		phy1: ethernet-phy@1 {
+			reg = <1>;
+		};
+		phy2: ethernet-phy@2 {
+			reg = <2>;
+		};
+		phy3: ethernet-phy@3 {
+			reg = <3>;
+		};
+		phy4: ethernet-phy@4 {
+			reg = <0x18>;
+		};
+	};
+
+	dp1 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <1>;
+		reg = <0x3a001000 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <0>;
+		phy-mode = "sgmii";
+	};
+
+	dp2 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <2>;
+		reg = <0x3a001200 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <1>;
+		phy-mode = "sgmii";
+	};
+
+	dp3 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <3>;
+		reg = <0x3a001400 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <2>;
+		phy-mode = "sgmii";
+	};
+
+	dp4 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <4>;
+		reg = <0x3a001600 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <3>;
+		phy-mode = "sgmii";
+	};
+
+	dp5 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <5>;
+		reg = <0x3a001800 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <24>;
+		phy-mode = "sgmii";
+	};
+
+	nss-macsec0 {
+		compatible = "qcom,nss-macsec";
+		phy_addr = <0x18>;
+		phy_access_mode = <0>;
+		mdiobus = <&mdio>;
+	};
+
+	ess-switch@3a000000 {
+		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+		switch_lan_bmp = <0x1e>; /* lan port bitmap */
+		switch_wan_bmp = <0x20>; /* wan port bitmap */
+		switch_inner_bmp = <0xc0>; /*inner port bitmap*/
+		switch_mac_mode = <0x0>; /* mac mode for uniphy instance0*/
+		switch_mac_mode1 = <0xf>; /* mac mode for uniphy instance1*/
+		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
+		qcom,port_phyinfo {
+			port@0 {
+				port_id = <1>;
+				phy_address = <0>;
+			};
+			port@1 {
+				port_id = <2>;
+				phy_address = <1>;
+			};
+			port@2 {
+				port_id = <3>;
+				phy_address = <2>;
+			};
+			port@3 {
+				port_id = <4>;
+				phy_address = <3>;
+			};
+			port@4 {
+				port_id = <5>;
+				phy_address = <0x18>;
+				port_mac_sel = "QGMAC_PORT";
+			};
+		};
+	};
+
+	pwm {
+		pinctrl-0 = <&pwm_pins>;
+		pinctrl-names = "default";
+		used-pwm-indices = <1>, <0>, <0>, <0>;
+		status = "disabled";
+	};
+};
+
+&blsp1_uart3 {
+	pinctrl-0 = <&uart_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&spi_0 {
+	pinctrl-0 = <&spi_0_pins>;
+	pinctrl-names = "default";
+	cs-select = <0>;
+	status = "ok";
+
+	m25p80@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0>;
+		compatible = "n25q128a11";
+		linux,modalias = "m25p80", "n25q128a11";
+		spi-max-frequency = <50000000>;
+		use-default-sizes;
+	};
+};
+
+&sdhc_1 {
+	status = "ok";
+};
+
+&qpic_bam {
+	status = "ok";
+};
+
+&nand {
+	pinctrl-0 = <&qpic_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&ssphy_0 {
+	status = "ok";
+};
+
+&qusb_phy_0 {
+	status = "ok";
+};
+
+&qusb_phy_1 {
+	status = "ok";
+};
+
+&usb2 {
+	status = "ok";
+};
+
+&usb3 {
+	status = "ok";
+};
+
+&pcie_phy {
+	status = "ok";
+};
+
+&pcie0 {
+	status = "ok";
+};
+
+&qpic_lcd {
+	status = "ok";
+};
+
+&qpic_lcd_panel {
+	status = "ok";
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-db-cp02.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-db-cp02.dts
new file mode 100755
index 000000000..8031caac1
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-db-cp02.dts
@@ -0,0 +1,332 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+#include "qcom-ipq6018-audio-overlay.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/DB-CP02";
+	compatible = "qcom,ipq6018-db-cp02", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+
+	aliases {
+		sdhc1 = &sdhc_1;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+	};
+
+	chosen {
+		bootargs = "console=ttyMSM0,115200,n8 rw init=/init";
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+		bootargs-append = " swiotlb=1";
+#else
+		bootargs-append = " swiotlb=1 coherent_pool=2M";
+#endif
+	};
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         139MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x49B00000  |           6MB           |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 6 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+	reserved-memory {
+		tzapp:tzapp@49B00000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x49B00000 0x0 0x00600000>;
+		};
+	};
+};
+
+&tlmm {
+	uart_pins: uart_pins {
+		mux {
+			pins = "gpio44", "gpio45";
+			function = "blsp2_uart";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	spi_0_pins: spi_0_pins {
+		mux {
+			pins = "gpio38", "gpio39", "gpio40", "gpio41";
+			function = "blsp0_spi";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	qpic_pins: qpic_pins {
+		data_0 {
+			pins = "gpio15";
+			function = "qpic_pad0";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_1 {
+			pins = "gpio12";
+			function = "qpic_pad1";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_2 {
+			pins = "gpio13";
+			function = "qpic_pad2";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_3 {
+			pins = "gpio14";
+			function = "qpic_pad3";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_4 {
+			pins = "gpio5";
+			function = "qpic_pad4";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_5 {
+			pins = "gpio6";
+			function = "qpic_pad5";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_6 {
+			pins = "gpio7";
+			function = "qpic_pad6";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_7 {
+			pins = "gpio8";
+			function = "qpic_pad7";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		qpic_pad {
+			pins = "gpio1", "gpio3", "gpio4",
+			       "gpio10", "gpio11", "gpio17";
+			function = "qpic_pad";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	button_pins: button_pins {
+		wps_button {
+			pins = "gpio9";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	mdio_pins: mdio_pinmux {
+		mux_0 {
+			pins = "gpio64";
+			function = "mdc";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_1 {
+			pins = "gpio65";
+			function = "mdio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_2 {
+			pins = "gpio77";
+			function = "gpio";
+			bias-pull-up;
+		};
+	};
+};
+
+&soc {
+	mdio: mdio@90000 {
+		pinctrl-0 = <&mdio_pins>;
+		pinctrl-names = "default";
+		phy-reset-gpio = <&tlmm 77 0>;
+		status = "ok";
+		phy0: ethernet-phy@0 {
+			reg = <0x10>;
+		};
+		phy1: ethernet-phy@1 {
+			reg = <0x14>;
+		};
+	};
+
+	ess-switch@3a000000 {
+		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+		switch_lan_bmp = <0x10>; /* lan port bitmap */
+		switch_wan_bmp = <0x20>; /* wan port bitmap */
+		switch_inner_bmp = <0xc0>; /*inner port bitmap*/
+		switch_mac_mode = <0xf>; /* mac mode for uniphy instance0*/
+		switch_mac_mode1 = <0xf>; /* mac mode for uniphy instance1*/
+		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
+		qcom,port_phyinfo {
+			port@4 {
+				port_id = <4>;
+				phy_address = <0x10>;
+				port_mac_sel = "QGMAC_PORT";
+			};
+			port@5 {
+				port_id = <5>;
+				phy_address = <0x14>;
+				port_mac_sel = "QGMAC_PORT";
+			};
+		};
+	};
+
+	dp1 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <4>;
+		reg = <0x3a001600 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <16>;
+		phy-mode = "sgmii";
+	};
+
+	dp2 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <5>;
+		reg = <0x3a001800 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <20>;
+		phy-mode = "sgmii";
+	};
+
+	nss-macsec0 {
+		compatible = "qcom,nss-macsec";
+		phy_addr = <0x10>;
+		phy_access_mode = <0>;
+		mdiobus = <&mdio>;
+	};
+
+	nss-macsec1 {
+		compatible = "qcom,nss-macsec";
+		phy_addr = <0x14>;
+		phy_access_mode = <0>;
+		mdiobus = <&mdio>;
+	};
+
+};
+
+&blsp1_uart3 {
+	pinctrl-0 = <&uart_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&spi_0 {
+	pinctrl-0 = <&spi_0_pins>;
+	pinctrl-names = "default";
+	cs-select = <0>;
+	status = "ok";
+
+	m25p80@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0>;
+		compatible = "n25q128a11";
+		linux,modalias = "m25p80", "n25q128a11";
+		spi-max-frequency = <50000000>;
+		use-default-sizes;
+	};
+};
+
+&sdhc_1 {
+	status = "ok";
+};
+
+&qpic_bam {
+	status = "ok";
+};
+
+&nand {
+	pinctrl-0 = <&qpic_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&ssphy_0 {
+	status = "ok";
+};
+
+&qusb_phy_0 {
+	status = "ok";
+};
+
+&usb3 {
+	status = "ok";
+};
+
+&pcie_phy {
+	status = "ok";
+};
+
+&pcie0 {
+#if defined(__CNSS2__)
+	status = "ok";
+#endif
+};
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+&qseecom {
+	mem-start = <0x49B00000>;
+	mem-size = <0x600000>;
+	status = "ok";
+};
+#endif
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-emulation-c1.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-emulation-c1.dts
new file mode 100644
index 000000000..232401772
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-emulation-c1.dts
@@ -0,0 +1,318 @@
+/dts-v1/;
+/* Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+#include "qcom-ipq6018-ion.dtsi"
+#include "qcom-ipq6018-audio-overlay.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
+	compatible = "qcom,ipq6018-emulation-c1", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+
+	aliases {
+		serial0 = &blsp1_uart1;
+		serial1 = &blsp1_uart2;
+		sdhc1 = &sdhc_1;
+		sdhc2 = &sdhc_2;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+		ethernet2 = "/soc/dp3";
+		ethernet3 = "/soc/dp4";
+		ethernet4 = "/soc/dp5";
+	};
+
+	chosen {
+		linux,initrd-end = <0x46000000>;
+		linux,initrd-start = <0x44000000>;
+		bootargs = "root=/dev/ram0 rw init=/init";
+		stdout-path = "serial0";
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0x0 0x20000000>;
+	};
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         117MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x48500000  |           2MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | LPASS  |              |                         |
+	 * |   Q6   |  0x48700000  |          26MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 26 MB for LPASS and 2 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+	reserved-memory {
+		tzapp:tzapp@48500000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x48500000 0x0 0x00200000>;
+		};
+
+		lpass@48700000 {
+			no-map;
+			reg = <0x0 0x48700000 0x0 0x01a00000>;
+		};
+	};
+
+	soc {
+		serial@78af000 {
+			status = "ok";
+		};
+
+		blsp1_uart2: serial@78b0000 {
+			status = "ok";
+		};
+
+		cryptobam: dma@704000 {
+			qcom,controlled-remotely = <0>;
+			qcom,config-pipe-trust-reg = <1>;
+		};
+
+		qca,scm_restart_reason {
+			status = "disabled";
+		};
+
+		qpic_lcd: qcom_mdss_qpic@7980000 {
+			qcom,bam_timeout = <20000>;
+			status = "ok";
+		};
+
+		qpic_lcd_panel: qcom_mdss_qpic_panel {
+			status = "ok";
+		};
+
+		usb2: usb2@7000000 {
+			status = "ok";
+		};
+
+		usb3: usb3@8A00000 {
+			status = "ok";
+		};
+
+		i2c_0: i2c@78b6000 {
+			status = "ok";
+		};
+
+		spi_0: spi@78b5000 { /* BLSP1 QUP0 */
+			status = "ok";
+
+			m25p80@0 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				reg = <0>;
+				compatible = "n25q128a11";
+				linux,modalias = "m25p80", "n25q128a11";
+				spi-max-frequency = <50000000>;
+				use-default-sizes;
+			};
+		};
+
+		spi_1: spi@78b6000 { /* BLSP1 QUP1 */
+			mt29f@1 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				compatible = "spinand,mt29f";
+				reg = <1>;
+				spi-max-frequency = <24000000>;
+				use-dummybyte-in-readid;
+			};
+		};
+
+		pwm {
+			used-pwm-indices = <1>, <0>, <0>, <0>;
+			status = "ok";
+		};
+
+		q6v5_wcss: q6v5_wcss@CD00000 {
+			qca,emulation;
+			img-addr = <0x4AB00000>;
+		};
+
+		glink_adsp: qcom,glink-smem-native-xprt-adsp@4AA00000 {
+			status = "ok";
+		};
+
+		ipc_router_adsp: qcom,ipc_router_adsp_xprt {
+			status = "ok";
+		};
+
+		smp2p_adsp: smp2p-adsp {
+			status = "ok";
+		};
+
+		q6v6_adsp: q6v6_adsp@AB00000 {
+			status = "ok";
+		};
+
+		glink_adsp_ssr: qcom,glink-ssr-adsp {
+			status = "ok";
+		};
+
+		q6v6_adsp: q6v6_adsp@AB00000 {
+			qca,emulation;
+			img-addr = <0x48700000>;
+		};
+
+		qpic_bam: dma@7984000{
+			status = "ok";
+		};
+
+		nand: qpic-nand@79b0000 {
+			status = "ok";
+		};
+
+		sdhc_1: sdhci@7804000 {
+			qcom,bus-speed-mode = "DDR_1p8v";
+			qcom,emulation = <1>;
+			status = "ok";
+		};
+
+		sdhc_2: sdhci_sd@7804000 {
+			qcom,emulation = <1>;
+		};
+
+		pcie0: pci@20000000 {
+			is_emulation = <1>;
+		};
+
+		dp1 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <1>;
+			reg = <0x3a001000 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp2 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <2>;
+			reg = <0x3a001200 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp3 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <3>;
+			reg = <0x3a001400 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp4 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <4>;
+			reg = <0x3a001600 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp5 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <5>;
+			reg = <0x3a003000 0x3fff>;
+			qcom,mactype = <1>;
+			local-mac-address = [000000000000];
+		};
+
+		nss_crypto {
+			status = "ok";
+		};
+
+		timer {
+			clock-frequency = <240000>;
+		};
+
+		smmu500: arm,smmu@1E00000 {
+			status = "ok";
+		};
+
+		wifi0: wifi@c000000 {
+			status = "disabled";
+		};
+	};
+
+	psci {
+		status = "disabled";
+	};
+
+	cpus {
+		CPU0: cpu@0 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+
+			L2_0: l2-cache {
+				compatible = "arm,arch-cache";
+			};
+		};
+
+		CPU1: cpu@1 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+		};
+
+		CPU2: cpu@2 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+		};
+
+		CPU3: cpu@3 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+		};
+	};
+
+	firmware {
+		qfprom {
+			status = "disabled";
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-emulation-c2.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-emulation-c2.dts
new file mode 100644
index 000000000..54abcbe7d
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-emulation-c2.dts
@@ -0,0 +1,156 @@
+/dts-v1/;
+/* Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
+	compatible = "qcom,ipq6018-emulation-c2", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+
+	aliases {
+		serial0 = &blsp1_uart1;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+		ethernet2 = "/soc/dp3";
+		ethernet3 = "/soc/dp4";
+		ethernet4 = "/soc/dp5";
+	};
+
+	chosen {
+		linux,initrd-end = <0x46000000>;
+		linux,initrd-start = <0x44000000>;
+		bootargs = "root=/dev/ram0 rw init=/init";
+		stdout-path = "serial0";
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0x0 0x20000000>;
+	};
+
+	soc {
+		serial@78af000 {
+			status = "ok";
+		};
+
+		qca,scm_restart_reason {
+			status = "disabled";
+		};
+
+		dp1 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <1>;
+			reg = <0x3a001000 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp2 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <2>;
+			reg = <0x3a001200 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp3 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <3>;
+			reg = <0x3a001400 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp4 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <4>;
+			reg = <0x3a001600 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp5 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <5>;
+			reg = <0x3a003000 0x3fff>;
+			qcom,mactype = <1>;
+			local-mac-address = [000000000000];
+		};
+
+		q6v5_wcss: q6v5_wcss@CD00000 {
+			qca,emulation;
+			img-addr = <0x4AB00000>;
+		};
+
+		timer {
+			clock-frequency = <240000>;
+		};
+
+		nss_crypto {
+			status = "ok";
+		};
+	};
+
+	psci {
+		status = "disabled";
+	};
+
+	cpus {
+		CPU0: cpu@0 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+
+			L2_0: l2-cache {
+				compatible = "arm,arch-cache";
+			};
+		};
+
+		CPU1: cpu@1 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+		};
+
+		CPU2: cpu@2 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+		};
+
+		CPU3: cpu@3 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+		};
+	};
+
+	firmware {
+		qfprom {
+			status = "disabled";
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-emulation-c3.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-emulation-c3.dts
new file mode 100644
index 000000000..712dfe8e1
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-emulation-c3.dts
@@ -0,0 +1,253 @@
+/dts-v1/;
+/* Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+#include "qcom-ipq6018-ion.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
+	compatible = "qcom,ipq6018-emulation-c3", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+
+	aliases {
+		serial0 = &blsp1_uart1;
+		serial1 = &blsp1_uart2;
+		sdhc1 = &sdhc_1;
+		sdhc2 = &sdhc_2;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+		ethernet2 = "/soc/dp3";
+		ethernet3 = "/soc/dp4";
+		ethernet4 = "/soc/dp5";
+	};
+
+	chosen {
+		linux,initrd-end = <0x46000000>;
+		linux,initrd-start = <0x44000000>;
+		bootargs = "root=/dev/ram0 rw init=/init";
+		stdout-path = "serial0";
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0x0 0x20000000>;
+	};
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         117MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x48500000  |           2MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | LPASS  |              |                         |
+	 * |   Q6   |  0x48700000  |          26MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 26 MB for LPASS and 2 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+	reserved-memory {
+		tzapp:tzapp@48500000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x48500000 0x0 0x00200000>;
+		};
+
+		lpass@48700000 {
+			no-map;
+			reg = <0x0 0x48700000 0x0 0x01a00000>;
+		};
+	};
+
+	soc {
+		serial@78af000 {
+			status = "ok";
+		};
+
+		blsp1_uart2: serial@78b0000 {
+			status = "ok";
+		};
+
+		qpic_lcd: qcom_mdss_qpic@7980000 {
+			qcom,bam_timeout = <20000>;
+			status = "ok";
+		};
+
+		qpic_lcd_panel: qcom_mdss_qpic_panel {
+			status = "ok";
+		};
+
+		usb3: usb3@8A00000 {
+			status = "ok";
+		};
+
+		i2c_0: i2c@78b6000 {
+			status = "ok";
+		};
+
+		spi_0: spi@78b5000 { /* BLSP1 QUP0 */
+			status = "ok";
+
+			m25p80@0 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				reg = <0>;
+				compatible = "n25q128a11";
+				linux,modalias = "m25p80", "n25q128a11";
+				spi-max-frequency = <50000000>;
+				use-default-sizes;
+			};
+		};
+
+		spi_1: spi@78b6000 { /* BLSP1 QUP1 */
+			mt29f@1 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				compatible = "spinand,mt29f";
+				reg = <1>;
+				spi-max-frequency = <24000000>;
+				use-dummybyte-in-readid;
+			};
+		};
+
+		pwm {
+			used-pwm-indices = <1>, <0>, <0>, <0>;
+			status = "ok";
+		};
+
+		qpic_bam: dma@7984000{
+			status = "ok";
+		};
+
+		nand: qpic-nand@79b0000 {
+			status = "ok";
+		};
+
+		sdhc_1: sdhci@7804000 {
+			qcom,bus-speed-mode = "DDR_1p8v";
+			qcom,emulation = <1>;
+			status = "ok";
+		};
+
+		sdhc_2: sdhci_sd@7804000 {
+			qcom,emulation = <1>;
+		};
+
+		pcie0: pci@20000000 {
+			is_emulation = <1>;
+		};
+
+		dp1 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <1>;
+			reg = <0x3a001000 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp2 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <2>;
+			reg = <0x3a001200 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp3 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <3>;
+			reg = <0x3a001400 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp4 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <4>;
+			reg = <0x3a001600 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp5 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <5>;
+			reg = <0x3a003000 0x3fff>;
+			qcom,mactype = <1>;
+			local-mac-address = [000000000000];
+		};
+
+		nss_crypto {
+			status = "ok";
+		};
+
+		timer {
+			clock-frequency = <240000>;
+		};
+
+		smmu500: arm,smmu@1E00000 {
+			status = "ok";
+		};
+
+		glink_adsp: qcom,glink-smem-native-xprt-adsp@4AA00000 {
+			status = "ok";
+		};
+
+		ipc_router_adsp: qcom,ipc_router_adsp_xprt {
+			status = "ok";
+		};
+
+		smp2p_adsp: smp2p-adsp {
+			status = "ok";
+		};
+
+		q6v6_adsp: q6v6_adsp@AB00000 {
+			status = "ok";
+		};
+
+		glink_adsp_ssr: qcom,glink-ssr-adsp {
+			status = "ok";
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-ion.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-ion.dtsi
new file mode 100644
index 000000000..0f637134e
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-ion.dtsi
@@ -0,0 +1,52 @@
+/*
+ * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+/ {
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		adsp_mem: adsp_region {
+			compatible = "shared-dma-pool";
+			alloc-ranges = <0 0x00000000 0 0xffffffff>;
+			reusable;
+			alignment = <0 0x400000>;
+			size = <0 0x800000>;
+		};
+	};
+};
+
+&soc {
+	ion: qcom,ion {
+		compatible = "qcom,msm-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		system_heap: qcom,ion-heap@25 {
+			reg = <25>;
+			qcom,ion-heap-type = "SYSTEM";
+		};
+
+		qcom,ion-heap@22 { /* ADSP HEAP */
+			reg = <22>;
+			memory-region = <&adsp_mem>;
+			qcom,ion-heap-type = "DMA";
+		};
+	};
+};
+#endif
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-memory.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-memory.dtsi
new file mode 100644
index 000000000..c8c6ebb3d
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-memory.dtsi
@@ -0,0 +1,374 @@
+/*
+ * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+
+/ {
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+	MP_256;
+#elif __IPQ_MEM_PROFILE_512_MB__
+	MP_512;
+#endif
+
+	/*		   256 MB Profile
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  NSS   |  0x40000000  |          8MB            |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x40800000  |         153MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | uboot  |  0x4A100000  |           4MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |  SBL   |  0x4A500000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | TZ+HYP |  0x4A600000  |           4MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |  smem  |  0x4AA00000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | WLAN   |              |                         |
+	 * |   Q6   |  0x4AB00000  |          40MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | WLAN   |              |                         |
+	 * | Q6 ETR |  0x4D300000  |          1MB            |
+	 * | Region |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | M3 Dump|  0x4D400000  |           1MB           |
+	 * +=================================================+
+	 * |                                                 |
+	 * |                                                 |
+	 * |                                                 |
+	 * |            43MB memory for Linux                |
+	 * |                                                 |
+	 * |                                                 |
+	 * |                                                 |
+	 * +=================================================+
+	 */
+
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0x0 0x10000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		nss@40000000 {
+			no-map;
+			reg = <0x0 0x40000000 0x0 0x00800000>;
+		};
+
+		uboot@4A100000 {
+			no-map;
+			reg = <0x0 0x4A100000 0x0 0x00400000>;
+		};
+
+		sbl@4A500000 {
+			no-map;
+			reg = <0x0 0x4A500000 0x0 0x00100000>;
+		};
+
+		tz@4A600000 {
+			no-map;
+			reg = <0x0 0x4A600000 0x0 0x00400000>;
+		};
+
+		smem_region:smem@4AA00000 {
+			no-map;
+			reg = <0x0 0x4AA00000 0x0 0x00100000>;
+		};
+
+		q6_region: wcnss@4ab00000 {
+			no-map;
+			reg = <0x0 0x4ab00000 0x0 0x02800000>;
+		};
+
+		q6_etr_region: q6_etr_dump@1 {
+			no-map;
+			reg = <0x0 0x4D300000 0x0 0x100000>;
+		};
+
+		m3_dump@4d400000 {
+			no-map;
+			reg = <0x0 0x4d400000 0x0 0x100000>;
+		};
+
+		rpm_msg_ram: rpm_msg_ram@0x60000 {
+			no-map;
+			reg = <0x0 0x60000 0x0 0x6000>;
+		};
+	};
+
+	/*		    512 MB Profile
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  NSS   |  0x40000000  |          16MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         145MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | uboot  |  0x4A100000  |           4MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |  SBL   |  0x4A500000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | TZ+HYP |  0x4A600000  |           4MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |  smem  |  0x4AA00000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | WLAN   |              |                         |
+	 * |   Q6   |  0x4AB00000  |          55MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | WLAN   |              |                         |
+	 * | Q6 ETR |  0x4E200000  |           1MB           |
+	 * | Region |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | M3 Dump|  0x4E300000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  Pine  |  0x4E400000  |          30MB           |
+	 * |        |              |  (on CP01-C3 RDP only)  |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  MHI0  |  0x50200000  |          16MB           |
+	 * |        |              |  (on CP01-C3 RDP only)  |
+	 * +=================================================+
+	 * |                                                 |
+	 * |                                                 |
+	 * |                                                 |
+	 * |          Remaining memory for Linux             |
+	 * |                                                 |
+	 * |                                                 |
+	 * |                                                 |
+	 * +=================================================+
+	 */
+
+#elif __IPQ_MEM_PROFILE_512_MB__
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0x0 0x20000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		nss@40000000 {
+			no-map;
+			reg = <0x0 0x40000000 0x0 0x01000000>;
+		};
+
+		uboot@4A100000 {
+			no-map;
+			reg = <0x0 0x4A100000 0x0 0x00400000>;
+		};
+
+		sbl@4A500000 {
+			no-map;
+			reg = <0x0 0x4A500000 0x0 0x00100000>;
+		};
+
+		tz@4A600000 {
+			no-map;
+			reg = <0x0 0x4A600000 0x0 0x00400000>;
+		};
+
+		smem_region:smem@4AA00000 {
+			no-map;
+			reg = <0x0 0x4AA00000 0x0 0x00100000>;
+		};
+
+		q6_region: wcnss@4ab00000 {
+			no-map;
+			reg = <0x0 0x4ab00000 0x0 0x03700000>;
+		};
+
+		q6_etr_region: q6_etr_dump@1 {
+			no-map;
+			reg = <0x0 0x4E200000 0x0 0x100000>;
+		};
+
+		m3_dump@4e300000 {
+			no-map;
+			reg = <0x0 0x4e300000 0x0 0x100000>;
+		};
+
+		rpm_msg_ram: rpm_msg_ram@0x60000 {
+			no-map;
+			reg = <0x0 0x60000 0x0 0x6000>;
+		};
+	};
+
+	/*		  Default Profile
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  NSS   |  0x40000000  |          16MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         145MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | uboot  |  0x4A100000  |           4MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |  SBL   |  0x4A500000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | TZ+HYP |  0x4A600000  |           4MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |  smem  |  0x4AA00000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | WLAN   |              |                         |
+	 * |   Q6   |  0x4AB00000  |          85MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | WLAN   |              |                         |
+	 * | Q6 ETR |  0x50000000  |           1MB           |
+	 * | Region |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | M3 Dump|  0x50100000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  Pine  |  0x50200000  |          45MB           |
+	 * |        |              |  (on CP01-C3 RDP only)  |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  MHI0  |  0x52F00000  |          24MB           |
+	 * |        |              |  (on CP01-C3 RDP only)  |
+	 * +=================================================+
+	 * |                                                 |
+	 * |                                                 |
+	 * |                                                 |
+	 * |          Remaining memory for Linux             |
+	 * |                                                 |
+	 * |                                                 |
+	 * |                                                 |
+	 * +=================================================+
+	 */
+
+#else
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0x0 0x40000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		nss@40000000 {
+			no-map;
+			reg = <0x0 0x40000000 0x0 0x01000000>;
+		};
+
+		uboot@4A100000 {
+			no-map;
+			reg = <0x0 0x4A100000 0x0 0x00400000>;
+		};
+
+		sbl@4A500000 {
+			no-map;
+			reg = <0x0 0x4A500000 0x0 0x00100000>;
+		};
+
+		tz@4A600000 {
+			no-map;
+			reg = <0x0 0x4A600000 0x0 0x00400000>;
+		};
+
+		smem_region:smem@4AA00000 {
+			no-map;
+			reg = <0x0 0x4AA00000 0x0 0x00100000>;
+		};
+
+		q6_region: wcnss@4ab00000 {
+			no-map;
+			reg = <0x0 0x4ab00000 0x0 0x05500000>;
+		};
+
+		q6_etr_region: q6_etr_dump@1 {
+			no-map;
+			reg = <0x0 0x50000000 0x0 0x100000>;
+		};
+
+		m3_dump@50100000 {
+			no-map;
+			reg = <0x0 0x50100000 0x0 0x100000>;
+		};
+
+		rpm_msg_ram: rpm_msg_ram@0x60000 {
+			no-map;
+			reg = <0x0 0x60000 0x0 0x6000>;
+		};
+	};
+#endif
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-mhi.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-mhi.dtsi
new file mode 100644
index 000000000..b500445f9
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-mhi.dtsi
@@ -0,0 +1,130 @@
+/*
+ * Copyright (c) 2020, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+
+/ {
+
+	soc {
+		wifi1: wifi1@f00000 {
+			compatible  = "qcom,cnss-qcn9000";
+			qcom,wlan-ramdump-dynamic = <0x400000>;
+			status = "disabled";
+			mhi,max-channels = <30>;
+			mhi,timeout = <10000>;
+
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			mhi_channels {
+				mhi_chan@0 {
+					reg = <0>;
+					label = "LOOPBACK";
+					mhi,num-elements = <32>;
+					mhi,event-ring = <1>;
+					mhi,chan-dir = <1>;
+					mhi,data-type = <0>;
+					mhi,doorbell-mode = <2>;
+					mhi,ee = <0x14>;
+				};
+
+				mhi_chan@1 {
+					reg = <1>;
+					label = "LOOPBACK";
+					mhi,num-elements = <32>;
+					mhi,event-ring = <1>;
+					mhi,chan-dir = <2>;
+					mhi,data-type = <0>;
+					mhi,doorbell-mode = <2>;
+					mhi,ee = <0x14>;
+				};
+
+				mhi_chan@4 {
+					reg = <4>;
+					label = "DIAG";
+					mhi,num-elements = <32>;
+					mhi,event-ring = <1>;
+					mhi,chan-dir = <1>;
+					mhi,data-type = <0>;
+					mhi,doorbell-mode = <2>;
+					mhi,ee = <0x14>;
+				};
+
+				mhi_chan@5 {
+					reg = <5>;
+					label = "DIAG";
+					mhi,num-elements = <32>;
+					mhi,event-ring = <1>;
+					mhi,chan-dir = <2>;
+					mhi,data-type = <0>;
+					mhi,doorbell-mode = <2>;
+					mhi,ee = <0x14>;
+				};
+
+				mhi_chan@20 {
+					reg = <20>;
+					label = "IPCR";
+					mhi,num-elements = <32>;
+					mhi,event-ring = <1>;
+					mhi,chan-dir = <1>;
+					mhi,data-type = <1>;
+					mhi,doorbell-mode = <2>;
+					mhi,ee = <0x14>;
+					mhi,auto-start;
+				};
+
+				mhi_chan@21 {
+					reg = <21>;
+					label = "IPCR";
+					mhi,num-elements = <32>;
+					mhi,event-ring = <1>;
+					mhi,chan-dir = <2>;
+					mhi,data-type = <0>;
+					mhi,doorbell-mode = <2>;
+					mhi,ee = <0x14>;
+					mhi,auto-queue;
+					mhi,auto-start;
+				};
+			};
+
+			mhi_events {
+				mhi_event@0 {
+					mhi,num-elements = <32>;
+					mhi,intmod = <1>;
+					mhi,msi = <1>;
+					mhi,priority = <1>;
+					mhi,brstmode = <2>;
+					mhi,data-type = <1>;
+				};
+
+				mhi_event@1 {
+					mhi,num-elements = <256>;
+					mhi,intmod = <1>;
+					mhi,msi = <2>;
+					mhi,priority = <1>;
+					mhi,brstmode = <2>;
+				};
+			};
+
+			mhi_devices {
+				mhi_qrtr {
+					mhi,chan = "IPCR";
+					qcom,net-id = <0>;
+				};
+			};
+		};
+
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-regulator.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-regulator.dtsi
new file mode 100644
index 000000000..a1eb7f551
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-regulator.dtsi
@@ -0,0 +1,28 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+/ {
+	e_smps1_reg: fixed-regulator@0 {
+		compatible = "regulator-fixed";
+		regulator-name = "e-smps1-reg";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-always-on;
+		regulator-boot-on;
+		status = "disabled";
+	};
+};
+
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-rpm-regulator.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-rpm-regulator.dtsi
new file mode 100644
index 000000000..f14d90e55
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-rpm-regulator.dtsi
@@ -0,0 +1,154 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+&rpm_bus {
+	rpm-regulator-smpa1 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "smpa";
+		qcom,resource-id = <1>;
+		qcom,regulator-type = <1>;
+		qcom,hpm-min-load = <100000>;
+		status = "disabled";
+
+		ipq6018_s1_corner: regulator-s1 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_s1";
+			qcom,set = <3>;
+			regulator-min-microvolt = <850000>;
+			regulator-max-microvolt = <987500>;
+			qcom,always-send-voltage;
+			status = "disabled";
+		};
+	};
+
+	rpm-regulator-smpa2 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "smpa";
+		qcom,resource-id = <2>;
+		qcom,regulator-type = <1>;
+		status = "ok";
+
+		ipq6018_s2_corner: regulator-s2 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_s2";
+			regulator-min-microvolt = <587500>;
+			regulator-max-microvolt = <1100000>;
+			qcom,always-send-voltage;
+			qcom,set = <3>;
+			status = "ok";
+		};
+	};
+
+	rpm-regulator-smpa3 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "smpa";
+		qcom,resource-id = <3>;
+		qcom,regulator-type = <1>;
+		qcom,hpm-min-load = <100000>;
+		status = "disabled";
+
+		ipq6018_s3_corner: regulator-s3 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_s3";
+			regulator-min-microvolt = <640000>;
+			regulator-max-microvolt = <780000>;
+			qcom,set = <3>;
+			status = "disabled";
+		};
+	};
+
+	rpm-regulator-smpa4 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "smpa";
+		qcom,resource-id = <4>;
+		qcom,regulator-type = <1>;
+		qcom,hpm-min-load = <100000>;
+		status = "disabled";
+
+		ipq6018_s5_corner: regulator-s5 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_s4";
+			qcom,set = <1>;
+			status = "disabled";
+		};
+	};
+
+	rpm-regulator-ldoa2 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "ldoa";
+		qcom,resource-id = <2>;
+		qcom,regulator-type = <0>;
+		status = "ok";
+
+		ipq6018_l2_corner: regulator-l2 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_l2";
+			regulator-min-microvolt = <1104000>;
+			regulator-max-microvolt = <3300000>;
+			qcom,always-send-voltage;
+			qcom,set = <3>;
+			status = "ok";
+		};
+	};
+
+	rpm-regulator-ldoa3 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "ldoa";
+		qcom,resource-id = <3>;
+		qcom,regulator-type = <0>;
+		qcom,hpm-min-load = <10000>;
+		status = "disabled";
+
+		ipq6018_l3_corner: regulator-l3 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_l3";
+			qcom,set = <3>;
+			status = "disabled";
+		};
+	};
+
+	rpm-regulator-ldoa4 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "ldoa";
+		qcom,resource-id = <4>;
+		qcom,regulator-type = <0>;
+		qcom,hpm-min-load = <10000>;
+		status = "disabled";
+
+		ipq6018_l4_corner: regulator-l4 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_l4";
+			qcom,set = <3>;
+			status = "disabled";
+		};
+	};
+
+	rpm-regulator-ldoa5 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "ldoa";
+		qcom,resource-id = <5>;
+		qcom,regulator-type = <0>;
+		qcom,hpm-min-load = <10000>;
+		status = "disabled";
+
+		ipq6018_l5_corner: regulator-l5 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_l5";
+			qcom,set = <3>;
+			status = "disabled";
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-thermal.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-thermal.dtsi
new file mode 100644
index 000000000..3ad14d237
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018-thermal.dtsi
@@ -0,0 +1,255 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+/ {
+	thermal-zones {
+		tsens_tz_sensor4 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 4>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+
+		tsens_tz_sensor5 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 5>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+
+		tsens_tz_sensor7 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 7>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+
+		tsens_tz_sensor8 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 8>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+
+		tsens_tz_sensor13 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 13>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+
+		tsens_tz_sensor14 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 14>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+
+		tsens_tz_sensor15 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 15>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+	};
+};
+
+&soc {
+	tsens: thermal-sensor@4a8000 {
+		compatible = "qcom,ipq6018-tsens";
+		reg = <0x4a8000 0x2000>;
+		interrupts = <0 184 0>;
+		#thermal-sensor-cells = <1>;
+		tsens-up-low-int-clr-deassert-quirk;
+		status = "ok";
+	};
+};
+
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018.dtsi
new file mode 100644
index 000000000..520d35c37
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/aw/qcom-ipq6018.dtsi
@@ -0,0 +1,2416 @@
+/*
+ * Copyright (c) 2018-2020, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/clock/qcom,gcc-ipq6018.h>
+#include <dt-bindings/reset/qcom,gcc-ipq6018.h>
+#include <dt-bindings/clock/qca,apss-ipq6018.h>
+#include "qcom-ipq6018-memory.dtsi"
+#include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
+#include <dt-bindings/gpio/gpio.h>
+#include "qcom-ipq6018-mhi.dtsi"
+
+/ {
+	model = "Qualcomm Technologies, Inc. IPQ6018";
+	compatible = "qcom,ipq6018";
+	qcom,board-id = <0x8 0x0>;
+	qcom,pmic-id = <0x0 0x0 0x0 0x0>;
+
+	soc: soc {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		ranges = <0 0 0 0xffffffff>;
+		compatible = "simple-bus";
+
+		intc: interrupt-controller@b000000 {
+			compatible = "qcom,msm-qgic2";
+			interrupt-controller;
+			#interrupt-cells = <0x3>;
+			reg = <0xb000000 0x1000>, <0xb002000 0x1000>;
+		};
+
+		timer {
+			compatible = "arm,armv8-timer";
+			interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+				     <GIC_PPI 3 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+				     <GIC_PPI 4 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+				     <GIC_PPI 1 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
+			clock-frequency = <24000000>;
+			always-on;
+		};
+
+		gcc: gcc@1800000 {
+			compatible = "qcom,gcc-ipq6018";
+			reg = <0x1800000 0x80000>;
+			#clock-cells = <0x1>;
+			#reset-cells = <0x1>;
+		};
+
+		apss_clk: qcom,apss_clk@b111000 {
+			compatible = "qcom,apss-ipq6018";
+			reg = <0xb111000 0x6000>;
+			#clock-cells = <0x1>;
+			#reset-cells = <1>;
+		};
+
+		smmu500: arm,smmu@1E00000 {
+			compatible = "arm,smmu-v2";
+			reg = <0x01E00000 0x40000>;
+			#iommu-cells = <1>;
+			#global-interrupts = <1>;
+			qcom,skip-init;
+			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 242 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		adsprpc_mem: qcom,msm-adsprpc-mem {
+			compatible = "qcom,msm-adsprpc-mem-region";
+			status = "disabled";
+		};
+
+		fastrpc_cb: qcom,msm_fastrpc {
+			compatible = "qcom,msm-fastrpc-compute";
+			qcom,rpc-latency-us = <611>;
+			qcom,fastrpc-adsp-audio-pdr;
+			qcom,fastrpc-adsp-sensors-pdr;
+			qcom,fastrpc-legacy-remote-heap;
+			status = "disabled";
+
+			qcom,msm_fastrpc_compute_cb1 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x1004>;
+			};
+
+			qcom,msm_fastrpc_compute_cb2 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x1005>;
+			};
+
+			qcom,msm_fastrpc_compute_cb3 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x1006>;
+			};
+
+			qcom,msm_fastrpc_compute_cb4 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x1007>;
+			};
+
+			qcom,msm_fastrpc_compute_cb5 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x1008>;
+			};
+
+			qcom,msm_fastrpc_compute_cb6 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x1009>;
+			};
+
+			qcom,msm_fastrpc_compute_cb7 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x100A>;
+			};
+
+			qcom,msm_fastrpc_compute_cb8 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x100B>;
+			};
+		};
+
+		blsp1_uart5: serial@78b3000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x78b3000 0x200>;
+			interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART5_APPS_CLK>,
+				 <&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp1_uart1: serial@78af000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x78af000 0x200>;
+			interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART1_APPS_CLK>,
+				 <&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp1_uart2: serial@78b0000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x78b0000 0x200>;
+			interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART2_APPS_CLK>,
+				<&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp1_uart3: serial@78b1000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x78b1000 0x200>;
+			interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART3_APPS_CLK>,
+				<&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		qcom_rng: qrng@e1000 {
+			compatible = "qcom,prng-ipq807x";
+			reg = <0xe3000 0x1000>;
+			clocks = <&gcc GCC_PRNG_AHB_CLK>;
+			clock-names = "core";
+			status = "ok";
+		};
+
+		cryptobam: dma@704000 {
+			compatible = "qcom,bam-v1.7.0";
+			reg = <0x00704000 0x20000>;
+			interrupts = <GIC_SPI 207 IRQ_TYPE_NONE>;
+			clocks = <&gcc GCC_CRYPTO_AHB_CLK>;
+			clock-names = "bam_clk";
+			#dma-cells = <1>;
+			qcom,ee = <1>;
+			qcom,controlled-remotely = <1>;
+			qcom,config-pipe-trust-reg = <0>;
+		};
+
+		crypto: crypto@73a000 {
+			compatible = "qcom,crypto-v5.1";
+			reg = <0x0073a000 0x6000>;
+			clocks = <&gcc GCC_CRYPTO_AHB_CLK>,
+				<&gcc GCC_CRYPTO_AXI_CLK>,
+				<&gcc GCC_CRYPTO_CLK>;
+			clock-names = "iface", "bus", "core";
+			dmas = <&cryptobam 2>, <&cryptobam 3>;
+			dma-names = "rx", "tx";
+		};
+
+		qpic_lcd: qcom_mdss_qpic@7980000 {
+			compatible = "qcom,mdss_qpic";
+			reg = <0x7980000 0x24000>;
+			interrupts = <GIC_SPI 151 IRQ_TYPE_NONE>;
+			clocks = <&gcc GCC_QPIC_CLK>,
+				<&gcc GCC_QPIC_AHB_CLK>;
+			clock-names = "core", "aon";
+			dmas = <&qpic_bam 6>;
+			dma-names = "chan";
+			status = "disabled";
+		};
+
+		qpic_lcd_panel: qcom_mdss_qpic_panel {
+			compatible = "qcom,mdss-qpic-panel";
+			label = "qpic lcd panel";
+			qcom,mdss-pan-res = <800 480>;
+			qcom,mdss-pan-bpp = <18>;
+			qcom,refresh_rate = <60>;
+			status = "disabled";
+		};
+
+		ssphy_0: ssphy@78000 {
+			compatible = "qcom,usb-ssphy-qmp";
+			reg = <0x78000 0x45c>,
+				<0x0193f244 0x4>,
+				<0x08af8800 0x100>,
+				<0x7e000 0x18>;
+			reg-names = "qmp_phy_base",
+				    "vls_clamp_reg",
+				    "qscratch_base",
+				    "ahb2phy_base";
+			qcom,qmp-phy-init-seq = <0xac 0x14 0x1a 0x00
+						0x34 0x08 0x08 0x00
+						0x174 0x30 0x30 0x00
+						0x3c 0x06 0x06 0x00
+						0xb4 0x00 0x00 0x00
+						0xb8 0x08 0x08 0x00
+						0x194 0x06 0x06 0x3e8
+						0x19c 0x01 0x01 0x00
+						0x178 0x00 0x00 0x00
+						0xd0 0x68 0x68 0x00
+						0xdc 0xab 0xab 0x00
+						0xe0 0xaa 0xaa 0x00
+						0xe4 0x02 0x02 0x00
+						0x78 0x09 0x09 0x00
+						0x84 0x16 0x16 0x00
+						0x90 0x28 0x28 0x00
+						0x108 0xa0 0xa0 0x00
+						0x10c 0x00 0x00 0x00
+						0x184 0x0a 0x0a 0x00
+						0x4c 0xaa 0xaa 0x00
+						0x50 0x29 0x29 0x00
+						0x54 0x00 0x00 0x00
+						0xc8 0x00 0x00 0x00
+						0x18c 0x00 0x00 0x00
+						0xcc 0x00 0x00 0x00
+						0x128 0x00 0x00 0x00
+						0x0c 0x0a 0x0a 0x00
+						0x10 0x01 0x01 0x00
+						0x1c 0x7d 0x7d 0x00
+						0x20 0x01 0x01 0x00
+						0x14 0x00 0x00 0x00
+						0x18 0x00 0x00 0x00
+						0x24 0x0a 0x0a 0x00
+						0x28 0x05 0x05 0x00
+						0x48 0x0f 0x0f 0x00
+						0x70 0x0f 0x0f 0x00
+						0x100 0x80 0x80 0x00
+						0x440 0x0b 0x0b 0x00
+						0x4d8 0x02 0x02 0x00
+						0x4dc 0x6c 0x6c 0x00
+						0x4e0 0xbb 0xb8 0x00
+						0x508 0x77 0x77 0x00
+						0x50c 0x80 0x80 0x00
+						0x514 0x03 0x03 0x00
+						0x51c 0x16 0x16 0x00
+						0x448 0x75 0x75 0x00
+						0x454 0x00 0x00 0x00
+						0x40c 0x0a 0x0a 0x00
+						0x41c 0x06 0x06 0x00
+						0x510 0x00 0x00 0x00
+						0x268 0x45 0x45 0x00
+						0x2ac 0x12 0x12 0x00
+						0x294 0x06 0x06 0x00
+						0x254 0x00 0x00 0x00
+						0x8c8 0x83 0x83 0x00
+						0x8c4 0x02 0x02 0x00
+						0x8cc 0x09 0x09 0x00
+						0x8d0 0xa2 0xa2 0x00
+						0x8d4 0x85 0x85 0x00
+						0x880 0xd1 0xd1 0x00
+						0x884 0x1f 0x1f 0x00
+						0x888 0x47 0x47 0x00
+						0x80c 0x9f 0x9f 0x00
+						0x824 0x17 0x17 0x00
+						0x828 0x0f 0x0f 0x00
+						0x8b8 0x75 0x75 0x00
+						0x8bc 0x13 0x13 0x00
+						0x8b0 0x86 0x86 0x00
+						0x8a0 0x04 0x04 0x00
+						0x88c 0x44 0x44 0x00
+						0x870 0xe7 0xe7 0x00
+						0x874 0x03 0x03 0x00
+						0x878 0x40 0x40 0x00
+						0x87c 0x00 0x00 0x00
+						0x9d8 0x88 0x88 0x00
+						0xffffffff 0xffffffff 0x00 0x00>;
+			qcom,qmp-phy-reg-offset = <0x988 0x98c 0x990 0x994
+						0x974 0x8d8 0x8dc 0x804 0x800
+						0x808>;
+
+			clocks = <&gcc GCC_USB0_AUX_CLK>,
+				 <&gcc GCC_USB0_PIPE_CLK>;
+
+			clock-names = "aux_clk", "pipe_clk";
+
+			resets =  <&gcc GCC_USB0_PHY_BCR>,
+				  <&gcc GCC_USB3PHY_0_PHY_BCR>;
+			reset-names = "usb3_phy_reset",
+				      "usb3phy_phy_reset";
+
+			status = "disabled";
+		 };
+
+		qusb_phy_0: qusb@79000 {
+			compatible = "qcom,qusb2phy";
+			reg = <0x079000 0x180>,
+			      <0x08af8800 0x400>,
+			      <0x01841030 0x4>,
+			      <0x08A0C12C 0x4>;
+			reg-names = "qusb_phy_base",
+				    "qscratch_base",
+				    "ref_clk_addr",
+				    "usb3_guctl_addr";
+
+			qcom,qusb-phy-init-seq = <0x14 0x00
+						  0xF8 0x80
+						  0xB3 0x84
+						  0x83 0x88
+						  0xC0 0x8C
+						  0x30 0x08
+						  0x79 0x0C
+						  0x21 0x10
+						  0x00 0x90
+						  0x00 0x18
+						  0x14 0x9C
+						  0x80 0x04
+						  0x9F 0x1C>;
+			phy_type= "utmi";
+
+			resets = <&gcc GCC_QUSB2_0_PHY_BCR>;
+			reset-names = "usb2_phy_reset";
+
+			status = "disabled";
+		};
+
+		qusb_phy_1: qusb@59000 {
+			compatible = "qcom,qusb2phy";
+			reg = <0x059000 0x180>,
+			      <0x070f8800 0x400>,
+			      <0x01841030 0x4>,
+			      <0x0700C12C 0x4>;
+			reg-names = "qusb_phy_base",
+				    "qscratch_base",
+				    "ref_clk_addr",
+				    "usb3_guctl_addr";
+			qcom,qusb-phy-init-seq = <0x14 0x00
+						  0xF8 0x80
+						  0xB3 0x84
+						  0x83 0x88
+						  0xC0 0x8C
+						  0x30 0x08
+						  0x79 0x0C
+						  0x21 0x10
+						  0x00 0x90
+						  0x00 0x18
+						  0x14 0x9C
+						  0x80 0x04
+						  0x9F 0x1C>;
+
+			phy_type= "utmi";
+
+			resets = <&gcc GCC_QUSB2_1_PHY_BCR>;
+			reset-names = "usb2_phy_reset";
+
+			status = "disabled";
+		};
+
+		dbm_1p5: dbm@0x8AF8000 {
+			compatible = "qcom,usb-dbm-1p5";
+			reg = <0x8AF8000 0x300>;
+			qcom,reset-ep-after-lpm-resume;
+		};
+
+		usb3: usb3@8A00000 {
+			compatible = "qcom,ipq6018-dwc3";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+			reg = <0x8AF8800 0x100>,
+				<0x8A00000 0xcd00>;
+			reg-names = "qscratch_base", "dwc3_base";
+			clocks = <&gcc GCC_SNOC_BUS_TIMEOUT2_AHB_CLK>,
+				 <&gcc GCC_SYS_NOC_USB0_AXI_CLK>,
+				 <&gcc GCC_USB0_MASTER_CLK>,
+				 <&gcc GCC_USB0_SLEEP_CLK>,
+				 <&gcc GCC_USB0_MOCK_UTMI_CLK>,
+				 <&gcc GCC_USB0_PHY_CFG_AHB_CLK>,
+				 <&gcc GCC_USB0_AUX_CLK>,
+				 <&gcc GCC_USB0_PIPE_CLK>;
+			clock-names = "snoc_bus_timeout2",
+				      "sys_noc_axi",
+				      "master",
+				      "sleep",
+				      "mock_utmi",
+				      "cfg_ahb_clk",
+				      "aux_clk",
+				      "pipe_clk";
+			assigned-clocks = <&gcc GCC_SYS_NOC_USB0_AXI_CLK>,
+					  <&gcc GCC_USB0_MASTER_CLK>,
+					  <&gcc GCC_USB0_MOCK_UTMI_CLK>;
+			assigned-clock-rates = <133330000>,
+						<133330000>,
+						<24000000>;
+			qca,host = <1>;
+			qcom,usb-dbm = <&dbm_1p5>;
+			status = "disabled";
+
+			dwc_0: dwc3@8A00000 {
+			       compatible = "snps,dwc3";
+			       reg = <0x8A00000 0xcd00>;
+			       interrupts = <GIC_SPI 140 IRQ_TYPE_NONE>;
+			       usb-phy = <&qusb_phy_0>, <&ssphy_0>;
+			       snps,dis_ep_cache_eviction;
+			       tx-fifo-resize;
+			       snps,usb3-u1u2-disable;
+			       snps,nominal-elastic-buffer;
+			       snps,is-utmi-l1-suspend;
+			       snps,hird-threshold = /bits/ 8 <0x0>;
+			       snps,dis_u2_susphy_quirk;
+			       snps,dis_u3_susphy_quirk;
+				   snps,quirk-ref-clock-adjustment = <0xA87F0>;
+				   snps,quirk-ref-clock-period = <0x29>;
+			       dr_mode = "host";
+			};
+		};
+
+		qcom,usbbam@8B04000 {
+			compatible = "qcom,usb-bam-msm";
+			reg = <0x8B04000 0x17000>;
+			interrupt-parent = <&intc>;
+			interrupts = <GIC_SPI 135 IRQ_TYPE_NONE>;
+
+			qcom,bam-type = <0>;
+			qcom,usb-bam-fifo-baseaddr = <0x4A100000>;
+			qcom,usb-bam-num-pipes = <4>;
+			qcom,ignore-core-reset-ack;
+			qcom,disable-clk-gating;
+			qcom,usb-bam-override-threshold = <0x4001>;
+			qcom,usb-bam-max-mbps-highspeed = <400>;
+			qcom,usb-bam-max-mbps-superspeed = <3600>;
+			qcom,reset-bam-on-connect;
+
+			qcom,pipe0 {
+				label = "ssusb-qdss-in-0";
+				qcom,usb-bam-mem-type = <2>;
+				qcom,dir = <1>;
+				qcom,pipe-num = <0>;
+				qcom,peer-bam = <0>;
+				qcom,peer-bam-physical-address = <0x6064000>;
+				qcom,src-bam-pipe-index = <0>;
+				qcom,dst-bam-pipe-index = <0>;
+				qcom,data-fifo-offset = <0x0>;
+				qcom,data-fifo-size = <0xe00>;
+				qcom,descriptor-fifo-offset = <0xe00>;
+				qcom,descriptor-fifo-size = <0x200>;
+			};
+		};
+
+		extcon_usb: extcon_usb {
+			compatible = "linux,extcon-usb-gpio";
+			status = "disabled";
+		};
+
+		usb2: usb2@7000000 {
+			compatible = "qcom,ipq6018-dwc3";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+			reg = <0x70F8800 0x100>,
+				<0x7000000 0xcd00>;
+			reg-names = "qscratch_base", "dwc3_base";
+			clocks = <&gcc GCC_USB1_MASTER_CLK>,
+				 <&gcc GCC_USB1_SLEEP_CLK>,
+				 <&gcc GCC_USB1_MOCK_UTMI_CLK>,
+				 <&gcc GCC_USB1_PHY_CFG_AHB_CLK>;
+			clock-names = "master",
+				      "sleep",
+				      "mock_utmi",
+				      "cfg_ahb_clk";
+
+			assigned-clocks = <&gcc GCC_USB1_MASTER_CLK>,
+					  <&gcc GCC_USB1_MOCK_UTMI_CLK>;
+			assigned-clock-rates = <133330000>,
+					       <24000000>;
+			qca,host = <1>;
+			status = "disabled";
+
+			dwc_1: dwc3@7000000 {
+			       compatible = "snps,dwc3";
+			       reg = <0x7000000 0xcd00>;
+			       interrupts = <GIC_SPI 99 IRQ_TYPE_NONE>;
+			       usb-phy = <&qusb_phy_1>;
+			       snps,dis_ep_cache_eviction;
+			       tx-fifo-resize;
+			       snps,usb3-u1u2-disable;
+			       snps,nominal-elastic-buffer;
+			       snps,is-utmi-l1-suspend;
+			       snps,hird-threshold = /bits/ 8 <0x0>;
+			       snps,dis_u2_susphy_quirk;
+			       snps,dis_u3_susphy_quirk;
+				   snps,quirk-ref-clock-adjustment = <0xA87F0>;
+				   snps,quirk-ref-clock-period = <0x29>;
+			       dr_mode = "host";
+			};
+		};
+
+		pcie_phy: phy@84000 {
+			compatible = "qca,pcie-qmp-phy-gen3";
+			reg = <0x84000 0x1000>;
+			phy-type = "gen3";
+			qcom,qmp-pcie-phy-init-seq = <0x840 0x03 /* PCS_COM_POWER_DOWN_CONTROL */
+						      0x01C 0x7D /* QSERDES_PLL_SSC_PER1 */
+						      0x020 0x01 /* QSERDES_PLL_SSC_PER2 */
+						      0x024 0x0A /* QSERDES_PLL_SSC_STEP_SIZE1_MODE0 */
+						      0x028 0x05 /* QSERDES_PLL_SSC_STEP_SIZE2_MODE0 */
+						      0x02C 0x08 /* QSERDES_PLL_SSC_STEP_SIZE1_MODE1 */
+						      0x030 0x04 /* QSERDES_PLL_SSC_STEP_SIZE2_MODE1 */
+						      0x03C 0x18 /* QSERDES_PLL_BIAS_EN_CLKBUFLR_EN */
+						      0x040 0x90 /* QSERDES_PLL_CLK_ENABLE1 */
+						      0x044 0x02 /* QSERDES_PLL_SYS_CLK_CTRL */
+						      0x048 0x07 /* QSERDES_PLL_SYSCLK_BUF_ENABLE */
+						      0x050 0x0F /* QSERDES_PLL_PLL_IVCO */
+						      0x054 0xD4 /* QSERDES_PLL_LOCK_CMP1_MODE0 */
+						      0x058 0x14 /* QSERDES_PLL_LOCK_CMP2_MODE0 */
+						      0x060 0xAA /* QSERDES_PLL_LOCK_CMP1_MODE1 */
+						      0x064 0x29 /* QSERDES_PLL_LOCK_CMP2_MODE1 */
+						      0x074 0x0F /* QSERDES_PLL_BG_TRIM */
+						      0xFFFFFFFF 0x01 /* 1ms delay */
+						      0x080 0x09 /* QSERDES_PLL_CP_CTRL_MODE0 */
+						      0x084 0x09 /* QSERDES_PLL_CP_CTRL_MODE1 */
+						      0x088 0x16 /* QSERDES_PLL_PLL_RCTRL_MODE0 */
+						      0x08C 0x16 /* QSERDES_PLL_PLL_RCTRL_MODE1 */
+						      0x090 0x28 /* QSERDES_PLL_PLL_CCTRL_MODE0 */
+						      0x094 0x28 /* QSERDES_PLL_PLL_CCTRL_MODE1 */
+						      0x0A4 0x01 /* QSERDES_PLL_BIAS_EN_CTRL_BY_PSM */
+						      0x0A8 0x08 /* QSERDES_PLL_SYSCLK_EN_SEL */
+						      0x0B0 0x20 /* QSERDES_PLL_RESETSM_CNTRL */
+						      0x0C4 0x42 /* QSERDES_PLL_LOCK_CMP_EN */
+						      0x0CC 0x68 /* QSERDES_PLL_DEC_START_MODE0 */
+						      0x0D0 0x53 /* QSERDES_PLL_DEC_START_MODE1 */
+						      0x0D8 0xAB /* QSERDES_PLL_DIV_FRAC_START1_MODE0 */
+						      0x0DC 0xAA /* QSERDES_PLL_DIV_FRAC_START2_MODE0 */
+						      0x0E0 0x02 /* QSERDES_PLL_DIV_FRAC_START3_MODE0 */
+						      0x0E4 0x55 /* QSERDES_PLL_DIV_FRAC_START1_MODE1 */
+						      0x0E8 0x55 /* QSERDES_PLL_DIV_FRAC_START2_MODE1 */
+						      0x0EC 0x05 /* QSERDES_PLL_DIV_FRAC_START3_MODE1 */
+						      0x100 0xA0 /* QSERDES_PLL_INTEGLOOP_GAIN0_MODE0 */
+						      0x108 0xA0 /* QSERDES_PLL_INTEGLOOP_GAIN0_MODE1 */
+						      0x124 0x24 /* QSERDES_PLL_VCO_TUNE1_MODE0 */
+						      0x128 0x02 /* QSERDES_PLL_VCO_TUNE2_MODE0 */
+						      0x12C 0xB4 /* QSERDES_PLL_VCO_TUNE1_MODE1 */
+						      0x130 0x03 /* QSERDES_PLL_VCO_TUNE2_MODE1 */
+						      0x16C 0x32 /* QSERDES_PLL_CLK_SELECT */
+						      0x170 0x01 /* QSERDES_PLL_HSCLK_SEL */
+						      0x184 0x00 /* QSERDES_PLL_CORE_CLK_EN */
+						      0x18C 0x06 /* QSERDES_PLL_CMN_CONFIG */
+						      0x194 0x05 /* QSERDES_PLL_SVS_MODE_CLK_SEL */
+						      0x1B4 0x08 /* QSERDES_PLL_CORECLK_DIV_MODE1 */
+						      0x23C 0x02 /* QSERDES_TX0_RES_CODE_LANE_OFFSET_TX */
+						      0x284 0x06 /* QSERDES_TX0_LANE_MODE_1 */
+						      0x29C 0x12 /* QSERDES_TX0_RCV_DETECT_LVL_2 */
+						      0x408 0x0C /* QSERDES_RX0_UCDR_FO_GAIN */
+						      0x414 0x02 /* QSERDES_RX0_UCDR_SO_GAIN */
+						      0x434 0x7F /* QSERDES_RX0_UCDR_SO_SATURATION_AND_ENABLE */
+						      0x444 0x70 /* QSERDES_RX0_UCDR_PI_CONTROLS */
+						      0x4EC 0x61 /* QSERDES_RX0_RX_EQU_ADAPTOR_CNTRL2 */
+						      0x4F0 0x04 /* QSERDES_RX0_RX_EQU_ADAPTOR_CNTRL3 */
+						      0x4F4 0x1E /* QSERDES_RX0_RX_EQU_ADAPTOR_CNTRL4 */
+						      0x4F8 0xC0 /* QSERDES_RX0_RX_IDAC_TSETTLE_LOW */
+						      0x4FC 0x00 /* QSERDES_RX0_RX_IDAC_TSETTLE_HIGH */
+						      0x510 0x73 /* QSERDES_RX0_RX_EQ_OFFSET_ADAPTOR_CNTRL1 */
+						      0x514 0x80 /* QSERDES_RX0_RX_OFFSET_ADAPTOR_CNTRL2 */
+						      0x518 0x1C /* QSERDES_RX0_SIGDET_ENABLES */
+						      0x51C 0x03 /* QSERDES_RX0_SIGDET_CNTRL */
+						      0x524 0x14 /* QSERDES_RX0_SIGDET_DEGLITCH_CNTRL */
+						      0x570 0xF0 /* QSERDES_RX0_RX_MODE_00_LOW */
+						      0x574 0x01 /* QSERDES_RX0_RX_MODE_00_HIGH */
+						      0x578 0x2F /* QSERDES_RX0_RX_MODE_00_HIGH2 */
+						      0x57C 0xD3 /* QSERDES_RX0_RX_MODE_00_HIGH3 */
+						      0x580 0x40 /* QSERDES_RX0_RX_MODE_00_HIGH4 */
+						      0x584 0x01 /* QSERDES_RX0_RX_MODE_01_LOW */
+						      0x588 0x02 /* QSERDES_RX0_RX_MODE_01_HIGH */
+						      0x58C 0xC8 /* QSERDES_RX0_RX_MODE_01_HIGH2 */
+						      0x590 0x09 /* QSERDES_RX0_RX_MODE_01_HIGH3 */
+						      0x594 0xB1 /* QSERDES_RX0_RX_MODE_01_HIGH4 */
+						      0x598 0x00 /* QSERDES_RX0_RX_MODE_10_LOW */
+						      0x59C 0x02 /* QSERDES_RX0_RX_MODE_10_HIGH */
+						      0x5A0 0xC8 /* QSERDES_RX0_RX_MODE_10_HIGH2 */
+						      0x5A4 0x09 /* QSERDES_RX0_RX_MODE_10_HIGH3 */
+						      0x5A8 0xB1 /* QSERDES_RX0_RX_MODE_10_HIGH4 */
+						      0x5B4 0x04 /* QSERDES_RX0_DFE_EN_TIMER */
+						      0x898 0x01 /* PCS_COM_FLL_CNTRL1 */
+						      0x8DC 0x0D /* PCS_COM_REFGEN_REQ_CONFIG1 */
+						      0x96C 0x10 /* PCS_COM_G12S1_TXDEEMPH_M3P5DB */
+						      0x988 0xAA /* PCS_COM_RX_SIGDET_LVL */
+						      0x9A4 0x01 /* PCS_COM_P2U3_WAKEUP_DLY_TIME_AUXCLK_L */
+						      0x9D8 0x01 /* PCS_COM_RX_DCC_CAL_CONFIG */
+						      0x9EC 0x01 /* PCS_COM_EQ_CONFIG5 */
+						      0xC0C 0x0D /* PCS_PCIE_POWER_STATE_CONFIG2 */
+						      0xC14 0x07 /* PCS_PCIE_POWER_STATE_CONFIG4 */
+						      0xC1C 0xC1 /* PCS_PCIE_ENDPOINT_REFCLK_DRIVE */
+						      0xC40 0x01 /* PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_L */
+						      0xC48 0x01 /* PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_L */
+						      0xC90 0x00 /* PCS_PCIE_OSC_DTCT_ACTIONS */
+						      0xCA0 0x11 /* PCS_PCIE_EQ_CONFIG1 */
+						      0xCBC 0x00 /* PCS_PCIE_PRESET_P10_PRE */
+						      0xCE0 0x58 /* PCS_PCIE_PRESET_P10_POST */
+						      0x800 0x00 /* PCS_COM_SW_RESET */
+						      0x844 0x03>; /* PCIE_0_PCS_COM_START_CONTROL */
+
+			#phy-cells = <0>;
+			clocks = <&gcc GCC_PCIE0_PIPE_CLK>;
+			clock-names = "pipe_clk";
+
+			resets = <&gcc GCC_PCIE0_PHY_BCR>,
+				<&gcc GCC_PCIE0PHY_PHY_BCR>;
+			reset-names = "phy",
+				      "phy_phy";
+			status = "disabled";
+		};
+
+		pcie0: pci@20000000 {
+			compatible = "qcom,pcie-ipq6018";
+			reg =  <0x20000000 0xf1d
+				0x20000F20 0xa8
+				0x20001000 0x1000
+				0x80000 0x2000
+				0x20100000 0x1000>;
+			reg-names = "dbi", "elbi", "dm_iatu", "parf", "config";
+			device_type = "pci";
+			linux,pci-domain = <0>;
+			bus-range = <0x00 0xff>;
+			num-lanes = <1>;
+			#address-cells = <3>;
+			#size-cells = <2>;
+
+			phys = <&pcie_phy>;
+			phy-names ="pciephy";
+
+			ranges = <0x81000000 0 0x20200000 0x20200000
+				  0 0x00100000   /* downstream I/O */
+				  0x82000000 0 0x20300000 0x20300000
+				  0 0x10000000>; /* non-prefetchable memory */
+
+			interrupts = <GIC_SPI 52 IRQ_TYPE_NONE>;
+			interrupt-names = "msi";
+
+			#interrupt-cells = <1>;
+			interrupt-map-mask = <0 0 0 0x7>;
+			interrupt-map = <0 0 0 1 &intc 0 75
+					 IRQ_TYPE_LEVEL_HIGH>, /* int_a */
+					<0 0 0 2 &intc 0 78
+					 IRQ_TYPE_LEVEL_HIGH>, /* int_b */
+					<0 0 0 3 &intc 0 79
+					 IRQ_TYPE_LEVEL_HIGH>, /* int_c */
+					<0 0 0 4 &intc 0 83
+					 IRQ_TYPE_LEVEL_HIGH>; /* int_d */
+
+			clocks = <&gcc GCC_SYS_NOC_PCIE0_AXI_CLK>,
+				 <&gcc GCC_PCIE0_AXI_M_CLK>,
+				 <&gcc GCC_PCIE0_AXI_S_CLK>,
+				 <&gcc GCC_PCIE0_AHB_CLK>,
+				 <&gcc GCC_PCIE0_AUX_CLK>,
+				 <&gcc GCC_PCIE0_AXI_S_BRIDGE_CLK>,
+				 <&gcc PCIE0_RCHNG_CLK>;
+
+			clock-names = "sys_noc",
+				      "axi_m",
+				      "axi_s",
+				      "ahb",
+				      "aux",
+				      "axi_bridge",
+				      "rchng";
+			resets = <&gcc GCC_PCIE0_PIPE_ARES>,
+				 <&gcc GCC_PCIE0_SLEEP_ARES>,
+				 <&gcc GCC_PCIE0_CORE_STICKY_ARES>,
+				 <&gcc GCC_PCIE0_AXI_MASTER_ARES>,
+				 <&gcc GCC_PCIE0_AXI_SLAVE_ARES>,
+				 <&gcc GCC_PCIE0_AHB_ARES>,
+				 <&gcc GCC_PCIE0_AXI_MASTER_STICKY_ARES>,
+				 <&gcc GCC_PCIE0_AXI_SLAVE_STICKY_ARES>;
+			reset-names = "pipe",
+				      "sleep",
+				      "sticky",
+				      "axi_m",
+				      "axi_s",
+				      "ahb",
+				      "axi_m_sticky",
+				      "axi_s_sticky";
+
+			perst-gpio = <&tlmm 60 1>;
+
+			status = "disabled";
+
+			pcie0_rp: pcie0_rp {
+				reg = <0 0 0 0 0>;
+			};
+		};
+
+		qcom,diag@0 {
+			compatible = "qcom,diag";
+			status = "ok";
+		};
+
+		gadget_diag: qcom,gadget_diag@0 {
+			compatible = "qcom,gadget-diag";
+			status = "disabled";
+		};
+
+		blsp_dma: dma@7884000 {
+			compatible = "qcom,bam-v1.7.0";
+			reg = <0x07884000 0x2b000>;
+			interrupts = <GIC_SPI 238 IRQ_TYPE_NONE>;
+			clocks = <&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "bam_clk";
+			#dma-cells = <1>;
+			qcom,ee = <0>;
+		};
+
+		i2c_0: i2c@78b6000 {
+			compatible = "qcom,i2c-qup-v2.2.1";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x78b6000 0x600>;
+			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_AHB_CLK>,
+				<&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>;
+			clock-names = "iface", "core";
+			clock-frequency  = <400000>;
+			dmas = <&blsp_dma 15>, <&blsp_dma 14>;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
+
+		i2c_1: i2c@78b7000 { /* BLSP1 QUP2 */
+			compatible = "qcom,i2c-qup-v2.2.1";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x78b7000 0x600>;
+			interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_AHB_CLK>,
+				<&gcc GCC_BLSP1_QUP3_I2C_APPS_CLK>;
+			clock-names = "iface", "core";
+			clock-frequency  = <400000>;
+			dmas = <&blsp_dma 17>, <&blsp_dma 16>;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
+
+		spi_0: spi@78b5000 { /* BLSP1 QUP0 */
+			compatible = "qcom,spi-qup-v2.2.1";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x78b5000 0x600>;
+			interrupts = <GIC_SPI 95 IRQ_TYPE_NONE>;
+			spi-max-frequency = <50000000>;
+			clocks = <&gcc GCC_BLSP1_QUP1_SPI_APPS_CLK>,
+				<&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			dmas = <&blsp_dma 12>, <&blsp_dma 13>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		spi_1: spi@78b6000 {
+			compatible = "qcom,spi-qup-v2.2.1";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x78b6000 0x600>;
+			interrupts = <0 96 0>;
+			spi-max-frequency = <50000000>;
+			clocks = <&gcc GCC_BLSP1_QUP2_SPI_APPS_CLK>,
+				<&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			dmas = <&blsp_dma 14>, <&blsp_dma 15>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		pwm {
+			compatible = "qca,ipq6018-pwm";
+			reg = <0x1941010 0x20>;
+			clocks = <&gcc GCC_ADSS_PWM_CLK>;
+			clock-names = "core";
+			src-freq = <100000000>;
+			pwm-base-index = <0>;
+			used-pwm-indices = <1>, <1>, <1>, <1>;
+			status = "disabled";
+		};
+
+		dcc: dcc@b3000 {
+			compatible = "qca,dcc";
+			status = "ok";
+			reg = <0xb3000 0x1000>,
+				<0xb4000 0x800>,
+				<0x004A2000 0x8>;
+			reg-names = "dcc-base", "dcc-ram-base", "gcnt_lo_hi";
+
+			clocks = <&gcc GCC_DCC_CLK>;
+			clock-names = "dcc_clk";
+
+			no_xpu_support;
+			qca,save-reg;
+		};
+
+		tcsr_mutex_block: syscon@1905000 {
+			compatible = "syscon";
+			reg = <0x1905000 0x8000>;
+		};
+
+		tcsr_mutex: hwlock@1905000 {
+			compatible = "qcom,tcsr-mutex";
+			syscon = <&tcsr_mutex_block 0 0x80>;
+			#hwlock-cells = <1>;
+		};
+
+		tcsr_q6_block: syscon@1945000 {
+			compatible = "syscon";
+			reg = <0x1945000 0xE000>;
+		};
+
+		apcs_glb: mailbox@b111000 {
+			compatible = "qcom,msm8996-apcs-hmss-global";
+			qcom,ipc = <&apcs 8 8>;
+			#mbox-cells = <1>;
+		};
+
+		apcs_lpass: mailboxlpass@b111000 {
+			compatible = "qcom,msm8996-apcs-hmss-global";
+			qcom,ipc = <&apcs 8 23>;
+			#mbox-cells = <1>;
+		};
+
+		apcs_rpm: mailboxrpm@b111000 {
+			compatible = "qcom,msm8996-apcs-hmss-global";
+			qcom,ipc = <&apcs 8 0>;
+			#mbox-cells = <1>;
+		};
+
+		smem: qcom,smem@4AA00000 {
+			compatible = "qcom,smem";
+			memory-region = <&smem_region>;
+			hwlocks = <&tcsr_mutex 0>;
+		};
+
+		glink_modem: qcom,glink-smem-native-xprt-modem@4AA00000 {
+			compatible = "qcom,glink-smem-native-xprt";
+			reg = <0x4AA00000 0x100000>, <0x0b111008 0x4>;
+			reg-names = "smem", "irq-reg-base";
+			qcom,irq-mask = <0x100>;
+			interrupts = <GIC_SPI 321 IRQ_TYPE_EDGE_RISING>;
+			label = "mpss";
+			qcom,subsys-id = <1>;
+			smem-entry = <478>, <479>, <480>;
+			smem-entry-names = "ch", "tx_fifo", "rx_fifo";
+		};
+
+		glink_adsp: qcom,glink-smem-native-xprt-adsp@4AA00000 {
+			compatible = "qcom,glink-smem-native-xprt";
+			reg = <0x4AA00000 0x100000>, <0x0b111008 0x4>;
+			reg-names = "smem", "irq-reg-base";
+			qcom,irq-mask = <0x800000>;
+			interrupts = <0 24 1>;
+			label = "adsp";
+			qcom,subsys-id = <2>;
+			smem-entry = <478>, <479>, <480>;
+			smem-entry-names = "ch", "tx_fifo", "rx_fifo";
+			status = "disabled";
+		};
+
+		glink_rpm: qcom,glink-rpm-native-xprt@60000 {
+			compatible = "qcom,glink-rpm-native-xprt";
+			reg = <0x60000 0x6000>, <0x0b111008 0x4>;
+			reg-names = "msgram", "irq-reg-base";
+			qcom,irq-mask = <0x1>;
+			interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>;
+			label = "rpm";
+			qcom,subsys-id = <6>;
+			status = "ok";
+		};
+
+		rpmsg_rpm: qcom,rpmsg-rpm@60000 {
+			compatible = "qcom,glink-rpm";
+			qcom,rpm-msg-ram = <&rpm_msg_ram>;
+			interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>;
+			label = "rpm";
+			qcom,subsys-id = <6>;
+			mboxes = <&apcs_rpm 8>;
+			status = "ok";
+			glink_edge {
+				qcom,glink-channels = "rpm_requests";
+				qcom,rpm-channel-type = <15>;
+			};
+		};
+
+		rpm_bus: qcom,rpm-glink {
+			compatible = "qcom,rpm-glink";
+			qcom,glink-edge = "rpm";
+			rpm-channel-name = "rpm_requests";
+			qcom,rpm-channel-type = <15>; //SMD_APPS_RPM
+			status = "ok";
+		};
+
+		ipc_router: qcom,ipc_router {
+			compatible = "qcom,ipc_router";
+			qcom,node-id = <1>;
+		};
+
+		ipc_router_modem: qcom,ipc_router_modem_xprt {
+			compatible = "qcom,ipc_router_glink_xprt";
+			qcom,ch-name = "IPCRTR";
+			qcom,xprt-remote = "mpss";
+			qcom,glink-xprt = "smem";
+			qcom,xprt-linkid = <1>;
+			qcom,xprt-version = <1>;
+			qcom,fragmented-data;
+		};
+
+		ipc_router_adsp: qcom,ipc_router_adsp_xprt {
+			compatible = "qcom,ipc_router_glink_xprt";
+			qcom,ch-name = "IPCRTR";
+			qcom,xprt-remote = "adsp";
+			qcom,glink-xprt = "smem";
+			qcom,xprt-linkid = <1>;
+			qcom,xprt-version = <1>;
+			qcom,fragmented-data;
+			status = "disabled";
+		};
+
+		apcs: syscon@b111000 {
+			compatible = "syscon";
+			reg = <0x0B111000 0x1000>;
+		};
+
+		wcss: smp2p-wcss {
+			compatible = "qcom,smp2p";
+			qcom,smem = <435>, <428>;
+
+			interrupt-parent = <&intc>;
+			interrupts = <GIC_SPI 322 IRQ_TYPE_EDGE_RISING>;
+
+			qcom,ipc = <&apcs 8 9>;
+
+			qcom,local-pid = <0>;
+			qcom,remote-pid = <1>;
+
+			wcss_smp2p_out: master-kernel {
+				qcom,entry-name = "master-kernel";
+				qcom,smp2p-feature-ssr-ack;
+				#qcom,smem-state-cells = <1>;
+			};
+
+			wcss_smp2p_in: slave-kernel {
+				qcom,entry-name = "slave-kernel";
+
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+		};
+
+		smp2p_adsp: smp2p-adsp {
+			compatible = "qcom,smp2p";
+			qcom,smem = <443>, <429>;
+			status = "disabled";
+
+			interrupt-parent = <&intc>;
+			interrupts = <0 26 1>;
+
+			qcom,ipc = <&apcs 8 21>;
+
+			qcom,local-pid = <0>;
+			qcom,remote-pid = <2>;
+
+			adsp_smp2p_out: master-kernel {
+				qcom,entry-name = "master-kernel";
+				qcom,smp2p-feature-ssr-ack;
+				#qcom,smem-state-cells = <1>;
+			};
+
+			adsp_smp2p_in: slave-kernel {
+				qcom,entry-name = "slave-kernel";
+
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+		};
+
+		q6v5_wcss: q6v5_wcss@CD00000 {
+			compatible = "qca,q6v5-wcss-rproc-ipq60xx";
+			firmware = "IPQ6018/q6_fw.mdt";
+			reg = <0xCD00000 0x4040>,
+				<0x194f000 0x10>,
+				<0x1952000 0x10>,
+				<0x4ab000 0x20>,
+				<0x1818000 0x110>,
+				<0x1859000 0x10>,
+				<0x1945000 0x10>;
+			reg-names = "wcss-base",
+					"tcsr-q6-base",
+					"tcsr-base",
+					"mpm-base",
+					"gcc-wcss-bcr-base",
+					"gcc-wcss-misc-base",
+					"tcsr-global";
+			clocks = <&gcc GCC_WCSS_AXI_M_CLK>,
+					<&gcc GCC_SYS_NOC_WCSS_AHB_CLK>,
+					<&gcc GCC_Q6_AXIM_CLK>,
+					<&gcc GCC_Q6SS_ATBM_CLK>,
+					<&gcc GCC_Q6SS_PCLKDBG_CLK>,
+					<&gcc GCC_Q6_TSCTR_1TO2_CLK>,
+					<&gcc GCC_WCSS_CORE_TBU_CLK>,
+					<&gcc GCC_WCSS_Q6_TBU_CLK>,
+					<&gcc GCC_Q6_AHB_CLK>;
+			clock-names = "wcss_axi_m_clk",
+					"sys_noc_wcss_ahb_clk",
+					"q6_axim_clk",
+					"q6ss_atbm_clk",
+					"q6ss_pclkdbg_clk",
+					"q6_tsctr_1to2_clk",
+					"wcss_core_tbu_clk",
+					"wcss_q6_tbu_clk",
+					"gcc_q6_ahb_clk";
+			qca,auto-restart;
+			qca,extended-intc;
+			qca,sec-reset-cmd = <0x18>;
+			qca,secure;
+			interrupts-extended = <&intc 0 325 1>,
+				<&wcss_smp2p_in 0 0>,
+				<&wcss_smp2p_in 1 0>,
+				<&wcss_smp2p_in 3 0>;
+			interrupt-names = "wdog",
+				  "qcom,gpio-err-fatal",
+				  "qcom,gpio-err-ready",
+				  "qcom,gpio-stop-ack";
+			qcom,smem-states = <&wcss_smp2p_out 0>,
+				   <&wcss_smp2p_out 1>;
+			qcom,smem-state-names = "shutdown",
+					"stop";
+			memory-region = <&q6_region>, <&q6_etr_region>;
+		};
+
+		q6v5_m3: q6v5_m3 {
+			compatible = "qca,q6v5-m3-rproc";
+			firmware = "IPQ6018/m3_fw.mdt";
+			qca,auto-restart;
+			qcom,restart-group = <&q6v5_m3 &q6v5_wcss>;
+		};
+
+		q6v6_adsp: q6v6_adsp@AB00000 {
+			status = "disabled";
+			compatible = "qca,q6v6-adsp-rproc";
+			firmware = "IPQ6018/adsp.mdt";
+			reg = <0xAB00000 0x4040>,
+				<0x181F000 0x4>,
+				<0xA000000 0x48000>,
+				<0x1954010 0x20>;
+			reg-names = "adsp-base",
+					"gcc-adsp-bcr-base",
+					"adsp-cc-base",
+					"tcsr-base";
+			qca,extended-intc;
+			qca,sec-reset-cmd = <0x18>;
+			qca,secure;
+			interrupts-extended = <&intc 0 30 1>,
+						<&adsp_smp2p_in 0 0>,
+						<&adsp_smp2p_in 1 0>,
+						<&adsp_smp2p_in 3 0>;
+			interrupt-names = "wdog",
+						"qcom,gpio-err-fatal",
+						"qcom,gpio-err-ready",
+						"qcom,gpio-stop-ack";
+			qcom,smem-states = <&adsp_smp2p_out 0>,
+						<&adsp_smp2p_out 1>;
+			qcom,smem-state-names = "shutdown",
+						"stop";
+			clocks = <&gcc GCC_MEM_NOC_LPASS_CLK>,
+				<&gcc GCC_SNOC_LPASS_CFG_CLK>,
+				<&gcc GCC_LPASS_CORE_AXIM_CLK>,
+				<&gcc GCC_LPASS_SNOC_CFG_CLK>,
+				<&gcc GCC_LPASS_Q6_AXIM_CLK>,
+				<&gcc GCC_LPASS_Q6_ATBM_AT_CLK>,
+				<&gcc GCC_LPASS_Q6_PCLKDBG_CLK>,
+				<&gcc GCC_LPASS_Q6SS_TSCTR_1TO2_CLK>,
+				<&gcc GCC_LPASS_Q6SS_TRIG_CLK>,
+				<&gcc GCC_LPASS_TBU_CLK>,
+				<&gcc GCC_PCNOC_LPASS_CLK>;
+			clock-names = "mem_noc_lpass_clk",
+					"snoc_lpass_cfg_clk",
+					"lpass_core_axim_clk",
+					"lpass_snoc_cfg_clk",
+					"lpass_q6_axim_clk",
+					"lpass_q6_atbm_at_clk",
+					"lpass_q6_pclkdbg_clk",
+					"lpass_q6ss_tsctr_1to2_clk",
+					"lpass_q6ss_trig_clk",
+					"lpass_tbu_clk",
+					"pcnoc_lpass_clk";
+		};
+
+		adsprpc_loader: qcom,adsprpc_loader {
+			compatible = "qti,adsprpc-loader";
+			status = "disabled";
+		};
+
+		glink_mpss_ssr: qcom,glink-ssr-modem {
+			compatible = "qcom,glink_ssr";
+			label = "q6v5-wcss";
+			qcom,edge = "mpss";
+			qca,no-notify-edges;
+			qcom,xprt = "smem";
+		};
+
+		glink_adsp_ssr: qcom,glink-ssr-adsp {
+			compatible = "qcom,glink_ssr";
+			label = "q6v6-adsp";
+			qcom,edge = "adsp";
+			qcom,notify-edges = <&glink_rpm_ssr>;
+			qcom,xprt = "smem";
+			status = "disabled";
+		};
+
+		glink_rpm_ssr: qcom,glink-ssr-rpm {
+			compatible = "qcom,glink_ssr";
+			label = "rpm";
+			qcom,edge = "rpm";
+			qcom,no-notify-edges;
+			qcom,xprt = "smem";
+		};
+
+		qpic_bam: dma@7984000{
+			compatible = "qcom,bam-v1.7.0";
+			reg = <0x7984000 0x1a000>;
+			interrupts = <GIC_SPI 146 IRQ_TYPE_NONE>;
+			clocks = <&gcc GCC_QPIC_AHB_CLK>;
+			clock-names = "bam_clk";
+			#dma-cells = <1>;
+			qcom,ee = <0>;
+			status = "disabled";
+		};
+
+		qcom,sps {
+			compatible = "qcom,msm_sps_4k";
+			qcom,pipe-attr-ee;
+		};
+
+		nand: qpic-nand@79b0000 {
+			compatible = "qcom,ebi2-nandc-bam-v1.5.0";
+			reg = <0x79b0000 0x10000>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&gcc GCC_QPIC_CLK>,
+				<&gcc GCC_QPIC_AHB_CLK>;
+			clock-names = "core", "aon";
+			param-read-addr-cycle = <0x1>;
+
+			dmas = <&qpic_bam 0>,
+				<&qpic_bam 1>,
+				<&qpic_bam 2>;
+			dma-names = "tx", "rx", "cmd";
+			status = "disabled";
+
+			nandcs@0 {
+				compatible = "qcom,nandcs";
+				reg = <0>;
+				#address-cells = <1>;
+				#size-cells = <1>;
+
+				nand-ecc-strength = <4>;
+				nand-ecc-step-size = <512>;
+				nand-bus-width = <8>;
+			};
+		};
+
+		sdcc1_ice: sdcc1ice@7808000 {
+			compatible = "qcom,ice";
+			reg = <0x7808000 0x2000>;
+			interrupts = <GIC_SPI 312 IRQ_TYPE_NONE>;
+			qcom,msm-bus,vectors-KBps =
+				<78 512 0 0>,    /* No vote */
+				<78 512 1000 0>; /* Max. bandwidth */
+			qcom,bus-vector-names = "MIN", "MAX";
+			qcom,instance-type = "sdcc";
+		};
+
+		sdhc_1: sdhci@7804000 {
+			compatible = "qcom,sdhci-msm-v5";
+			reg = <0x7804000 0x1000>, <0x7805000 0x1000>;
+			reg-names = "hc_mem", "cmdq_mem";
+
+			interrupts = <GIC_SPI 123 IRQ_TYPE_NONE>,
+					<GIC_SPI 138 IRQ_TYPE_NONE>;
+			interrupt-names = "hc_irq", "pwr_irq";
+
+			qcom,bus-width = <8>;
+			sdhc-msm-crypto = <&sdcc1_ice>;
+			qcom,max_clk = <192000000>;
+
+			qcom,dedicated-io = <1>;
+
+			/* device core power supply */
+			qcom,vdd-voltage-level = <2900000 2900000>;
+			qcom,vdd-current-level = <200 570000>;
+
+			/* device communication power supply */
+			qcom,vdd-io-lpm-sup;
+			qcom,vdd-io-voltage-level = <1800000 1800000>;
+			qcom,vdd-io-current-level = <200 325000>;
+			qcom,vdd-io-always-on;
+
+			qcom,cpu-dma-latency-us = <701>;
+			qcom,msm-bus,name = "sdhc1";
+			qcom,msm-bus,num-cases = <9>;
+			qcom,msm-bus,num-paths = <1>;
+			qcom,msm-bus,vectors-KBps = <78 512 0 0>, /* No vote */
+				<78 512 1046 3200>,    /* 400 KB/s*/
+				<78 512 52286 160000>, /* 20 MB/s */
+				<78 512 65360 200000>, /* 25 MB/s */
+				<78 512 130718 400000>, /* 50 MB/s */
+				<78 512 261438 800000>, /* 100 MB/s */
+				<78 512 261438 800000>, /* 200 MB/s */
+				<78 512 261438 800000>, /* 400 MB/s */
+				<78 512 1338562 4096000>; /* Max. bandwidth */
+			qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 \
+						50000000 100000000 200000000 \
+						400000000 4294967295>;
+
+			clocks = <&gcc GCC_SDCC1_AHB_CLK>,
+				 <&gcc GCC_SDCC1_APPS_CLK>,
+				 <&gcc GCC_SDCC1_ICE_CORE_CLK>;
+			clock-names = "iface_clk", "core_clk", "ice_core_clk";
+			qcom,ice-clk-rates = <160000000 308570000>;
+			qcom,large-address-bus;
+			qcom,disable-aggressive-pm;
+			qcom,clk-rates = <400000 25000000 50000000 100000000 \
+			 192000000>;
+			qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
+			qcom,nonremovable;
+
+			status = "disabled";
+		};
+
+		sdhc_2: sdhci_sd@7804000 {
+			compatible = "qcom,sdhci-msm-v5";
+			reg = <0x7804000 0x1000>;
+			reg-names = "hc_mem";
+
+			interrupts = <GIC_SPI 123 IRQ_TYPE_NONE>,
+					<GIC_SPI 138 IRQ_TYPE_NONE>;
+			interrupt-names = "hc_irq", "pwr_irq";
+
+			qcom,max_clk = <192000000>;
+			qcom,bus-width = <4>;
+			qcom,dedicated-io = <1>;
+			/* device core power supply */
+			qcom,vdd-voltage-level = <2950000 2950000>;
+			qcom,vdd-current-level = <15000 400000>;
+
+			/* device communication power supply */
+			qcom,vdd-io-lpm-sup;
+			qcom,vdd-io-voltage-level = <1800000 2950000>;
+			qcom,vdd-io-current-level = <200 22000>;
+			qcom,vdd-io-always-on;
+
+			qcom,cpu-dma-latency-us = <701>;
+			qcom,msm-bus,name = "sdhc2";
+			qcom,msm-bus,num-cases = <8>;
+			qcom,msm-bus,num-paths = <1>;
+			qcom,msm-bus,vectors-KBps = <81 512 0 0>, /* No vote */
+				<81 512 1046 3200>,    /* 400 KB/s*/
+				<81 512 52286 160000>, /* 20 MB/s */
+				<81 512 65360 200000>, /* 25 MB/s */
+				<81 512 130718 400000>, /* 50 MB/s */
+				<81 512 261438 800000>, /* 100 MB/s */
+				<81 512 261438 800000>, /* 200 MB/s */
+				<81 512 1338562 4096000>; /* Max. bandwidth */
+			qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 \
+						50000000 100000000 200000000 \
+						4294967295>;
+
+			clocks = <&gcc GCC_SDCC1_AHB_CLK>,
+				 <&gcc GCC_SDCC1_APPS_CLK>;
+			clock-names = "iface_clk", "core_clk";
+			qcom,large-address-bus;
+			qcom,disable-aggressive-pm;
+			qcom,clk-rates = <400000 25000000 50000000 100000000 \
+			 192000000>;
+			qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
+
+			status = "disabled";
+		};
+
+		edma@3ab00000 {
+			compatible = "qcom,edma";
+			reg = <0x3ab00000 0xabe00>;
+			reg-names = "edma-reg-base";
+			qcom,txdesc-ring-start = <23>;
+			qcom,txdesc-rings = <1>;
+			qcom,txcmpl-ring-start = <23>;
+			qcom,txcmpl-rings = <1>;
+			qcom,rxfill-ring-start = <7>;
+			qcom,rxfill-rings = <1>;
+			qcom,rxdesc-ring-start = <15>;
+			qcom,rxdesc-rings = <1>;
+			interrupts = <0 378 4>,
+				   <0 354 4>,
+				   <0 346 4>,
+				   <0 379 4>;
+			resets = <&gcc GCC_EDMA_HW_RESET>;
+			reset-names = "edma_rst";
+		};
+
+		nss-common {
+			compatible = "qcom,nss-common";
+			reg = <0x01868010 0x1000>, <0x40000000 0x1000>;
+			reg-names = "nss-misc-reset", "nss-misc-reset-flag";
+		};
+
+		nss0: nss@40000000 {
+			compatible = "qcom,nss";
+			interrupts = <0 402 0x1>, <0 401 0x1>, <0 400 0x1>,
+				     <0 399 0x1>, <0 398 0x1>, <0 397 0x1>,
+				     <0 396 0x1>, <0 395 0x1>, <0 394 0x1>,
+				     <0 393 0x1>;
+			reg = <0x39000000 0x1000>, <0x0b111000 0x1000>;
+			reg-names = "nphys", "qgic-phys";
+			clocks = <&gcc GCC_NSS_NOC_CLK>,
+				 <&gcc GCC_NSS_PTP_REF_CLK>,
+				 <&gcc GCC_NSS_CSR_CLK>, <&gcc GCC_NSS_CFG_CLK>,
+				 <&gcc GCC_NSSNOC_QOSGEN_REF_CLK>,
+				 <&gcc GCC_NSSNOC_SNOC_CLK>,
+				 <&gcc GCC_NSSNOC_TIMEOUT_REF_CLK>,
+				 <&gcc GCC_MEM_NOC_UBI32_CLK>,
+				 <&gcc GCC_NSS_CE_AXI_CLK>,
+				 <&gcc GCC_NSS_CE_APB_CLK>,
+				 <&gcc GCC_NSSNOC_CE_AXI_CLK>,
+				 <&gcc GCC_NSSNOC_CE_APB_CLK>,
+				 <&gcc GCC_NSSNOC_UBI0_AHB_CLK>,
+				 <&gcc GCC_UBI0_CORE_CLK>,
+				 <&gcc GCC_UBI0_AHB_CLK>,
+				 <&gcc GCC_UBI0_AXI_CLK>,
+				 <&gcc GCC_UBI0_NC_AXI_CLK>,
+				 <&gcc GCC_UBI0_UTCM_CLK>,
+				 <&gcc GCC_SNOC_NSSNOC_CLK>;
+			clock-names = "nss-noc-clk", "nss-ptp-ref-clk",
+				      "nss-csr-clk", "nss-cfg-clk",
+				      "nss-nssnoc-qosgen-ref-clk",
+				      "nss-nssnoc-snoc-clk",
+				      "nss-nssnoc-timeout-ref-clk",
+				      "nss-mem-noc-ubi32-clk",
+				      "nss-ce-axi-clk", "nss-ce-apb-clk",
+				      "nss-nssnoc-ce-axi-clk",
+				      "nss-nssnoc-ce-apb-clk",
+				      "nss-nssnoc-ahb-clk",
+				      "nss-core-clk", "nss-ahb-clk",
+				      "nss-axi-clk", "nss-nc-axi-clk",
+				      "nss-utcm-clk", "nss-snoc-nssnoc-clk";
+			qcom,id = <0>;
+			qcom,num-queue = <4>;
+			qcom,num-irq = <10>;
+			qcom,num-pri = <4>;
+			qcom,load-addr = <0x40000000>;
+			qcom,low-frequency = <187200000>;
+			qcom,mid-frequency = <748800000>;
+			qcom,max-frequency = <1497600000>;
+			qcom,bridge-enabled;
+			qcom,ipv4-enabled;
+			qcom,ipv4-reasm-enabled;
+			qcom,ipv6-enabled;
+			qcom,ipv6-reasm-enabled;
+			qcom,wlanredirect-enabled;
+			qcom,tun6rd-enabled;
+			qcom,l2tpv2-enabled;
+			qcom,gre-enabled;
+			qcom,gre-redir-enabled;
+			qcom,gre-redir-mark-enabled;
+			qcom,map-t-enabled;
+			qcom,portid-enabled;
+			qcom,ppe-enabled;
+			qcom,pppoe-enabled;
+			qcom,pptp-enabled;
+			qcom,tunipip6-enabled;
+			qcom,shaping-enabled;
+			qcom,wlan-dataplane-offload-enabled;
+			qcom,vlan-enabled;
+			qcom,capwap-enabled;
+			qcom,dtls-enabled;
+			qcom,tls-enabled;
+			qcom,crypto-enabled;
+			qcom,ipsec-enabled;
+			qcom,qvpn-enabled;
+			qcom,pvxlan-enabled;
+			qcom,clmap-enabled;
+			qcom,vxlan-enabled;
+			qcom,match-enabled;
+			qcom,mirror-enabled;
+		};
+
+		nss_crypto: qcom,nss_crypto {
+			compatible = "qcom,nss-crypto";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			qcom,max-contexts = <64>;
+			qcom,max-context-size = <32>;
+			ranges;
+
+			eip197_node {
+				compatible = "qcom,eip197";
+				reg-names = "crypto_pbase";
+				reg = <0x39800000 0x7ffff>;
+				clocks = <&gcc GCC_NSS_CRYPTO_CLK>,
+					<&gcc GCC_NSSNOC_CRYPTO_CLK>,
+					<&gcc GCC_CRYPTO_PPE_CLK>;
+				clock-names = "crypto_clk", "crypto_nocclk",
+						"crypto_ppeclk";
+				clock-frequency = /bits/ 64 <300000000 300000000 300000000>;
+				qcom,dma-mask = <0xff>;
+				qcom,transform-enabled;
+				qcom,aes128-cbc;
+				qcom,aes192-cbc;
+				qcom,aes256-cbc;
+				qcom,aes128-ctr;
+				qcom,aes192-ctr;
+				qcom,aes256-ctr;
+				qcom,aes128-ecb;
+				qcom,aes192-ecb;
+				qcom,aes256-ecb;
+				qcom,3des-cbc;
+				qcom,md5-hash;
+				qcom,sha160-hash;
+				qcom,sha224-hash;
+				qcom,sha256-hash;
+				qcom,sha384-hash;
+				qcom,sha512-hash;
+				qcom,md5-hmac;
+				qcom,sha160-hmac;
+				qcom,sha224-hmac;
+				qcom,sha256-hmac;
+				qcom,sha384-hmac;
+				qcom,sha512-hmac;
+				qcom,aes128-gcm-gmac;
+				qcom,aes192-gcm-gmac;
+				qcom,aes256-gcm-gmac;
+				qcom,aes128-cbc-md5-hmac;
+				qcom,aes128-cbc-sha160-hmac;
+				qcom,aes192-cbc-md5-hmac;
+				qcom,aes192-cbc-sha160-hmac;
+				qcom,aes256-cbc-md5-hmac;
+				qcom,aes256-cbc-sha160-hmac;
+				qcom,aes128-ctr-sha160-hmac;
+				qcom,aes192-ctr-sha160-hmac;
+				qcom,aes256-ctr-sha160-hmac;
+				qcom,aes128-ctr-md5-hmac;
+				qcom,aes192-ctr-md5-hmac;
+				qcom,aes256-ctr-md5-hmac;
+				qcom,3des-cbc-md5-hmac;
+				qcom,3des-cbc-sha160-hmac;
+				qcom,aes128-cbc-sha256-hmac;
+				qcom,aes192-cbc-sha256-hmac;
+				qcom,aes256-cbc-sha256-hmac;
+				qcom,aes128-ctr-sha256-hmac;
+				qcom,aes192-ctr-sha256-hmac;
+				qcom,aes256-ctr-sha256-hmac;
+				qcom,3des-cbc-sha256-hmac;
+				qcom,aes128-cbc-sha384-hmac;
+				qcom,aes192-cbc-sha384-hmac;
+				qcom,aes256-cbc-sha384-hmac;
+				qcom,aes128-ctr-sha384-hmac;
+				qcom,aes192-ctr-sha384-hmac;
+				qcom,aes256-ctr-sha384-hmac;
+				qcom,aes128-cbc-sha512-hmac;
+				qcom,aes192-cbc-sha512-hmac;
+				qcom,aes256-cbc-sha512-hmac;
+				qcom,aes128-ctr-sha512-hmac;
+				qcom,aes192-ctr-sha512-hmac;
+				qcom,aes256-ctr-sha512-hmac;
+
+				engine0 {
+					reg_offset = <0x80000>;
+					qcom,ifpp-enabled;
+					qcom,ipue-enabled;
+					qcom,ofpp-enabled;
+					qcom,opue-enabled;
+				};
+			};
+		};
+
+		acc0:clock-controller@b188000 {
+			compatible = "qcom,arm-cortex-acc";
+			reg = <0x0b188000 0x1000>;
+		};
+
+		acc1:clock-controller@b198000 {
+			compatible = "qcom,arm-cortex-acc";
+			reg = <0x0b198000 0x1000>;
+		};
+
+		acc2:clock-controller@b1a8000 {
+			compatible = "qcom,arm-cortex-acc";
+			reg = <0x0b1a8000 0x1000>;
+		};
+
+		acc3:clock-controller@b1b8000 {
+			compatible = "qcom,arm-cortex-acc";
+			reg = <0x0b1b8000 0x1000>;
+		};
+
+		tlmm: pinctrl@1000000 {
+			compatible = "qcom,ipq6018-pinctrl";
+			reg = <0x1000000 0x300000>;
+			interrupts = <GIC_SPI 0xd0 IRQ_TYPE_NONE>;
+			gpio-controller;
+			#gpio-cells = <0x2>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+		};
+
+		watchdog: watchdog@b017000 {
+			compatible = "qcom,kpss-wdt-ipq6018";
+			reg = <0xb017000 0x1000>;
+			reg-names = "kpss_wdt";
+			interrupt-names = "bark_irq";
+			interrupts = <GIC_SPI 3 IRQ_TYPE_NONE>;
+			clocks = <&sleep_clk>;
+			timeout-sec = <30>;
+			wdt-max-timeout = <32>;
+		};
+
+		mdio@90000 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "qcom,qca-mdio", "qcom,ipq40xx-mdio";
+			reg = <0x90000 0x64>;
+			status = "disabled";
+		};
+
+		qcom_q6v5_wcss: qcom_q6v5_wcss@CD00000 {
+			compatible = "qcom,ipq60xx-wcss-pil";
+			firmware = "IPQ6018/q6_fw.mdt";
+			m3_firmware = "IPQ6018/m3_fw.mdt";
+			reg = <0xCD00000 0x4040>,
+					<0x4ab000 0x20>;
+			reg-names = "qdsp6",
+						"rmb";
+			qca,auto-restart;
+			qca,extended-intc;
+			qcom,wcss-aon-reset-quirk;
+
+			interrupts-extended = <&intc 0 325 1>,
+					<&wcss_smp2p_in 0 0>,
+					<&wcss_smp2p_in 1 0>,
+					<&wcss_smp2p_in 2 0>,
+					<&wcss_smp2p_in 3 0>;
+			interrupt-names = "wdog",
+					"fatal",
+					"ready",
+					"handover",
+					"stop-ack";
+
+			resets = <&gcc GCC_WCSSAON_RESET>,
+					<&gcc GCC_WCSS_BCR>,
+					<&gcc GCC_WCSS_Q6_BCR>;
+
+			reset-names = "wcss_aon_reset",
+					"wcss_reset",
+					"wcss_q6_reset";
+
+			qcom,halt-regs = <&tcsr_q6_block 0xA000 0xD000 0x0>;
+
+			qcom,smem-states = <&wcss_smp2p_out 0>,
+					<&wcss_smp2p_out 1>;
+
+			qcom,smem-state-names = "shutdown",
+								"stop";
+
+			memory-region = <&q6_region>, <&q6_etr_region>;
+
+			glink-edge {
+					interrupts = <GIC_SPI 321 IRQ_TYPE_EDGE_RISING>;
+					qcom,remote-pid = <1>;
+					mboxes = <&apcs_glb 8>;
+					global_timer = <0x4A5000>;
+
+				rpm_requests {
+					qcom,glink-channels = "IPCRTR";
+				};
+			};
+		};
+
+		qcom_q6v6_adsp: qcom_q6v6_adsp@AB00000 {
+			status = "disabled";
+			compatible = "qcom,ipq6018-adsp-pil";
+
+			interrupts-extended = <&intc 0 30 1>,
+					<&adsp_smp2p_in 0 0>,
+					<&adsp_smp2p_in 1 0>,
+					<&adsp_smp2p_in 2 0>,
+					<&adsp_smp2p_in 3 0>;
+			interrupt-names = "wdog",
+					"fatal",
+					"ready",
+					"handover",
+					"stop-ack";
+
+			qcom,smem-states = <&adsp_smp2p_out 0>,
+					<&adsp_smp2p_out 1>;
+
+			qcom,smem-state-names = "shutdown",
+						"stop";
+
+			glink-edge {
+				interrupts = <GIC_SPI 24 IRQ_TYPE_EDGE_RISING>;
+				qcom,remote-pid = <2>;
+				mboxes = <&apcs_lpass 8>;
+
+				rpm_requests {
+					qcom,glink-channels = "IPCRTR";
+				};
+
+				qcom,msm_fastrpc_rpmsg {
+					compatible = "qcom,msm-fastrpc-rpmsg";
+					qcom,glink-channels = "fastrpcglink-apps-dsp";
+					qcom,intents = <0x64 64>;
+				};
+			};
+		};
+
+		ess-switch@3a000000 {
+			compatible = "qcom,ess-switch-ipq60xx";
+			reg = <0x3a000000 0x1000000>;
+			switch_access_mode = "local bus";
+			clocks = <&gcc GCC_CMN_12GPLL_AHB_CLK>,
+				 <&gcc GCC_CMN_12GPLL_SYS_CLK>,
+				 <&gcc GCC_UNIPHY0_AHB_CLK>,
+				 <&gcc GCC_UNIPHY0_SYS_CLK>,
+				 <&gcc GCC_UNIPHY1_AHB_CLK>,
+				 <&gcc GCC_UNIPHY1_SYS_CLK>,
+				 <&gcc GCC_PORT1_MAC_CLK>,
+				 <&gcc GCC_PORT2_MAC_CLK>,
+				 <&gcc GCC_PORT3_MAC_CLK>,
+				 <&gcc GCC_PORT4_MAC_CLK>,
+				 <&gcc GCC_PORT5_MAC_CLK>,
+				 <&gcc GCC_NSS_PPE_CLK>,
+				 <&gcc GCC_NSS_PPE_CFG_CLK>,
+				 <&gcc GCC_NSSNOC_PPE_CLK>,
+				 <&gcc GCC_NSSNOC_PPE_CFG_CLK>,
+				 <&gcc GCC_NSS_EDMA_CLK>,
+				 <&gcc GCC_NSS_EDMA_CFG_CLK>,
+				 <&gcc GCC_NSS_PPE_IPE_CLK>,
+				 <&gcc GCC_MDIO_AHB_CLK>,
+				 <&gcc GCC_NSS_NOC_CLK>,
+				 <&gcc GCC_NSSNOC_SNOC_CLK>,
+				 <&gcc GCC_NSS_CRYPTO_CLK>,
+				 <&gcc GCC_NSS_PTP_REF_CLK>,
+				 <&gcc GCC_NSS_PORT1_RX_CLK>,
+				 <&gcc GCC_NSS_PORT1_TX_CLK>,
+				 <&gcc GCC_NSS_PORT2_RX_CLK>,
+				 <&gcc GCC_NSS_PORT2_TX_CLK>,
+				 <&gcc GCC_NSS_PORT3_RX_CLK>,
+				 <&gcc GCC_NSS_PORT3_TX_CLK>,
+				 <&gcc GCC_NSS_PORT4_RX_CLK>,
+				 <&gcc GCC_NSS_PORT4_TX_CLK>,
+				 <&gcc GCC_NSS_PORT5_RX_CLK>,
+				 <&gcc GCC_NSS_PORT5_TX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT1_RX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT1_TX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT2_RX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT2_TX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT3_RX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT3_TX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT4_RX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT4_TX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT5_RX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT5_TX_CLK>,
+				 <&gcc GCC_UNIPHY1_PORT5_RX_CLK>,
+				 <&gcc GCC_UNIPHY1_PORT5_TX_CLK>,
+				 <&gcc NSS_PORT5_RX_CLK_SRC>,
+				 <&gcc NSS_PORT5_TX_CLK_SRC>,
+				 <&gcc GCC_SNOC_NSSNOC_CLK>;
+			clock-names = "cmn_ahb_clk", "cmn_sys_clk",
+					"uniphy0_ahb_clk", "uniphy0_sys_clk",
+					"uniphy1_ahb_clk", "uniphy1_sys_clk",
+					"port1_mac_clk", "port2_mac_clk",
+					"port3_mac_clk", "port4_mac_clk",
+					"port5_mac_clk",
+					"nss_ppe_clk", "nss_ppe_cfg_clk",
+					"nssnoc_ppe_clk", "nssnoc_ppe_cfg_clk",
+					"nss_edma_clk", "nss_edma_cfg_clk",
+					"nss_ppe_ipe_clk",
+					"gcc_mdio_ahb_clk", "gcc_nss_noc_clk",
+					"gcc_nssnoc_snoc_clk",
+					"gcc_nss_crypto_clk",
+					"gcc_nss_ptp_ref_clk",
+					"nss_port1_rx_clk", "nss_port1_tx_clk",
+					"nss_port2_rx_clk", "nss_port2_tx_clk",
+					"nss_port3_rx_clk", "nss_port3_tx_clk",
+					"nss_port4_rx_clk", "nss_port4_tx_clk",
+					"nss_port5_rx_clk", "nss_port5_tx_clk",
+					"uniphy0_port1_rx_clk",
+					"uniphy0_port1_tx_clk",
+					"uniphy0_port2_rx_clk",
+					"uniphy0_port2_tx_clk",
+					"uniphy0_port3_rx_clk",
+					"uniphy0_port3_tx_clk",
+					"uniphy0_port4_rx_clk",
+					"uniphy0_port4_tx_clk",
+					"uniphy0_port5_rx_clk",
+					"uniphy0_port5_tx_clk",
+					"uniphy1_port5_rx_clk",
+					"uniphy1_port5_tx_clk",
+					"nss_port5_rx_clk_src",
+					"nss_port5_tx_clk_src",
+					"gcc_snoc_nssnoc_clk";
+			resets = <&gcc GCC_PPE_FULL_RESET>,
+				 <&gcc GCC_UNIPHY0_SOFT_RESET>,
+				 <&gcc GCC_UNIPHY0_XPCS_RESET>,
+				 <&gcc GCC_UNIPHY1_SOFT_RESET>,
+				 <&gcc GCC_UNIPHY1_XPCS_RESET>,
+				 <&gcc GCC_NSSPORT1_RESET>,
+				 <&gcc GCC_NSSPORT2_RESET>,
+				 <&gcc GCC_NSSPORT3_RESET>,
+				 <&gcc GCC_NSSPORT4_RESET>,
+				 <&gcc GCC_NSSPORT5_RESET>,
+				 <&gcc GCC_UNIPHY0_PORT1_ARES>,
+				 <&gcc GCC_UNIPHY0_PORT2_ARES>,
+				 <&gcc GCC_UNIPHY0_PORT3_ARES>,
+				 <&gcc GCC_UNIPHY0_PORT4_ARES>,
+				 <&gcc GCC_UNIPHY0_PORT5_ARES>,
+				 <&gcc GCC_UNIPHY0_PORT_4_5_RESET>,
+				 <&gcc GCC_UNIPHY0_PORT_4_RESET>;
+			reset-names = "ppe_rst", "uniphy0_soft_rst",
+					"uniphy0_xpcs_rst", "uniphy1_soft_rst",
+					"uniphy1_xpcs_rst", "nss_port1_rst",
+					"nss_port2_rst", "nss_port3_rst",
+					"nss_port4_rst", "nss_port5_rst",
+					"uniphy0_port1_dis",
+					"uniphy0_port2_dis",
+					"uniphy0_port3_dis",
+					"uniphy0_port4_dis",
+					"uniphy0_port5_dis",
+					"uniphy0_port_4_5_rst",
+					"uniphy0_port_4_rst";
+			switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+			switch_lan_bmp = <0x1e>; /* lan port bitmap */
+			switch_wan_bmp = <0x20>; /* wan port bitmap */
+			switch_inner_bmp = <0xc0>; /*inner port bitmap*/
+			switch_mac_mode = <0x0>; /* mac mode for uniphy 0*/
+			switch_mac_mode1 = <0xd>; /* mac mode for uniphy 1*/
+			switch_mac_mode2 = <0xff>; /* mac mode for uniphy 2*/
+			bm_tick_mode = <0>; /* bm tick mode */
+			tm_tick_mode = <0>; /* tm tick mode */
+			port_scheduler_resource {
+				port@0 {
+					port_id = <0>;
+					ucast_queue = <0 143>;
+					mcast_queue = <256 271>;
+					l0sp = <0 35>;
+					l0cdrr = <0 47>;
+					l0edrr = <0 47>;
+					l1cdrr = <0 7>;
+					l1edrr = <0 7>;
+				};
+				port@1 {
+					port_id = <1>;
+					ucast_queue = <144 159>;
+					mcast_queue = <272 275>;
+					l0sp = <36 39>;
+					l0cdrr = <48 63>;
+					l0edrr = <48 63>;
+					l1cdrr = <8 11>;
+					l1edrr = <8 11>;
+				};
+				port@2 {
+					port_id = <2>;
+					ucast_queue = <160 175>;
+					mcast_queue = <276 279>;
+					l0sp = <40 43>;
+					l0cdrr = <64 79>;
+					l0edrr = <64 79>;
+					l1cdrr = <12 15>;
+					l1edrr = <12 15>;
+				};
+				port@3 {
+					port_id = <3>;
+					ucast_queue = <176 191>;
+					mcast_queue = <280 283>;
+					l0sp = <44 47>;
+					l0cdrr = <80 95>;
+					l0edrr = <80 95>;
+					l1cdrr = <16 19>;
+					l1edrr = <16 19>;
+				};
+				port@4 {
+					port_id = <4>;
+					ucast_queue = <192 207>;
+					mcast_queue = <284 287>;
+					l0sp = <48 51>;
+					l0cdrr = <96 111>;
+					l0edrr = <96 111>;
+					l1cdrr = <20 23>;
+					l1edrr = <20 23>;
+				};
+				port@5 {
+					port_id = <5>;
+					ucast_queue = <208 223>;
+					mcast_queue = <288 291>;
+					l0sp = <52 55>;
+					l0cdrr = <112 127>;
+					l0edrr = <112 127>;
+					l1cdrr = <24 27>;
+					l1edrr = <24 27>;
+				};
+				port@6 {
+					port_id = <6>;
+					ucast_queue = <224 239>;
+					mcast_queue = <292 295>;
+					l0sp = <56 59>;
+					l0cdrr = <128 143>;
+					l0edrr = <128 143>;
+					l1cdrr = <28 31>;
+					l1edrr = <28 31>;
+				};
+				port@7 {
+					port_id = <7>;
+					ucast_queue = <240 255>;
+					mcast_queue = <296 299>;
+					l0sp = <60 63>;
+					l0cdrr = <144 159>;
+					l0edrr = <144 159>;
+					l1cdrr = <32 35>;
+					l1edrr = <32 35>;
+				};
+			};
+			port_scheduler_config {
+				port@0 {
+					port_id = <0>;
+					l1scheduler {
+						group@0 {
+							sp = <0 1>; /*L0 SPs*/
+							/*cpri cdrr epri edrr*/
+							cfg = <0 0 0 0>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							/*unicast queues*/
+							ucast_queue = <0 4 8>;
+							/*multicast queues*/
+							mcast_queue = <256 260>;
+							/*sp cpricdrrepriedrr*/
+							cfg = <0 0 0 0 0>;
+						};
+						group@1 {
+							ucast_queue = <1 5 9>;
+							mcast_queue = <257 261>;
+							cfg = <0 1 1 1 1>;
+						};
+						group@2 {
+							ucast_queue = <2 6 10>;
+							mcast_queue = <258 262>;
+							cfg = <0 2 2 2 2>;
+						};
+						group@3 {
+							ucast_queue = <3 7 11>;
+							mcast_queue = <259 263>;
+							cfg = <0 3 3 3 3>;
+						};
+					};
+				};
+				port@1 {
+					port_id = <1>;
+					l1scheduler {
+						group@0 {
+							sp = <36>;
+							cfg = <0 8 0 8>;
+						};
+						group@1 {
+							sp = <37>;
+							cfg = <1 9 1 9>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <144>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <272>;
+							mcast_loop_pri = <4>;
+							cfg = <36 0 48 0 48>;
+						};
+					};
+				};
+				port@2 {
+					port_id = <2>;
+					l1scheduler {
+						group@0 {
+							sp = <40>;
+							cfg = <0 12 0 12>;
+						};
+						group@1 {
+							sp = <41>;
+							cfg = <1 13 1 13>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <160>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <276>;
+							mcast_loop_pri = <4>;
+							cfg = <40 0 64 0 64>;
+						};
+					};
+				};
+				port@3 {
+					port_id = <3>;
+					l1scheduler {
+						group@0 {
+							sp = <44>;
+							cfg = <0 16 0 16>;
+						};
+						group@1 {
+							sp = <45>;
+							cfg = <1 17 1 17>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <176>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <280>;
+							mcast_loop_pri = <4>;
+							cfg = <44 0 80 0 80>;
+						};
+					};
+				};
+				port@4 {
+					port_id = <4>;
+					l1scheduler {
+						group@0 {
+							sp = <48>;
+							cfg = <0 20 0 20>;
+						};
+						group@1 {
+							sp = <49>;
+							cfg = <1 21 1 21>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <192>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <284>;
+							mcast_loop_pri = <4>;
+							cfg = <48 0 96 0 96>;
+						};
+					};
+				};
+				port@5 {
+					port_id = <5>;
+					l1scheduler {
+						group@0 {
+							sp = <52>;
+							cfg = <0 24 0 24>;
+						};
+						group@1 {
+							sp = <53>;
+							cfg = <1 25 1 25>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <208>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <288>;
+							mcast_loop_pri = <4>;
+							cfg = <52 0 112 0 112>;
+						};
+					};
+				};
+				port@6 {
+					port_id = <6>;
+					l1scheduler {
+						group@0 {
+							sp = <56>;
+							cfg = <0 28 0 28>;
+						};
+						group@1 {
+							sp = <57>;
+							cfg = <1 29 1 29>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <224>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <292>;
+							mcast_loop_pri = <4>;
+							cfg = <56 0 128 0 128>;
+						};
+					};
+				};
+				port@7 {
+					port_id = <7>;
+					l1scheduler {
+						group@0 {
+							sp = <60>;
+							cfg = <0 32 0 32>;
+						};
+						group@1 {
+							sp = <61>;
+							cfg = <1 33 1 33>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <240>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <296>;
+							cfg = <60 0 144 0 144>;
+						};
+					};
+				};
+			};
+		};
+
+		ess-uniphy@7a00000 {
+			compatible = "qcom,ess-uniphy";
+			reg = <0x7a00000 0x30000>;
+			uniphy_access_mode = "local bus";
+		};
+
+		wifi0: wifi@c000000 {
+			compatible = "qcom,cnss-qca6018", "qcom,ipq6018-wifi";
+			reg = <0xc000000 0x1000000>;
+			qcom,hw-mode-id = <1>;
+		#ifdef __IPQ_MEM_PROFILE_256_MB__
+			qcom,tgt-mem-mode = <2>;
+		#elif __IPQ_MEM_PROFILE_512_MB__
+			qcom,tgt-mem-mode = <1>;
+		#else
+			qcom,tgt-mem-mode = <0>;
+		#endif
+			qcom,bdf-addr = <0x4ABC0000 0x4ABC0000 0x4ABC0000
+					 0x0 0x0>;
+			qcom,caldb-addr = <0x4B500000 0x4B500000 0x4B500000
+					   0x0 0x0>;
+			qcom,caldb-size = <0x480000>;
+
+			qcom,rproc = <&qcom_q6v5_wcss>;
+			interrupts = <0 320 1>, /* o_wcss_apps_intr[0] =  */
+			<0 319 1>,
+			<0 318 1>,
+			<0 316 1>,
+			<0 315 1>,
+			<0 314 1>,
+			<0 311 1>,
+			<0 310 1>,
+			<0 411 1>,
+			<0 410 1>,
+			<0 40 1>,
+			<0 39 1>,
+			<0 302 1>,
+			<0 301 1>,
+			<0 37 1>,
+			<0 36 1>,
+			<0 296 1>,
+			<0 295 1>,
+			<0 294 1>,
+			<0 293 1>,
+			<0 292 1>,
+			<0 291 1>,
+			<0 290 1>,
+			<0 289 1>,
+			<0 288 1>, /* o_wcss_apps_intr[25] */
+
+			<0 239 1>,
+			<0 236 1>,
+			<0 235 1>,
+			<0 234 1>,
+			<0 233 1>,
+			<0 232 1>,
+			<0 231 1>,
+			<0 230 1>,
+			<0 229 1>,
+			<0 228 1>,
+			<0 224 1>,
+			<0 223 1>,
+
+			<0 203 1>,
+
+			<0 183 1>,
+			<0 180 1>,
+			<0 179 1>,
+			<0 178 1>,
+			<0 177 1>,
+			<0 176 1>,
+
+			<0 163 1>,
+			<0 162 1>,
+			<0 160 1>,
+			<0 159 1>,
+			<0 158 1>,
+			<0 157 1>,
+			<0 156 1>; /* o_wcss_apps_intr[51] */
+
+			interrupt-names = "misc-pulse1",
+			"misc-latch",
+			"sw-exception",
+			"ce0",
+			"ce1",
+			"ce2",
+			"ce3",
+			"ce4",
+			"ce5",
+			"ce6",
+			"ce7",
+			"ce8",
+			"ce9",
+			"ce10",
+			"ce11",
+			"host2wbm-desc-feed",
+			"host2reo-re-injection",
+			"host2reo-command",
+			"host2rxdma-monitor-ring3",
+			"host2rxdma-monitor-ring2",
+			"host2rxdma-monitor-ring1",
+			"reo2ost-exception",
+			"wbm2host-rx-release",
+			"reo2host-status",
+			"reo2host-destination-ring4",
+			"reo2host-destination-ring3",
+			"reo2host-destination-ring2",
+			"reo2host-destination-ring1",
+			"rxdma2host-monitor-destination-mac3",
+			"rxdma2host-monitor-destination-mac2",
+			"rxdma2host-monitor-destination-mac1",
+			"ppdu-end-interrupts-mac3",
+			"ppdu-end-interrupts-mac2",
+			"ppdu-end-interrupts-mac1",
+			"rxdma2host-monitor-status-ring-mac3",
+			"rxdma2host-monitor-status-ring-mac2",
+			"rxdma2host-monitor-status-ring-mac1",
+			"host2rxdma-host-buf-ring-mac3",
+			"host2rxdma-host-buf-ring-mac2",
+			"host2rxdma-host-buf-ring-mac1",
+			"rxdma2host-destination-ring-mac3",
+			"rxdma2host-destination-ring-mac2",
+			"rxdma2host-destination-ring-mac1",
+			"host2tcl-input-ring4",
+			"host2tcl-input-ring3",
+			"host2tcl-input-ring2",
+			"host2tcl-input-ring1",
+			"wbm2host-tx-completions-ring3",
+			"wbm2host-tx-completions-ring2",
+			"wbm2host-tx-completions-ring1",
+			"tcl2host-status-ring";
+		status = "ok";
+		qcom,pta-num = <0>;
+		qcom,coex-mode = <0x2>;
+		qcom,bt-active-time = <0x18>;
+		qcom,bt-priority-time = <0x12>;
+		qcom,coex-algo = <0x2>;
+		qcom,pta-priority = <0x80800505>;
+		};
+
+		wifi1: wifi1@f00000 {
+			compatible  = "qcom,cnss-qcn9000";
+			qrtr_node_id = <0x20>;
+			qca,auto-restart;
+			status = "disabled";
+		};
+
+		msm_imem: qcom,msm-imem@8600000 {
+			compatible = "qcom,msm-imem";
+			reg = <0x08600000 0x1000>;
+			ranges = <0x0 0x08600000 0x1000>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+			mem_dump_table@10 {
+				compatible = "qcom,msm-imem-mem_dump_table";
+				reg = <0x10 8>;
+			};
+		};
+
+		qca,scm_restart_reason {
+			compatible = "qca_ipq6018,scm_restart_reason";
+			reg = <0x0193d000 0x14>;
+		};
+
+		slim_aud: slim@a2c0000 {
+			cell-index = <1>;
+			compatible = "qcom,slim-ngd";
+			reg = <0xA2C0000 0x2c000>,
+				<0xA284000 0x2a000>;
+			reg-names = "slimbus_physical", "slimbus_bam_physical";
+			interrupts = <0 31 0>, <0 32 0>;
+			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
+			qcom,apps-ch-pipes = <0x7c0000>;
+			qcom,ea-pc = <0x320>;
+			status = "disabled";
+		};
+
+		tzlog: qca,tzlog {
+			compatible = "qca,tzlog_ipq6018";
+			interrupts = <GIC_SPI 244 IRQ_TYPE_EDGE_RISING>;
+			qca,tzbsp-diag-buf-start = <0x4a7df000>;
+			qca,tzbsp-diag-buf-size = <0x3000>;
+			qca,hyp-enabled;
+			hyp-scm-cmd-id = <0xA>;
+		};
+
+		qcom,rpm-log@29fc00 {
+			compatible = "qcom,rpm-log";
+			reg = <0x29fc00 0x4000>;
+			qcom,rpm-addr-phys = <0x200000>;
+			qcom,offset-version = <4>;
+			qcom,offset-page-buffer-addr = <36>;
+			qcom,offset-log-len = <40>;
+			qcom,offset-log-len-mask = <44>;
+			qcom,offset-page-indices = <56>;
+		};
+
+		mhi_test: qcom,test@0 {
+			compatible = "qcom,testmhi";
+			status = "disabled";
+		};
+	};
+
+	psci: psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+		status = "ok";
+	};
+
+	cpus: cpus {
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+
+		CPU0: cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x0>;
+			enable-method = "psci";
+			qcom,acc = <&acc0>;
+			next-level-cache = <&L2_0>;
+			clocks = <&apss_clk APCS_ALIAS0_CORE_CLK>;
+			clock-names = "cpu";
+
+			L2_0: l2-cache {
+				compatible = "cache";
+				cache-level = <0x2>;
+			};
+		};
+
+		CPU1: cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			enable-method = "psci";
+			qcom,acc = <&acc1>;
+			reg = <0x1>;
+			next-level-cache = <&L2_0>;
+			clocks = <&apss_clk APCS_ALIAS0_CORE_CLK>;
+			clock-names = "cpu";
+		};
+
+		CPU2: cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			enable-method = "psci";
+			qcom,acc = <&acc2>;
+			reg = <0x2>;
+			next-level-cache = <&L2_0>;
+			clocks = <&apss_clk APCS_ALIAS0_CORE_CLK>;
+			clock-names = "cpu";
+		};
+
+		CPU3: cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			enable-method = "psci";
+			qcom,acc = <&acc3>;
+			reg = <0x3>;
+			next-level-cache = <&L2_0>;
+			clocks = <&apss_clk APCS_ALIAS0_CORE_CLK>;
+			clock-names = "cpu";
+		};
+	};
+
+	qseecom: qseecom {
+		compatible = "ipq6018-qseecom";
+		status = "disabled";
+	};
+
+	firmware: firmware {
+		scm {
+			compatible = "qcom,scm-ipq6018";
+			smmu-state-scm-cmd-id = <0x20>;
+		};
+		qfprom_sec {
+			compatible = "qcom,qfprom-sec";
+			img-addr = <0x4A100000>;
+			img-size = <0x00500000>;
+			scm-cmd-id = <0x1F>;
+		};
+	};
+
+	pmuv8: pmu {
+		compatible = "arm,cortex-a53-pmu";
+		interrupts = <GIC_PPI 7 (GIC_CPU_MASK_SIMPLE(4) |
+					 IRQ_TYPE_LEVEL_HIGH)>;
+	};
+
+	clocks {
+		sleep_clk: sleep_clk {
+			compatible = "fixed-clock";
+			clock-frequency = <32000>;
+			#clock-cells = <0>;
+		};
+
+		xo: xo {
+			compatible = "fixed-clock";
+			clock-frequency = <24000000>;
+			#clock-cells = <0>;
+		};
+
+		bias_pll_cc_clk {
+			compatible = "fixed-clock";
+			clock-frequency = <300000000>;
+			#clock-cells = <0>;
+		};
+
+		bias_pll_nss_noc_clk {
+			compatible = "fixed-clock";
+			clock-frequency = <416500000>;
+			#clock-cells = <0>;
+		};
+
+		usb3phy_0_cc_pipe_clk {
+			compatible = "fixed-clock";
+			clock-frequency = <125000000>;
+			#clock-cells = <0>;
+		};
+	};
+
+	ion_dummy {
+		compatible = "ipq60xx-ion-dummy";
+		status = "disabled";
+	};
+};
+
+#include "qcom-ipq6018-coresight.dtsi"
+#include "qcom-ipq6018-thermal.dtsi"
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/ipq6018-v1.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/ipq6018-v1.dts
new file mode 100644
index 000000000..b6ef62b24
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/ipq6018-v1.dts
@@ -0,0 +1,250 @@
+// SPDX-License-Identifier: (GPL-2.0+)
+
+/dts-v1/;
+
+#include "qcom-ipq6018-cp01-c4.dts"
+/* #include "ipq6018.dtsi" */
+/* #include "ipq6018-upstreamable.dtsi" */
+/* #include "ipq6018-ess.dtsi" */
+/*  */
+/* #include <dt-bindings/input/input.h> */
+/* #include <dt-bindings/gpio/gpio.h> */
+/*  */
+/* / { */
+/*     model = "Autowise CPE V1"; */
+/*     compatible = "autowise,v1", "qcom,ipq6018"; */
+/*  */
+/*     aliases { */
+/*         serial0 = &blsp1_uart3; */
+/*         led-boot = &led_system_orange; */
+/*         led-failsafe = &led_system_red; */
+/*         led-running = &led_system_green; */
+/*         led-upgrade = &led_system_orange; */
+/*     }; */
+/*  */
+/*     chosen { */
+/*         stdout-path = "serial0:115200n8"; */
+/*     }; */
+/*  */
+/*     leds { */
+/*         compatible = "gpio-leds"; */
+/*         pinctrl-0 = <&leds_pins>; */
+/*         pinctrl-names = "default"; */
+/*  */
+/*         led_system_red: system-red { */
+/*             label = "v1:red:status"; */
+/*             gpios = <&tlmm 71 GPIO_ACTIVE_HIGH>; */
+/*         }; */
+/*  */
+/*         led_system_orange: system-orange { */
+/*             label = "v1:orange:status"; */
+/*             gpios = <&tlmm 72 GPIO_ACTIVE_HIGH>; */
+/*         }; */
+/*  */
+/*         led_system_green: system-green { */
+/*             label = "v1:green:status"; */
+/*             gpios = <&tlmm 73 GPIO_ACTIVE_HIGH>; */
+/*         }; */
+/*     }; */
+/*  */
+/*     keys { */
+/*         compatible = "gpio-keys"; */
+/*  */
+/*         reset { */
+/*             label = "reset"; */
+/*             gpios = <&tlmm 68 GPIO_ACTIVE_LOW>; */
+/*             linux,code = <KEY_RESTART>; */
+/*         }; */
+/*  */
+/*         wps { */
+/*             label = "wps"; */
+/*             gpios = <&tlmm 19 GPIO_ACTIVE_LOW>; */
+/*             linux,code = <KEY_WPS_BUTTON>; */
+/*         }; */
+/*     }; */
+/* }; */
+/*  */
+/* &blsp1_uart3 { */
+/*     pinctrl-0 = <&serial_3_pins>; */
+/*     pinctrl-names = "default"; */
+/*     status = "okay"; */
+/* }; */
+/*  */
+/* &tlmm { */
+/*  */
+/*     mdio_pins: mdio-pins { */
+/*         mdc { */
+/*             pins = "gpio64"; */
+/*             function = "mdc"; */
+/*             drive-strength = <8>; */
+/*             bias-pull-up; */
+/*         }; */
+/*  */
+/*         mdio { */
+/*             pins = "gpio65"; */
+/*             function = "mdio"; */
+/*             drive-strength = <8>; */
+/*             bias-pull-up; */
+/*         }; */
+/*     }; */
+/*  */
+/*     leds_pins: leds_pins { */
+/*         mux { */
+/*             pins = "gpio71", "gpio72", "gpio73"; */
+/*             function = "gpio"; */
+/*             drive-strength = <8>; */
+/*             bias-pull-down; */
+/*         }; */
+/*     }; */
+/*  */
+/* }; */
+/*  */
+/* &soc { */
+/*     dp1: dp@1 { */
+/*         compatible = "qcom,nss-dp"; */
+/*         reg = <0x0 0x3a001000 0x0 0x200>; */
+/*         qcom,mactype = <0>; */
+/*         qcom,id = <1>; */
+/*  */
+/*         phy-handle = <&phy_0>; */
+/*         phy-mode = "sgmii"; */
+/*     }; */
+/*  */
+/*     dp2 { */
+/*         compatible = "qcom,nss-dp"; */
+/*         reg = <0x0 0x3a001200 0x0 0x200>; */
+/*         qcom,mactype = <0>; */
+/*         qcom,id = <2>; */
+/*  */
+/*         phy-handle = <&phy_1>; */
+/*         phy-mode = "sgmii"; */
+/*     }; */
+/*  */
+/*     dp3 { */
+/*         compatible = "qcom,nss-dp"; */
+/*         reg = <0x0 0x3a001400 0x0 0x200>; */
+/*         qcom,mactype = <0>; */
+/*         qcom,id = <3>; */
+/*  */
+/*         phy-handle = <&phy_2>; */
+/*         phy-mode = "sgmii"; */
+/*     }; */
+/*  */
+/*     dp4 { */
+/*         compatible = "qcom,nss-dp"; */
+/*         reg = <0x0 0x3a001600 0x0 0x200>; */
+/*         qcom,mactype = <0>; */
+/*         qcom,id = <4>; */
+/*  */
+/*         phy-handle = <&phy_3>; */
+/*         phy-mode = "sgmii"; */
+/*     }; */
+/*  */
+/*     dp5 { */
+/*         compatible = "qcom,nss-dp"; */
+/*         reg = <0x0 0x3a001800 0x0 0x200>; */
+/*         qcom,mactype = <0>; */
+/*         qcom,id = <5>; */
+/*  */
+/*         phy-handle = <&phy_4>; */
+/*         phy-mode = "sgmii"; */
+/*     }; */
+/* }; */
+/*  */
+/* &edma { */
+/*     status = "okay"; */
+/* }; */
+/*  */
+/* &mdio { */
+/*     status = "okay"; */
+/*     pinctrl-0 = <&mdio_pins>; */
+/*     pinctrl-names = "default"; */
+/*     reset-gpios = <&tlmm 75 GPIO_ACTIVE_LOW>; */
+/*  */
+/*     phy_0: ethernet-phy@0 { */
+/*         reg = <0>; */
+/* // 		reset-gpios = <&tlmm 77 GPIO_ACTIVE_LOW>; */
+/*     }; */
+/*  */
+/*     phy_1: ethernet-phy@1 { */
+/*         reg = <1>; */
+/*     }; */
+/*  */
+/*     phy_2: ethernet-phy@2 { */
+/*         reg = <2>; */
+/*     }; */
+/*  */
+/*     phy_3: ethernet-phy@3 { */
+/*         reg = <3>; */
+/*     }; */
+/*  */
+/*     phy_4: ethernet-phy@4 { */
+/*         reg = <4>; */
+/*     }; */
+/*  */
+/* }; */
+/*  */
+/* &switch { */
+/*     status = "okay"; */
+/*  */
+/*     switch_lan_bmp = <0x1e>; */
+/*     switch_wan_bmp = <0x20>; */
+/*     switch_mac_mode = <0x00>; */
+/*     switch_mac_mode1 = <0xff>; */
+/*     switch_mac_mode2 = <0xff>; */
+/*  */
+/*     qcom,port_phyinfo { */
+/*         port@0 { */
+/*             port_id = <0x01>; */
+/*             phy_address = <0x00>; */
+/*         }; */
+/*         port@1 { */
+/*             port_id = <0x02>; */
+/*             phy_address = <0x01>; */
+/*         }; */
+/*         port@2 { */
+/*             port_id = <0x03>; */
+/*             phy_address = <0x02>; */
+/*         }; */
+/*         port@3 { */
+/*             port_id = <0x04>; */
+/*             phy_address = <0x03>; */
+/*         }; */
+/*         port@4 { */
+/*             port_id = <0x05>; */
+/*             phy_address = <0x04>; */
+/*         }; */
+/*     }; */
+/* }; */
+/*  */
+/* &qpic_bam { */
+/*     status = "okay"; */
+/* }; */
+/*  */
+/* &qpic_nand { */
+/*     status = "okay"; */
+/*  */
+/*     nand@0 { */
+/*         reg = <0>; */
+/*  */
+/*         nand-ecc-strength = <4>; */
+/*         nand-ecc-step-size = <512>; */
+/*         nand-bus-width = <8>; */
+/*     }; */
+/* }; */
+/*  */
+/* &wifi { */
+/*     status = "okay"; */
+/* }; */
+/*  */
+/* &ssphy_0 { */
+/*     status = "ok"; */
+/* }; */
+/*  */
+/* &qusb_phy_0 { */
+/*     status = "ok"; */
+/* }; */
+/*  */
+/* &usb3 { */
+/*     status = "ok"; */
+/* }; */
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-audio-overlay.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-audio-overlay.dtsi
new file mode 100644
index 000000000..2260f684b
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-audio-overlay.dtsi
@@ -0,0 +1,447 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <dt-bindings/clock/qcom,audio-ext-clk.h>
+#include <dt-bindings/sound/audio-codec-port-types.h>
+#include "qcom-ipq6018-audio.dtsi"
+
+/ {
+	aliases {
+		swr0 = &swr0;
+	};
+};
+
+&gecko_core_platform {
+	bolero: bolero-cdc {
+		compatible = "qcom,bolero-codec";
+		tx_macro: tx-macro@A460000 {
+		};
+
+		wsa_macro: wsa-macro@A480000 {
+			swr0: wsa_swr_master {
+			};
+		};
+	};
+};
+
+&bolero {
+	qcom,num-macros = <3>;
+	qcom,va-without-decimation;
+	#address-cells = <1>;
+	#size-cells = <1>;
+	tx_macro: tx-macro@A460000 {
+		compatible = "qcom,tx-macro";
+		reg = <0xA460000 0x0>;
+		clock-names = "tx_core_clk", "tx_npl_clk";
+		clocks = <&clock_audio_tx_1 0>,
+			 <&clock_audio_tx_2 0>;
+		qcom,tx-dmic-sample-rate = <3072000>;
+		qcom,tx-mclk-freq = <12288000>;
+	};
+
+	wsa_macro: wsa-macro@A480000 {
+		compatible = "qcom,wsa-macro";
+		reg = <0xA480000 0x0>;
+		clock-names = "wsa_core_clk", "wsa_npl_clk";
+		clocks = <&clock_audio_wsa_1 0>,
+			 <&clock_audio_wsa_2 0>;
+		qcom,wsa-mclk-freq = <12288000>;
+		qcom,wsa-swr-gpios = <&wsa_swr_gpios>;
+		swr0: wsa_swr_master {
+			compatible = "qcom,swr-mstr";
+			#address-cells = <2>;
+			#size-cells = <0>;
+			qcom,swr_master_id = <1>;
+			swrm-io-base = <0xA490000 0x0>;
+			interrupts = <0 141 0>;
+			interrupt-names = "swr_master_irq";
+			qcom,swr-num-ports = <8>;
+			qcom,swr-port-mapping = <1 SPKR_L 0x1>,
+				<2 SPKR_L_COMP 0xF>, <3 SPKR_L_BOOST 0x3>,
+				<4 SPKR_R 0x1>, <5 SPKR_R_COMP 0xF>,
+				<6 SPKR_R_BOOST 0x3>, <7 SPKR_L_VI 0x3>,
+				<8 SPKR_R_VI 0x3>;
+			qcom,swr-num-dev = <2>;
+			qcom,swr-mclk-freq = <12288000>;
+			wsa881x_0211: wsa881x@20170211 {
+				compatible = "qcom,wsa881x";
+				reg = <0x0 0x20170211>;
+				qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
+			};
+
+			wsa881x_0212: wsa881x@20170212 {
+				compatible = "qcom,wsa881x";
+				reg = <0x0 0x20170212>;
+				qcom,spkr-sd-n-node = <&wsa_spkr_en2>;
+			};
+
+			wsa881x_0213: wsa881x@21170213 {
+				compatible = "qcom,wsa881x";
+				reg = <0x0 0x21170213>;
+				qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
+			};
+
+			wsa881x_0214: wsa881x@21170214 {
+				compatible = "qcom,wsa881x";
+				reg = <0x0 0x21170214>;
+				qcom,spkr-sd-n-node = <&wsa_spkr_en2>;
+			};
+		};
+
+	};
+
+	va_macro: va-macro@A4A0000 {
+		compatible = "qcom,va-macro";
+		reg = <0xA4A0000 0x0>;
+		clock-names = "va_core_clk";
+		clocks = <&clock_audio_va 0>;
+	};
+
+};
+
+&tlmm {
+	wsa_swr_clk_pin {
+		wsa_swr_clk_sleep: wsa_swr_clk_sleep {
+			mux {
+				pins = "gpio23";
+				function = "wsa_swrm";
+			};
+
+			config {
+				pins = "gpio23";
+				drive-strength = <2>;
+				bias-bus-hold;
+			};
+		};
+
+		wsa_swr_clk_active: wsa_swr_clk_active {
+			mux {
+				pins = "gpio23";
+				function = "wsa_swrm";
+			};
+
+			config {
+				pins = "gpio23";
+				drive-strength = <2>;
+				bias-bus-hold;
+			};
+		};
+	};
+
+	wsa_swr_data_pin {
+		wsa_swr_data_sleep: wsa_swr_data_sleep {
+			mux {
+				pins = "gpio24";
+				function = "wsa_swrm";
+			};
+
+			config {
+				pins = "gpio24";
+				drive-strength = <4>;
+				bias-bus-hold;
+			};
+		};
+
+		wsa_swr_data_active: wsa_swr_data_active {
+			mux {
+				pins = "gpio24";
+				function = "wsa_swrm";
+			};
+
+			config {
+				pins = "gpio24";
+				drive-strength = <4>;
+				bias-bus-hold;
+			};
+		};
+	};
+
+	/* WSA speaker reset pins */
+	spkr_1_sd_n {
+		spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
+			mux {
+				pins = "gpio28";
+				function = "gpio";
+			};
+
+			config {
+				pins = "gpio28";
+				drive-strength = <2>;
+				bias-pull-down;
+				input-enable;
+			};
+		};
+
+		spkr_1_sd_n_active: spkr_1_sd_n_active {
+			mux {
+				pins = "gpio28";
+				function = "gpio";
+			};
+
+			config {
+				pins = "gpio28";
+				drive-strength = <16>;
+				bias-disable;
+				output-high;
+			};
+		};
+	};
+
+	spkr_2_sd_n {
+		spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {
+			mux {
+				pins = "gpio27";
+				function = "gpio";
+			};
+
+			config {
+				pins = "gpio27";
+				drive-strength = <2>;
+				bias-pull-down;
+				input-enable;
+			};
+		};
+
+		spkr_2_sd_n_active: spkr_2_sd_n_active {
+			mux {
+				pins = "gpio27";
+				function = "gpio";
+			};
+
+			config {
+				pins = "gpio27";
+				drive-strength = <16>;
+				bias-disable;
+				output-high;
+			};
+		};
+	};
+
+	cdc_dmic01_clk_active: dmic01_clk_active {
+		mux {
+			pins = "gpio29";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio29";
+			drive-strength = <8>;
+			output-high;
+		};
+	};
+
+	cdc_dmic01_clk_sleep: dmic01_clk_sleep {
+		mux {
+			pins = "gpio29";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio29";
+			drive-strength = <2>;
+			bias-disable;
+			output-low;
+		};
+	};
+
+	cdc_dmic01_data_active: dmic01_data_active {
+		mux {
+			pins = "gpio30";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio30";
+			drive-strength = <8>;
+			input-enable;
+		};
+	};
+
+	cdc_dmic01_data_sleep: dmic01_data_sleep {
+		mux {
+			pins = "gpio30";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio30";
+			drive-strength = <2>;
+			pull-down;
+			input-enable;
+		};
+	};
+
+	cdc_dmic23_clk_active: dmic23_clk_active {
+		mux {
+			pins = "gpio31";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio31";
+			drive-strength = <8>;
+			output-high;
+		};
+	};
+
+	cdc_dmic23_clk_sleep: dmic23_clk_sleep {
+		mux {
+			pins = "gpio31";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio31";
+			drive-strength = <2>;
+			bias-disable;
+			output-low;
+		};
+	};
+
+	cdc_dmic23_data_active: dmic23_data_active {
+		mux {
+			pins = "gpio32";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio32";
+			drive-strength = <8>;
+			input-enable;
+		};
+	};
+
+	cdc_dmic23_data_sleep: dmic23_data_sleep {
+		mux {
+			pins = "gpio32";
+			function = "lpass_pdm";
+		};
+
+		config {
+			pins = "gpio32";
+			drive-strength = <2>;
+			pull-down;
+			input-enable;
+		};
+	};
+};
+
+&ipq6018_snd {
+	qcom,model = "ipq6018-snd-card";
+	qcom,msm-mi2s-master = <1>, <1>, <1>, <1>, <1>;
+	qcom,audio-routing =
+		"TX_AIF1 CAP", "VA_MCLK",
+		"TX DMIC0", "TX MIC BIAS1",
+		"TX MIC BIAS1", "Digital Mic0",
+		"TX DMIC1", "TX MIC BIAS1",
+		"TX MIC BIAS1", "Digital Mic1",
+		"TX DMIC2", "TX MIC BIAS1",
+		"TX MIC BIAS1", "Digital Mic2",
+		"TX DMIC3", "TX MIC BIAS1",
+		"TX MIC BIAS1", "Digital Mic3",
+		"TX_AIF2 CAP", "VA_MCLK",
+		"WSA_TX DEC0_INP", "TX DEC0 MUX",
+		"WSA_TX DEC1_INP", "TX DEC1 MUX",
+		"SpkrLeft IN", "WSA_SPK1 OUT",
+		"SpkrRight IN", "WSA_SPK2 OUT",
+		"WSA_SPK1 OUT", "VA_MCLK",
+		"WSA_SPK2 OUT", "VA_MCLK";
+	qcom,cdc-dmic01-gpios = <&cdc_dmic01_gpios>;
+	qcom,cdc-dmic23-gpios = <&cdc_dmic23_gpios>;
+	asoc-codec  = <&stub_codec>, <&bolero>;
+	asoc-codec-names = "msm-stub-codec.1", "bolero_codec";
+	qcom,wsa-max-devs = <2>;
+	qcom,wsa-devs = <&wsa881x_0211>, <&wsa881x_0212>,
+			<&wsa881x_0213>, <&wsa881x_0214>;
+	qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
+				  "SpkrLeft", "SpkrRight";
+	qcom,msm_audio_ssr_devs = <&gecko_core_platform>,
+					<&bolero>;
+};
+
+&soc {
+	cdc_dmic01_gpios: cdc_dmic01_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&cdc_dmic01_clk_active &cdc_dmic01_data_active>;
+		pinctrl-1 = <&cdc_dmic01_clk_sleep &cdc_dmic01_data_sleep>;
+	};
+
+	cdc_dmic23_gpios: cdc_dmic23_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&cdc_dmic23_clk_active &cdc_dmic23_data_active>;
+		pinctrl-1 = <&cdc_dmic23_clk_sleep &cdc_dmic23_data_sleep>;
+	};
+
+	wsa_swr_gpios: wsa_swr_clk_data_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&wsa_swr_clk_active &wsa_swr_data_active>;
+		pinctrl-1 = <&wsa_swr_clk_sleep &wsa_swr_data_sleep>;
+	};
+
+	wsa_spkr_en1: wsa_spkr_en1_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&spkr_1_sd_n_active>;
+		pinctrl-1 = <&spkr_1_sd_n_sleep>;
+	};
+
+	wsa_spkr_en2: wsa_spkr_en2_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&spkr_2_sd_n_active>;
+		pinctrl-1 = <&spkr_2_sd_n_sleep>;
+	};
+
+	clock_audio_wsa_1: wsa_core_clk {
+		compatible = "qcom,audio-ref-clk";
+		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_2>;
+		qcom,codec-lpass-ext-clk-freq = <24576000>;
+		qcom,codec-lpass-clk-id = <0x305>;
+		#clock-cells = <1>;
+	};
+
+	clock_audio_wsa_2: wsa_npl_clk {
+		compatible = "qcom,audio-ref-clk";
+		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_3>;
+		qcom,codec-lpass-ext-clk-freq = <24576000>;
+		qcom,codec-lpass-clk-id = <0x306>;
+		#clock-cells = <1>;
+	};
+
+	clock_audio_tx_1: tx_core_clk {
+		compatible = "qcom,audio-ref-clk";
+		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_6>;
+		qcom,codec-lpass-ext-clk-freq = <24576000>;
+		qcom,codec-lpass-clk-id = <0x30C>;
+		#clock-cells = <1>;
+	};
+
+	clock_audio_tx_2: tx_npl_clk {
+		compatible = "qcom,audio-ref-clk";
+		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_7>;
+		qcom,codec-lpass-ext-clk-freq = <24576000>;
+		qcom,codec-lpass-clk-id = <0x30D>;
+		#clock-cells = <1>;
+	};
+	clock_audio_va: va_core_clk {
+		compatible = "qcom,audio-ref-clk";
+		qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_1>;
+		qcom,codec-lpass-ext-clk-freq = <24576000>;
+		qcom,codec-lpass-clk-id = <0x307>;
+		#clock-cells = <1>;
+	};
+
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-audio.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-audio.dtsi
new file mode 100644
index 000000000..bf739dde4
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-audio.dtsi
@@ -0,0 +1,132 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+
+#include <dt-bindings/clock/qcom,audio-ext-clk.h>
+#include "msm-audio-lpass.dtsi"
+#include <dt-bindings/sound/qcom,gpr.h>
+
+&soc {
+	qcom,avtimer@A22E000 {
+		compatible = "qcom,avtimer";
+		reg = <0xA22E00C 0x4>,
+		      <0xA22E010 0x4>;
+		reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
+		qcom,clk-div = <192>;
+		qcom,clk-mult = <10>;
+	};
+
+	qcom,msm-audio-ion {
+		compatible = "qcom,msm-audio-ion";
+		ranges;
+		dma-ranges = <0x10000000 0x0 0x0FFFFFFF>;
+		qcom,smmu-version = <2>;
+		qcom,smmu-enabled;
+		iommus = <&smmu500 0x1001>;
+		qcom,smmu-sid-mask = /bits/ 64 <0xf>;
+	};
+
+	qcom,gpr {
+		compatible = "qcom,gpr";
+		qcom,glink-channels = "to_apps";
+		qcom,intents = <0x200 20>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <GPR_DOMAIN_ADSP>;
+		gecko_core {
+			compatible = "qcom,gecko_core";
+			reg = <GPR_SVC_ADSP_CORE>;
+		};
+		audio-pkt {
+			compatible = "qcom,audio-pkt";
+			qcom,audiopkt-ch-name = "apr_audio_svc";
+			reg = <GPR_SVC_MAX>;
+		};
+		q6prm {
+			compatible = "qcom,q6prm";
+			reg = <GPR_SVC_ASM>;
+		};
+	};
+
+	gecko_core_platform: gecko_core_platform {
+		compatible = "qcom,gecko-core-platform";
+	};
+};
+
+&gecko_core_platform {
+	ipq6018_snd: sound {
+		compatible = "qcom,ipq6018-asoc-snd";
+		qcom,mi2s-audio-intf = <1>;
+		qcom,auxpcm-audio-intf = <1>;
+		qcom,tdm-audio-intf = <1>;
+
+		asoc-cpu = <&dai_dp>,
+				<&dai_mi2s0>, <&dai_mi2s1>,
+				<&dai_mi2s2>, <&dai_mi2s3>,
+				<&dai_mi2s4>, <&dai_pri_auxpcm>,
+				<&dai_sec_auxpcm>, <&dai_tert_auxpcm>,
+				<&dai_quat_auxpcm>, <&dai_quin_auxpcm>,
+				<&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
+				<&afe_proxy_tx>, <&incall_record_rx>,
+				<&incall_record_tx>, <&incall_music_rx>,
+				<&incall_music_2_rx>,
+				<&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>, <&sb_8_rx>,
+				<&usb_audio_rx>, <&usb_audio_tx>,
+				<&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
+				<&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
+				<&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
+				<&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
+				<&dai_quin_tdm_rx_0>, <&dai_quin_tdm_tx_0>,
+				<&wsa_cdc_dma_0_rx>, <&wsa_cdc_dma_0_tx>,
+				<&wsa_cdc_dma_1_rx>, <&wsa_cdc_dma_1_tx>,
+				<&wsa_cdc_dma_2_tx>,
+				<&tx_cdc_dma_0_tx>,
+				<&tx_cdc_dma_1_tx>,
+				<&tx_cdc_dma_2_tx>,
+				<&tx_cdc_dma_3_tx>,
+				<&tx_cdc_dma_4_tx>,
+				<&tx_cdc_dma_5_tx>,
+				<&rx_cdc_dma_7_rx>;
+		asoc-cpu-names = "msm-dai-q6-dp.24608",
+				"msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
+				"msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
+				"msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1",
+				"msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3",
+				"msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5",
+				"msm-dai-q6-dev.224",
+				"msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
+				"msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
+				"msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
+				"msm-dai-q6-dev.32770", "msm-dai-q6-dev.16398",
+				"msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401",
+				"msm-dai-q6-dev.16400",
+				"msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
+				"msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
+				"msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
+				"msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
+				"msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
+				"msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929",
+				"msm-dai-cdc-dma-dev.45056",
+				"msm-dai-cdc-dma-dev.45057",
+				"msm-dai-cdc-dma-dev.45058",
+				"msm-dai-cdc-dma-dev.45059",
+				"msm-dai-cdc-dma-dev.45061",
+				"msm-dai-cdc-dma-dev.45111",
+				"msm-dai-cdc-dma-dev.45112",
+				"msm-dai-cdc-dma-dev.45113",
+				"msm-dai-cdc-dma-dev.45114",
+				"msm-dai-cdc-dma-dev.45115",
+				"msm-dai-cdc-dma-dev.45116",
+				"msm-dai-cdc-dma-dev.45118";
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-circular-pca9956.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-circular-pca9956.dtsi
new file mode 100644
index 000000000..b3e47c29a
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-circular-pca9956.dtsi
@@ -0,0 +1,246 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+&i2c_1 {
+	status = "ok";
+	qcom,clk-freq-out = <100000>;
+
+	/* PCA9956B LED Drivers */
+	nxp-ledseg-i2c@65 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "nxp,pca9956b";
+		reg = <0x65>;
+		pca9956b,support_initialize = <1>;
+		pca9956b,mode1 = <0x09>;
+		pca9956b,mode2 = <0x05>;
+
+		pca9956b,ledout0 = <0xAA>;
+		pca9956b,ledout1 = <0xAA>;
+		pca9956b,ledout2 = <0xAA>;
+		pca9956b,ledout3 = <0xFF>;
+		pca9956b,ledout4 = <0xFF>;
+		pca9956b,ledout5 = <0xFF>;
+		pca9956b,defaultiref = <0x2f>;
+		out0@0 {
+			label = "ledsec5_b";
+			reg = <0x0>;
+		};
+		out1@1 {
+			label = "ledsec5_g";
+			reg = <0x1>;
+		};
+		out2@2 {
+			label = "ledsec5_r";
+			reg = <0x2>;
+		};
+		out3@3 {
+			label = "ledsec6_b";
+			reg = <0x3>;
+		};
+		out4@4 {
+			label = "ledsec6_g";
+			reg = <0x4>;
+		};
+		out5@5 {
+			label = "ledsec6_r";
+			reg = <0x5>;
+		};
+		out6@6 {
+			label = "ledsec7_b";
+			reg = <0x6>;
+		};
+		out7@7 {
+			label = "ledsec7_g";
+			reg = <0x7>;
+		};
+		out8@8 {
+			label = "ledsec7_r";
+			reg = <0x8>;
+		};
+		out9@9 {
+			label = "ledsec8_b";
+			reg = <0x9>;
+		};
+		out10@10 {
+			label = "ledsec8_g";
+			reg = <0xA>;
+		};
+		out11@11 {
+			label = "ledsec8_r";
+			reg = <0xB>;
+		};
+		out12@12 {
+			label = "ledsec1_b";
+			reg = <0xC>;
+		};
+		out13@13 {
+			label = "ledsec1_g";
+			reg = <0xD>;
+		};
+		out14@14 {
+			label = "ledsec1_r";
+			reg = <0xE>;
+		};
+		out15@15 {
+			label = "ledsec2_b";
+			reg = <0xF>;
+		};
+		out16@16 {
+			label = "ledsec2_g";
+			reg = <0x10>;
+		};
+		out17@17 {
+			label = "ledsec2_r";
+			reg = <0x11>;
+		};
+		out18@18 {
+			label = "ledsec3_b";
+			reg = <0x12>;
+		};
+		out19@19 {
+			label = "ledsec3_g";
+			reg = <0x13>;
+		};
+		out20@20 {
+			label = "ledsec3_r";
+			reg = <0x14>;
+		};
+		out21@21 {
+			label = "ledsec4_b";
+			reg = <0x15>;
+		};
+		out22@22 {
+			label = "ledsec4_g";
+			reg = <0x16>;
+		};
+		out23@23 {
+			label = "ledsec4_r";
+			reg = <0x17>;
+		};
+	};
+
+	nxp-ledseg-i2c@69 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "nxp,pca9956b";
+		reg = <0x69>;
+		pca9956b,support_initialize = <1>;
+		pca9956b,mode1 = <0x09>;
+		pca9956b,mode2 = <0x05>;
+
+		pca9956b,ledout0 = <0xAA>;
+		pca9956b,ledout1 = <0xAA>;
+		pca9956b,ledout2 = <0xAA>;
+		pca9956b,ledout3 = <0xFF>;
+		pca9956b,ledout4 = <0xFF>;
+		pca9956b,ledout5 = <0xFF>;
+		pca9956b,defaultiref = <0x2f>;
+		out0@0 {
+			label = "ledsec9_b";
+			reg = <0x0>;
+		};
+		out1@1 {
+			label = "ledsec9_g";
+			reg = <0x1>;
+		};
+		out2@2 {
+			label = "ledsec9_r";
+			reg = <0x2>;
+		};
+		out3@3 {
+			label = "ledsec10_b";
+			reg = <0x3>;
+		};
+		out4@4 {
+			label = "ledsec10_g";
+			reg = <0x4>;
+		};
+		out5@5 {
+			label = "ledsec10_r";
+			reg = <0x5>;
+		};
+		out6@6 {
+			label = "ledsec11_b";
+			reg = <0x6>;
+		};
+		out7@7 {
+			label = "ledsec11_g";
+			reg = <0x7>;
+		};
+		out8@8 {
+			label = "ledsec11_r";
+			reg = <0x8>;
+		};
+		out9@9 {
+			label = "ledsec12_b";
+			reg = <0x9>;
+		};
+		out10@10 {
+			label = "ledsec12_g";
+			reg = <0xA>;
+		};
+		out11@11 {
+			label = "ledsec12_r";
+			reg = <0xB>;
+		};
+		out12@12 {
+			label = "ledsec13_b";
+			reg = <0xC>;
+		};
+		out13@13 {
+			label = "ledsec13_g";
+			reg = <0xD>;
+		};
+		out14@14 {
+			label = "ledsec13_r";
+			reg = <0xE>;
+		};
+		out15@15 {
+			label = "ledsec14_b";
+			reg = <0xF>;
+		};
+		out16@16 {
+			label = "ledsec14_g";
+			reg = <0x10>;
+		};
+		out17@17 {
+			label = "ledsec14_r";
+			reg = <0x11>;
+		};
+		out18@18 {
+			label = "ledsec15_b";
+			reg = <0x12>;
+		};
+		out19@19 {
+			label = "ledsec15_g";
+			reg = <0x13>;
+		};
+		out20@20 {
+			label = "ledsec15_r";
+			reg = <0x14>;
+		};
+		out21@21 {
+			label = "ledsec16_b";
+			reg = <0x15>;
+		};
+		out22@22 {
+			label = "ledsec16_g";
+			reg = <0x16>;
+		};
+		out23@23 {
+			label = "ledsec16_r";
+			reg = <0x17>;
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-coresight.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-coresight.dtsi
new file mode 100644
index 000000000..7433d8642
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-coresight.dtsi
@@ -0,0 +1,832 @@
+/*
+ * Copyright (c) 2017, 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+&soc {
+	tmc_etr: tmc@6048000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b961>;
+
+		reg = <0x6048000 0x1000>,
+			<0x6064000  0x15000>;
+		reg-names = "tmc-base", "bam-base";
+		interrupts = <GIC_SPI 166 IRQ_TYPE_NONE>;
+		interrupt-names = "byte-cntr-irq";
+
+		memory_region = <&q6_etr_region>;
+		arm,buffer-size = <0x100000>;
+		arm,sg-enable;
+
+		coresight-ctis = <&cti0 &cti8>;
+		coresight-name = "coresight-tmc-etr";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		port{
+			tmc_etr_in_replicator: endpoint {
+				slave-mode;
+				remote-endpoint = <&replicator_out_tmc_etr>;
+			};
+		};
+	};
+
+	replicator: replicator@6046000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b909>;
+
+		reg = <0x6046000 0x1000>;
+		reg-names = "replicator-base";
+
+		coresight-name = "coresight-replicator";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports{
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				replicator_out_tmc_etr:endpoint {
+					remote-endpoint =
+						<&tmc_etr_in_replicator>;
+				};
+			};
+			port@1 {
+				reg = <0>;
+				replicator_in_tmc_etf:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&tmc_etf_out_replicator>;
+				};
+			};
+		};
+	};
+
+	tmc_etf: tmc@6047000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b961>;
+
+		reg = <0x6047000 0x1000>;
+		reg-names = "tmc-base";
+
+		coresight-ctis = <&cti0 &cti8>;
+		coresight-name = "coresight-tmc-etf";
+		arm,default-sink;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports{
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				tmc_etf_out_replicator:endpoint {
+					remote-endpoint =
+						<&replicator_in_tmc_etf>;
+				};
+			};
+			port@1 {
+				reg = <0>;
+				tmc_etf_in_funnel_in0:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&funnel_in0_out_tmc_etf>;
+				};
+			};
+		};
+	};
+
+	funnel_in0: funnel@6041000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b908>;
+
+		reg = <0x6041000 0x1000>;
+		reg-names = "funnel-base";
+
+		coresight-name = "coresight-funnel-in0";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				funnel_in0_out_tmc_etf:endpoint {
+					remote-endpoint =
+						<&tmc_etf_in_funnel_in0>;
+				};
+			};
+			port@1 {
+				reg = <3>;
+				funnel_in0_in_funnel_center:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&funnel_center_out_funnel_in0>;
+				};
+			};
+			port@2 {
+				reg = <4>;
+				funnel_in0_in_funnel_right:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&funnel_right_out_funnel_in0>;
+				};
+			};
+			port@3 {
+				reg = <5>;
+				funnel_in0_in_funnel_mm:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&funnel_mm_out_funnel_in0>;
+				};
+			};
+			port@4 {
+				reg = <6>;
+				funnel_in0_in_tpda:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&tpda_out_funnel_in0>;
+				};
+			};
+			port@5 {
+				reg = <7>;
+				funnel_in0_in_stm:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&stm_out_funnel_in0>;
+				};
+			};
+			port@6 {
+				reg = <0>;
+				funnel_in0_in_rpm_etm0:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&rpm_etm0_out_funnel_in0>;
+				};
+			};
+		};
+	};
+
+	funnel_center: funnel@6100000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b908>;
+
+		reg = <0x6100000 0x1000>;
+		reg-names = "funnel-base";
+
+		coresight-name = "coresight-funnel-center";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				funnel_center_out_funnel_in0:endpoint {
+					remote-endpoint =
+						<&funnel_in0_in_funnel_center>;
+				};
+			};
+			port@1 {
+				reg = <2>;
+				funnel_center_in_dbgui:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&dbgui_out_funnel_center>;
+				};
+			};
+		};
+	};
+
+	funnel_mm: funnel@6130000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b908>;
+
+		reg = <0x6130000 0x1000>;
+		reg-names = "funnel-base";
+
+		coresight-name = "coresight-funnel-mm";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				funnel_mm_out_funnel_in0:endpoint {
+					remote-endpoint =
+						<&funnel_in0_in_funnel_mm>;
+				};
+			};
+		};
+	};
+
+	funnel_right: funnel@6120000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b908>;
+
+		reg = <0x6120000 0x1000>;
+		reg-names = "funnel-base";
+
+		coresight-name = "coresight-funnel-right";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				funnel_right_out_funnel_in0:endpoint {
+					remote-endpoint =
+						<&funnel_in0_in_funnel_right>;
+				};
+			};
+			port@1 {
+				reg = <3>;
+				funnel_right_in_funnel_apss0:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&funnel_apss0_out_funnel_right>;
+				};
+			};
+		};
+
+	};
+
+	funnel_apss0: funnel@61a1000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b908>;
+
+		reg = <0x61a1000 0x1000>;
+		reg-names = "funnel-base";
+
+		coresight-name = "coresight-funnel-apss0";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				funnel_apss0_out_funnel_right:endpoint {
+					remote-endpoint =
+						<&funnel_right_in_funnel_apss0>;
+				};
+			};
+			port@1 {
+				reg = <0>;
+				funnel_apss0_in_etm0:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&etm0_out_funnel_apss0>;
+				};
+			};
+			port@2 {
+				reg = <1>;
+				funnel_apss0_in_etm1:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&etm1_out_funnel_apss0>;
+				};
+			};
+			port@3 {
+				reg = <2>;
+				funnel_apss0_in_etm2:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&etm2_out_funnel_apss0>;
+				};
+			};
+			port@4 {
+				reg = <3>;
+				funnel_apss0_in_etm3:endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&etm3_out_funnel_apss0>;
+				};
+			};
+		};
+	};
+
+	etm0: etm@619c000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b95d>;
+
+		reg = <0x619c000 0x1000>;
+
+		coresight-name = "coresight-etm0";
+		cpu = <&CPU0>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		port{
+			etm0_out_funnel_apss0:endpoint {
+				remote-endpoint = <&funnel_apss0_in_etm0>;
+			};
+		};
+	};
+
+	etm1: etm@619d000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b95d>;
+
+		reg = <0x619d000 0x1000>;
+
+		coresight-name = "coresight-etm1";
+		cpu = <&CPU1>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		port{
+			etm1_out_funnel_apss0:endpoint {
+				remote-endpoint = <&funnel_apss0_in_etm1>;
+			};
+		};
+	};
+
+	etm2: etm@619e000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b95d>;
+
+		reg = <0x619e000 0x1000>;
+
+		coresight-name = "coresight-etm2";
+		cpu = <&CPU2>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		port{
+			etm2_out_funnel_apss0:endpoint {
+				remote-endpoint = <&funnel_apss0_in_etm2>;
+			};
+		};
+	};
+
+	etm3: etm@619f000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b95d>;
+
+		reg = <0x619f000 0x1000>;
+
+		coresight-name = "coresight-etm3";
+		cpu = <&CPU3>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		port{
+			etm3_out_funnel_apss0:endpoint {
+				remote-endpoint = <&funnel_apss0_in_etm3>;
+			};
+		};
+	};
+
+	rpm_etm0: rpm_etm0 {
+		compatible = "qcom,coresight-remote-etm";
+
+		coresight-name = "coresight-rpm-etm0";
+		qcom,inst-id = <4>;
+
+		port{
+			rpm_etm0_out_funnel_in0: endpoint {
+				remote-endpoint = <&funnel_in0_in_rpm_etm0>;
+			};
+		};
+	};
+
+	stm: stm@6002000 {
+		compatible = "arm,primecell";
+		arm,primecell-periphid = <0x0003b962>;
+
+		reg = <0x6002000 0x1000>,
+			<0x9280000 0x180000>;
+		reg-names = "stm-base", "stm-data-base";
+
+		coresight-name = "coresight-stm";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "apb_pclk", "core_a_clk";
+
+		port{
+			stm_out_funnel_in0:endpoint {
+				remote-endpoint = <&funnel_in0_in_stm>;
+			};
+		};
+	};
+
+	cti0: cti@6010000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6010000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti0";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti1: cti@6011000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6011000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti1";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti2: cti@6012000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6012000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti2";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti3: cti@6013000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6013000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti3";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti4: cti@6014000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6014000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti4";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti5: cti@6015000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6015000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti5";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti6: cti@6016000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6016000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti6";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti7: cti@6017000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6017000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti7";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti8: cti@6018000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6018000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti8";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti9: cti@6019000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x6019000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti9";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti10: cti@601a000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x601a000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti10";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti11: cti@601b000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x601b000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti11";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti12: cti@601c000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x601c000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti12";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti13: cti@601d000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x601d000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti13";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti14: cti@601e000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x601e000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti14";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti15: cti@601f000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x601f000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti15";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti_cpu0: cti@6198000{
+		compatible = "arm,coresight-cti";
+		reg = <0x6198000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti-cpu0";
+		cpu = <&CPU0>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti_cpu1: cti@6199000{
+		compatible = "arm,coresight-cti";
+		reg = <0x6199000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti-cpu1";
+		cpu = <&CPU1>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti_cpu2: cti@619a000{
+		compatible = "arm,coresight-cti";
+		reg = <0x619a000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti-cpu2";
+		cpu = <&CPU2>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti_cpu3: cti@619b000{
+		compatible = "arm,coresight-cti";
+		reg = <0x619b000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti-cpu3";
+		cpu = <&CPU3>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	cti_rpm_cpu0: cti@610c000 {
+		compatible = "arm,coresight-cti";
+		reg = <0x610c000 0x1000>;
+		reg-names = "cti-base";
+
+		coresight-name = "coresight-cti-rpm-cpu0";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	csr: csr@6001000 {
+		compatible = "qcom,coresight-csr";
+		reg = <0x6001000 0x1000>;
+		reg-names = "csr-base";
+
+		coresight-name = "coresight-csr";
+		qcom,blk-size = <1>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+
+	dbgui: dbgui@6108000 {
+		compatible = "qcom,coresight-dbgui";
+		reg = <0x6108000 0x1000>;
+		reg-names = "dbgui-base";
+
+		coresight-name = "coresight-dbgui";
+
+		qcom,dbgui-addr-offset = <0x30>;
+		qcom,dbgui-data-offset = <0x130>;
+		qcom,dbgui-size = <64>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+
+		port{
+			dbgui_out_funnel_center:endpoint {
+				remote-endpoint = <&funnel_center_in_dbgui>;
+			};
+		};
+	};
+
+	tpda: tpda@6004000 {
+		compatible = "qcom,coresight-tpda";
+		reg = <0x6004000 0x1000>;
+		reg-names = "tpda-base";
+
+		coresight-name = "coresight-tpda";
+
+		qcom,tpda-atid = <64>;
+		qcom,cmb-elem-size = <0 32>;
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				reg=<0>;
+				tpda_out_funnel_in0:endpoint {
+				    remote-endpoint = <&funnel_in0_in_tpda>;
+				};
+			};
+			port@1 {
+				reg=<0>;
+				tpda_in_tpdm_dcc: endpoint {
+					slave-mode;
+					remote-endpoint =
+						<&tpdm_dcc_out_tpda>;
+				};
+			};
+		};
+	};
+
+	tpdm_dcc: tpdm@6110000 {
+		compatible = "qcom,coresight-tpdm";
+		reg = <0x6110000 0x1000>;
+		reg-names = "tpdm-base";
+
+		coresight-name = "coresight-tpdm-dcc";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+
+		port{
+			tpdm_dcc_out_tpda:endpoint {
+				remote-endpoint = <&tpda_in_tpdm_dcc>;
+			};
+		};
+	};
+
+	hwevent: hwevent@6101000 {
+		compatible = "qcom,coresight-hwevent";
+		reg = <0x6101000 0x148>,
+		      <0x6101fb0 0x4>,
+		      <0x6121000 0x148>,
+		      <0x6121fb0 0x4>,
+		      <0x6131000 0x148>,
+		      <0x6131fb0 0x4>,
+		      <0x6130fb0 0x4>,
+		      <0x6130000 0x148>,
+		      <0x6041fb0 0x4>,
+		      <0x6041000 0x148>;
+		reg-names = "center-wrapper-mux", "center-wrapper-lockaccess",
+			    "right-wrapper-mux", "right-wrapper-lockaccess",
+			    "mm-wrapper-mux", "mm-wrapper-lockaccess",
+			    "mm-fun-lockaccess", "mm-fun", "in-fun-lockaccess",
+			    "in-fun";
+
+		coresight-name = "coresight-hwevent";
+
+		clocks = <&gcc GCC_QDSS_DAP_CLK>,
+			 <&gcc GCC_QDSS_AT_CLK>;
+		clock-names = "core_clk", "core_a_clk";
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp-cpu.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp-cpu.dtsi
new file mode 100644
index 000000000..04de6ad08
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp-cpu.dtsi
@@ -0,0 +1,102 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+&CPU0 {
+	operating-points-v2 = <&cpu0_opp_table>;
+	voltage-tolerance = <1>;
+	cpu0-supply = <&apc_vreg>;
+	enable-cpu-regulator;
+};
+
+&CPU1 {
+	operating-points-v2 = <&cpu0_opp_table>;
+	voltage-tolerance = <1>;
+	cpu-supply = <&apc_vreg>;
+};
+
+&CPU2 {
+	operating-points-v2 = <&cpu0_opp_table>;
+	voltage-tolerance = <1>;
+	cpu-supply = <&apc_vreg>;
+};
+
+&CPU3 {
+	operating-points-v2 = <&cpu0_opp_table>;
+	voltage-tolerance = <1>;
+	cpu-supply = <&apc_vreg>;
+};
+
+&cpus {
+	cpu0_opp_table: opp_table0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp00 {
+			opp-hz = /bits/ 64 <0>;
+			opp-microvolt = <0>;
+			opp-supported-hw = <0x1F>;
+			clock-latency-ns = <200000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <864000000>;
+			opp-microvolt = <1>;
+			opp-supported-hw = <0x1F>;
+			clock-latency-ns = <200000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <1056000000>;
+			opp-microvolt = <2>;
+			opp-supported-hw = <0x1F>;
+			clock-latency-ns = <200000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <3>;
+			opp-supported-hw = <0x08>;
+			clock-latency-ns = <200000>;
+		};
+		opp04 {
+			opp-hz = /bits/ 64 <1320000000>;
+			opp-microvolt = <3>;
+			opp-supported-hw = <0x17>;
+			clock-latency-ns = <200000>;
+		};
+		opp05 {
+			opp-hz = /bits/ 64 <1440000000>;
+			opp-microvolt = <4>;
+			opp-supported-hw = <0x17>;
+			clock-latency-ns = <200000>;
+		};
+		opp06 {
+			opp-hz = /bits/ 64 <1488000000>;
+			opp-microvolt = <5>;
+			opp-supported-hw = <0x10>;
+			clock-latency-ns = <200000>;
+		};
+		opp07 {
+			opp-hz = /bits/ 64 <1608000000>;
+			opp-microvolt = <5>;
+			opp-supported-hw = <0x07>;
+			clock-latency-ns = <200000>;
+		};
+		opp08 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <6>;
+			opp-supported-hw = <0x07>;
+			clock-latency-ns = <200000>;
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c1.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c1.dts
new file mode 100755
index 000000000..3302b2f69
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c1.dts
@@ -0,0 +1,87 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018-cp01.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+
+/ {
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         139MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x49B00000  |           6MB           |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 6 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+	reserved-memory {
+		tzapp:tzapp@49B00000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x49B00000 0x0 0x00600000>;
+		};
+	};
+#endif
+};
+
+&tlmm {
+	i2c_1_pins: i2c_1_pins {
+		mux {
+			pins = "gpio42", "gpio43";
+			function = "blsp2_i2c";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+};
+
+&i2c_1 {
+	pinctrl-0 = <&i2c_1_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+&qseecom {
+	mem-start = <0x49B00000>;
+	mem-size = <0x600000>;
+	status = "ok";
+};
+#endif
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c2.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c2.dts
new file mode 100755
index 000000000..6cf853fc2
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c2.dts
@@ -0,0 +1,113 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018-cp01.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+#include "qcom-ipq6018-ion.dtsi"
+
+/ {
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C2";
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         119MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | LPASS  |              |                         |
+	 * |   Q6   |  0x48700000  |          26MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 26 MB for LPASS.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+	reserved-memory {
+		lpass_q6_region: lpass@48700000 {
+			no-map;
+			reg = <0x0 0x48700000 0x0 0x01a00000>;
+		};
+	};
+};
+
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+&smmu500 {
+	status = "ok";
+};
+
+&adsprpc_mem {
+	memory-region = <&adsp_mem>;
+	status = "ok";
+};
+
+&fastrpc_cb {
+	status = "ok";
+};
+
+&glink_adsp {
+	status = "ok";
+};
+
+&ipc_router_adsp {
+	status = "ok";
+};
+
+&smp2p_adsp {
+	status = "ok";
+};
+
+&q6v6_adsp {
+	status = "ok";
+};
+
+&qcom_q6v6_adsp {
+	memory-region = <&lpass_q6_region>;
+	status = "ok";
+};
+
+&glink_adsp_ssr {
+	status = "ok";
+};
+
+&adsprpc_loader {
+	status = "ok";
+};
+#endif
+
+&gadget_diag {
+	status = "ok";
+};
+
+&dwc_0 {
+	dr_mode = "peripheral";
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c3.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c3.dts
new file mode 100755
index 000000000..0bd5b6ae3
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c3.dts
@@ -0,0 +1,264 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018-cp01.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+
+/ {
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C3";
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         139MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x49B00000  |           6MB           |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 6 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+	reserved-memory {
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+		tzapp:tzapp@49B00000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x49B00000 0x0 0x00600000>;
+		};
+#endif
+
+/* No Pine attach in 256M profile */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__)
+#ifdef __IPQ_MEM_PROFILE_512_MB__
+		/*	    512 MB Profile for cp01-c3
+		 * +========+==============+=========================+
+		 * | Region | Start Offset |          Size           |
+		 * +--------+--------------+-------------------------+
+		 * |  NSS   |  0x40000000  |          16MB           |
+		 * +--------+--------------+-------------------------+
+		 * |        |              |                         |
+		 * | Linux  |  0x41000000  |         145MB           |
+		 * |        |              |                         |
+		 * +--------+--------------+-------------------------+
+		 * | uboot  |  0x4A100000  |           4MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  SBL   |  0x4A500000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * | TZ+HYP |  0x4A600000  |           4MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  smem  |  0x4AA00000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * |   Q6   |  0x4AB00000  |          55MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  QDSS  |  0x4E200000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * | M3 Dump|  0x4E300000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  Pine  |  0x4E400000  |          30MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  MHI0  |  0x50200000  |          16MB           |
+		 * +=================================================+
+		 * |           Remaining memory for Linux            |
+		 * +=================================================+
+		 */
+		qcn9000_pcie0@4e400000 {
+			no-map;
+			reg = <0x0 0x4E400000 0x0 0x1E00000>;
+		};
+
+		mhi_region0: dma_pool0@50200000 {
+			compatible = "shared-dma-pool";
+			no-map;
+			reg = <0x0 0x50200000 0x0 0x01000000>;
+		};
+#else
+		/*		  Default Profile
+		 * +========+==============+=========================+
+		 * | Region | Start Offset |          Size           |
+		 * +--------+--------------+-------------------------+
+		 * |  NSS   |  0x40000000  |          16MB           |
+		 * +--------+--------------+-------------------------+
+		 * | Linux  |  0x41000000  |         145MB           |
+		 * +--------+--------------+-------------------------+
+		 * | uboot  |  0x4A100000  |           4MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  SBL   |  0x4A500000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * | TZ+HYP |  0x4A600000  |           4MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  smem  |  0x4AA00000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * |   Q6   |  0x4AB00000  |          85MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  QDSS  |  0x50000000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * | M3 Dump|  0x50100000  |           1MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  Pine  |  0x50200000  |          45MB           |
+		 * +--------+--------------+-------------------------+
+		 * |  MHI0  |  0x52F00000  |          24MB           |
+		 * +=================================================+
+		 * |           Remaining memory for Linux            |
+		 * +=================================================+
+		 */
+		qcn9000_pcie0@50200000 {
+			no-map;
+			reg = <0x0 0x50200000 0x0 0x02D00000>;
+		};
+
+		mhi_region0: dma_pool0@52f00000 {
+			compatible = "shared-dma-pool";
+			no-map;
+			reg = <0x0 0x52F00000 0x0 0x01800000>;
+		};
+#endif
+#endif
+	};
+};
+
+&tlmm {
+	i2c_1_pins: i2c_1_pins {
+		mux {
+			pins = "gpio42", "gpio43";
+			function = "blsp2_i2c";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+};
+
+&i2c_1 {
+	pinctrl-0 = <&i2c_1_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&pcie0 {
+	interrupts = <0 52 0>, <0 416 0>, <0 417 0>,
+		     <0 418 0>, <0 419 0>, <0 420 0>,
+		     <0 421 0>, <0 422 0>, <0 423 0>,
+		     <0 424 0>, <0 425 0>, <0 426 0>,
+		     <0 427 0>, <0 428 0>, <0 429 0>,
+		     <0 430 0>, <0 431 0>;
+
+	interrupt-names = "msi", "msi_0", "msi_1",
+			  "msi_2", "msi_3", "msi_4",
+			  "msi_5", "msi_6", "msi_7",
+			  "msi_8", "msi_9", "msi_10",
+			  "msi_11", "msi_12", "msi_13",
+			  "msi_14", "msi_15";
+
+	qcom,msi-gicm-addr = <0x0B00A040>;
+	qcom,msi-gicm-base = <0x1c0>;
+};
+
+&pcie0_rp {
+	status = "ok";
+
+	mhi_0: qcom,mhi@0 {
+		reg = <0 0 0 0 0 >;
+		qrtr_instance_id = <0x20>;
+#if !defined(__IPQ_MEM_PROFILE_256_MB__)
+		memory-region = <&mhi_region0>;
+#endif
+	};
+};
+
+&mhi_test {
+       status = "ok";
+};
+
+&wifi0 {
+	qcom,board_id = <0x13>;
+	status = "ok";
+};
+
+/* No support for QCN9000 in 256M profile */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__)
+&wifi1 {
+#ifdef __IPQ_MEM_PROFILE_512_MB__
+      /* QCN9000 tgt-mem-mode=1 layout - 30MB
+       * +=========+==============+=========+
+       * |  Region | Start Offset |   Size  |
+       * +---------+--------------+---------+
+       * | HREMOTE |  0x4E400000  |   20MB  |
+       * +---------+--------------+---------+
+       * | M3 Dump |  0x4F800000  |   1MB   |
+       * +---------+--------------+---------+
+       * |   ETR   |  0x4F900000  |   1MB   |
+       * +---------+--------------+---------+
+       * |  Caldb  |  0x4FA00000  |   8MB   |
+       * +==================================+
+       */
+	base-addr = <0x4E400000>;
+	m3-dump-addr = <0x4F800000>;
+	etr-addr = <0x4F900000>;
+	caldb-addr = <0x4FA00000>;
+	hremote-size = <0x1400000>;
+	tgt-mem-mode = <0x1>;
+#else
+      /* QCN9000 tgt-mem-mode=0 layout - 45MB
+       * +=========+==============+=========+
+       * |  Region | Start Offset |   Size  |
+       * +---------+--------------+---------+
+       * | HREMOTE |  0x50200000  |   35MB  |
+       * +---------+--------------+---------+
+       * | M3 Dump |  0x52500000  |   1MB   |
+       * +---------+--------------+---------+
+       * |   ETR   |  0x52600000  |   1MB   |
+       * +---------+--------------+---------+
+       * |  Caldb  |  0x52700000  |   8MB   |
+       * +==================================+
+       */
+	base-addr = <0x50200000>;
+	m3-dump-addr = <0x52500000>;
+	etr-addr = <0x52600000>;
+	caldb-addr = <0x52700000>;
+	hremote-size = <0x2300000>;
+	tgt-mem-mode = <0x0>;
+#endif
+	board_id = <0xa4>;
+	caldb-size = <0x800000>;
+	status = "ok";
+};
+#endif
+
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+&qseecom {
+	mem-start = <0x49B00000>;
+	mem-size = <0x600000>;
+	status = "ok";
+};
+#endif
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c4.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c4.dts
new file mode 100755
index 000000000..5ffb78f5c
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01-c4.dts
@@ -0,0 +1,131 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2020, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018-cp01.dtsi"
+
+/ {
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C4";
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         139MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x49B00000  |           6MB           |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 6 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+	reserved-memory {
+		tzapp:tzapp@49B00000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x49B00000 0x0 0x00600000>;
+		};
+	};
+#endif
+};
+
+&CPU0 {
+	operating-points = <
+		/* kHz   uV (fixed) */
+		864000   1100000
+		1056000  1100000
+		1320000  1100000
+		1440000  1100000
+		1608000  1100000
+		1800000  1100000
+	>;
+	clock-latency = <200000>;
+};
+
+&CPU1 {
+	operating-points = <
+		/* kHz   uV (fixed) */
+		864000   1100000
+		1056000  1100000
+		1320000  1100000
+		1440000  1100000
+		1608000  1100000
+		1800000  1100000
+	>;
+	clock-latency = <200000>;
+};
+
+&CPU2 {
+	operating-points = <
+		/* kHz   uV (fixed) */
+		864000   1100000
+		1056000  1100000
+		1320000  1100000
+		1440000  1100000
+		1608000  1100000
+		1800000  1100000
+	>;
+	clock-latency = <200000>;
+};
+
+&CPU3 {
+	operating-points = <
+		/* kHz   uV (fixed) */
+		864000   1100000
+		1056000  1100000
+		1320000  1100000
+		1440000  1100000
+		1608000  1100000
+		1800000  1100000
+	>;
+	clock-latency = <200000>;
+};
+
+
+&sdhc_1 {
+	status = "ok";
+};
+
+&rpmsg_rpm {
+	status = "disabled";
+};
+
+&rpm_bus {
+	status = "disabled";
+};
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+&qseecom {
+	mem-start = <0x49B00000>;
+	mem-size = <0x600000>;
+	status = "ok";
+};
+#endif
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01.dtsi
new file mode 100755
index 000000000..c9871bfd1
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp01.dtsi
@@ -0,0 +1,430 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018.dtsi"
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	compatible = "qcom,ipq6018-cp01", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+	qcom,msm-id = <0x192 0x0>, <0x193 0x0>;
+
+	aliases {
+		serial0 = &blsp1_uart3;
+		sdhc1 = &sdhc_1;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+		ethernet2 = "/soc/dp3";
+		ethernet3 = "/soc/dp4";
+		ethernet4 = "/soc/dp5";
+	};
+
+	chosen {
+		bootargs = "console=ttyMSM0,115200,n8 rw init=/init";
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+		bootargs-append = " swiotlb=1";
+#else
+		bootargs-append = " swiotlb=1 coherent_pool=2M";
+#endif
+	};
+
+};
+
+&tlmm {
+	uart_pins: uart_pins {
+		mux {
+			pins = "gpio44", "gpio45";
+			function = "blsp2_uart";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	qpic_pins: qpic_pins {
+		data_0 {
+			pins = "gpio15";
+			function = "qpic_pad0";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_1 {
+			pins = "gpio12";
+			function = "qpic_pad1";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_2 {
+			pins = "gpio13";
+			function = "qpic_pad2";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_3 {
+			pins = "gpio14";
+			function = "qpic_pad3";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_4 {
+			pins = "gpio5";
+			function = "qpic_pad4";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_5 {
+			pins = "gpio6";
+			function = "qpic_pad5";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_6 {
+			pins = "gpio7";
+			function = "qpic_pad6";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_7 {
+			pins = "gpio8";
+			function = "qpic_pad7";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		qpic_pad {
+			pins = "gpio1", "gpio3", "gpio4",
+			       "gpio10", "gpio11", "gpio17";
+			function = "qpic_pad";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	button_pins: button_pins {
+		reset_button {
+			pins = "gpio19";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+	};
+
+	mdio_pins: mdio_pinmux {
+		mux_0 {
+			pins = "gpio64";
+			function = "mdc";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_1 {
+			pins = "gpio65";
+			function = "mdio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_2 {
+			pins = "gpio75";
+			function = "gpio";
+			bias-pull-up;
+		};
+	};
+
+	leds_pins: leds_pins {
+		led_5g {
+			pins = "gpio35";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_2g {
+			pins = "gpio37";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_system {
+			pins = "gpio34";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_rssi4 {
+			pins = "gpio24";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_rssi3 {
+			pins = "gpio23";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_rssi2 {
+			pins = "gpio22";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_rssi1 {
+			pins = "gpio18";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		sfp_disable {
+			pins = "gpio26";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+	};
+
+	hsuart_pins: hsuart_pins {
+		mux {
+			pins = "gpio71", "gpio72", "gpio69", "gpio70";
+			function = "blsp1_uart";
+			drive-strength = <8>;
+			bias-disable;
+		};
+	};
+};
+
+&soc {
+	mdio: mdio@90000 {
+		pinctrl-0 = <&mdio_pins>;
+		pinctrl-names = "default";
+		phy-reset-gpio = <&tlmm 75 0>;
+		status = "ok";
+		phy0: ethernet-phy@0 {
+			reg = <1>;
+		};
+		phy1: ethernet-phy@1 {
+			reg = <0>;
+		};
+		phy2: ethernet-phy@2 {
+			reg = <3>;
+		};
+		phy3: ethernet-phy@3 {
+			reg = <2>;
+		};
+		phy4: ethernet-phy@4 {
+			reg = <4>;
+		};
+	};
+
+	dp1 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <2>;
+		reg = <0x3a001000 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <1>;
+		phy-mode = "sgmii";
+	};
+
+	dp2 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <1>;
+		reg = <0x3a001200 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <0>;
+		phy-mode = "sgmii";
+	};
+
+	dp3 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <4>;
+		reg = <0x3a001400 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <3>;
+		phy-mode = "sgmii";
+	};
+
+	dp4 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <3>;
+		reg = <0x3a001600 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <2>;
+		phy-mode = "sgmii";
+	};
+	
+	dp5 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <5>;
+		reg = <0x3a001800 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <4>;
+		phy-mode = "sgmii";
+	};
+
+	ess-switch@3a000000 {
+		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+		switch_lan_bmp = <0x1e>; /* lan port bitmap */
+		switch_wan_bmp = <0x20>; /* wan port bitmap */
+		switch_inner_bmp = <0xc0>; /*inner port bitmap*/
+		switch_mac_mode = <0x0>; /* mac mode for uniphy instance0*/
+		switch_mac_mode1 = <0xff>; /* mac mode for uniphy instance1*/
+		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
+		qcom,port_phyinfo {
+			port@0 {
+				port_id = <1>;
+				phy_address = <0>;
+			};
+			port@1 {
+				port_id = <2>;
+				phy_address = <1>;
+			};
+			port@2 {
+				port_id = <3>;
+				phy_address = <2>;
+			};
+			port@3 {
+				port_id = <4>;
+				phy_address = <3>;
+			};
+			port@4 {
+				port_id = <5>;
+				phy_address = <4>;
+			};
+		};
+	};
+
+	gpio_keys {
+		compatible = "gpio-keys";
+		pinctrl-0 = <&button_pins>;
+		pinctrl-names = "default";
+
+		reset {
+			label = "reset";
+			linux,code = <KEY_RESTART>;
+			gpios = <&tlmm 19 GPIO_ACTIVE_LOW>;
+			linux,input-type = <1>;
+			debounce-interval = <60>;
+		};
+	};
+
+	leds {
+		compatible = "gpio-leds";  /* Fiber sfp interface sfp_disable ,Pull Low */
+		pinctrl-0 = <&leds_pins>;
+		pinctrl-names = "default";
+		
+		led@26 {
+			label = "sfp_disable";	
+			gpios = <&tlmm 26 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "sfp_disable";
+			default-state = "off";
+		};
+		led@35 {
+			label = "led_5g";
+			gpios = <&tlmm 35 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "led_5g";
+			default-state = "off";
+		};
+		led@37 {
+			label = "led_2g";
+			gpios = <&tlmm 37 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "led_2g";
+			default-state = "off";
+		};
+		led@34 {
+			label = "led_system";
+			gpios = <&tlmm 34 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "timer";
+			default-state = "off";
+		};
+		led@18 {
+			label = "led_rssi1";
+			gpios = <&tlmm 18 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "rssi1";
+			default-state = "off";
+		};
+		led@22 {
+			label = "led_rssi2";
+			gpios = <&tlmm 22 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "rssi2";
+			default-state = "off";
+		};
+		led@23 {
+			label = "led_rssi3";
+			gpios = <&tlmm 23 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "rssi3";
+			default-state = "off";
+		};
+		led@24 {
+			label = "led_rssi4";
+			gpios = <&tlmm 24 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "rssi4";
+			default-state = "off";
+		};
+	};
+};
+
+&blsp1_uart3 {
+	pinctrl-0 = <&uart_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&qpic_bam {
+	status = "ok";
+};
+
+&ssphy_0 {
+	status = "ok";
+};
+
+&qusb_phy_0 {
+	status = "ok";
+};
+
+&qusb_phy_1 {
+	status = "ok";
+};
+
+&usb2 {
+	status = "ok";
+};
+
+&usb3 {
+	status = "ok";
+};
+
+&nss_crypto {
+	status = "ok";
+};
+
+
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp02-c1.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp02-c1.dts
new file mode 100755
index 000000000..1698cc4fc
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp02-c1.dts
@@ -0,0 +1,389 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP02-C1";
+	compatible = "qcom,ipq6018-cp02", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+	qcom,msm-id = <0x192 0x0>, <0x193 0x0>;
+
+	aliases {
+		serial0 = &blsp1_uart3;
+		serial1 = &blsp1_uart5;
+		sdhc1 = &sdhc_1;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+	};
+
+	chosen {
+		bootargs = "console=ttyMSM0,115200,n8 rw init=/init";
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+		bootargs-append = " swiotlb=1";
+#else
+		bootargs-append = " swiotlb=1 coherent_pool=2M";
+#endif
+	};
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         119MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | LPASS  |              |                         |
+	 * |   Q6   |  0x48700000  |          26MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 26 MB for LPASS.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+	reserved-memory {
+		lpass_q6_region: lpass@48700000 {
+			no-map;
+			reg = <0x0 0x48700000 0x0 0x01a00000>;
+		};
+	};
+#endif
+};
+
+&tlmm {
+	uart_pins: uart_pins {
+		mux {
+			pins = "gpio44", "gpio45";
+			function = "blsp2_uart";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+	};
+
+	spi_0_pins: spi_0_pins {
+		mux {
+			pins = "gpio38", "gpio39", "gpio40", "gpio41";
+			function = "blsp0_spi";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	spi_1_pins: spi_1_pins {
+		mux {
+			pins = "gpio69", "gpio71", "gpio72";
+			function = "blsp1_spi";
+			drive-strength = <8>;
+			bias-disable;
+		};
+		spi_cs {
+			pins = "gpio70";
+			function = "blsp1_spi";
+			drive-strength = <8>;
+			bias-disable;
+		};
+		quartz_interrupt {
+			pins = "gpio73";
+			function = "gpio";
+			input;
+			bias-disable;
+		};
+		quartz_reset {
+			pins = "gpio74";
+			function = "gpio";
+			output-low;
+			bias-disable;
+		};
+	};
+
+	qpic_pins: qpic_pins {
+		data_0 {
+			pins = "gpio15";
+			function = "qpic_pad0";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_1 {
+			pins = "gpio12";
+			function = "qpic_pad1";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_2 {
+			pins = "gpio13";
+			function = "qpic_pad2";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_3 {
+			pins = "gpio14";
+			function = "qpic_pad3";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_4 {
+			pins = "gpio5";
+			function = "qpic_pad4";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_5 {
+			pins = "gpio6";
+			function = "qpic_pad5";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_6 {
+			pins = "gpio7";
+			function = "qpic_pad6";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_7 {
+			pins = "gpio8";
+			function = "qpic_pad7";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		qpic_pad {
+			pins = "gpio1", "gpio3", "gpio4",
+			       "gpio10", "gpio11", "gpio17";
+			function = "qpic_pad";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	button_pins: button_pins {
+		wps_button {
+			pins = "gpio9";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	mdio_pins: mdio_pinmux {
+		mux_0 {
+			pins = "gpio64";
+			function = "mdc";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_1 {
+			pins = "gpio65";
+			function = "mdio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_2 {
+			pins = "gpio77";
+			function = "gpio";
+			bias-pull-up;
+		};
+	};
+
+	hsuart_pins: hsuart_pins {
+		mux {
+			pins = "gpio55", "gpio56", "gpio57", "gpio58";
+			function = "blsp4_uart";
+			drive-strength = <8>;
+			bias-disable;
+		};
+	};
+};
+
+&soc {
+	mdio: mdio@90000 {
+		pinctrl-0 = <&mdio_pins>;
+		pinctrl-names = "default";
+		phy-reset-gpio = <&tlmm 77 0>;
+		status = "ok";
+		phy0: ethernet-phy@0 {
+			reg = <0x10>;
+		};
+		phy1: ethernet-phy@1 {
+			reg = <0x14>;
+		};
+	};
+
+	ess-switch@3a000000 {
+		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+		switch_lan_bmp = <0x10>; /* lan port bitmap */
+		switch_wan_bmp = <0x20>; /* wan port bitmap */
+		switch_inner_bmp = <0xc0>; /*inner port bitmap*/
+		switch_mac_mode = <0xf>; /* mac mode for uniphy instance0*/
+		switch_mac_mode1 = <0xf>; /* mac mode for uniphy instance1*/
+		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
+		qcom,port_phyinfo {
+			port@4 {
+				port_id = <4>;
+				phy_address = <0x10>;
+				port_mac_sel = "QGMAC_PORT";
+			};
+			port@5 {
+				port_id = <5>;
+				phy_address = <0x14>;
+				port_mac_sel = "QGMAC_PORT";
+			};
+		};
+	};
+
+	dp1 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <4>;
+		reg = <0x3a001600 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <16>;
+		phy-mode = "sgmii";
+	};
+
+	dp2 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <5>;
+		reg = <0x3a001800 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <20>;
+		phy-mode = "sgmii";
+	};
+
+	nss-macsec0 {
+		compatible = "qcom,nss-macsec";
+		phy_addr = <0x10>;
+		phy_access_mode = <0>;
+		mdiobus = <&mdio>;
+	};
+	nss-macsec1 {
+		compatible = "qcom,nss-macsec";
+		phy_addr = <0x14>;
+		phy_access_mode = <0>;
+		mdiobus = <&mdio>;
+	};
+
+};
+
+&blsp1_uart3 {
+	pinctrl-0 = <&uart_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&blsp1_uart5 {
+	pinctrl-0 = <&hsuart_pins>;
+	pinctrl-names = "default";
+	dmas = <&blsp_dma 8>,
+		<&blsp_dma 9>;
+	dma-names = "tx", "rx";
+	status = "ok";
+};
+
+&spi_0 {
+	pinctrl-0 = <&spi_0_pins>;
+	pinctrl-names = "default";
+	cs-select = <0>;
+	status = "ok";
+
+	m25p80@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0>;
+		compatible = "n25q128a11";
+		linux,modalias = "m25p80", "n25q128a11";
+		spi-max-frequency = <50000000>;
+		use-default-sizes;
+	};
+};
+
+&spi_1 { /* BLSP1 QUP1 */
+	pinctrl-0 = <&spi_1_pins>;
+	pinctrl-names = "default";
+	cs-select = <0>;
+	quartz-reset-gpio = <&tlmm 74 1>;
+	status = "ok";
+	spidev1: spi@1 {
+		compatible = "qca,spidev";
+		reg = <0>;
+		spi-max-frequency = <24000000>;
+	};
+};
+
+&sdhc_1 {
+	status = "ok";
+};
+
+&qpic_bam {
+	status = "ok";
+};
+
+&nand {
+	pinctrl-0 = <&qpic_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&ssphy_0 {
+	status = "ok";
+};
+
+&qusb_phy_0 {
+	status = "ok";
+};
+
+&usb3 {
+	status = "ok";
+};
+
+&nss_crypto {
+	status = "ok";
+};
+
+&pcie_phy {
+	status = "ok";
+};
+
+&pcie0 {
+	status = "ok";
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp03-c1.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp03-c1.dts
new file mode 100755
index 000000000..ddf7237d3
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cp03-c1.dts
@@ -0,0 +1,341 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP03-C1";
+	compatible = "qcom,ipq6018-cp03", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+	qcom,msm-id = <0x1A5 0x0>;
+
+	aliases {
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+	};
+
+	chosen {
+		bootargs = "console=ttyMSM0,115200,n8 rw init=/init";
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+		bootargs-append = " swiotlb=1";
+#else
+		bootargs-append = " swiotlb=1 coherent_pool=2M";
+#endif
+	};
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         139MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x49B00000  |           6MB           |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 6 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+/* TZAPP is enabled only in default memory profile */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+	reserved-memory {
+		tzapp:tzapp@49B00000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x49B00000 0x0 0x00600000>;
+		};
+	};
+#endif
+};
+
+&tlmm {
+	uart_pins: uart_pins {
+		mux {
+			pins = "gpio44", "gpio45";
+			function = "blsp2_uart";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	spi_0_pins: spi_0_pins {
+		mux {
+			pins = "gpio38", "gpio39", "gpio40", "gpio41";
+			function = "blsp0_spi";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	qpic_pins: qpic_pins {
+		data_0 {
+			pins = "gpio15";
+			function = "qpic_pad0";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_1 {
+			pins = "gpio12";
+			function = "qpic_pad1";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_2 {
+			pins = "gpio13";
+			function = "qpic_pad2";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_3 {
+			pins = "gpio14";
+			function = "qpic_pad3";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_4 {
+			pins = "gpio5";
+			function = "qpic_pad4";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_5 {
+			pins = "gpio6";
+			function = "qpic_pad5";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_6 {
+			pins = "gpio7";
+			function = "qpic_pad6";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_7 {
+			pins = "gpio8";
+			function = "qpic_pad7";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		qpic_pad {
+			pins = "gpio1", "gpio3", "gpio4",
+			       "gpio10", "gpio11", "gpio17";
+			function = "qpic_pad";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	button_pins: button_pins {
+		wps_button {
+			pins = "gpio9";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	mdio_pins: mdio_pinmux {
+		mux_0 {
+			pins = "gpio64";
+			function = "mdc";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_1 {
+			pins = "gpio65";
+			function = "mdio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_2 {
+			pins = "gpio75";
+			function = "gpio";
+			bias-pull-up;
+		};
+	};
+
+	leds_pins: leds_pins {
+		led_5g {
+			pins = "gpio35";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		led_2g {
+			pins = "gpio37";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+};
+
+&soc {
+	mdio@90000 {
+		pinctrl-0 = <&mdio_pins>;
+		pinctrl-names = "default";
+		phy-reset-gpio = <&tlmm 75 0>;
+		status = "ok";
+		phy0: ethernet-phy@0 {
+			reg = <3>;
+		};
+		phy1: ethernet-phy@1 {
+			reg = <4>;
+		};
+	};
+
+	ess-switch@3a000000 {
+		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+		switch_lan_bmp = <0x08>; /* lan port bitmap */
+		switch_wan_bmp = <0x10>; /* wan port bitmap */
+		switch_inner_bmp = <0xc0>; /*inner port bitmap*/
+		switch_mac_mode = <0x0>; /* mac mode for uniphy instance0*/
+		switch_mac_mode1 = <0xff>; /* mac mode for uniphy instance1*/
+		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
+		qcom,port_phyinfo {
+			port@3 {
+				port_id = <3>;
+				phy_address = <4>;
+			};
+			port@4 {
+				port_id = <4>;
+				phy_address = <3>;
+			};
+		};
+	};
+
+	dp1 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <3>;
+		reg = <0x3a001400 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <4>;
+		phy-mode = "sgmii";
+	};
+
+	dp2 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <4>;
+		reg = <0x3a001600 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <3>;
+		phy-mode = "sgmii";
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-0 = <&leds_pins>;
+		pinctrl-names = "default";
+
+		led@35 {
+			label = "led_5g";
+			gpios = <&tlmm 35 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "led_5g";
+			default-state = "off";
+		};
+		led@37 {
+			label = "led_2g";
+			gpios = <&tlmm 37 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "led_2g";
+			default-state = "off";
+		};
+	};
+};
+
+&blsp1_uart3 {
+	pinctrl-0 = <&uart_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&spi_0 {
+	pinctrl-0 = <&spi_0_pins>;
+	pinctrl-names = "default";
+	cs-select = <0>;
+	status = "ok";
+
+	m25p80@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0>;
+		compatible = "n25q128a11";
+		linux,modalias = "m25p80", "n25q128a11";
+		spi-max-frequency = <50000000>;
+		use-default-sizes;
+	};
+};
+
+&qpic_bam {
+	status = "ok";
+};
+
+&nand {
+	pinctrl-0 = <&qpic_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&ssphy_0 {
+	status = "ok";
+};
+
+&qusb_phy_0 {
+	status = "ok";
+};
+
+&usb3 {
+	status = "ok";
+};
+
+&nss_crypto {
+	status = "ok";
+};
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+&qseecom {
+	mem-start = <0x49B00000>;
+	mem-size = <0x600000>;
+	status = "ok";
+};
+#endif
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cpr-regulator.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cpr-regulator.dtsi
new file mode 100644
index 000000000..858b7aee3
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-cpr-regulator.dtsi
@@ -0,0 +1,123 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+&soc {
+	apc_apm: apm@b111000 {
+		compatible = "qcom,ipq807x-apm";
+		reg = <0xb111000 0x1000>;
+		reg-names = "pm-apcc-glb";
+		qcom,apm-post-halt-delay = <0x2>;
+		qcom,apm-halt-clk-delay = <0x11>;
+		qcom,apm-resume-clk-delay = <0x10>;
+		qcom,apm-sel-switch-delay = <0x01>;
+	};
+
+	apc_cpr: cpr4-ctrl@b018000 {
+		compatible = "qcom,cpr4-ipq6018-apss-regulator";
+		reg = <0xb018000 0x4000>, <0xa4000 0x1000>, <0x0193d008 0x4>;
+		reg-names = "cpr_ctrl", "fuse_base", "cpr_tcsr_reg";
+		interrupts = <GIC_SPI 15 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "cpr";
+		qcom,cpr-ctrl-name = "apc";
+		qcom,cpr-sensor-time = <1000>;
+		qcom,cpr-loop-time = <5000000>;
+		qcom,cpr-idle-cycles = <15>;
+		qcom,cpr-step-quot-init-min = <0>;
+		qcom,cpr-step-quot-init-max = <15>;
+		qcom,cpr-count-mode = <0>;		/* All-at-once */
+		qcom,cpr-count-repeat = <1>;
+		qcom,cpr-down-error-step-limit = <1>;
+		qcom,cpr-up-error-step-limit = <1>;
+		qcom,apm-ctrl = <&apc_apm>;
+		qcom,apm-threshold-voltage = <850000>;
+		vdd-supply = <&ipq6018_s2_corner>;
+		qcom,voltage-step = <12500>;
+
+		thread@0 {
+			qcom,cpr-thread-id = <0>;
+			qcom,cpr-consecutive-up = <2>;
+			qcom,cpr-consecutive-down = <2>;
+			qcom,cpr-up-threshold = <2>;
+			qcom,cpr-down-threshold = <2>;
+
+			apc_vreg: regulator {
+				regulator-name = "apc_corner";
+				regulator-min-microvolt = <1>;
+				regulator-max-microvolt = <6>;
+				qcom,cpr-fuse-corners = <4>;
+				qcom,cpr-fuse-combos = <8>;
+				qcom,cpr-corners = <6>;
+				qcom,cpr-speed-bins = <1>;
+				qcom,cpr-speed-bin-corners = <6>;
+				qcom,cpr-corner-fmax-map = <1 3 5 6>;
+				qcom,allow-voltage-interpolation;
+				qcom,allow-quotient-interpolation;
+				qcom,cpr-voltage-ceiling =
+					<725000 787500 862500
+					 925000 987500 1062500>;
+				qcom,cpr-voltage-floor =
+					<587500 650000 712500
+					 750000 787500 850000>;
+				qcom,corner-frequencies =
+					<864000000 1056000000 1320000000
+					1440000000 1608000000 1800000000>;
+				qcom,cpr-ro-sel =
+					/* Speed bin 0; CPR rev 0..7 */
+					<     0      0      0     0>,
+					<     7      7      7     7>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>;
+
+				qcom,cpr-open-loop-voltage-fuse-adjustment =
+					/* Speed bin 0; CPR rev 0..7 */
+					/*   SVS  Nominal Turbo Turbo_L1 */
+					<     0      0      0     0>,
+					<     0      0  15000     0>,
+					<     0      0  15000     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>;
+
+				qcom,cpr-closed-loop-voltage-fuse-adjustment =
+					/* Speed bin 0; CPR rev 0..7 */
+					<     0      0      0     0>,
+					< 13000      0  13000 13000>,
+					< 13000      0  13000 13000>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>,
+					<     0      0      0     0>;
+
+				qcom,cpr-ro-scaling-factor =
+					< 2000 1770 1900 1670 1930 1770 1910 1800
+					  1870 1730 2000 1840 1800 2030 1700 1890 >,
+					< 2000 1770 1900 1670 1930 1770 1910 1800
+					  1870 1730 2000 1840 1800 2030 1700 1890 >,
+					< 2000 1770 1900 1670 1930 1770 1910 1800
+					  1870 1730 2000 1840 1800 2030 1700 1890 >,
+					< 2000 1770 1900 1670 1930 1770 1910 1800
+					  1870 1730 2000 1840 1800 2030 1700 1890 >;
+			};
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-db-cp01-audio-overlay.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-db-cp01-audio-overlay.dtsi
new file mode 100644
index 000000000..9d71fcdf8
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-db-cp01-audio-overlay.dtsi
@@ -0,0 +1,513 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <dt-bindings/clock/qcom,audio-ext-clk.h>
+#include <dt-bindings/sound/audio-codec-port-types.h>
+#include "qcom-ipq6018-audio.dtsi"
+
+&tlmm {
+	pri_mi2s_mclk {
+		pri_mi2s_mclk_sleep: pri_mi2s_mclk_sleep {
+			mux {
+				pins = "gpio29";
+				function = "audio_rxmclk";
+			};
+
+			config {
+				pins = "gpio29";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		pri_mi2s_mclk_active: pri_mi2s_mclk_active {
+			mux {
+				pins = "gpio29";
+				function = "audio_rxmclk";
+			};
+
+			config {
+				pins = "gpio29";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	pri_mi2s_sck {
+		pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
+			mux {
+				pins = "gpio30";
+				function = "audio_rxbclk";
+			};
+
+			config {
+				pins = "gpio30";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		pri_mi2s_sck_active: pri_mi2s_sck_active {
+			mux {
+				pins = "gpio30";
+				function = "audio_rxbclk";
+			};
+
+			config {
+				pins = "gpio30";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	pri_mi2s_ws {
+		pri_mi2s_ws_sleep: pri_mi2s_ws_sleep {
+			mux {
+				pins = "gpio31";
+				function = "audio_rxfsync";
+			};
+
+			config {
+				pins = "gpio31";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		pri_mi2s_ws_active: pri_mi2s_ws_active {
+			mux {
+				pins = "gpio31";
+				function = "audio_rxfsync";
+			};
+
+			config {
+				pins = "gpio31";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	pri_mi2s_sd0 {
+		pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
+			mux {
+				pins = "gpio32";
+				function = "audio0";
+			};
+
+			config {
+				pins = "gpio32";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		pri_mi2s_sd0_active: pri_mi2s_sd0_active {
+			mux {
+				pins = "gpio32";
+				function = "audio0";
+			};
+
+			config {
+				pins = "gpio32";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	pri_mi2s_sd1 {
+		pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
+			mux {
+				pins = "gpio33";
+				function = "audio1";
+			};
+
+			config {
+				pins = "gpio33";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		pri_mi2s_sd1_active: pri_mi2s_sd1_active {
+			mux {
+				pins = "gpio33";
+				function = "audio1";
+			};
+
+			config {
+				pins = "gpio33";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	sec_mi2s_sck {
+		sec_mi2s_sck_sleep: sec_mi2s_sck_sleep {
+			mux {
+				pins = "gpio37";
+				function = "lpass_pcm";
+			};
+
+			config {
+				pins = "gpio37";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		sec_mi2s_sck_active: sec_mi2s_sck_active {
+			mux {
+				pins = "gpio37";
+				function = "lpass_pcm";
+			};
+
+			config {
+				pins = "gpio37";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	sec_mi2s_ws {
+		sec_mi2s_ws_sleep: sec_mi2s_ws_sleep {
+			mux {
+				pins = "gpio36";
+				function = "lpass_pcm";
+			};
+
+			config {
+				pins = "gpio36";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		sec_mi2s_ws_active: sec_mi2s_ws_active {
+			mux {
+				pins = "gpio36";
+				function = "lpass_pcm";
+			};
+
+			config {
+				pins = "gpio36";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	sec_mi2s_sd0 {
+		sec_mi2s_sd0_sleep: sec_mi2s_sd0_sleep {
+			mux {
+				pins = "gpio35";
+				function = "lpass_pcm";
+			};
+
+			config {
+				pins = "gpio35";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		sec_mi2s_sd0_active: sec_mi2s_sd0_active {
+			mux {
+				pins = "gpio35";
+				function = "lpass_pcm";
+			};
+
+			config {
+				pins = "gpio35";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_mclk {
+		quat_mi2s_mclk_sleep: quat_mi2s_mclk_sleep {
+			mux {
+				pins = "gpio22";
+				function = "audio_rxmclk";
+			};
+
+			config {
+				pins = "gpio22";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_mclk_active: quat_mi2s_mclk_active {
+			mux {
+				pins = "gpio22";
+				function = "audio_rxmclk";
+			};
+
+			config {
+				pins = "gpio22";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_sck {
+		quat_mi2s_sck_sleep: quat_mi2s_sck_sleep {
+			mux {
+				pins = "gpio23";
+				function = "audio_txbclk";
+			};
+
+			config {
+				pins = "gpio23";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_sck_active: quat_mi2s_sck_active {
+			mux {
+				pins = "gpio23";
+				function = "audio_txbclk";
+			};
+
+			config {
+				pins = "gpio23";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_ws {
+		quat_mi2s_ws_sleep: quat_mi2s_ws_sleep {
+			mux {
+				pins = "gpio24";
+				function = "audio_txfsync";
+			};
+
+			config {
+				pins = "gpio24";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_ws_active: quat_mi2s_ws_active {
+			mux {
+				pins = "gpio24";
+				function = "audio_txfsync";
+			};
+
+			config {
+				pins = "gpio24";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_sd0 {
+		quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
+			mux {
+				pins = "gpio25";
+				function = "audio0";
+			};
+
+			config {
+				pins = "gpio25";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_sd0_active: quat_mi2s_sd0_active {
+			mux {
+				pins = "gpio25";
+				function = "audio0";
+			};
+
+			config {
+				pins = "gpio25";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_sd1 {
+		quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
+			mux {
+				pins = "gpio26";
+				function = "audio1";
+			};
+
+			config {
+				pins = "gpio26";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_sd1_active: quat_mi2s_sd1_active {
+			mux {
+				pins = "gpio26";
+				function = "audio1";
+			};
+
+			config {
+				pins = "gpio26";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_sd2 {
+		quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {
+			mux {
+				pins = "gpio27";
+				function = "audio2";
+			};
+
+			config {
+				pins = "gpio27";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_sd2_active: quat_mi2s_sd2_active {
+			mux {
+				pins = "gpio27";
+				function = "audio2";
+			};
+
+			config {
+				pins = "gpio27";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+
+	quat_mi2s_sd3 {
+		quat_mi2s_sd3_sleep: quat_mi2s_sd3_sleep {
+			mux {
+				pins = "gpio28";
+				function = "audio3";
+			};
+
+			config {
+				pins = "gpio28";
+				drive-strength = <2>;   /* 2 mA */
+				bias-pull-down;         /* PULL DOWN */
+				input-enable;
+			};
+		};
+
+		quat_mi2s_sd3_active: quat_mi2s_sd3_active {
+			mux {
+				pins = "gpio28";
+				function = "audio3";
+			};
+
+			config {
+				pins = "gpio28";
+				drive-strength = <8>;   /* 8 mA */
+				bias-disable;           /* NO PULL */
+				output-high;
+			};
+		};
+	};
+};
+
+&ipq6018_snd {
+	compatible = "qcom,ipq6018-asoc-snd-stub";
+	qcom,model = "ipq6018-db-cp01-snd-card";
+	qcom,msm-mi2s-master = <1>, <1>, <1>, <1>, <1>;
+	qcom,audio-routing =
+		"WSA_SPK2 OUT", "VA_MCLK";
+	qcom,pri-mi2s-gpios = <&pri_mi2s_gpios>;
+	qcom,sec-mi2s-gpios = <&sec_mi2s_gpios>;
+	qcom,quat-mi2s-gpios = <&quat_mi2s_gpios>;
+	asoc-codec  = <&stub_codec>;
+	asoc-codec-names = "msm-stub-codec.1";
+	qcom,msm_audio_ssr_devs = <&gecko_core_platform>;
+};
+
+&soc {
+	pri_mi2s_gpios: pri_mi2s_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&pri_mi2s_sck_active &pri_mi2s_ws_active
+		&pri_mi2s_sd0_active &pri_mi2s_sd1_active>;
+		pinctrl-1 = <&pri_mi2s_sck_sleep &pri_mi2s_ws_sleep
+		&pri_mi2s_sd0_sleep &pri_mi2s_sd1_sleep>;
+	};
+
+	sec_mi2s_gpios: sec_mi2s_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&sec_mi2s_sck_active &sec_mi2s_ws_active
+		&sec_mi2s_sd0_active>;
+		pinctrl-1 = <&sec_mi2s_sck_sleep &sec_mi2s_ws_sleep
+		&sec_mi2s_sd0_sleep>;
+	};
+
+	quat_mi2s_gpios: quat_mi2s_pinctrl {
+		compatible = "qcom,msm-cdc-pinctrl";
+		pinctrl-names = "aud_active", "aud_sleep";
+		pinctrl-0 = <&quat_mi2s_sck_active &quat_mi2s_ws_active
+		&quat_mi2s_sd0_active &quat_mi2s_sd1_active
+		&quat_mi2s_sd2_active &quat_mi2s_sd3_active>;
+		pinctrl-1 = <&quat_mi2s_sck_sleep &quat_mi2s_ws_sleep
+		&quat_mi2s_sd0_sleep &quat_mi2s_sd1_sleep
+		&quat_mi2s_sd2_sleep &quat_mi2s_sd3_sleep>;
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-db-cp01.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-db-cp01.dts
new file mode 100644
index 000000000..9fde05644
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-db-cp01.dts
@@ -0,0 +1,411 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/DB-CP01";
+	compatible = "qcom,ipq6018-db-cp01", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+
+	aliases {
+		sdhc1 = &sdhc_1;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+		ethernet2 = "/soc/dp3";
+		ethernet3 = "/soc/dp4";
+		ethernet4 = "/soc/dp5";
+	};
+
+	chosen {
+		bootargs = "console=ttyMSM0,115200,n8 rw init=/init";
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+		bootargs-append = " swiotlb=1";
+#else
+		bootargs-append = " swiotlb=1 coherent_pool=2M";
+#endif
+	};
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         119MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | LPASS  |              |                         |
+	 * |   Q6   |  0x48700000  |          26MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 26 MB for LPASS.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+	reserved-memory {
+		lpass@48700000 {
+			no-map;
+			reg = <0x0 0x48700000 0x0 0x01a00000>;
+		};
+	};
+};
+
+&tlmm {
+	uart_pins: uart_pins {
+		mux {
+			pins = "gpio44", "gpio45";
+			function = "blsp2_uart";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	spi_0_pins: spi_0_pins {
+		mux {
+			pins = "gpio38", "gpio39", "gpio40", "gpio41";
+			function = "blsp0_spi";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+	};
+
+	qpic_pins: qpic_pins {
+		data_0 {
+			pins = "gpio15";
+			function = "qpic_pad0";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_1 {
+			pins = "gpio12";
+			function = "qpic_pad1";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_2 {
+			pins = "gpio13";
+			function = "qpic_pad2";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_3 {
+			pins = "gpio14";
+			function = "qpic_pad3";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_4 {
+			pins = "gpio5";
+			function = "qpic_pad4";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_5 {
+			pins = "gpio6";
+			function = "qpic_pad5";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_6 {
+			pins = "gpio7";
+			function = "qpic_pad6";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		data_7 {
+			pins = "gpio8";
+			function = "qpic_pad7";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+		qpic_pad {
+			pins = "gpio1", "gpio3", "gpio4",
+			       "gpio10", "gpio11", "gpio17";
+			function = "qpic_pad";
+			drive-strength = <12>;
+			bias-pull-down;
+		};
+	};
+
+	button_pins: button_pins {
+		wps_button {
+			pins = "gpio9";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	mdio_pins: mdio_pinmux {
+		mux_0 {
+			pins = "gpio64";
+			function = "mdc";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_1 {
+			pins = "gpio65";
+			function = "mdio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_2 {
+			pins = "gpio75";
+			function = "gpio";
+			bias-pull-up;
+		};
+		mux_3 {
+			pins = "gpio77";
+			function = "gpio";
+			bias-pull-up;
+		};
+	};
+
+	pwm_pins: pwm_pinmux {
+		mux_1 {
+			pins = "gpio18";
+			function = "pwm00";
+			drive-strength = <8>;
+		};
+	};
+
+};
+
+&soc {
+	mdio: mdio@90000 {
+		pinctrl-0 = <&mdio_pins>;
+		pinctrl-names = "default";
+		phy-reset-gpio = <&tlmm 75 0 &tlmm 77 1>;
+		status = "ok";
+		phy0: ethernet-phy@0 {
+			reg = <0>;
+		};
+		phy1: ethernet-phy@1 {
+			reg = <1>;
+		};
+		phy2: ethernet-phy@2 {
+			reg = <2>;
+		};
+		phy3: ethernet-phy@3 {
+			reg = <3>;
+		};
+		phy4: ethernet-phy@4 {
+			reg = <0x18>;
+		};
+	};
+
+	dp1 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <1>;
+		reg = <0x3a001000 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <0>;
+		phy-mode = "sgmii";
+	};
+
+	dp2 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <2>;
+		reg = <0x3a001200 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <1>;
+		phy-mode = "sgmii";
+	};
+
+	dp3 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <3>;
+		reg = <0x3a001400 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <2>;
+		phy-mode = "sgmii";
+	};
+
+	dp4 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <4>;
+		reg = <0x3a001600 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <3>;
+		phy-mode = "sgmii";
+	};
+
+	dp5 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <5>;
+		reg = <0x3a001800 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <24>;
+		phy-mode = "sgmii";
+	};
+
+	nss-macsec0 {
+		compatible = "qcom,nss-macsec";
+		phy_addr = <0x18>;
+		phy_access_mode = <0>;
+		mdiobus = <&mdio>;
+	};
+
+	ess-switch@3a000000 {
+		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+		switch_lan_bmp = <0x1e>; /* lan port bitmap */
+		switch_wan_bmp = <0x20>; /* wan port bitmap */
+		switch_inner_bmp = <0xc0>; /*inner port bitmap*/
+		switch_mac_mode = <0x0>; /* mac mode for uniphy instance0*/
+		switch_mac_mode1 = <0xf>; /* mac mode for uniphy instance1*/
+		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
+		qcom,port_phyinfo {
+			port@0 {
+				port_id = <1>;
+				phy_address = <0>;
+			};
+			port@1 {
+				port_id = <2>;
+				phy_address = <1>;
+			};
+			port@2 {
+				port_id = <3>;
+				phy_address = <2>;
+			};
+			port@3 {
+				port_id = <4>;
+				phy_address = <3>;
+			};
+			port@4 {
+				port_id = <5>;
+				phy_address = <0x18>;
+				port_mac_sel = "QGMAC_PORT";
+			};
+		};
+	};
+
+	pwm {
+		pinctrl-0 = <&pwm_pins>;
+		pinctrl-names = "default";
+		used-pwm-indices = <1>, <0>, <0>, <0>;
+		status = "disabled";
+	};
+};
+
+&blsp1_uart3 {
+	pinctrl-0 = <&uart_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&spi_0 {
+	pinctrl-0 = <&spi_0_pins>;
+	pinctrl-names = "default";
+	cs-select = <0>;
+	status = "ok";
+
+	m25p80@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0>;
+		compatible = "n25q128a11";
+		linux,modalias = "m25p80", "n25q128a11";
+		spi-max-frequency = <50000000>;
+		use-default-sizes;
+	};
+};
+
+&sdhc_1 {
+	status = "ok";
+};
+
+&qpic_bam {
+	status = "ok";
+};
+
+&nand {
+	pinctrl-0 = <&qpic_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&ssphy_0 {
+	status = "ok";
+};
+
+&qusb_phy_0 {
+	status = "ok";
+};
+
+&qusb_phy_1 {
+	status = "ok";
+};
+
+&usb2 {
+	status = "ok";
+};
+
+&usb3 {
+	status = "ok";
+};
+
+&pcie_phy {
+	status = "ok";
+};
+
+&pcie0 {
+	status = "ok";
+};
+
+&qpic_lcd {
+	status = "ok";
+};
+
+&qpic_lcd_panel {
+	status = "ok";
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-db-cp02.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-db-cp02.dts
new file mode 100755
index 000000000..8031caac1
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-db-cp02.dts
@@ -0,0 +1,332 @@
+/dts-v1/;
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+#include "qcom-ipq6018-audio-overlay.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/DB-CP02";
+	compatible = "qcom,ipq6018-db-cp02", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+
+	aliases {
+		sdhc1 = &sdhc_1;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+	};
+
+	chosen {
+		bootargs = "console=ttyMSM0,115200,n8 rw init=/init";
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+		bootargs-append = " swiotlb=1";
+#else
+		bootargs-append = " swiotlb=1 coherent_pool=2M";
+#endif
+	};
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         139MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x49B00000  |           6MB           |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 6 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+	reserved-memory {
+		tzapp:tzapp@49B00000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x49B00000 0x0 0x00600000>;
+		};
+	};
+};
+
+&tlmm {
+	uart_pins: uart_pins {
+		mux {
+			pins = "gpio44", "gpio45";
+			function = "blsp2_uart";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	spi_0_pins: spi_0_pins {
+		mux {
+			pins = "gpio38", "gpio39", "gpio40", "gpio41";
+			function = "blsp0_spi";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	qpic_pins: qpic_pins {
+		data_0 {
+			pins = "gpio15";
+			function = "qpic_pad0";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_1 {
+			pins = "gpio12";
+			function = "qpic_pad1";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_2 {
+			pins = "gpio13";
+			function = "qpic_pad2";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_3 {
+			pins = "gpio14";
+			function = "qpic_pad3";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_4 {
+			pins = "gpio5";
+			function = "qpic_pad4";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_5 {
+			pins = "gpio6";
+			function = "qpic_pad5";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_6 {
+			pins = "gpio7";
+			function = "qpic_pad6";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		data_7 {
+			pins = "gpio8";
+			function = "qpic_pad7";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+		qpic_pad {
+			pins = "gpio1", "gpio3", "gpio4",
+			       "gpio10", "gpio11", "gpio17";
+			function = "qpic_pad";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	button_pins: button_pins {
+		wps_button {
+			pins = "gpio9";
+			function = "gpio";
+			drive-strength = <8>;
+			bias-pull-down;
+		};
+	};
+
+	mdio_pins: mdio_pinmux {
+		mux_0 {
+			pins = "gpio64";
+			function = "mdc";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_1 {
+			pins = "gpio65";
+			function = "mdio";
+			drive-strength = <8>;
+			bias-pull-up;
+		};
+		mux_2 {
+			pins = "gpio77";
+			function = "gpio";
+			bias-pull-up;
+		};
+	};
+};
+
+&soc {
+	mdio: mdio@90000 {
+		pinctrl-0 = <&mdio_pins>;
+		pinctrl-names = "default";
+		phy-reset-gpio = <&tlmm 77 0>;
+		status = "ok";
+		phy0: ethernet-phy@0 {
+			reg = <0x10>;
+		};
+		phy1: ethernet-phy@1 {
+			reg = <0x14>;
+		};
+	};
+
+	ess-switch@3a000000 {
+		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+		switch_lan_bmp = <0x10>; /* lan port bitmap */
+		switch_wan_bmp = <0x20>; /* wan port bitmap */
+		switch_inner_bmp = <0xc0>; /*inner port bitmap*/
+		switch_mac_mode = <0xf>; /* mac mode for uniphy instance0*/
+		switch_mac_mode1 = <0xf>; /* mac mode for uniphy instance1*/
+		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
+		qcom,port_phyinfo {
+			port@4 {
+				port_id = <4>;
+				phy_address = <0x10>;
+				port_mac_sel = "QGMAC_PORT";
+			};
+			port@5 {
+				port_id = <5>;
+				phy_address = <0x14>;
+				port_mac_sel = "QGMAC_PORT";
+			};
+		};
+	};
+
+	dp1 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <4>;
+		reg = <0x3a001600 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <16>;
+		phy-mode = "sgmii";
+	};
+
+	dp2 {
+		device_type = "network";
+		compatible = "qcom,nss-dp";
+		qcom,id = <5>;
+		reg = <0x3a001800 0x200>;
+		qcom,mactype = <0>;
+		local-mac-address = [000000000000];
+		qcom,link-poll = <1>;
+		qcom,phy-mdio-addr = <20>;
+		phy-mode = "sgmii";
+	};
+
+	nss-macsec0 {
+		compatible = "qcom,nss-macsec";
+		phy_addr = <0x10>;
+		phy_access_mode = <0>;
+		mdiobus = <&mdio>;
+	};
+
+	nss-macsec1 {
+		compatible = "qcom,nss-macsec";
+		phy_addr = <0x14>;
+		phy_access_mode = <0>;
+		mdiobus = <&mdio>;
+	};
+
+};
+
+&blsp1_uart3 {
+	pinctrl-0 = <&uart_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&spi_0 {
+	pinctrl-0 = <&spi_0_pins>;
+	pinctrl-names = "default";
+	cs-select = <0>;
+	status = "ok";
+
+	m25p80@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0>;
+		compatible = "n25q128a11";
+		linux,modalias = "m25p80", "n25q128a11";
+		spi-max-frequency = <50000000>;
+		use-default-sizes;
+	};
+};
+
+&sdhc_1 {
+	status = "ok";
+};
+
+&qpic_bam {
+	status = "ok";
+};
+
+&nand {
+	pinctrl-0 = <&qpic_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&ssphy_0 {
+	status = "ok";
+};
+
+&qusb_phy_0 {
+	status = "ok";
+};
+
+&usb3 {
+	status = "ok";
+};
+
+&pcie_phy {
+	status = "ok";
+};
+
+&pcie0 {
+#if defined(__CNSS2__)
+	status = "ok";
+#endif
+};
+
+/* TZAPP is enabled in default memory profile only */
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+&qseecom {
+	mem-start = <0x49B00000>;
+	mem-size = <0x600000>;
+	status = "ok";
+};
+#endif
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-emulation-c1.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-emulation-c1.dts
new file mode 100644
index 000000000..232401772
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-emulation-c1.dts
@@ -0,0 +1,318 @@
+/dts-v1/;
+/* Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+#include "qcom-ipq6018-ion.dtsi"
+#include "qcom-ipq6018-audio-overlay.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
+	compatible = "qcom,ipq6018-emulation-c1", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+
+	aliases {
+		serial0 = &blsp1_uart1;
+		serial1 = &blsp1_uart2;
+		sdhc1 = &sdhc_1;
+		sdhc2 = &sdhc_2;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+		ethernet2 = "/soc/dp3";
+		ethernet3 = "/soc/dp4";
+		ethernet4 = "/soc/dp5";
+	};
+
+	chosen {
+		linux,initrd-end = <0x46000000>;
+		linux,initrd-start = <0x44000000>;
+		bootargs = "root=/dev/ram0 rw init=/init";
+		stdout-path = "serial0";
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0x0 0x20000000>;
+	};
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         117MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x48500000  |           2MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | LPASS  |              |                         |
+	 * |   Q6   |  0x48700000  |          26MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 26 MB for LPASS and 2 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+
+	reserved-memory {
+		tzapp:tzapp@48500000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x48500000 0x0 0x00200000>;
+		};
+
+		lpass@48700000 {
+			no-map;
+			reg = <0x0 0x48700000 0x0 0x01a00000>;
+		};
+	};
+
+	soc {
+		serial@78af000 {
+			status = "ok";
+		};
+
+		blsp1_uart2: serial@78b0000 {
+			status = "ok";
+		};
+
+		cryptobam: dma@704000 {
+			qcom,controlled-remotely = <0>;
+			qcom,config-pipe-trust-reg = <1>;
+		};
+
+		qca,scm_restart_reason {
+			status = "disabled";
+		};
+
+		qpic_lcd: qcom_mdss_qpic@7980000 {
+			qcom,bam_timeout = <20000>;
+			status = "ok";
+		};
+
+		qpic_lcd_panel: qcom_mdss_qpic_panel {
+			status = "ok";
+		};
+
+		usb2: usb2@7000000 {
+			status = "ok";
+		};
+
+		usb3: usb3@8A00000 {
+			status = "ok";
+		};
+
+		i2c_0: i2c@78b6000 {
+			status = "ok";
+		};
+
+		spi_0: spi@78b5000 { /* BLSP1 QUP0 */
+			status = "ok";
+
+			m25p80@0 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				reg = <0>;
+				compatible = "n25q128a11";
+				linux,modalias = "m25p80", "n25q128a11";
+				spi-max-frequency = <50000000>;
+				use-default-sizes;
+			};
+		};
+
+		spi_1: spi@78b6000 { /* BLSP1 QUP1 */
+			mt29f@1 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				compatible = "spinand,mt29f";
+				reg = <1>;
+				spi-max-frequency = <24000000>;
+				use-dummybyte-in-readid;
+			};
+		};
+
+		pwm {
+			used-pwm-indices = <1>, <0>, <0>, <0>;
+			status = "ok";
+		};
+
+		q6v5_wcss: q6v5_wcss@CD00000 {
+			qca,emulation;
+			img-addr = <0x4AB00000>;
+		};
+
+		glink_adsp: qcom,glink-smem-native-xprt-adsp@4AA00000 {
+			status = "ok";
+		};
+
+		ipc_router_adsp: qcom,ipc_router_adsp_xprt {
+			status = "ok";
+		};
+
+		smp2p_adsp: smp2p-adsp {
+			status = "ok";
+		};
+
+		q6v6_adsp: q6v6_adsp@AB00000 {
+			status = "ok";
+		};
+
+		glink_adsp_ssr: qcom,glink-ssr-adsp {
+			status = "ok";
+		};
+
+		q6v6_adsp: q6v6_adsp@AB00000 {
+			qca,emulation;
+			img-addr = <0x48700000>;
+		};
+
+		qpic_bam: dma@7984000{
+			status = "ok";
+		};
+
+		nand: qpic-nand@79b0000 {
+			status = "ok";
+		};
+
+		sdhc_1: sdhci@7804000 {
+			qcom,bus-speed-mode = "DDR_1p8v";
+			qcom,emulation = <1>;
+			status = "ok";
+		};
+
+		sdhc_2: sdhci_sd@7804000 {
+			qcom,emulation = <1>;
+		};
+
+		pcie0: pci@20000000 {
+			is_emulation = <1>;
+		};
+
+		dp1 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <1>;
+			reg = <0x3a001000 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp2 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <2>;
+			reg = <0x3a001200 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp3 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <3>;
+			reg = <0x3a001400 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp4 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <4>;
+			reg = <0x3a001600 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp5 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <5>;
+			reg = <0x3a003000 0x3fff>;
+			qcom,mactype = <1>;
+			local-mac-address = [000000000000];
+		};
+
+		nss_crypto {
+			status = "ok";
+		};
+
+		timer {
+			clock-frequency = <240000>;
+		};
+
+		smmu500: arm,smmu@1E00000 {
+			status = "ok";
+		};
+
+		wifi0: wifi@c000000 {
+			status = "disabled";
+		};
+	};
+
+	psci {
+		status = "disabled";
+	};
+
+	cpus {
+		CPU0: cpu@0 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+
+			L2_0: l2-cache {
+				compatible = "arm,arch-cache";
+			};
+		};
+
+		CPU1: cpu@1 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+		};
+
+		CPU2: cpu@2 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+		};
+
+		CPU3: cpu@3 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+		};
+	};
+
+	firmware {
+		qfprom {
+			status = "disabled";
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-emulation-c2.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-emulation-c2.dts
new file mode 100644
index 000000000..54abcbe7d
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-emulation-c2.dts
@@ -0,0 +1,156 @@
+/dts-v1/;
+/* Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
+	compatible = "qcom,ipq6018-emulation-c2", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+
+	aliases {
+		serial0 = &blsp1_uart1;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+		ethernet2 = "/soc/dp3";
+		ethernet3 = "/soc/dp4";
+		ethernet4 = "/soc/dp5";
+	};
+
+	chosen {
+		linux,initrd-end = <0x46000000>;
+		linux,initrd-start = <0x44000000>;
+		bootargs = "root=/dev/ram0 rw init=/init";
+		stdout-path = "serial0";
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0x0 0x20000000>;
+	};
+
+	soc {
+		serial@78af000 {
+			status = "ok";
+		};
+
+		qca,scm_restart_reason {
+			status = "disabled";
+		};
+
+		dp1 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <1>;
+			reg = <0x3a001000 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp2 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <2>;
+			reg = <0x3a001200 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp3 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <3>;
+			reg = <0x3a001400 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp4 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <4>;
+			reg = <0x3a001600 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp5 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <5>;
+			reg = <0x3a003000 0x3fff>;
+			qcom,mactype = <1>;
+			local-mac-address = [000000000000];
+		};
+
+		q6v5_wcss: q6v5_wcss@CD00000 {
+			qca,emulation;
+			img-addr = <0x4AB00000>;
+		};
+
+		timer {
+			clock-frequency = <240000>;
+		};
+
+		nss_crypto {
+			status = "ok";
+		};
+	};
+
+	psci {
+		status = "disabled";
+	};
+
+	cpus {
+		CPU0: cpu@0 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+
+			L2_0: l2-cache {
+				compatible = "arm,arch-cache";
+			};
+		};
+
+		CPU1: cpu@1 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+		};
+
+		CPU2: cpu@2 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+		};
+
+		CPU3: cpu@3 {
+			compatible = "arm,cortex-a53";
+			enable-method = "qcom,arm-cortex-acc";
+		};
+	};
+
+	firmware {
+		qfprom {
+			status = "disabled";
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-emulation-c3.dts b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-emulation-c3.dts
new file mode 100644
index 000000000..712dfe8e1
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-emulation-c3.dts
@@ -0,0 +1,253 @@
+/dts-v1/;
+/* Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+#include "qcom-ipq6018.dtsi"
+#include "qcom-ipq6018-rpm-regulator.dtsi"
+#include "qcom-ipq6018-cpr-regulator.dtsi"
+#include "qcom-ipq6018-cp-cpu.dtsi"
+#include "qcom-ipq6018-ion.dtsi"
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
+	compatible = "qcom,ipq6018-emulation-c3", "qcom,ipq6018";
+	interrupt-parent = <&intc>;
+
+	aliases {
+		serial0 = &blsp1_uart1;
+		serial1 = &blsp1_uart2;
+		sdhc1 = &sdhc_1;
+		sdhc2 = &sdhc_2;
+		/*
+		 * Aliases as required by u-boot
+		 * to patch MAC addresses
+		 */
+		ethernet0 = "/soc/dp1";
+		ethernet1 = "/soc/dp2";
+		ethernet2 = "/soc/dp3";
+		ethernet3 = "/soc/dp4";
+		ethernet4 = "/soc/dp5";
+	};
+
+	chosen {
+		linux,initrd-end = <0x46000000>;
+		linux,initrd-start = <0x44000000>;
+		bootargs = "root=/dev/ram0 rw init=/init";
+		stdout-path = "serial0";
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0x0 0x20000000>;
+	};
+
+	/*
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         117MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | TZ App |  0x48500000  |           2MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | LPASS  |              |                         |
+	 * |   Q6   |  0x48700000  |          26MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 *
+	 * From the available 145 MB for Linux in the first 256 MB,
+	 * we are reserving 26 MB for LPASS and 2 MB for TZAPP.
+	 *
+	 * Refer arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
+	 * for memory layout.
+	 */
+	reserved-memory {
+		tzapp:tzapp@48500000 {	/* TZAPPS */
+			no-map;
+			reg = <0x0 0x48500000 0x0 0x00200000>;
+		};
+
+		lpass@48700000 {
+			no-map;
+			reg = <0x0 0x48700000 0x0 0x01a00000>;
+		};
+	};
+
+	soc {
+		serial@78af000 {
+			status = "ok";
+		};
+
+		blsp1_uart2: serial@78b0000 {
+			status = "ok";
+		};
+
+		qpic_lcd: qcom_mdss_qpic@7980000 {
+			qcom,bam_timeout = <20000>;
+			status = "ok";
+		};
+
+		qpic_lcd_panel: qcom_mdss_qpic_panel {
+			status = "ok";
+		};
+
+		usb3: usb3@8A00000 {
+			status = "ok";
+		};
+
+		i2c_0: i2c@78b6000 {
+			status = "ok";
+		};
+
+		spi_0: spi@78b5000 { /* BLSP1 QUP0 */
+			status = "ok";
+
+			m25p80@0 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				reg = <0>;
+				compatible = "n25q128a11";
+				linux,modalias = "m25p80", "n25q128a11";
+				spi-max-frequency = <50000000>;
+				use-default-sizes;
+			};
+		};
+
+		spi_1: spi@78b6000 { /* BLSP1 QUP1 */
+			mt29f@1 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				compatible = "spinand,mt29f";
+				reg = <1>;
+				spi-max-frequency = <24000000>;
+				use-dummybyte-in-readid;
+			};
+		};
+
+		pwm {
+			used-pwm-indices = <1>, <0>, <0>, <0>;
+			status = "ok";
+		};
+
+		qpic_bam: dma@7984000{
+			status = "ok";
+		};
+
+		nand: qpic-nand@79b0000 {
+			status = "ok";
+		};
+
+		sdhc_1: sdhci@7804000 {
+			qcom,bus-speed-mode = "DDR_1p8v";
+			qcom,emulation = <1>;
+			status = "ok";
+		};
+
+		sdhc_2: sdhci_sd@7804000 {
+			qcom,emulation = <1>;
+		};
+
+		pcie0: pci@20000000 {
+			is_emulation = <1>;
+		};
+
+		dp1 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <1>;
+			reg = <0x3a001000 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp2 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <2>;
+			reg = <0x3a001200 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp3 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <3>;
+			reg = <0x3a001400 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp4 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <4>;
+			reg = <0x3a001600 0x200>;
+			qcom,mactype = <0>;
+			local-mac-address = [000000000000];
+		};
+
+		dp5 {
+			device_type = "network";
+			compatible = "qcom,nss-dp";
+			qcom,id = <5>;
+			reg = <0x3a003000 0x3fff>;
+			qcom,mactype = <1>;
+			local-mac-address = [000000000000];
+		};
+
+		nss_crypto {
+			status = "ok";
+		};
+
+		timer {
+			clock-frequency = <240000>;
+		};
+
+		smmu500: arm,smmu@1E00000 {
+			status = "ok";
+		};
+
+		glink_adsp: qcom,glink-smem-native-xprt-adsp@4AA00000 {
+			status = "ok";
+		};
+
+		ipc_router_adsp: qcom,ipc_router_adsp_xprt {
+			status = "ok";
+		};
+
+		smp2p_adsp: smp2p-adsp {
+			status = "ok";
+		};
+
+		q6v6_adsp: q6v6_adsp@AB00000 {
+			status = "ok";
+		};
+
+		glink_adsp_ssr: qcom,glink-ssr-adsp {
+			status = "ok";
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-ion.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-ion.dtsi
new file mode 100644
index 000000000..0f637134e
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-ion.dtsi
@@ -0,0 +1,52 @@
+/*
+ * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#if !defined(__IPQ_MEM_PROFILE_256_MB__) && !defined(__IPQ_MEM_PROFILE_512_MB__)
+/ {
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		adsp_mem: adsp_region {
+			compatible = "shared-dma-pool";
+			alloc-ranges = <0 0x00000000 0 0xffffffff>;
+			reusable;
+			alignment = <0 0x400000>;
+			size = <0 0x800000>;
+		};
+	};
+};
+
+&soc {
+	ion: qcom,ion {
+		compatible = "qcom,msm-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		system_heap: qcom,ion-heap@25 {
+			reg = <25>;
+			qcom,ion-heap-type = "SYSTEM";
+		};
+
+		qcom,ion-heap@22 { /* ADSP HEAP */
+			reg = <22>;
+			memory-region = <&adsp_mem>;
+			qcom,ion-heap-type = "DMA";
+		};
+	};
+};
+#endif
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
new file mode 100644
index 000000000..c8c6ebb3d
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi
@@ -0,0 +1,374 @@
+/*
+ * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+
+/ {
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+	MP_256;
+#elif __IPQ_MEM_PROFILE_512_MB__
+	MP_512;
+#endif
+
+	/*		   256 MB Profile
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  NSS   |  0x40000000  |          8MB            |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x40800000  |         153MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | uboot  |  0x4A100000  |           4MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |  SBL   |  0x4A500000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | TZ+HYP |  0x4A600000  |           4MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |  smem  |  0x4AA00000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | WLAN   |              |                         |
+	 * |   Q6   |  0x4AB00000  |          40MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | WLAN   |              |                         |
+	 * | Q6 ETR |  0x4D300000  |          1MB            |
+	 * | Region |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | M3 Dump|  0x4D400000  |           1MB           |
+	 * +=================================================+
+	 * |                                                 |
+	 * |                                                 |
+	 * |                                                 |
+	 * |            43MB memory for Linux                |
+	 * |                                                 |
+	 * |                                                 |
+	 * |                                                 |
+	 * +=================================================+
+	 */
+
+#ifdef __IPQ_MEM_PROFILE_256_MB__
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0x0 0x10000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		nss@40000000 {
+			no-map;
+			reg = <0x0 0x40000000 0x0 0x00800000>;
+		};
+
+		uboot@4A100000 {
+			no-map;
+			reg = <0x0 0x4A100000 0x0 0x00400000>;
+		};
+
+		sbl@4A500000 {
+			no-map;
+			reg = <0x0 0x4A500000 0x0 0x00100000>;
+		};
+
+		tz@4A600000 {
+			no-map;
+			reg = <0x0 0x4A600000 0x0 0x00400000>;
+		};
+
+		smem_region:smem@4AA00000 {
+			no-map;
+			reg = <0x0 0x4AA00000 0x0 0x00100000>;
+		};
+
+		q6_region: wcnss@4ab00000 {
+			no-map;
+			reg = <0x0 0x4ab00000 0x0 0x02800000>;
+		};
+
+		q6_etr_region: q6_etr_dump@1 {
+			no-map;
+			reg = <0x0 0x4D300000 0x0 0x100000>;
+		};
+
+		m3_dump@4d400000 {
+			no-map;
+			reg = <0x0 0x4d400000 0x0 0x100000>;
+		};
+
+		rpm_msg_ram: rpm_msg_ram@0x60000 {
+			no-map;
+			reg = <0x0 0x60000 0x0 0x6000>;
+		};
+	};
+
+	/*		    512 MB Profile
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  NSS   |  0x40000000  |          16MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         145MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | uboot  |  0x4A100000  |           4MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |  SBL   |  0x4A500000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | TZ+HYP |  0x4A600000  |           4MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |  smem  |  0x4AA00000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | WLAN   |              |                         |
+	 * |   Q6   |  0x4AB00000  |          55MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | WLAN   |              |                         |
+	 * | Q6 ETR |  0x4E200000  |           1MB           |
+	 * | Region |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | M3 Dump|  0x4E300000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  Pine  |  0x4E400000  |          30MB           |
+	 * |        |              |  (on CP01-C3 RDP only)  |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  MHI0  |  0x50200000  |          16MB           |
+	 * |        |              |  (on CP01-C3 RDP only)  |
+	 * +=================================================+
+	 * |                                                 |
+	 * |                                                 |
+	 * |                                                 |
+	 * |          Remaining memory for Linux             |
+	 * |                                                 |
+	 * |                                                 |
+	 * |                                                 |
+	 * +=================================================+
+	 */
+
+#elif __IPQ_MEM_PROFILE_512_MB__
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0x0 0x20000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		nss@40000000 {
+			no-map;
+			reg = <0x0 0x40000000 0x0 0x01000000>;
+		};
+
+		uboot@4A100000 {
+			no-map;
+			reg = <0x0 0x4A100000 0x0 0x00400000>;
+		};
+
+		sbl@4A500000 {
+			no-map;
+			reg = <0x0 0x4A500000 0x0 0x00100000>;
+		};
+
+		tz@4A600000 {
+			no-map;
+			reg = <0x0 0x4A600000 0x0 0x00400000>;
+		};
+
+		smem_region:smem@4AA00000 {
+			no-map;
+			reg = <0x0 0x4AA00000 0x0 0x00100000>;
+		};
+
+		q6_region: wcnss@4ab00000 {
+			no-map;
+			reg = <0x0 0x4ab00000 0x0 0x03700000>;
+		};
+
+		q6_etr_region: q6_etr_dump@1 {
+			no-map;
+			reg = <0x0 0x4E200000 0x0 0x100000>;
+		};
+
+		m3_dump@4e300000 {
+			no-map;
+			reg = <0x0 0x4e300000 0x0 0x100000>;
+		};
+
+		rpm_msg_ram: rpm_msg_ram@0x60000 {
+			no-map;
+			reg = <0x0 0x60000 0x0 0x6000>;
+		};
+	};
+
+	/*		  Default Profile
+	 * +=========+==============+========================+
+	 * |        |              |                         |
+	 * | Region | Start Offset |          Size           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  NSS   |  0x40000000  |          16MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | Linux  |  0x41000000  |         145MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | uboot  |  0x4A100000  |           4MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |  SBL   |  0x4A500000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * | TZ+HYP |  0x4A600000  |           4MB           |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * |  smem  |  0x4AA00000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * | WLAN   |              |                         |
+	 * |   Q6   |  0x4AB00000  |          85MB           |
+	 * |        |              |                         |
+	 * |        |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | WLAN   |              |                         |
+	 * | Q6 ETR |  0x50000000  |           1MB           |
+	 * | Region |              |                         |
+	 * +--------+--------------+-------------------------+
+	 * | M3 Dump|  0x50100000  |           1MB           |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  Pine  |  0x50200000  |          45MB           |
+	 * |        |              |  (on CP01-C3 RDP only)  |
+	 * +--------+--------------+-------------------------+
+	 * |        |              |                         |
+	 * |  MHI0  |  0x52F00000  |          24MB           |
+	 * |        |              |  (on CP01-C3 RDP only)  |
+	 * +=================================================+
+	 * |                                                 |
+	 * |                                                 |
+	 * |                                                 |
+	 * |          Remaining memory for Linux             |
+	 * |                                                 |
+	 * |                                                 |
+	 * |                                                 |
+	 * +=================================================+
+	 */
+
+#else
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0x0 0x40000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		nss@40000000 {
+			no-map;
+			reg = <0x0 0x40000000 0x0 0x01000000>;
+		};
+
+		uboot@4A100000 {
+			no-map;
+			reg = <0x0 0x4A100000 0x0 0x00400000>;
+		};
+
+		sbl@4A500000 {
+			no-map;
+			reg = <0x0 0x4A500000 0x0 0x00100000>;
+		};
+
+		tz@4A600000 {
+			no-map;
+			reg = <0x0 0x4A600000 0x0 0x00400000>;
+		};
+
+		smem_region:smem@4AA00000 {
+			no-map;
+			reg = <0x0 0x4AA00000 0x0 0x00100000>;
+		};
+
+		q6_region: wcnss@4ab00000 {
+			no-map;
+			reg = <0x0 0x4ab00000 0x0 0x05500000>;
+		};
+
+		q6_etr_region: q6_etr_dump@1 {
+			no-map;
+			reg = <0x0 0x50000000 0x0 0x100000>;
+		};
+
+		m3_dump@50100000 {
+			no-map;
+			reg = <0x0 0x50100000 0x0 0x100000>;
+		};
+
+		rpm_msg_ram: rpm_msg_ram@0x60000 {
+			no-map;
+			reg = <0x0 0x60000 0x0 0x6000>;
+		};
+	};
+#endif
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-mhi.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-mhi.dtsi
new file mode 100644
index 000000000..b500445f9
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-mhi.dtsi
@@ -0,0 +1,130 @@
+/*
+ * Copyright (c) 2020, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+
+/ {
+
+	soc {
+		wifi1: wifi1@f00000 {
+			compatible  = "qcom,cnss-qcn9000";
+			qcom,wlan-ramdump-dynamic = <0x400000>;
+			status = "disabled";
+			mhi,max-channels = <30>;
+			mhi,timeout = <10000>;
+
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			mhi_channels {
+				mhi_chan@0 {
+					reg = <0>;
+					label = "LOOPBACK";
+					mhi,num-elements = <32>;
+					mhi,event-ring = <1>;
+					mhi,chan-dir = <1>;
+					mhi,data-type = <0>;
+					mhi,doorbell-mode = <2>;
+					mhi,ee = <0x14>;
+				};
+
+				mhi_chan@1 {
+					reg = <1>;
+					label = "LOOPBACK";
+					mhi,num-elements = <32>;
+					mhi,event-ring = <1>;
+					mhi,chan-dir = <2>;
+					mhi,data-type = <0>;
+					mhi,doorbell-mode = <2>;
+					mhi,ee = <0x14>;
+				};
+
+				mhi_chan@4 {
+					reg = <4>;
+					label = "DIAG";
+					mhi,num-elements = <32>;
+					mhi,event-ring = <1>;
+					mhi,chan-dir = <1>;
+					mhi,data-type = <0>;
+					mhi,doorbell-mode = <2>;
+					mhi,ee = <0x14>;
+				};
+
+				mhi_chan@5 {
+					reg = <5>;
+					label = "DIAG";
+					mhi,num-elements = <32>;
+					mhi,event-ring = <1>;
+					mhi,chan-dir = <2>;
+					mhi,data-type = <0>;
+					mhi,doorbell-mode = <2>;
+					mhi,ee = <0x14>;
+				};
+
+				mhi_chan@20 {
+					reg = <20>;
+					label = "IPCR";
+					mhi,num-elements = <32>;
+					mhi,event-ring = <1>;
+					mhi,chan-dir = <1>;
+					mhi,data-type = <1>;
+					mhi,doorbell-mode = <2>;
+					mhi,ee = <0x14>;
+					mhi,auto-start;
+				};
+
+				mhi_chan@21 {
+					reg = <21>;
+					label = "IPCR";
+					mhi,num-elements = <32>;
+					mhi,event-ring = <1>;
+					mhi,chan-dir = <2>;
+					mhi,data-type = <0>;
+					mhi,doorbell-mode = <2>;
+					mhi,ee = <0x14>;
+					mhi,auto-queue;
+					mhi,auto-start;
+				};
+			};
+
+			mhi_events {
+				mhi_event@0 {
+					mhi,num-elements = <32>;
+					mhi,intmod = <1>;
+					mhi,msi = <1>;
+					mhi,priority = <1>;
+					mhi,brstmode = <2>;
+					mhi,data-type = <1>;
+				};
+
+				mhi_event@1 {
+					mhi,num-elements = <256>;
+					mhi,intmod = <1>;
+					mhi,msi = <2>;
+					mhi,priority = <1>;
+					mhi,brstmode = <2>;
+				};
+			};
+
+			mhi_devices {
+				mhi_qrtr {
+					mhi,chan = "IPCR";
+					qcom,net-id = <0>;
+				};
+			};
+		};
+
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-regulator.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-regulator.dtsi
new file mode 100644
index 000000000..a1eb7f551
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-regulator.dtsi
@@ -0,0 +1,28 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+/ {
+	e_smps1_reg: fixed-regulator@0 {
+		compatible = "regulator-fixed";
+		regulator-name = "e-smps1-reg";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-always-on;
+		regulator-boot-on;
+		status = "disabled";
+	};
+};
+
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-rpm-regulator.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-rpm-regulator.dtsi
new file mode 100644
index 000000000..f14d90e55
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-rpm-regulator.dtsi
@@ -0,0 +1,154 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+&rpm_bus {
+	rpm-regulator-smpa1 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "smpa";
+		qcom,resource-id = <1>;
+		qcom,regulator-type = <1>;
+		qcom,hpm-min-load = <100000>;
+		status = "disabled";
+
+		ipq6018_s1_corner: regulator-s1 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_s1";
+			qcom,set = <3>;
+			regulator-min-microvolt = <850000>;
+			regulator-max-microvolt = <987500>;
+			qcom,always-send-voltage;
+			status = "disabled";
+		};
+	};
+
+	rpm-regulator-smpa2 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "smpa";
+		qcom,resource-id = <2>;
+		qcom,regulator-type = <1>;
+		status = "ok";
+
+		ipq6018_s2_corner: regulator-s2 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_s2";
+			regulator-min-microvolt = <587500>;
+			regulator-max-microvolt = <1100000>;
+			qcom,always-send-voltage;
+			qcom,set = <3>;
+			status = "ok";
+		};
+	};
+
+	rpm-regulator-smpa3 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "smpa";
+		qcom,resource-id = <3>;
+		qcom,regulator-type = <1>;
+		qcom,hpm-min-load = <100000>;
+		status = "disabled";
+
+		ipq6018_s3_corner: regulator-s3 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_s3";
+			regulator-min-microvolt = <640000>;
+			regulator-max-microvolt = <780000>;
+			qcom,set = <3>;
+			status = "disabled";
+		};
+	};
+
+	rpm-regulator-smpa4 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "smpa";
+		qcom,resource-id = <4>;
+		qcom,regulator-type = <1>;
+		qcom,hpm-min-load = <100000>;
+		status = "disabled";
+
+		ipq6018_s5_corner: regulator-s5 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_s4";
+			qcom,set = <1>;
+			status = "disabled";
+		};
+	};
+
+	rpm-regulator-ldoa2 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "ldoa";
+		qcom,resource-id = <2>;
+		qcom,regulator-type = <0>;
+		status = "ok";
+
+		ipq6018_l2_corner: regulator-l2 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_l2";
+			regulator-min-microvolt = <1104000>;
+			regulator-max-microvolt = <3300000>;
+			qcom,always-send-voltage;
+			qcom,set = <3>;
+			status = "ok";
+		};
+	};
+
+	rpm-regulator-ldoa3 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "ldoa";
+		qcom,resource-id = <3>;
+		qcom,regulator-type = <0>;
+		qcom,hpm-min-load = <10000>;
+		status = "disabled";
+
+		ipq6018_l3_corner: regulator-l3 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_l3";
+			qcom,set = <3>;
+			status = "disabled";
+		};
+	};
+
+	rpm-regulator-ldoa4 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "ldoa";
+		qcom,resource-id = <4>;
+		qcom,regulator-type = <0>;
+		qcom,hpm-min-load = <10000>;
+		status = "disabled";
+
+		ipq6018_l4_corner: regulator-l4 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_l4";
+			qcom,set = <3>;
+			status = "disabled";
+		};
+	};
+
+	rpm-regulator-ldoa5 {
+		compatible = "qcom,rpm-glink-regulator-resource";
+		qcom,resource-name = "ldoa";
+		qcom,resource-id = <5>;
+		qcom,regulator-type = <0>;
+		qcom,hpm-min-load = <10000>;
+		status = "disabled";
+
+		ipq6018_l5_corner: regulator-l5 {
+			compatible = "qcom,rpm-glink-regulator";
+			regulator-name = "ipq6018_l5";
+			qcom,set = <3>;
+			status = "disabled";
+		};
+	};
+};
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-thermal.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-thermal.dtsi
new file mode 100644
index 000000000..3ad14d237
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018-thermal.dtsi
@@ -0,0 +1,255 @@
+/*
+ * Copyright (c) 2019, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+/ {
+	thermal-zones {
+		tsens_tz_sensor4 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 4>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+
+		tsens_tz_sensor5 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 5>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+
+		tsens_tz_sensor7 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 7>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+
+		tsens_tz_sensor8 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 8>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+
+		tsens_tz_sensor13 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 13>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+
+		tsens_tz_sensor14 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 14>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+
+		tsens_tz_sensor15 {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&tsens 15>;
+
+			trips {
+				cpu-critical-hi {
+					temperature = <125>;
+					hysteresis = <2>;
+					type = "critical_high";
+				};
+
+				cpu-config-hi {
+					temperature = <105>;
+					hysteresis = <2>;
+					type = "configurable_hi";
+				};
+
+				cpu-config-lo {
+					temperature = <95>;
+					hysteresis = <2>;
+					type = "configurable_lo";
+				};
+
+				cpu-critical-low {
+					temperature = <0>;
+					hysteresis = <2>;
+					type = "critical_low";
+				};
+			};
+		};
+	};
+};
+
+&soc {
+	tsens: thermal-sensor@4a8000 {
+		compatible = "qcom,ipq6018-tsens";
+		reg = <0x4a8000 0x2000>;
+		interrupts = <0 184 0>;
+		#thermal-sensor-cells = <1>;
+		tsens-up-low-int-clr-deassert-quirk;
+		status = "ok";
+	};
+};
+
diff --git a/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018.dtsi b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018.dtsi
new file mode 100644
index 000000000..520d35c37
--- /dev/null
+++ b/target/linux/ipq60xx/files/arch/arm64/boot/dts/qcom/qcom-ipq6018.dtsi
@@ -0,0 +1,2416 @@
+/*
+ * Copyright (c) 2018-2020, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/clock/qcom,gcc-ipq6018.h>
+#include <dt-bindings/reset/qcom,gcc-ipq6018.h>
+#include <dt-bindings/clock/qca,apss-ipq6018.h>
+#include "qcom-ipq6018-memory.dtsi"
+#include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
+#include <dt-bindings/gpio/gpio.h>
+#include "qcom-ipq6018-mhi.dtsi"
+
+/ {
+	model = "Qualcomm Technologies, Inc. IPQ6018";
+	compatible = "qcom,ipq6018";
+	qcom,board-id = <0x8 0x0>;
+	qcom,pmic-id = <0x0 0x0 0x0 0x0>;
+
+	soc: soc {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		ranges = <0 0 0 0xffffffff>;
+		compatible = "simple-bus";
+
+		intc: interrupt-controller@b000000 {
+			compatible = "qcom,msm-qgic2";
+			interrupt-controller;
+			#interrupt-cells = <0x3>;
+			reg = <0xb000000 0x1000>, <0xb002000 0x1000>;
+		};
+
+		timer {
+			compatible = "arm,armv8-timer";
+			interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+				     <GIC_PPI 3 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+				     <GIC_PPI 4 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+				     <GIC_PPI 1 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
+			clock-frequency = <24000000>;
+			always-on;
+		};
+
+		gcc: gcc@1800000 {
+			compatible = "qcom,gcc-ipq6018";
+			reg = <0x1800000 0x80000>;
+			#clock-cells = <0x1>;
+			#reset-cells = <0x1>;
+		};
+
+		apss_clk: qcom,apss_clk@b111000 {
+			compatible = "qcom,apss-ipq6018";
+			reg = <0xb111000 0x6000>;
+			#clock-cells = <0x1>;
+			#reset-cells = <1>;
+		};
+
+		smmu500: arm,smmu@1E00000 {
+			compatible = "arm,smmu-v2";
+			reg = <0x01E00000 0x40000>;
+			#iommu-cells = <1>;
+			#global-interrupts = <1>;
+			qcom,skip-init;
+			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 242 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		adsprpc_mem: qcom,msm-adsprpc-mem {
+			compatible = "qcom,msm-adsprpc-mem-region";
+			status = "disabled";
+		};
+
+		fastrpc_cb: qcom,msm_fastrpc {
+			compatible = "qcom,msm-fastrpc-compute";
+			qcom,rpc-latency-us = <611>;
+			qcom,fastrpc-adsp-audio-pdr;
+			qcom,fastrpc-adsp-sensors-pdr;
+			qcom,fastrpc-legacy-remote-heap;
+			status = "disabled";
+
+			qcom,msm_fastrpc_compute_cb1 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x1004>;
+			};
+
+			qcom,msm_fastrpc_compute_cb2 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x1005>;
+			};
+
+			qcom,msm_fastrpc_compute_cb3 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x1006>;
+			};
+
+			qcom,msm_fastrpc_compute_cb4 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x1007>;
+			};
+
+			qcom,msm_fastrpc_compute_cb5 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x1008>;
+			};
+
+			qcom,msm_fastrpc_compute_cb6 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x1009>;
+			};
+
+			qcom,msm_fastrpc_compute_cb7 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x100A>;
+			};
+
+			qcom,msm_fastrpc_compute_cb8 {
+				compatible = "qcom,msm-fastrpc-compute-cb";
+				label = "adsprpc-smd";
+				iommus = <&smmu500 0x100B>;
+			};
+		};
+
+		blsp1_uart5: serial@78b3000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x78b3000 0x200>;
+			interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART5_APPS_CLK>,
+				 <&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp1_uart1: serial@78af000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x78af000 0x200>;
+			interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART1_APPS_CLK>,
+				 <&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp1_uart2: serial@78b0000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x78b0000 0x200>;
+			interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART2_APPS_CLK>,
+				<&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp1_uart3: serial@78b1000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x78b1000 0x200>;
+			interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_UART3_APPS_CLK>,
+				<&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		qcom_rng: qrng@e1000 {
+			compatible = "qcom,prng-ipq807x";
+			reg = <0xe3000 0x1000>;
+			clocks = <&gcc GCC_PRNG_AHB_CLK>;
+			clock-names = "core";
+			status = "ok";
+		};
+
+		cryptobam: dma@704000 {
+			compatible = "qcom,bam-v1.7.0";
+			reg = <0x00704000 0x20000>;
+			interrupts = <GIC_SPI 207 IRQ_TYPE_NONE>;
+			clocks = <&gcc GCC_CRYPTO_AHB_CLK>;
+			clock-names = "bam_clk";
+			#dma-cells = <1>;
+			qcom,ee = <1>;
+			qcom,controlled-remotely = <1>;
+			qcom,config-pipe-trust-reg = <0>;
+		};
+
+		crypto: crypto@73a000 {
+			compatible = "qcom,crypto-v5.1";
+			reg = <0x0073a000 0x6000>;
+			clocks = <&gcc GCC_CRYPTO_AHB_CLK>,
+				<&gcc GCC_CRYPTO_AXI_CLK>,
+				<&gcc GCC_CRYPTO_CLK>;
+			clock-names = "iface", "bus", "core";
+			dmas = <&cryptobam 2>, <&cryptobam 3>;
+			dma-names = "rx", "tx";
+		};
+
+		qpic_lcd: qcom_mdss_qpic@7980000 {
+			compatible = "qcom,mdss_qpic";
+			reg = <0x7980000 0x24000>;
+			interrupts = <GIC_SPI 151 IRQ_TYPE_NONE>;
+			clocks = <&gcc GCC_QPIC_CLK>,
+				<&gcc GCC_QPIC_AHB_CLK>;
+			clock-names = "core", "aon";
+			dmas = <&qpic_bam 6>;
+			dma-names = "chan";
+			status = "disabled";
+		};
+
+		qpic_lcd_panel: qcom_mdss_qpic_panel {
+			compatible = "qcom,mdss-qpic-panel";
+			label = "qpic lcd panel";
+			qcom,mdss-pan-res = <800 480>;
+			qcom,mdss-pan-bpp = <18>;
+			qcom,refresh_rate = <60>;
+			status = "disabled";
+		};
+
+		ssphy_0: ssphy@78000 {
+			compatible = "qcom,usb-ssphy-qmp";
+			reg = <0x78000 0x45c>,
+				<0x0193f244 0x4>,
+				<0x08af8800 0x100>,
+				<0x7e000 0x18>;
+			reg-names = "qmp_phy_base",
+				    "vls_clamp_reg",
+				    "qscratch_base",
+				    "ahb2phy_base";
+			qcom,qmp-phy-init-seq = <0xac 0x14 0x1a 0x00
+						0x34 0x08 0x08 0x00
+						0x174 0x30 0x30 0x00
+						0x3c 0x06 0x06 0x00
+						0xb4 0x00 0x00 0x00
+						0xb8 0x08 0x08 0x00
+						0x194 0x06 0x06 0x3e8
+						0x19c 0x01 0x01 0x00
+						0x178 0x00 0x00 0x00
+						0xd0 0x68 0x68 0x00
+						0xdc 0xab 0xab 0x00
+						0xe0 0xaa 0xaa 0x00
+						0xe4 0x02 0x02 0x00
+						0x78 0x09 0x09 0x00
+						0x84 0x16 0x16 0x00
+						0x90 0x28 0x28 0x00
+						0x108 0xa0 0xa0 0x00
+						0x10c 0x00 0x00 0x00
+						0x184 0x0a 0x0a 0x00
+						0x4c 0xaa 0xaa 0x00
+						0x50 0x29 0x29 0x00
+						0x54 0x00 0x00 0x00
+						0xc8 0x00 0x00 0x00
+						0x18c 0x00 0x00 0x00
+						0xcc 0x00 0x00 0x00
+						0x128 0x00 0x00 0x00
+						0x0c 0x0a 0x0a 0x00
+						0x10 0x01 0x01 0x00
+						0x1c 0x7d 0x7d 0x00
+						0x20 0x01 0x01 0x00
+						0x14 0x00 0x00 0x00
+						0x18 0x00 0x00 0x00
+						0x24 0x0a 0x0a 0x00
+						0x28 0x05 0x05 0x00
+						0x48 0x0f 0x0f 0x00
+						0x70 0x0f 0x0f 0x00
+						0x100 0x80 0x80 0x00
+						0x440 0x0b 0x0b 0x00
+						0x4d8 0x02 0x02 0x00
+						0x4dc 0x6c 0x6c 0x00
+						0x4e0 0xbb 0xb8 0x00
+						0x508 0x77 0x77 0x00
+						0x50c 0x80 0x80 0x00
+						0x514 0x03 0x03 0x00
+						0x51c 0x16 0x16 0x00
+						0x448 0x75 0x75 0x00
+						0x454 0x00 0x00 0x00
+						0x40c 0x0a 0x0a 0x00
+						0x41c 0x06 0x06 0x00
+						0x510 0x00 0x00 0x00
+						0x268 0x45 0x45 0x00
+						0x2ac 0x12 0x12 0x00
+						0x294 0x06 0x06 0x00
+						0x254 0x00 0x00 0x00
+						0x8c8 0x83 0x83 0x00
+						0x8c4 0x02 0x02 0x00
+						0x8cc 0x09 0x09 0x00
+						0x8d0 0xa2 0xa2 0x00
+						0x8d4 0x85 0x85 0x00
+						0x880 0xd1 0xd1 0x00
+						0x884 0x1f 0x1f 0x00
+						0x888 0x47 0x47 0x00
+						0x80c 0x9f 0x9f 0x00
+						0x824 0x17 0x17 0x00
+						0x828 0x0f 0x0f 0x00
+						0x8b8 0x75 0x75 0x00
+						0x8bc 0x13 0x13 0x00
+						0x8b0 0x86 0x86 0x00
+						0x8a0 0x04 0x04 0x00
+						0x88c 0x44 0x44 0x00
+						0x870 0xe7 0xe7 0x00
+						0x874 0x03 0x03 0x00
+						0x878 0x40 0x40 0x00
+						0x87c 0x00 0x00 0x00
+						0x9d8 0x88 0x88 0x00
+						0xffffffff 0xffffffff 0x00 0x00>;
+			qcom,qmp-phy-reg-offset = <0x988 0x98c 0x990 0x994
+						0x974 0x8d8 0x8dc 0x804 0x800
+						0x808>;
+
+			clocks = <&gcc GCC_USB0_AUX_CLK>,
+				 <&gcc GCC_USB0_PIPE_CLK>;
+
+			clock-names = "aux_clk", "pipe_clk";
+
+			resets =  <&gcc GCC_USB0_PHY_BCR>,
+				  <&gcc GCC_USB3PHY_0_PHY_BCR>;
+			reset-names = "usb3_phy_reset",
+				      "usb3phy_phy_reset";
+
+			status = "disabled";
+		 };
+
+		qusb_phy_0: qusb@79000 {
+			compatible = "qcom,qusb2phy";
+			reg = <0x079000 0x180>,
+			      <0x08af8800 0x400>,
+			      <0x01841030 0x4>,
+			      <0x08A0C12C 0x4>;
+			reg-names = "qusb_phy_base",
+				    "qscratch_base",
+				    "ref_clk_addr",
+				    "usb3_guctl_addr";
+
+			qcom,qusb-phy-init-seq = <0x14 0x00
+						  0xF8 0x80
+						  0xB3 0x84
+						  0x83 0x88
+						  0xC0 0x8C
+						  0x30 0x08
+						  0x79 0x0C
+						  0x21 0x10
+						  0x00 0x90
+						  0x00 0x18
+						  0x14 0x9C
+						  0x80 0x04
+						  0x9F 0x1C>;
+			phy_type= "utmi";
+
+			resets = <&gcc GCC_QUSB2_0_PHY_BCR>;
+			reset-names = "usb2_phy_reset";
+
+			status = "disabled";
+		};
+
+		qusb_phy_1: qusb@59000 {
+			compatible = "qcom,qusb2phy";
+			reg = <0x059000 0x180>,
+			      <0x070f8800 0x400>,
+			      <0x01841030 0x4>,
+			      <0x0700C12C 0x4>;
+			reg-names = "qusb_phy_base",
+				    "qscratch_base",
+				    "ref_clk_addr",
+				    "usb3_guctl_addr";
+			qcom,qusb-phy-init-seq = <0x14 0x00
+						  0xF8 0x80
+						  0xB3 0x84
+						  0x83 0x88
+						  0xC0 0x8C
+						  0x30 0x08
+						  0x79 0x0C
+						  0x21 0x10
+						  0x00 0x90
+						  0x00 0x18
+						  0x14 0x9C
+						  0x80 0x04
+						  0x9F 0x1C>;
+
+			phy_type= "utmi";
+
+			resets = <&gcc GCC_QUSB2_1_PHY_BCR>;
+			reset-names = "usb2_phy_reset";
+
+			status = "disabled";
+		};
+
+		dbm_1p5: dbm@0x8AF8000 {
+			compatible = "qcom,usb-dbm-1p5";
+			reg = <0x8AF8000 0x300>;
+			qcom,reset-ep-after-lpm-resume;
+		};
+
+		usb3: usb3@8A00000 {
+			compatible = "qcom,ipq6018-dwc3";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+			reg = <0x8AF8800 0x100>,
+				<0x8A00000 0xcd00>;
+			reg-names = "qscratch_base", "dwc3_base";
+			clocks = <&gcc GCC_SNOC_BUS_TIMEOUT2_AHB_CLK>,
+				 <&gcc GCC_SYS_NOC_USB0_AXI_CLK>,
+				 <&gcc GCC_USB0_MASTER_CLK>,
+				 <&gcc GCC_USB0_SLEEP_CLK>,
+				 <&gcc GCC_USB0_MOCK_UTMI_CLK>,
+				 <&gcc GCC_USB0_PHY_CFG_AHB_CLK>,
+				 <&gcc GCC_USB0_AUX_CLK>,
+				 <&gcc GCC_USB0_PIPE_CLK>;
+			clock-names = "snoc_bus_timeout2",
+				      "sys_noc_axi",
+				      "master",
+				      "sleep",
+				      "mock_utmi",
+				      "cfg_ahb_clk",
+				      "aux_clk",
+				      "pipe_clk";
+			assigned-clocks = <&gcc GCC_SYS_NOC_USB0_AXI_CLK>,
+					  <&gcc GCC_USB0_MASTER_CLK>,
+					  <&gcc GCC_USB0_MOCK_UTMI_CLK>;
+			assigned-clock-rates = <133330000>,
+						<133330000>,
+						<24000000>;
+			qca,host = <1>;
+			qcom,usb-dbm = <&dbm_1p5>;
+			status = "disabled";
+
+			dwc_0: dwc3@8A00000 {
+			       compatible = "snps,dwc3";
+			       reg = <0x8A00000 0xcd00>;
+			       interrupts = <GIC_SPI 140 IRQ_TYPE_NONE>;
+			       usb-phy = <&qusb_phy_0>, <&ssphy_0>;
+			       snps,dis_ep_cache_eviction;
+			       tx-fifo-resize;
+			       snps,usb3-u1u2-disable;
+			       snps,nominal-elastic-buffer;
+			       snps,is-utmi-l1-suspend;
+			       snps,hird-threshold = /bits/ 8 <0x0>;
+			       snps,dis_u2_susphy_quirk;
+			       snps,dis_u3_susphy_quirk;
+				   snps,quirk-ref-clock-adjustment = <0xA87F0>;
+				   snps,quirk-ref-clock-period = <0x29>;
+			       dr_mode = "host";
+			};
+		};
+
+		qcom,usbbam@8B04000 {
+			compatible = "qcom,usb-bam-msm";
+			reg = <0x8B04000 0x17000>;
+			interrupt-parent = <&intc>;
+			interrupts = <GIC_SPI 135 IRQ_TYPE_NONE>;
+
+			qcom,bam-type = <0>;
+			qcom,usb-bam-fifo-baseaddr = <0x4A100000>;
+			qcom,usb-bam-num-pipes = <4>;
+			qcom,ignore-core-reset-ack;
+			qcom,disable-clk-gating;
+			qcom,usb-bam-override-threshold = <0x4001>;
+			qcom,usb-bam-max-mbps-highspeed = <400>;
+			qcom,usb-bam-max-mbps-superspeed = <3600>;
+			qcom,reset-bam-on-connect;
+
+			qcom,pipe0 {
+				label = "ssusb-qdss-in-0";
+				qcom,usb-bam-mem-type = <2>;
+				qcom,dir = <1>;
+				qcom,pipe-num = <0>;
+				qcom,peer-bam = <0>;
+				qcom,peer-bam-physical-address = <0x6064000>;
+				qcom,src-bam-pipe-index = <0>;
+				qcom,dst-bam-pipe-index = <0>;
+				qcom,data-fifo-offset = <0x0>;
+				qcom,data-fifo-size = <0xe00>;
+				qcom,descriptor-fifo-offset = <0xe00>;
+				qcom,descriptor-fifo-size = <0x200>;
+			};
+		};
+
+		extcon_usb: extcon_usb {
+			compatible = "linux,extcon-usb-gpio";
+			status = "disabled";
+		};
+
+		usb2: usb2@7000000 {
+			compatible = "qcom,ipq6018-dwc3";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+			reg = <0x70F8800 0x100>,
+				<0x7000000 0xcd00>;
+			reg-names = "qscratch_base", "dwc3_base";
+			clocks = <&gcc GCC_USB1_MASTER_CLK>,
+				 <&gcc GCC_USB1_SLEEP_CLK>,
+				 <&gcc GCC_USB1_MOCK_UTMI_CLK>,
+				 <&gcc GCC_USB1_PHY_CFG_AHB_CLK>;
+			clock-names = "master",
+				      "sleep",
+				      "mock_utmi",
+				      "cfg_ahb_clk";
+
+			assigned-clocks = <&gcc GCC_USB1_MASTER_CLK>,
+					  <&gcc GCC_USB1_MOCK_UTMI_CLK>;
+			assigned-clock-rates = <133330000>,
+					       <24000000>;
+			qca,host = <1>;
+			status = "disabled";
+
+			dwc_1: dwc3@7000000 {
+			       compatible = "snps,dwc3";
+			       reg = <0x7000000 0xcd00>;
+			       interrupts = <GIC_SPI 99 IRQ_TYPE_NONE>;
+			       usb-phy = <&qusb_phy_1>;
+			       snps,dis_ep_cache_eviction;
+			       tx-fifo-resize;
+			       snps,usb3-u1u2-disable;
+			       snps,nominal-elastic-buffer;
+			       snps,is-utmi-l1-suspend;
+			       snps,hird-threshold = /bits/ 8 <0x0>;
+			       snps,dis_u2_susphy_quirk;
+			       snps,dis_u3_susphy_quirk;
+				   snps,quirk-ref-clock-adjustment = <0xA87F0>;
+				   snps,quirk-ref-clock-period = <0x29>;
+			       dr_mode = "host";
+			};
+		};
+
+		pcie_phy: phy@84000 {
+			compatible = "qca,pcie-qmp-phy-gen3";
+			reg = <0x84000 0x1000>;
+			phy-type = "gen3";
+			qcom,qmp-pcie-phy-init-seq = <0x840 0x03 /* PCS_COM_POWER_DOWN_CONTROL */
+						      0x01C 0x7D /* QSERDES_PLL_SSC_PER1 */
+						      0x020 0x01 /* QSERDES_PLL_SSC_PER2 */
+						      0x024 0x0A /* QSERDES_PLL_SSC_STEP_SIZE1_MODE0 */
+						      0x028 0x05 /* QSERDES_PLL_SSC_STEP_SIZE2_MODE0 */
+						      0x02C 0x08 /* QSERDES_PLL_SSC_STEP_SIZE1_MODE1 */
+						      0x030 0x04 /* QSERDES_PLL_SSC_STEP_SIZE2_MODE1 */
+						      0x03C 0x18 /* QSERDES_PLL_BIAS_EN_CLKBUFLR_EN */
+						      0x040 0x90 /* QSERDES_PLL_CLK_ENABLE1 */
+						      0x044 0x02 /* QSERDES_PLL_SYS_CLK_CTRL */
+						      0x048 0x07 /* QSERDES_PLL_SYSCLK_BUF_ENABLE */
+						      0x050 0x0F /* QSERDES_PLL_PLL_IVCO */
+						      0x054 0xD4 /* QSERDES_PLL_LOCK_CMP1_MODE0 */
+						      0x058 0x14 /* QSERDES_PLL_LOCK_CMP2_MODE0 */
+						      0x060 0xAA /* QSERDES_PLL_LOCK_CMP1_MODE1 */
+						      0x064 0x29 /* QSERDES_PLL_LOCK_CMP2_MODE1 */
+						      0x074 0x0F /* QSERDES_PLL_BG_TRIM */
+						      0xFFFFFFFF 0x01 /* 1ms delay */
+						      0x080 0x09 /* QSERDES_PLL_CP_CTRL_MODE0 */
+						      0x084 0x09 /* QSERDES_PLL_CP_CTRL_MODE1 */
+						      0x088 0x16 /* QSERDES_PLL_PLL_RCTRL_MODE0 */
+						      0x08C 0x16 /* QSERDES_PLL_PLL_RCTRL_MODE1 */
+						      0x090 0x28 /* QSERDES_PLL_PLL_CCTRL_MODE0 */
+						      0x094 0x28 /* QSERDES_PLL_PLL_CCTRL_MODE1 */
+						      0x0A4 0x01 /* QSERDES_PLL_BIAS_EN_CTRL_BY_PSM */
+						      0x0A8 0x08 /* QSERDES_PLL_SYSCLK_EN_SEL */
+						      0x0B0 0x20 /* QSERDES_PLL_RESETSM_CNTRL */
+						      0x0C4 0x42 /* QSERDES_PLL_LOCK_CMP_EN */
+						      0x0CC 0x68 /* QSERDES_PLL_DEC_START_MODE0 */
+						      0x0D0 0x53 /* QSERDES_PLL_DEC_START_MODE1 */
+						      0x0D8 0xAB /* QSERDES_PLL_DIV_FRAC_START1_MODE0 */
+						      0x0DC 0xAA /* QSERDES_PLL_DIV_FRAC_START2_MODE0 */
+						      0x0E0 0x02 /* QSERDES_PLL_DIV_FRAC_START3_MODE0 */
+						      0x0E4 0x55 /* QSERDES_PLL_DIV_FRAC_START1_MODE1 */
+						      0x0E8 0x55 /* QSERDES_PLL_DIV_FRAC_START2_MODE1 */
+						      0x0EC 0x05 /* QSERDES_PLL_DIV_FRAC_START3_MODE1 */
+						      0x100 0xA0 /* QSERDES_PLL_INTEGLOOP_GAIN0_MODE0 */
+						      0x108 0xA0 /* QSERDES_PLL_INTEGLOOP_GAIN0_MODE1 */
+						      0x124 0x24 /* QSERDES_PLL_VCO_TUNE1_MODE0 */
+						      0x128 0x02 /* QSERDES_PLL_VCO_TUNE2_MODE0 */
+						      0x12C 0xB4 /* QSERDES_PLL_VCO_TUNE1_MODE1 */
+						      0x130 0x03 /* QSERDES_PLL_VCO_TUNE2_MODE1 */
+						      0x16C 0x32 /* QSERDES_PLL_CLK_SELECT */
+						      0x170 0x01 /* QSERDES_PLL_HSCLK_SEL */
+						      0x184 0x00 /* QSERDES_PLL_CORE_CLK_EN */
+						      0x18C 0x06 /* QSERDES_PLL_CMN_CONFIG */
+						      0x194 0x05 /* QSERDES_PLL_SVS_MODE_CLK_SEL */
+						      0x1B4 0x08 /* QSERDES_PLL_CORECLK_DIV_MODE1 */
+						      0x23C 0x02 /* QSERDES_TX0_RES_CODE_LANE_OFFSET_TX */
+						      0x284 0x06 /* QSERDES_TX0_LANE_MODE_1 */
+						      0x29C 0x12 /* QSERDES_TX0_RCV_DETECT_LVL_2 */
+						      0x408 0x0C /* QSERDES_RX0_UCDR_FO_GAIN */
+						      0x414 0x02 /* QSERDES_RX0_UCDR_SO_GAIN */
+						      0x434 0x7F /* QSERDES_RX0_UCDR_SO_SATURATION_AND_ENABLE */
+						      0x444 0x70 /* QSERDES_RX0_UCDR_PI_CONTROLS */
+						      0x4EC 0x61 /* QSERDES_RX0_RX_EQU_ADAPTOR_CNTRL2 */
+						      0x4F0 0x04 /* QSERDES_RX0_RX_EQU_ADAPTOR_CNTRL3 */
+						      0x4F4 0x1E /* QSERDES_RX0_RX_EQU_ADAPTOR_CNTRL4 */
+						      0x4F8 0xC0 /* QSERDES_RX0_RX_IDAC_TSETTLE_LOW */
+						      0x4FC 0x00 /* QSERDES_RX0_RX_IDAC_TSETTLE_HIGH */
+						      0x510 0x73 /* QSERDES_RX0_RX_EQ_OFFSET_ADAPTOR_CNTRL1 */
+						      0x514 0x80 /* QSERDES_RX0_RX_OFFSET_ADAPTOR_CNTRL2 */
+						      0x518 0x1C /* QSERDES_RX0_SIGDET_ENABLES */
+						      0x51C 0x03 /* QSERDES_RX0_SIGDET_CNTRL */
+						      0x524 0x14 /* QSERDES_RX0_SIGDET_DEGLITCH_CNTRL */
+						      0x570 0xF0 /* QSERDES_RX0_RX_MODE_00_LOW */
+						      0x574 0x01 /* QSERDES_RX0_RX_MODE_00_HIGH */
+						      0x578 0x2F /* QSERDES_RX0_RX_MODE_00_HIGH2 */
+						      0x57C 0xD3 /* QSERDES_RX0_RX_MODE_00_HIGH3 */
+						      0x580 0x40 /* QSERDES_RX0_RX_MODE_00_HIGH4 */
+						      0x584 0x01 /* QSERDES_RX0_RX_MODE_01_LOW */
+						      0x588 0x02 /* QSERDES_RX0_RX_MODE_01_HIGH */
+						      0x58C 0xC8 /* QSERDES_RX0_RX_MODE_01_HIGH2 */
+						      0x590 0x09 /* QSERDES_RX0_RX_MODE_01_HIGH3 */
+						      0x594 0xB1 /* QSERDES_RX0_RX_MODE_01_HIGH4 */
+						      0x598 0x00 /* QSERDES_RX0_RX_MODE_10_LOW */
+						      0x59C 0x02 /* QSERDES_RX0_RX_MODE_10_HIGH */
+						      0x5A0 0xC8 /* QSERDES_RX0_RX_MODE_10_HIGH2 */
+						      0x5A4 0x09 /* QSERDES_RX0_RX_MODE_10_HIGH3 */
+						      0x5A8 0xB1 /* QSERDES_RX0_RX_MODE_10_HIGH4 */
+						      0x5B4 0x04 /* QSERDES_RX0_DFE_EN_TIMER */
+						      0x898 0x01 /* PCS_COM_FLL_CNTRL1 */
+						      0x8DC 0x0D /* PCS_COM_REFGEN_REQ_CONFIG1 */
+						      0x96C 0x10 /* PCS_COM_G12S1_TXDEEMPH_M3P5DB */
+						      0x988 0xAA /* PCS_COM_RX_SIGDET_LVL */
+						      0x9A4 0x01 /* PCS_COM_P2U3_WAKEUP_DLY_TIME_AUXCLK_L */
+						      0x9D8 0x01 /* PCS_COM_RX_DCC_CAL_CONFIG */
+						      0x9EC 0x01 /* PCS_COM_EQ_CONFIG5 */
+						      0xC0C 0x0D /* PCS_PCIE_POWER_STATE_CONFIG2 */
+						      0xC14 0x07 /* PCS_PCIE_POWER_STATE_CONFIG4 */
+						      0xC1C 0xC1 /* PCS_PCIE_ENDPOINT_REFCLK_DRIVE */
+						      0xC40 0x01 /* PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_L */
+						      0xC48 0x01 /* PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_L */
+						      0xC90 0x00 /* PCS_PCIE_OSC_DTCT_ACTIONS */
+						      0xCA0 0x11 /* PCS_PCIE_EQ_CONFIG1 */
+						      0xCBC 0x00 /* PCS_PCIE_PRESET_P10_PRE */
+						      0xCE0 0x58 /* PCS_PCIE_PRESET_P10_POST */
+						      0x800 0x00 /* PCS_COM_SW_RESET */
+						      0x844 0x03>; /* PCIE_0_PCS_COM_START_CONTROL */
+
+			#phy-cells = <0>;
+			clocks = <&gcc GCC_PCIE0_PIPE_CLK>;
+			clock-names = "pipe_clk";
+
+			resets = <&gcc GCC_PCIE0_PHY_BCR>,
+				<&gcc GCC_PCIE0PHY_PHY_BCR>;
+			reset-names = "phy",
+				      "phy_phy";
+			status = "disabled";
+		};
+
+		pcie0: pci@20000000 {
+			compatible = "qcom,pcie-ipq6018";
+			reg =  <0x20000000 0xf1d
+				0x20000F20 0xa8
+				0x20001000 0x1000
+				0x80000 0x2000
+				0x20100000 0x1000>;
+			reg-names = "dbi", "elbi", "dm_iatu", "parf", "config";
+			device_type = "pci";
+			linux,pci-domain = <0>;
+			bus-range = <0x00 0xff>;
+			num-lanes = <1>;
+			#address-cells = <3>;
+			#size-cells = <2>;
+
+			phys = <&pcie_phy>;
+			phy-names ="pciephy";
+
+			ranges = <0x81000000 0 0x20200000 0x20200000
+				  0 0x00100000   /* downstream I/O */
+				  0x82000000 0 0x20300000 0x20300000
+				  0 0x10000000>; /* non-prefetchable memory */
+
+			interrupts = <GIC_SPI 52 IRQ_TYPE_NONE>;
+			interrupt-names = "msi";
+
+			#interrupt-cells = <1>;
+			interrupt-map-mask = <0 0 0 0x7>;
+			interrupt-map = <0 0 0 1 &intc 0 75
+					 IRQ_TYPE_LEVEL_HIGH>, /* int_a */
+					<0 0 0 2 &intc 0 78
+					 IRQ_TYPE_LEVEL_HIGH>, /* int_b */
+					<0 0 0 3 &intc 0 79
+					 IRQ_TYPE_LEVEL_HIGH>, /* int_c */
+					<0 0 0 4 &intc 0 83
+					 IRQ_TYPE_LEVEL_HIGH>; /* int_d */
+
+			clocks = <&gcc GCC_SYS_NOC_PCIE0_AXI_CLK>,
+				 <&gcc GCC_PCIE0_AXI_M_CLK>,
+				 <&gcc GCC_PCIE0_AXI_S_CLK>,
+				 <&gcc GCC_PCIE0_AHB_CLK>,
+				 <&gcc GCC_PCIE0_AUX_CLK>,
+				 <&gcc GCC_PCIE0_AXI_S_BRIDGE_CLK>,
+				 <&gcc PCIE0_RCHNG_CLK>;
+
+			clock-names = "sys_noc",
+				      "axi_m",
+				      "axi_s",
+				      "ahb",
+				      "aux",
+				      "axi_bridge",
+				      "rchng";
+			resets = <&gcc GCC_PCIE0_PIPE_ARES>,
+				 <&gcc GCC_PCIE0_SLEEP_ARES>,
+				 <&gcc GCC_PCIE0_CORE_STICKY_ARES>,
+				 <&gcc GCC_PCIE0_AXI_MASTER_ARES>,
+				 <&gcc GCC_PCIE0_AXI_SLAVE_ARES>,
+				 <&gcc GCC_PCIE0_AHB_ARES>,
+				 <&gcc GCC_PCIE0_AXI_MASTER_STICKY_ARES>,
+				 <&gcc GCC_PCIE0_AXI_SLAVE_STICKY_ARES>;
+			reset-names = "pipe",
+				      "sleep",
+				      "sticky",
+				      "axi_m",
+				      "axi_s",
+				      "ahb",
+				      "axi_m_sticky",
+				      "axi_s_sticky";
+
+			perst-gpio = <&tlmm 60 1>;
+
+			status = "disabled";
+
+			pcie0_rp: pcie0_rp {
+				reg = <0 0 0 0 0>;
+			};
+		};
+
+		qcom,diag@0 {
+			compatible = "qcom,diag";
+			status = "ok";
+		};
+
+		gadget_diag: qcom,gadget_diag@0 {
+			compatible = "qcom,gadget-diag";
+			status = "disabled";
+		};
+
+		blsp_dma: dma@7884000 {
+			compatible = "qcom,bam-v1.7.0";
+			reg = <0x07884000 0x2b000>;
+			interrupts = <GIC_SPI 238 IRQ_TYPE_NONE>;
+			clocks = <&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "bam_clk";
+			#dma-cells = <1>;
+			qcom,ee = <0>;
+		};
+
+		i2c_0: i2c@78b6000 {
+			compatible = "qcom,i2c-qup-v2.2.1";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x78b6000 0x600>;
+			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_AHB_CLK>,
+				<&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>;
+			clock-names = "iface", "core";
+			clock-frequency  = <400000>;
+			dmas = <&blsp_dma 15>, <&blsp_dma 14>;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
+
+		i2c_1: i2c@78b7000 { /* BLSP1 QUP2 */
+			compatible = "qcom,i2c-qup-v2.2.1";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x78b7000 0x600>;
+			interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_BLSP1_AHB_CLK>,
+				<&gcc GCC_BLSP1_QUP3_I2C_APPS_CLK>;
+			clock-names = "iface", "core";
+			clock-frequency  = <400000>;
+			dmas = <&blsp_dma 17>, <&blsp_dma 16>;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
+
+		spi_0: spi@78b5000 { /* BLSP1 QUP0 */
+			compatible = "qcom,spi-qup-v2.2.1";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x78b5000 0x600>;
+			interrupts = <GIC_SPI 95 IRQ_TYPE_NONE>;
+			spi-max-frequency = <50000000>;
+			clocks = <&gcc GCC_BLSP1_QUP1_SPI_APPS_CLK>,
+				<&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			dmas = <&blsp_dma 12>, <&blsp_dma 13>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		spi_1: spi@78b6000 {
+			compatible = "qcom,spi-qup-v2.2.1";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x78b6000 0x600>;
+			interrupts = <0 96 0>;
+			spi-max-frequency = <50000000>;
+			clocks = <&gcc GCC_BLSP1_QUP2_SPI_APPS_CLK>,
+				<&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+			dmas = <&blsp_dma 14>, <&blsp_dma 15>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		pwm {
+			compatible = "qca,ipq6018-pwm";
+			reg = <0x1941010 0x20>;
+			clocks = <&gcc GCC_ADSS_PWM_CLK>;
+			clock-names = "core";
+			src-freq = <100000000>;
+			pwm-base-index = <0>;
+			used-pwm-indices = <1>, <1>, <1>, <1>;
+			status = "disabled";
+		};
+
+		dcc: dcc@b3000 {
+			compatible = "qca,dcc";
+			status = "ok";
+			reg = <0xb3000 0x1000>,
+				<0xb4000 0x800>,
+				<0x004A2000 0x8>;
+			reg-names = "dcc-base", "dcc-ram-base", "gcnt_lo_hi";
+
+			clocks = <&gcc GCC_DCC_CLK>;
+			clock-names = "dcc_clk";
+
+			no_xpu_support;
+			qca,save-reg;
+		};
+
+		tcsr_mutex_block: syscon@1905000 {
+			compatible = "syscon";
+			reg = <0x1905000 0x8000>;
+		};
+
+		tcsr_mutex: hwlock@1905000 {
+			compatible = "qcom,tcsr-mutex";
+			syscon = <&tcsr_mutex_block 0 0x80>;
+			#hwlock-cells = <1>;
+		};
+
+		tcsr_q6_block: syscon@1945000 {
+			compatible = "syscon";
+			reg = <0x1945000 0xE000>;
+		};
+
+		apcs_glb: mailbox@b111000 {
+			compatible = "qcom,msm8996-apcs-hmss-global";
+			qcom,ipc = <&apcs 8 8>;
+			#mbox-cells = <1>;
+		};
+
+		apcs_lpass: mailboxlpass@b111000 {
+			compatible = "qcom,msm8996-apcs-hmss-global";
+			qcom,ipc = <&apcs 8 23>;
+			#mbox-cells = <1>;
+		};
+
+		apcs_rpm: mailboxrpm@b111000 {
+			compatible = "qcom,msm8996-apcs-hmss-global";
+			qcom,ipc = <&apcs 8 0>;
+			#mbox-cells = <1>;
+		};
+
+		smem: qcom,smem@4AA00000 {
+			compatible = "qcom,smem";
+			memory-region = <&smem_region>;
+			hwlocks = <&tcsr_mutex 0>;
+		};
+
+		glink_modem: qcom,glink-smem-native-xprt-modem@4AA00000 {
+			compatible = "qcom,glink-smem-native-xprt";
+			reg = <0x4AA00000 0x100000>, <0x0b111008 0x4>;
+			reg-names = "smem", "irq-reg-base";
+			qcom,irq-mask = <0x100>;
+			interrupts = <GIC_SPI 321 IRQ_TYPE_EDGE_RISING>;
+			label = "mpss";
+			qcom,subsys-id = <1>;
+			smem-entry = <478>, <479>, <480>;
+			smem-entry-names = "ch", "tx_fifo", "rx_fifo";
+		};
+
+		glink_adsp: qcom,glink-smem-native-xprt-adsp@4AA00000 {
+			compatible = "qcom,glink-smem-native-xprt";
+			reg = <0x4AA00000 0x100000>, <0x0b111008 0x4>;
+			reg-names = "smem", "irq-reg-base";
+			qcom,irq-mask = <0x800000>;
+			interrupts = <0 24 1>;
+			label = "adsp";
+			qcom,subsys-id = <2>;
+			smem-entry = <478>, <479>, <480>;
+			smem-entry-names = "ch", "tx_fifo", "rx_fifo";
+			status = "disabled";
+		};
+
+		glink_rpm: qcom,glink-rpm-native-xprt@60000 {
+			compatible = "qcom,glink-rpm-native-xprt";
+			reg = <0x60000 0x6000>, <0x0b111008 0x4>;
+			reg-names = "msgram", "irq-reg-base";
+			qcom,irq-mask = <0x1>;
+			interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>;
+			label = "rpm";
+			qcom,subsys-id = <6>;
+			status = "ok";
+		};
+
+		rpmsg_rpm: qcom,rpmsg-rpm@60000 {
+			compatible = "qcom,glink-rpm";
+			qcom,rpm-msg-ram = <&rpm_msg_ram>;
+			interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>;
+			label = "rpm";
+			qcom,subsys-id = <6>;
+			mboxes = <&apcs_rpm 8>;
+			status = "ok";
+			glink_edge {
+				qcom,glink-channels = "rpm_requests";
+				qcom,rpm-channel-type = <15>;
+			};
+		};
+
+		rpm_bus: qcom,rpm-glink {
+			compatible = "qcom,rpm-glink";
+			qcom,glink-edge = "rpm";
+			rpm-channel-name = "rpm_requests";
+			qcom,rpm-channel-type = <15>; //SMD_APPS_RPM
+			status = "ok";
+		};
+
+		ipc_router: qcom,ipc_router {
+			compatible = "qcom,ipc_router";
+			qcom,node-id = <1>;
+		};
+
+		ipc_router_modem: qcom,ipc_router_modem_xprt {
+			compatible = "qcom,ipc_router_glink_xprt";
+			qcom,ch-name = "IPCRTR";
+			qcom,xprt-remote = "mpss";
+			qcom,glink-xprt = "smem";
+			qcom,xprt-linkid = <1>;
+			qcom,xprt-version = <1>;
+			qcom,fragmented-data;
+		};
+
+		ipc_router_adsp: qcom,ipc_router_adsp_xprt {
+			compatible = "qcom,ipc_router_glink_xprt";
+			qcom,ch-name = "IPCRTR";
+			qcom,xprt-remote = "adsp";
+			qcom,glink-xprt = "smem";
+			qcom,xprt-linkid = <1>;
+			qcom,xprt-version = <1>;
+			qcom,fragmented-data;
+			status = "disabled";
+		};
+
+		apcs: syscon@b111000 {
+			compatible = "syscon";
+			reg = <0x0B111000 0x1000>;
+		};
+
+		wcss: smp2p-wcss {
+			compatible = "qcom,smp2p";
+			qcom,smem = <435>, <428>;
+
+			interrupt-parent = <&intc>;
+			interrupts = <GIC_SPI 322 IRQ_TYPE_EDGE_RISING>;
+
+			qcom,ipc = <&apcs 8 9>;
+
+			qcom,local-pid = <0>;
+			qcom,remote-pid = <1>;
+
+			wcss_smp2p_out: master-kernel {
+				qcom,entry-name = "master-kernel";
+				qcom,smp2p-feature-ssr-ack;
+				#qcom,smem-state-cells = <1>;
+			};
+
+			wcss_smp2p_in: slave-kernel {
+				qcom,entry-name = "slave-kernel";
+
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+		};
+
+		smp2p_adsp: smp2p-adsp {
+			compatible = "qcom,smp2p";
+			qcom,smem = <443>, <429>;
+			status = "disabled";
+
+			interrupt-parent = <&intc>;
+			interrupts = <0 26 1>;
+
+			qcom,ipc = <&apcs 8 21>;
+
+			qcom,local-pid = <0>;
+			qcom,remote-pid = <2>;
+
+			adsp_smp2p_out: master-kernel {
+				qcom,entry-name = "master-kernel";
+				qcom,smp2p-feature-ssr-ack;
+				#qcom,smem-state-cells = <1>;
+			};
+
+			adsp_smp2p_in: slave-kernel {
+				qcom,entry-name = "slave-kernel";
+
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+		};
+
+		q6v5_wcss: q6v5_wcss@CD00000 {
+			compatible = "qca,q6v5-wcss-rproc-ipq60xx";
+			firmware = "IPQ6018/q6_fw.mdt";
+			reg = <0xCD00000 0x4040>,
+				<0x194f000 0x10>,
+				<0x1952000 0x10>,
+				<0x4ab000 0x20>,
+				<0x1818000 0x110>,
+				<0x1859000 0x10>,
+				<0x1945000 0x10>;
+			reg-names = "wcss-base",
+					"tcsr-q6-base",
+					"tcsr-base",
+					"mpm-base",
+					"gcc-wcss-bcr-base",
+					"gcc-wcss-misc-base",
+					"tcsr-global";
+			clocks = <&gcc GCC_WCSS_AXI_M_CLK>,
+					<&gcc GCC_SYS_NOC_WCSS_AHB_CLK>,
+					<&gcc GCC_Q6_AXIM_CLK>,
+					<&gcc GCC_Q6SS_ATBM_CLK>,
+					<&gcc GCC_Q6SS_PCLKDBG_CLK>,
+					<&gcc GCC_Q6_TSCTR_1TO2_CLK>,
+					<&gcc GCC_WCSS_CORE_TBU_CLK>,
+					<&gcc GCC_WCSS_Q6_TBU_CLK>,
+					<&gcc GCC_Q6_AHB_CLK>;
+			clock-names = "wcss_axi_m_clk",
+					"sys_noc_wcss_ahb_clk",
+					"q6_axim_clk",
+					"q6ss_atbm_clk",
+					"q6ss_pclkdbg_clk",
+					"q6_tsctr_1to2_clk",
+					"wcss_core_tbu_clk",
+					"wcss_q6_tbu_clk",
+					"gcc_q6_ahb_clk";
+			qca,auto-restart;
+			qca,extended-intc;
+			qca,sec-reset-cmd = <0x18>;
+			qca,secure;
+			interrupts-extended = <&intc 0 325 1>,
+				<&wcss_smp2p_in 0 0>,
+				<&wcss_smp2p_in 1 0>,
+				<&wcss_smp2p_in 3 0>;
+			interrupt-names = "wdog",
+				  "qcom,gpio-err-fatal",
+				  "qcom,gpio-err-ready",
+				  "qcom,gpio-stop-ack";
+			qcom,smem-states = <&wcss_smp2p_out 0>,
+				   <&wcss_smp2p_out 1>;
+			qcom,smem-state-names = "shutdown",
+					"stop";
+			memory-region = <&q6_region>, <&q6_etr_region>;
+		};
+
+		q6v5_m3: q6v5_m3 {
+			compatible = "qca,q6v5-m3-rproc";
+			firmware = "IPQ6018/m3_fw.mdt";
+			qca,auto-restart;
+			qcom,restart-group = <&q6v5_m3 &q6v5_wcss>;
+		};
+
+		q6v6_adsp: q6v6_adsp@AB00000 {
+			status = "disabled";
+			compatible = "qca,q6v6-adsp-rproc";
+			firmware = "IPQ6018/adsp.mdt";
+			reg = <0xAB00000 0x4040>,
+				<0x181F000 0x4>,
+				<0xA000000 0x48000>,
+				<0x1954010 0x20>;
+			reg-names = "adsp-base",
+					"gcc-adsp-bcr-base",
+					"adsp-cc-base",
+					"tcsr-base";
+			qca,extended-intc;
+			qca,sec-reset-cmd = <0x18>;
+			qca,secure;
+			interrupts-extended = <&intc 0 30 1>,
+						<&adsp_smp2p_in 0 0>,
+						<&adsp_smp2p_in 1 0>,
+						<&adsp_smp2p_in 3 0>;
+			interrupt-names = "wdog",
+						"qcom,gpio-err-fatal",
+						"qcom,gpio-err-ready",
+						"qcom,gpio-stop-ack";
+			qcom,smem-states = <&adsp_smp2p_out 0>,
+						<&adsp_smp2p_out 1>;
+			qcom,smem-state-names = "shutdown",
+						"stop";
+			clocks = <&gcc GCC_MEM_NOC_LPASS_CLK>,
+				<&gcc GCC_SNOC_LPASS_CFG_CLK>,
+				<&gcc GCC_LPASS_CORE_AXIM_CLK>,
+				<&gcc GCC_LPASS_SNOC_CFG_CLK>,
+				<&gcc GCC_LPASS_Q6_AXIM_CLK>,
+				<&gcc GCC_LPASS_Q6_ATBM_AT_CLK>,
+				<&gcc GCC_LPASS_Q6_PCLKDBG_CLK>,
+				<&gcc GCC_LPASS_Q6SS_TSCTR_1TO2_CLK>,
+				<&gcc GCC_LPASS_Q6SS_TRIG_CLK>,
+				<&gcc GCC_LPASS_TBU_CLK>,
+				<&gcc GCC_PCNOC_LPASS_CLK>;
+			clock-names = "mem_noc_lpass_clk",
+					"snoc_lpass_cfg_clk",
+					"lpass_core_axim_clk",
+					"lpass_snoc_cfg_clk",
+					"lpass_q6_axim_clk",
+					"lpass_q6_atbm_at_clk",
+					"lpass_q6_pclkdbg_clk",
+					"lpass_q6ss_tsctr_1to2_clk",
+					"lpass_q6ss_trig_clk",
+					"lpass_tbu_clk",
+					"pcnoc_lpass_clk";
+		};
+
+		adsprpc_loader: qcom,adsprpc_loader {
+			compatible = "qti,adsprpc-loader";
+			status = "disabled";
+		};
+
+		glink_mpss_ssr: qcom,glink-ssr-modem {
+			compatible = "qcom,glink_ssr";
+			label = "q6v5-wcss";
+			qcom,edge = "mpss";
+			qca,no-notify-edges;
+			qcom,xprt = "smem";
+		};
+
+		glink_adsp_ssr: qcom,glink-ssr-adsp {
+			compatible = "qcom,glink_ssr";
+			label = "q6v6-adsp";
+			qcom,edge = "adsp";
+			qcom,notify-edges = <&glink_rpm_ssr>;
+			qcom,xprt = "smem";
+			status = "disabled";
+		};
+
+		glink_rpm_ssr: qcom,glink-ssr-rpm {
+			compatible = "qcom,glink_ssr";
+			label = "rpm";
+			qcom,edge = "rpm";
+			qcom,no-notify-edges;
+			qcom,xprt = "smem";
+		};
+
+		qpic_bam: dma@7984000{
+			compatible = "qcom,bam-v1.7.0";
+			reg = <0x7984000 0x1a000>;
+			interrupts = <GIC_SPI 146 IRQ_TYPE_NONE>;
+			clocks = <&gcc GCC_QPIC_AHB_CLK>;
+			clock-names = "bam_clk";
+			#dma-cells = <1>;
+			qcom,ee = <0>;
+			status = "disabled";
+		};
+
+		qcom,sps {
+			compatible = "qcom,msm_sps_4k";
+			qcom,pipe-attr-ee;
+		};
+
+		nand: qpic-nand@79b0000 {
+			compatible = "qcom,ebi2-nandc-bam-v1.5.0";
+			reg = <0x79b0000 0x10000>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&gcc GCC_QPIC_CLK>,
+				<&gcc GCC_QPIC_AHB_CLK>;
+			clock-names = "core", "aon";
+			param-read-addr-cycle = <0x1>;
+
+			dmas = <&qpic_bam 0>,
+				<&qpic_bam 1>,
+				<&qpic_bam 2>;
+			dma-names = "tx", "rx", "cmd";
+			status = "disabled";
+
+			nandcs@0 {
+				compatible = "qcom,nandcs";
+				reg = <0>;
+				#address-cells = <1>;
+				#size-cells = <1>;
+
+				nand-ecc-strength = <4>;
+				nand-ecc-step-size = <512>;
+				nand-bus-width = <8>;
+			};
+		};
+
+		sdcc1_ice: sdcc1ice@7808000 {
+			compatible = "qcom,ice";
+			reg = <0x7808000 0x2000>;
+			interrupts = <GIC_SPI 312 IRQ_TYPE_NONE>;
+			qcom,msm-bus,vectors-KBps =
+				<78 512 0 0>,    /* No vote */
+				<78 512 1000 0>; /* Max. bandwidth */
+			qcom,bus-vector-names = "MIN", "MAX";
+			qcom,instance-type = "sdcc";
+		};
+
+		sdhc_1: sdhci@7804000 {
+			compatible = "qcom,sdhci-msm-v5";
+			reg = <0x7804000 0x1000>, <0x7805000 0x1000>;
+			reg-names = "hc_mem", "cmdq_mem";
+
+			interrupts = <GIC_SPI 123 IRQ_TYPE_NONE>,
+					<GIC_SPI 138 IRQ_TYPE_NONE>;
+			interrupt-names = "hc_irq", "pwr_irq";
+
+			qcom,bus-width = <8>;
+			sdhc-msm-crypto = <&sdcc1_ice>;
+			qcom,max_clk = <192000000>;
+
+			qcom,dedicated-io = <1>;
+
+			/* device core power supply */
+			qcom,vdd-voltage-level = <2900000 2900000>;
+			qcom,vdd-current-level = <200 570000>;
+
+			/* device communication power supply */
+			qcom,vdd-io-lpm-sup;
+			qcom,vdd-io-voltage-level = <1800000 1800000>;
+			qcom,vdd-io-current-level = <200 325000>;
+			qcom,vdd-io-always-on;
+
+			qcom,cpu-dma-latency-us = <701>;
+			qcom,msm-bus,name = "sdhc1";
+			qcom,msm-bus,num-cases = <9>;
+			qcom,msm-bus,num-paths = <1>;
+			qcom,msm-bus,vectors-KBps = <78 512 0 0>, /* No vote */
+				<78 512 1046 3200>,    /* 400 KB/s*/
+				<78 512 52286 160000>, /* 20 MB/s */
+				<78 512 65360 200000>, /* 25 MB/s */
+				<78 512 130718 400000>, /* 50 MB/s */
+				<78 512 261438 800000>, /* 100 MB/s */
+				<78 512 261438 800000>, /* 200 MB/s */
+				<78 512 261438 800000>, /* 400 MB/s */
+				<78 512 1338562 4096000>; /* Max. bandwidth */
+			qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 \
+						50000000 100000000 200000000 \
+						400000000 4294967295>;
+
+			clocks = <&gcc GCC_SDCC1_AHB_CLK>,
+				 <&gcc GCC_SDCC1_APPS_CLK>,
+				 <&gcc GCC_SDCC1_ICE_CORE_CLK>;
+			clock-names = "iface_clk", "core_clk", "ice_core_clk";
+			qcom,ice-clk-rates = <160000000 308570000>;
+			qcom,large-address-bus;
+			qcom,disable-aggressive-pm;
+			qcom,clk-rates = <400000 25000000 50000000 100000000 \
+			 192000000>;
+			qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
+			qcom,nonremovable;
+
+			status = "disabled";
+		};
+
+		sdhc_2: sdhci_sd@7804000 {
+			compatible = "qcom,sdhci-msm-v5";
+			reg = <0x7804000 0x1000>;
+			reg-names = "hc_mem";
+
+			interrupts = <GIC_SPI 123 IRQ_TYPE_NONE>,
+					<GIC_SPI 138 IRQ_TYPE_NONE>;
+			interrupt-names = "hc_irq", "pwr_irq";
+
+			qcom,max_clk = <192000000>;
+			qcom,bus-width = <4>;
+			qcom,dedicated-io = <1>;
+			/* device core power supply */
+			qcom,vdd-voltage-level = <2950000 2950000>;
+			qcom,vdd-current-level = <15000 400000>;
+
+			/* device communication power supply */
+			qcom,vdd-io-lpm-sup;
+			qcom,vdd-io-voltage-level = <1800000 2950000>;
+			qcom,vdd-io-current-level = <200 22000>;
+			qcom,vdd-io-always-on;
+
+			qcom,cpu-dma-latency-us = <701>;
+			qcom,msm-bus,name = "sdhc2";
+			qcom,msm-bus,num-cases = <8>;
+			qcom,msm-bus,num-paths = <1>;
+			qcom,msm-bus,vectors-KBps = <81 512 0 0>, /* No vote */
+				<81 512 1046 3200>,    /* 400 KB/s*/
+				<81 512 52286 160000>, /* 20 MB/s */
+				<81 512 65360 200000>, /* 25 MB/s */
+				<81 512 130718 400000>, /* 50 MB/s */
+				<81 512 261438 800000>, /* 100 MB/s */
+				<81 512 261438 800000>, /* 200 MB/s */
+				<81 512 1338562 4096000>; /* Max. bandwidth */
+			qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 \
+						50000000 100000000 200000000 \
+						4294967295>;
+
+			clocks = <&gcc GCC_SDCC1_AHB_CLK>,
+				 <&gcc GCC_SDCC1_APPS_CLK>;
+			clock-names = "iface_clk", "core_clk";
+			qcom,large-address-bus;
+			qcom,disable-aggressive-pm;
+			qcom,clk-rates = <400000 25000000 50000000 100000000 \
+			 192000000>;
+			qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
+
+			status = "disabled";
+		};
+
+		edma@3ab00000 {
+			compatible = "qcom,edma";
+			reg = <0x3ab00000 0xabe00>;
+			reg-names = "edma-reg-base";
+			qcom,txdesc-ring-start = <23>;
+			qcom,txdesc-rings = <1>;
+			qcom,txcmpl-ring-start = <23>;
+			qcom,txcmpl-rings = <1>;
+			qcom,rxfill-ring-start = <7>;
+			qcom,rxfill-rings = <1>;
+			qcom,rxdesc-ring-start = <15>;
+			qcom,rxdesc-rings = <1>;
+			interrupts = <0 378 4>,
+				   <0 354 4>,
+				   <0 346 4>,
+				   <0 379 4>;
+			resets = <&gcc GCC_EDMA_HW_RESET>;
+			reset-names = "edma_rst";
+		};
+
+		nss-common {
+			compatible = "qcom,nss-common";
+			reg = <0x01868010 0x1000>, <0x40000000 0x1000>;
+			reg-names = "nss-misc-reset", "nss-misc-reset-flag";
+		};
+
+		nss0: nss@40000000 {
+			compatible = "qcom,nss";
+			interrupts = <0 402 0x1>, <0 401 0x1>, <0 400 0x1>,
+				     <0 399 0x1>, <0 398 0x1>, <0 397 0x1>,
+				     <0 396 0x1>, <0 395 0x1>, <0 394 0x1>,
+				     <0 393 0x1>;
+			reg = <0x39000000 0x1000>, <0x0b111000 0x1000>;
+			reg-names = "nphys", "qgic-phys";
+			clocks = <&gcc GCC_NSS_NOC_CLK>,
+				 <&gcc GCC_NSS_PTP_REF_CLK>,
+				 <&gcc GCC_NSS_CSR_CLK>, <&gcc GCC_NSS_CFG_CLK>,
+				 <&gcc GCC_NSSNOC_QOSGEN_REF_CLK>,
+				 <&gcc GCC_NSSNOC_SNOC_CLK>,
+				 <&gcc GCC_NSSNOC_TIMEOUT_REF_CLK>,
+				 <&gcc GCC_MEM_NOC_UBI32_CLK>,
+				 <&gcc GCC_NSS_CE_AXI_CLK>,
+				 <&gcc GCC_NSS_CE_APB_CLK>,
+				 <&gcc GCC_NSSNOC_CE_AXI_CLK>,
+				 <&gcc GCC_NSSNOC_CE_APB_CLK>,
+				 <&gcc GCC_NSSNOC_UBI0_AHB_CLK>,
+				 <&gcc GCC_UBI0_CORE_CLK>,
+				 <&gcc GCC_UBI0_AHB_CLK>,
+				 <&gcc GCC_UBI0_AXI_CLK>,
+				 <&gcc GCC_UBI0_NC_AXI_CLK>,
+				 <&gcc GCC_UBI0_UTCM_CLK>,
+				 <&gcc GCC_SNOC_NSSNOC_CLK>;
+			clock-names = "nss-noc-clk", "nss-ptp-ref-clk",
+				      "nss-csr-clk", "nss-cfg-clk",
+				      "nss-nssnoc-qosgen-ref-clk",
+				      "nss-nssnoc-snoc-clk",
+				      "nss-nssnoc-timeout-ref-clk",
+				      "nss-mem-noc-ubi32-clk",
+				      "nss-ce-axi-clk", "nss-ce-apb-clk",
+				      "nss-nssnoc-ce-axi-clk",
+				      "nss-nssnoc-ce-apb-clk",
+				      "nss-nssnoc-ahb-clk",
+				      "nss-core-clk", "nss-ahb-clk",
+				      "nss-axi-clk", "nss-nc-axi-clk",
+				      "nss-utcm-clk", "nss-snoc-nssnoc-clk";
+			qcom,id = <0>;
+			qcom,num-queue = <4>;
+			qcom,num-irq = <10>;
+			qcom,num-pri = <4>;
+			qcom,load-addr = <0x40000000>;
+			qcom,low-frequency = <187200000>;
+			qcom,mid-frequency = <748800000>;
+			qcom,max-frequency = <1497600000>;
+			qcom,bridge-enabled;
+			qcom,ipv4-enabled;
+			qcom,ipv4-reasm-enabled;
+			qcom,ipv6-enabled;
+			qcom,ipv6-reasm-enabled;
+			qcom,wlanredirect-enabled;
+			qcom,tun6rd-enabled;
+			qcom,l2tpv2-enabled;
+			qcom,gre-enabled;
+			qcom,gre-redir-enabled;
+			qcom,gre-redir-mark-enabled;
+			qcom,map-t-enabled;
+			qcom,portid-enabled;
+			qcom,ppe-enabled;
+			qcom,pppoe-enabled;
+			qcom,pptp-enabled;
+			qcom,tunipip6-enabled;
+			qcom,shaping-enabled;
+			qcom,wlan-dataplane-offload-enabled;
+			qcom,vlan-enabled;
+			qcom,capwap-enabled;
+			qcom,dtls-enabled;
+			qcom,tls-enabled;
+			qcom,crypto-enabled;
+			qcom,ipsec-enabled;
+			qcom,qvpn-enabled;
+			qcom,pvxlan-enabled;
+			qcom,clmap-enabled;
+			qcom,vxlan-enabled;
+			qcom,match-enabled;
+			qcom,mirror-enabled;
+		};
+
+		nss_crypto: qcom,nss_crypto {
+			compatible = "qcom,nss-crypto";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			qcom,max-contexts = <64>;
+			qcom,max-context-size = <32>;
+			ranges;
+
+			eip197_node {
+				compatible = "qcom,eip197";
+				reg-names = "crypto_pbase";
+				reg = <0x39800000 0x7ffff>;
+				clocks = <&gcc GCC_NSS_CRYPTO_CLK>,
+					<&gcc GCC_NSSNOC_CRYPTO_CLK>,
+					<&gcc GCC_CRYPTO_PPE_CLK>;
+				clock-names = "crypto_clk", "crypto_nocclk",
+						"crypto_ppeclk";
+				clock-frequency = /bits/ 64 <300000000 300000000 300000000>;
+				qcom,dma-mask = <0xff>;
+				qcom,transform-enabled;
+				qcom,aes128-cbc;
+				qcom,aes192-cbc;
+				qcom,aes256-cbc;
+				qcom,aes128-ctr;
+				qcom,aes192-ctr;
+				qcom,aes256-ctr;
+				qcom,aes128-ecb;
+				qcom,aes192-ecb;
+				qcom,aes256-ecb;
+				qcom,3des-cbc;
+				qcom,md5-hash;
+				qcom,sha160-hash;
+				qcom,sha224-hash;
+				qcom,sha256-hash;
+				qcom,sha384-hash;
+				qcom,sha512-hash;
+				qcom,md5-hmac;
+				qcom,sha160-hmac;
+				qcom,sha224-hmac;
+				qcom,sha256-hmac;
+				qcom,sha384-hmac;
+				qcom,sha512-hmac;
+				qcom,aes128-gcm-gmac;
+				qcom,aes192-gcm-gmac;
+				qcom,aes256-gcm-gmac;
+				qcom,aes128-cbc-md5-hmac;
+				qcom,aes128-cbc-sha160-hmac;
+				qcom,aes192-cbc-md5-hmac;
+				qcom,aes192-cbc-sha160-hmac;
+				qcom,aes256-cbc-md5-hmac;
+				qcom,aes256-cbc-sha160-hmac;
+				qcom,aes128-ctr-sha160-hmac;
+				qcom,aes192-ctr-sha160-hmac;
+				qcom,aes256-ctr-sha160-hmac;
+				qcom,aes128-ctr-md5-hmac;
+				qcom,aes192-ctr-md5-hmac;
+				qcom,aes256-ctr-md5-hmac;
+				qcom,3des-cbc-md5-hmac;
+				qcom,3des-cbc-sha160-hmac;
+				qcom,aes128-cbc-sha256-hmac;
+				qcom,aes192-cbc-sha256-hmac;
+				qcom,aes256-cbc-sha256-hmac;
+				qcom,aes128-ctr-sha256-hmac;
+				qcom,aes192-ctr-sha256-hmac;
+				qcom,aes256-ctr-sha256-hmac;
+				qcom,3des-cbc-sha256-hmac;
+				qcom,aes128-cbc-sha384-hmac;
+				qcom,aes192-cbc-sha384-hmac;
+				qcom,aes256-cbc-sha384-hmac;
+				qcom,aes128-ctr-sha384-hmac;
+				qcom,aes192-ctr-sha384-hmac;
+				qcom,aes256-ctr-sha384-hmac;
+				qcom,aes128-cbc-sha512-hmac;
+				qcom,aes192-cbc-sha512-hmac;
+				qcom,aes256-cbc-sha512-hmac;
+				qcom,aes128-ctr-sha512-hmac;
+				qcom,aes192-ctr-sha512-hmac;
+				qcom,aes256-ctr-sha512-hmac;
+
+				engine0 {
+					reg_offset = <0x80000>;
+					qcom,ifpp-enabled;
+					qcom,ipue-enabled;
+					qcom,ofpp-enabled;
+					qcom,opue-enabled;
+				};
+			};
+		};
+
+		acc0:clock-controller@b188000 {
+			compatible = "qcom,arm-cortex-acc";
+			reg = <0x0b188000 0x1000>;
+		};
+
+		acc1:clock-controller@b198000 {
+			compatible = "qcom,arm-cortex-acc";
+			reg = <0x0b198000 0x1000>;
+		};
+
+		acc2:clock-controller@b1a8000 {
+			compatible = "qcom,arm-cortex-acc";
+			reg = <0x0b1a8000 0x1000>;
+		};
+
+		acc3:clock-controller@b1b8000 {
+			compatible = "qcom,arm-cortex-acc";
+			reg = <0x0b1b8000 0x1000>;
+		};
+
+		tlmm: pinctrl@1000000 {
+			compatible = "qcom,ipq6018-pinctrl";
+			reg = <0x1000000 0x300000>;
+			interrupts = <GIC_SPI 0xd0 IRQ_TYPE_NONE>;
+			gpio-controller;
+			#gpio-cells = <0x2>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+		};
+
+		watchdog: watchdog@b017000 {
+			compatible = "qcom,kpss-wdt-ipq6018";
+			reg = <0xb017000 0x1000>;
+			reg-names = "kpss_wdt";
+			interrupt-names = "bark_irq";
+			interrupts = <GIC_SPI 3 IRQ_TYPE_NONE>;
+			clocks = <&sleep_clk>;
+			timeout-sec = <30>;
+			wdt-max-timeout = <32>;
+		};
+
+		mdio@90000 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "qcom,qca-mdio", "qcom,ipq40xx-mdio";
+			reg = <0x90000 0x64>;
+			status = "disabled";
+		};
+
+		qcom_q6v5_wcss: qcom_q6v5_wcss@CD00000 {
+			compatible = "qcom,ipq60xx-wcss-pil";
+			firmware = "IPQ6018/q6_fw.mdt";
+			m3_firmware = "IPQ6018/m3_fw.mdt";
+			reg = <0xCD00000 0x4040>,
+					<0x4ab000 0x20>;
+			reg-names = "qdsp6",
+						"rmb";
+			qca,auto-restart;
+			qca,extended-intc;
+			qcom,wcss-aon-reset-quirk;
+
+			interrupts-extended = <&intc 0 325 1>,
+					<&wcss_smp2p_in 0 0>,
+					<&wcss_smp2p_in 1 0>,
+					<&wcss_smp2p_in 2 0>,
+					<&wcss_smp2p_in 3 0>;
+			interrupt-names = "wdog",
+					"fatal",
+					"ready",
+					"handover",
+					"stop-ack";
+
+			resets = <&gcc GCC_WCSSAON_RESET>,
+					<&gcc GCC_WCSS_BCR>,
+					<&gcc GCC_WCSS_Q6_BCR>;
+
+			reset-names = "wcss_aon_reset",
+					"wcss_reset",
+					"wcss_q6_reset";
+
+			qcom,halt-regs = <&tcsr_q6_block 0xA000 0xD000 0x0>;
+
+			qcom,smem-states = <&wcss_smp2p_out 0>,
+					<&wcss_smp2p_out 1>;
+
+			qcom,smem-state-names = "shutdown",
+								"stop";
+
+			memory-region = <&q6_region>, <&q6_etr_region>;
+
+			glink-edge {
+					interrupts = <GIC_SPI 321 IRQ_TYPE_EDGE_RISING>;
+					qcom,remote-pid = <1>;
+					mboxes = <&apcs_glb 8>;
+					global_timer = <0x4A5000>;
+
+				rpm_requests {
+					qcom,glink-channels = "IPCRTR";
+				};
+			};
+		};
+
+		qcom_q6v6_adsp: qcom_q6v6_adsp@AB00000 {
+			status = "disabled";
+			compatible = "qcom,ipq6018-adsp-pil";
+
+			interrupts-extended = <&intc 0 30 1>,
+					<&adsp_smp2p_in 0 0>,
+					<&adsp_smp2p_in 1 0>,
+					<&adsp_smp2p_in 2 0>,
+					<&adsp_smp2p_in 3 0>;
+			interrupt-names = "wdog",
+					"fatal",
+					"ready",
+					"handover",
+					"stop-ack";
+
+			qcom,smem-states = <&adsp_smp2p_out 0>,
+					<&adsp_smp2p_out 1>;
+
+			qcom,smem-state-names = "shutdown",
+						"stop";
+
+			glink-edge {
+				interrupts = <GIC_SPI 24 IRQ_TYPE_EDGE_RISING>;
+				qcom,remote-pid = <2>;
+				mboxes = <&apcs_lpass 8>;
+
+				rpm_requests {
+					qcom,glink-channels = "IPCRTR";
+				};
+
+				qcom,msm_fastrpc_rpmsg {
+					compatible = "qcom,msm-fastrpc-rpmsg";
+					qcom,glink-channels = "fastrpcglink-apps-dsp";
+					qcom,intents = <0x64 64>;
+				};
+			};
+		};
+
+		ess-switch@3a000000 {
+			compatible = "qcom,ess-switch-ipq60xx";
+			reg = <0x3a000000 0x1000000>;
+			switch_access_mode = "local bus";
+			clocks = <&gcc GCC_CMN_12GPLL_AHB_CLK>,
+				 <&gcc GCC_CMN_12GPLL_SYS_CLK>,
+				 <&gcc GCC_UNIPHY0_AHB_CLK>,
+				 <&gcc GCC_UNIPHY0_SYS_CLK>,
+				 <&gcc GCC_UNIPHY1_AHB_CLK>,
+				 <&gcc GCC_UNIPHY1_SYS_CLK>,
+				 <&gcc GCC_PORT1_MAC_CLK>,
+				 <&gcc GCC_PORT2_MAC_CLK>,
+				 <&gcc GCC_PORT3_MAC_CLK>,
+				 <&gcc GCC_PORT4_MAC_CLK>,
+				 <&gcc GCC_PORT5_MAC_CLK>,
+				 <&gcc GCC_NSS_PPE_CLK>,
+				 <&gcc GCC_NSS_PPE_CFG_CLK>,
+				 <&gcc GCC_NSSNOC_PPE_CLK>,
+				 <&gcc GCC_NSSNOC_PPE_CFG_CLK>,
+				 <&gcc GCC_NSS_EDMA_CLK>,
+				 <&gcc GCC_NSS_EDMA_CFG_CLK>,
+				 <&gcc GCC_NSS_PPE_IPE_CLK>,
+				 <&gcc GCC_MDIO_AHB_CLK>,
+				 <&gcc GCC_NSS_NOC_CLK>,
+				 <&gcc GCC_NSSNOC_SNOC_CLK>,
+				 <&gcc GCC_NSS_CRYPTO_CLK>,
+				 <&gcc GCC_NSS_PTP_REF_CLK>,
+				 <&gcc GCC_NSS_PORT1_RX_CLK>,
+				 <&gcc GCC_NSS_PORT1_TX_CLK>,
+				 <&gcc GCC_NSS_PORT2_RX_CLK>,
+				 <&gcc GCC_NSS_PORT2_TX_CLK>,
+				 <&gcc GCC_NSS_PORT3_RX_CLK>,
+				 <&gcc GCC_NSS_PORT3_TX_CLK>,
+				 <&gcc GCC_NSS_PORT4_RX_CLK>,
+				 <&gcc GCC_NSS_PORT4_TX_CLK>,
+				 <&gcc GCC_NSS_PORT5_RX_CLK>,
+				 <&gcc GCC_NSS_PORT5_TX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT1_RX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT1_TX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT2_RX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT2_TX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT3_RX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT3_TX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT4_RX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT4_TX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT5_RX_CLK>,
+				 <&gcc GCC_UNIPHY0_PORT5_TX_CLK>,
+				 <&gcc GCC_UNIPHY1_PORT5_RX_CLK>,
+				 <&gcc GCC_UNIPHY1_PORT5_TX_CLK>,
+				 <&gcc NSS_PORT5_RX_CLK_SRC>,
+				 <&gcc NSS_PORT5_TX_CLK_SRC>,
+				 <&gcc GCC_SNOC_NSSNOC_CLK>;
+			clock-names = "cmn_ahb_clk", "cmn_sys_clk",
+					"uniphy0_ahb_clk", "uniphy0_sys_clk",
+					"uniphy1_ahb_clk", "uniphy1_sys_clk",
+					"port1_mac_clk", "port2_mac_clk",
+					"port3_mac_clk", "port4_mac_clk",
+					"port5_mac_clk",
+					"nss_ppe_clk", "nss_ppe_cfg_clk",
+					"nssnoc_ppe_clk", "nssnoc_ppe_cfg_clk",
+					"nss_edma_clk", "nss_edma_cfg_clk",
+					"nss_ppe_ipe_clk",
+					"gcc_mdio_ahb_clk", "gcc_nss_noc_clk",
+					"gcc_nssnoc_snoc_clk",
+					"gcc_nss_crypto_clk",
+					"gcc_nss_ptp_ref_clk",
+					"nss_port1_rx_clk", "nss_port1_tx_clk",
+					"nss_port2_rx_clk", "nss_port2_tx_clk",
+					"nss_port3_rx_clk", "nss_port3_tx_clk",
+					"nss_port4_rx_clk", "nss_port4_tx_clk",
+					"nss_port5_rx_clk", "nss_port5_tx_clk",
+					"uniphy0_port1_rx_clk",
+					"uniphy0_port1_tx_clk",
+					"uniphy0_port2_rx_clk",
+					"uniphy0_port2_tx_clk",
+					"uniphy0_port3_rx_clk",
+					"uniphy0_port3_tx_clk",
+					"uniphy0_port4_rx_clk",
+					"uniphy0_port4_tx_clk",
+					"uniphy0_port5_rx_clk",
+					"uniphy0_port5_tx_clk",
+					"uniphy1_port5_rx_clk",
+					"uniphy1_port5_tx_clk",
+					"nss_port5_rx_clk_src",
+					"nss_port5_tx_clk_src",
+					"gcc_snoc_nssnoc_clk";
+			resets = <&gcc GCC_PPE_FULL_RESET>,
+				 <&gcc GCC_UNIPHY0_SOFT_RESET>,
+				 <&gcc GCC_UNIPHY0_XPCS_RESET>,
+				 <&gcc GCC_UNIPHY1_SOFT_RESET>,
+				 <&gcc GCC_UNIPHY1_XPCS_RESET>,
+				 <&gcc GCC_NSSPORT1_RESET>,
+				 <&gcc GCC_NSSPORT2_RESET>,
+				 <&gcc GCC_NSSPORT3_RESET>,
+				 <&gcc GCC_NSSPORT4_RESET>,
+				 <&gcc GCC_NSSPORT5_RESET>,
+				 <&gcc GCC_UNIPHY0_PORT1_ARES>,
+				 <&gcc GCC_UNIPHY0_PORT2_ARES>,
+				 <&gcc GCC_UNIPHY0_PORT3_ARES>,
+				 <&gcc GCC_UNIPHY0_PORT4_ARES>,
+				 <&gcc GCC_UNIPHY0_PORT5_ARES>,
+				 <&gcc GCC_UNIPHY0_PORT_4_5_RESET>,
+				 <&gcc GCC_UNIPHY0_PORT_4_RESET>;
+			reset-names = "ppe_rst", "uniphy0_soft_rst",
+					"uniphy0_xpcs_rst", "uniphy1_soft_rst",
+					"uniphy1_xpcs_rst", "nss_port1_rst",
+					"nss_port2_rst", "nss_port3_rst",
+					"nss_port4_rst", "nss_port5_rst",
+					"uniphy0_port1_dis",
+					"uniphy0_port2_dis",
+					"uniphy0_port3_dis",
+					"uniphy0_port4_dis",
+					"uniphy0_port5_dis",
+					"uniphy0_port_4_5_rst",
+					"uniphy0_port_4_rst";
+			switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+			switch_lan_bmp = <0x1e>; /* lan port bitmap */
+			switch_wan_bmp = <0x20>; /* wan port bitmap */
+			switch_inner_bmp = <0xc0>; /*inner port bitmap*/
+			switch_mac_mode = <0x0>; /* mac mode for uniphy 0*/
+			switch_mac_mode1 = <0xd>; /* mac mode for uniphy 1*/
+			switch_mac_mode2 = <0xff>; /* mac mode for uniphy 2*/
+			bm_tick_mode = <0>; /* bm tick mode */
+			tm_tick_mode = <0>; /* tm tick mode */
+			port_scheduler_resource {
+				port@0 {
+					port_id = <0>;
+					ucast_queue = <0 143>;
+					mcast_queue = <256 271>;
+					l0sp = <0 35>;
+					l0cdrr = <0 47>;
+					l0edrr = <0 47>;
+					l1cdrr = <0 7>;
+					l1edrr = <0 7>;
+				};
+				port@1 {
+					port_id = <1>;
+					ucast_queue = <144 159>;
+					mcast_queue = <272 275>;
+					l0sp = <36 39>;
+					l0cdrr = <48 63>;
+					l0edrr = <48 63>;
+					l1cdrr = <8 11>;
+					l1edrr = <8 11>;
+				};
+				port@2 {
+					port_id = <2>;
+					ucast_queue = <160 175>;
+					mcast_queue = <276 279>;
+					l0sp = <40 43>;
+					l0cdrr = <64 79>;
+					l0edrr = <64 79>;
+					l1cdrr = <12 15>;
+					l1edrr = <12 15>;
+				};
+				port@3 {
+					port_id = <3>;
+					ucast_queue = <176 191>;
+					mcast_queue = <280 283>;
+					l0sp = <44 47>;
+					l0cdrr = <80 95>;
+					l0edrr = <80 95>;
+					l1cdrr = <16 19>;
+					l1edrr = <16 19>;
+				};
+				port@4 {
+					port_id = <4>;
+					ucast_queue = <192 207>;
+					mcast_queue = <284 287>;
+					l0sp = <48 51>;
+					l0cdrr = <96 111>;
+					l0edrr = <96 111>;
+					l1cdrr = <20 23>;
+					l1edrr = <20 23>;
+				};
+				port@5 {
+					port_id = <5>;
+					ucast_queue = <208 223>;
+					mcast_queue = <288 291>;
+					l0sp = <52 55>;
+					l0cdrr = <112 127>;
+					l0edrr = <112 127>;
+					l1cdrr = <24 27>;
+					l1edrr = <24 27>;
+				};
+				port@6 {
+					port_id = <6>;
+					ucast_queue = <224 239>;
+					mcast_queue = <292 295>;
+					l0sp = <56 59>;
+					l0cdrr = <128 143>;
+					l0edrr = <128 143>;
+					l1cdrr = <28 31>;
+					l1edrr = <28 31>;
+				};
+				port@7 {
+					port_id = <7>;
+					ucast_queue = <240 255>;
+					mcast_queue = <296 299>;
+					l0sp = <60 63>;
+					l0cdrr = <144 159>;
+					l0edrr = <144 159>;
+					l1cdrr = <32 35>;
+					l1edrr = <32 35>;
+				};
+			};
+			port_scheduler_config {
+				port@0 {
+					port_id = <0>;
+					l1scheduler {
+						group@0 {
+							sp = <0 1>; /*L0 SPs*/
+							/*cpri cdrr epri edrr*/
+							cfg = <0 0 0 0>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							/*unicast queues*/
+							ucast_queue = <0 4 8>;
+							/*multicast queues*/
+							mcast_queue = <256 260>;
+							/*sp cpricdrrepriedrr*/
+							cfg = <0 0 0 0 0>;
+						};
+						group@1 {
+							ucast_queue = <1 5 9>;
+							mcast_queue = <257 261>;
+							cfg = <0 1 1 1 1>;
+						};
+						group@2 {
+							ucast_queue = <2 6 10>;
+							mcast_queue = <258 262>;
+							cfg = <0 2 2 2 2>;
+						};
+						group@3 {
+							ucast_queue = <3 7 11>;
+							mcast_queue = <259 263>;
+							cfg = <0 3 3 3 3>;
+						};
+					};
+				};
+				port@1 {
+					port_id = <1>;
+					l1scheduler {
+						group@0 {
+							sp = <36>;
+							cfg = <0 8 0 8>;
+						};
+						group@1 {
+							sp = <37>;
+							cfg = <1 9 1 9>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <144>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <272>;
+							mcast_loop_pri = <4>;
+							cfg = <36 0 48 0 48>;
+						};
+					};
+				};
+				port@2 {
+					port_id = <2>;
+					l1scheduler {
+						group@0 {
+							sp = <40>;
+							cfg = <0 12 0 12>;
+						};
+						group@1 {
+							sp = <41>;
+							cfg = <1 13 1 13>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <160>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <276>;
+							mcast_loop_pri = <4>;
+							cfg = <40 0 64 0 64>;
+						};
+					};
+				};
+				port@3 {
+					port_id = <3>;
+					l1scheduler {
+						group@0 {
+							sp = <44>;
+							cfg = <0 16 0 16>;
+						};
+						group@1 {
+							sp = <45>;
+							cfg = <1 17 1 17>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <176>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <280>;
+							mcast_loop_pri = <4>;
+							cfg = <44 0 80 0 80>;
+						};
+					};
+				};
+				port@4 {
+					port_id = <4>;
+					l1scheduler {
+						group@0 {
+							sp = <48>;
+							cfg = <0 20 0 20>;
+						};
+						group@1 {
+							sp = <49>;
+							cfg = <1 21 1 21>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <192>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <284>;
+							mcast_loop_pri = <4>;
+							cfg = <48 0 96 0 96>;
+						};
+					};
+				};
+				port@5 {
+					port_id = <5>;
+					l1scheduler {
+						group@0 {
+							sp = <52>;
+							cfg = <0 24 0 24>;
+						};
+						group@1 {
+							sp = <53>;
+							cfg = <1 25 1 25>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <208>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <288>;
+							mcast_loop_pri = <4>;
+							cfg = <52 0 112 0 112>;
+						};
+					};
+				};
+				port@6 {
+					port_id = <6>;
+					l1scheduler {
+						group@0 {
+							sp = <56>;
+							cfg = <0 28 0 28>;
+						};
+						group@1 {
+							sp = <57>;
+							cfg = <1 29 1 29>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <224>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <292>;
+							mcast_loop_pri = <4>;
+							cfg = <56 0 128 0 128>;
+						};
+					};
+				};
+				port@7 {
+					port_id = <7>;
+					l1scheduler {
+						group@0 {
+							sp = <60>;
+							cfg = <0 32 0 32>;
+						};
+						group@1 {
+							sp = <61>;
+							cfg = <1 33 1 33>;
+						};
+					};
+					l0scheduler {
+						group@0 {
+							ucast_queue = <240>;
+							ucast_loop_pri = <16>;
+							mcast_queue = <296>;
+							cfg = <60 0 144 0 144>;
+						};
+					};
+				};
+			};
+		};
+
+		ess-uniphy@7a00000 {
+			compatible = "qcom,ess-uniphy";
+			reg = <0x7a00000 0x30000>;
+			uniphy_access_mode = "local bus";
+		};
+
+		wifi0: wifi@c000000 {
+			compatible = "qcom,cnss-qca6018", "qcom,ipq6018-wifi";
+			reg = <0xc000000 0x1000000>;
+			qcom,hw-mode-id = <1>;
+		#ifdef __IPQ_MEM_PROFILE_256_MB__
+			qcom,tgt-mem-mode = <2>;
+		#elif __IPQ_MEM_PROFILE_512_MB__
+			qcom,tgt-mem-mode = <1>;
+		#else
+			qcom,tgt-mem-mode = <0>;
+		#endif
+			qcom,bdf-addr = <0x4ABC0000 0x4ABC0000 0x4ABC0000
+					 0x0 0x0>;
+			qcom,caldb-addr = <0x4B500000 0x4B500000 0x4B500000
+					   0x0 0x0>;
+			qcom,caldb-size = <0x480000>;
+
+			qcom,rproc = <&qcom_q6v5_wcss>;
+			interrupts = <0 320 1>, /* o_wcss_apps_intr[0] =  */
+			<0 319 1>,
+			<0 318 1>,
+			<0 316 1>,
+			<0 315 1>,
+			<0 314 1>,
+			<0 311 1>,
+			<0 310 1>,
+			<0 411 1>,
+			<0 410 1>,
+			<0 40 1>,
+			<0 39 1>,
+			<0 302 1>,
+			<0 301 1>,
+			<0 37 1>,
+			<0 36 1>,
+			<0 296 1>,
+			<0 295 1>,
+			<0 294 1>,
+			<0 293 1>,
+			<0 292 1>,
+			<0 291 1>,
+			<0 290 1>,
+			<0 289 1>,
+			<0 288 1>, /* o_wcss_apps_intr[25] */
+
+			<0 239 1>,
+			<0 236 1>,
+			<0 235 1>,
+			<0 234 1>,
+			<0 233 1>,
+			<0 232 1>,
+			<0 231 1>,
+			<0 230 1>,
+			<0 229 1>,
+			<0 228 1>,
+			<0 224 1>,
+			<0 223 1>,
+
+			<0 203 1>,
+
+			<0 183 1>,
+			<0 180 1>,
+			<0 179 1>,
+			<0 178 1>,
+			<0 177 1>,
+			<0 176 1>,
+
+			<0 163 1>,
+			<0 162 1>,
+			<0 160 1>,
+			<0 159 1>,
+			<0 158 1>,
+			<0 157 1>,
+			<0 156 1>; /* o_wcss_apps_intr[51] */
+
+			interrupt-names = "misc-pulse1",
+			"misc-latch",
+			"sw-exception",
+			"ce0",
+			"ce1",
+			"ce2",
+			"ce3",
+			"ce4",
+			"ce5",
+			"ce6",
+			"ce7",
+			"ce8",
+			"ce9",
+			"ce10",
+			"ce11",
+			"host2wbm-desc-feed",
+			"host2reo-re-injection",
+			"host2reo-command",
+			"host2rxdma-monitor-ring3",
+			"host2rxdma-monitor-ring2",
+			"host2rxdma-monitor-ring1",
+			"reo2ost-exception",
+			"wbm2host-rx-release",
+			"reo2host-status",
+			"reo2host-destination-ring4",
+			"reo2host-destination-ring3",
+			"reo2host-destination-ring2",
+			"reo2host-destination-ring1",
+			"rxdma2host-monitor-destination-mac3",
+			"rxdma2host-monitor-destination-mac2",
+			"rxdma2host-monitor-destination-mac1",
+			"ppdu-end-interrupts-mac3",
+			"ppdu-end-interrupts-mac2",
+			"ppdu-end-interrupts-mac1",
+			"rxdma2host-monitor-status-ring-mac3",
+			"rxdma2host-monitor-status-ring-mac2",
+			"rxdma2host-monitor-status-ring-mac1",
+			"host2rxdma-host-buf-ring-mac3",
+			"host2rxdma-host-buf-ring-mac2",
+			"host2rxdma-host-buf-ring-mac1",
+			"rxdma2host-destination-ring-mac3",
+			"rxdma2host-destination-ring-mac2",
+			"rxdma2host-destination-ring-mac1",
+			"host2tcl-input-ring4",
+			"host2tcl-input-ring3",
+			"host2tcl-input-ring2",
+			"host2tcl-input-ring1",
+			"wbm2host-tx-completions-ring3",
+			"wbm2host-tx-completions-ring2",
+			"wbm2host-tx-completions-ring1",
+			"tcl2host-status-ring";
+		status = "ok";
+		qcom,pta-num = <0>;
+		qcom,coex-mode = <0x2>;
+		qcom,bt-active-time = <0x18>;
+		qcom,bt-priority-time = <0x12>;
+		qcom,coex-algo = <0x2>;
+		qcom,pta-priority = <0x80800505>;
+		};
+
+		wifi1: wifi1@f00000 {
+			compatible  = "qcom,cnss-qcn9000";
+			qrtr_node_id = <0x20>;
+			qca,auto-restart;
+			status = "disabled";
+		};
+
+		msm_imem: qcom,msm-imem@8600000 {
+			compatible = "qcom,msm-imem";
+			reg = <0x08600000 0x1000>;
+			ranges = <0x0 0x08600000 0x1000>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+			mem_dump_table@10 {
+				compatible = "qcom,msm-imem-mem_dump_table";
+				reg = <0x10 8>;
+			};
+		};
+
+		qca,scm_restart_reason {
+			compatible = "qca_ipq6018,scm_restart_reason";
+			reg = <0x0193d000 0x14>;
+		};
+
+		slim_aud: slim@a2c0000 {
+			cell-index = <1>;
+			compatible = "qcom,slim-ngd";
+			reg = <0xA2C0000 0x2c000>,
+				<0xA284000 0x2a000>;
+			reg-names = "slimbus_physical", "slimbus_bam_physical";
+			interrupts = <0 31 0>, <0 32 0>;
+			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
+			qcom,apps-ch-pipes = <0x7c0000>;
+			qcom,ea-pc = <0x320>;
+			status = "disabled";
+		};
+
+		tzlog: qca,tzlog {
+			compatible = "qca,tzlog_ipq6018";
+			interrupts = <GIC_SPI 244 IRQ_TYPE_EDGE_RISING>;
+			qca,tzbsp-diag-buf-start = <0x4a7df000>;
+			qca,tzbsp-diag-buf-size = <0x3000>;
+			qca,hyp-enabled;
+			hyp-scm-cmd-id = <0xA>;
+		};
+
+		qcom,rpm-log@29fc00 {
+			compatible = "qcom,rpm-log";
+			reg = <0x29fc00 0x4000>;
+			qcom,rpm-addr-phys = <0x200000>;
+			qcom,offset-version = <4>;
+			qcom,offset-page-buffer-addr = <36>;
+			qcom,offset-log-len = <40>;
+			qcom,offset-log-len-mask = <44>;
+			qcom,offset-page-indices = <56>;
+		};
+
+		mhi_test: qcom,test@0 {
+			compatible = "qcom,testmhi";
+			status = "disabled";
+		};
+	};
+
+	psci: psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+		status = "ok";
+	};
+
+	cpus: cpus {
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+
+		CPU0: cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x0>;
+			enable-method = "psci";
+			qcom,acc = <&acc0>;
+			next-level-cache = <&L2_0>;
+			clocks = <&apss_clk APCS_ALIAS0_CORE_CLK>;
+			clock-names = "cpu";
+
+			L2_0: l2-cache {
+				compatible = "cache";
+				cache-level = <0x2>;
+			};
+		};
+
+		CPU1: cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			enable-method = "psci";
+			qcom,acc = <&acc1>;
+			reg = <0x1>;
+			next-level-cache = <&L2_0>;
+			clocks = <&apss_clk APCS_ALIAS0_CORE_CLK>;
+			clock-names = "cpu";
+		};
+
+		CPU2: cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			enable-method = "psci";
+			qcom,acc = <&acc2>;
+			reg = <0x2>;
+			next-level-cache = <&L2_0>;
+			clocks = <&apss_clk APCS_ALIAS0_CORE_CLK>;
+			clock-names = "cpu";
+		};
+
+		CPU3: cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			enable-method = "psci";
+			qcom,acc = <&acc3>;
+			reg = <0x3>;
+			next-level-cache = <&L2_0>;
+			clocks = <&apss_clk APCS_ALIAS0_CORE_CLK>;
+			clock-names = "cpu";
+		};
+	};
+
+	qseecom: qseecom {
+		compatible = "ipq6018-qseecom";
+		status = "disabled";
+	};
+
+	firmware: firmware {
+		scm {
+			compatible = "qcom,scm-ipq6018";
+			smmu-state-scm-cmd-id = <0x20>;
+		};
+		qfprom_sec {
+			compatible = "qcom,qfprom-sec";
+			img-addr = <0x4A100000>;
+			img-size = <0x00500000>;
+			scm-cmd-id = <0x1F>;
+		};
+	};
+
+	pmuv8: pmu {
+		compatible = "arm,cortex-a53-pmu";
+		interrupts = <GIC_PPI 7 (GIC_CPU_MASK_SIMPLE(4) |
+					 IRQ_TYPE_LEVEL_HIGH)>;
+	};
+
+	clocks {
+		sleep_clk: sleep_clk {
+			compatible = "fixed-clock";
+			clock-frequency = <32000>;
+			#clock-cells = <0>;
+		};
+
+		xo: xo {
+			compatible = "fixed-clock";
+			clock-frequency = <24000000>;
+			#clock-cells = <0>;
+		};
+
+		bias_pll_cc_clk {
+			compatible = "fixed-clock";
+			clock-frequency = <300000000>;
+			#clock-cells = <0>;
+		};
+
+		bias_pll_nss_noc_clk {
+			compatible = "fixed-clock";
+			clock-frequency = <416500000>;
+			#clock-cells = <0>;
+		};
+
+		usb3phy_0_cc_pipe_clk {
+			compatible = "fixed-clock";
+			clock-frequency = <125000000>;
+			#clock-cells = <0>;
+		};
+	};
+
+	ion_dummy {
+		compatible = "ipq60xx-ion-dummy";
+		status = "disabled";
+	};
+};
+
+#include "qcom-ipq6018-coresight.dtsi"
+#include "qcom-ipq6018-thermal.dtsi"
diff --git a/target/linux/ipq60xx/image/Makefile b/target/linux/ipq60xx/image/Makefile
index 4b0a657c0..7622a8aa6 100644
--- a/target/linux/ipq60xx/image/Makefile
+++ b/target/linux/ipq60xx/image/Makefile
@@ -4,7 +4,7 @@ include $(INCLUDE_DIR)/image.mk
 define Device/Default
 	PROFILES := Default
 	KERNEL_DEPENDS = $$(wildcard $(DTS_DIR)/$$(DEVICE_DTS).dts)
-	KERNEL_LOADADDR := 0x41000000
+	KERNEL_LOADADDR := 0x41008000
 	DEVICE_DTS = $$(SOC)-$(lastword $(subst _, ,$(1)))
 	DEVICE_DTS_CONFIG := config@1
 	DEVICE_DTS_DIR := $(DTS_DIR)/qcom
diff --git a/target/linux/ipq60xx/image/generic.mk b/target/linux/ipq60xx/image/generic.mk
index 934c38858..65aaec000 100644
--- a/target/linux/ipq60xx/image/generic.mk
+++ b/target/linux/ipq60xx/image/generic.mk
@@ -90,4 +90,17 @@ define Device/zn_m2
 	DEVICE_DTS_CONFIG := config@cp03-c1
 	SOC := ipq6018
 endef
+
+define Device/AW_CPE_V1
+	$(call Device/FitImage)
+	$(call Device/UbiFit)
+	DEVICE_VENDOR := Autowise.ai
+	DEVICE_MODEL := V1
+	BLOCKSIZE := 128k
+	PAGESIZE := 2048
+	DEVICE_DTS_CONFIG := config@cp03-c1
+	SOC := ipq6018
+endef
+TARGET_DEVICES += AW_CPE_V1
+
 TARGET_DEVICES += zn_m2
-- 
2.25.1

