# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../rtl/sreg_ctrl.sv" \
"../../../../../rtl/sreg_model.sv" \
"../../../../../dv/tb_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
