============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  11:07:06 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1345 ps) Setup Check with Pin regFile/RC_CG_HIER_INST32/RC_CGIC_INST/CK->E
          Group: cg_enable_group_clk
     Startpoint: (R) ALUFF/q_reg[67]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/RC_CG_HIER_INST32/RC_CGIC_INST/E
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     129                  
       Uncertainty:-     200                  
     Required Time:=    2171                  
      Launch Clock:-       0                  
         Data Path:-     826                  
             Slack:=    1345                  

#----------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[67]/CK                       -       -     R     (arrival)      218    -     0     -       0 
  ALUFF/q_reg[67]/Q                        -       CK->Q R     DFFTRX2          4  5.4    71   221     221 
  regFile/g15638/Y                         -       B->Y  R     AND2X1           2  3.0    78   182     403 
  regFile/g15600/Y                         -       B->Y  R     AND2X2           4  4.8    80   211     613 
  regFile/g15466/Y                         -       B->Y  R     AND2X2           3  5.0    82   213     826 
  regFile/RC_CG_HIER_INST32/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      3    -     -     0     826 
#----------------------------------------------------------------------------------------------------------

