{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 11:15:52 2011 " "Info: Processing started: Tue Oct 25 11:15:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off systemA -c systemA --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off systemA -c systemA --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/Studies/Junior/EDA/Simple CPU/systemB1/lpm_mux4.tdf " "Warning: Can't analyze file -- file E:/Studies/Junior/EDA/Simple CPU/systemB1/lpm_mux4.tdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../lpm_rom_256_16/lpm_rom0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../lpm_rom_256_16/lpm_rom0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "../lpm_rom_256_16/lpm_rom0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/lpm_rom_256_16/lpm_rom0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../lpm_ram_256_8/lpm_ram_dp0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../lpm_ram_256_8/lpm_ram_dp0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dp0 " "Info: Found entity 1: lpm_ram_dp0" {  } { { "../lpm_ram_256_8/lpm_ram_dp0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/lpm_ram_256_8/lpm_ram_dp0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../reg4_8/lpm_mux0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../reg4_8/lpm_mux0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "../reg4_8/lpm_mux0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/reg4_8/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../reg4_8/lpm_ff0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../reg4_8/lpm_ff0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff0 " "Info: Found entity 1: lpm_ff0" {  } { { "../reg4_8/lpm_ff0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/reg4_8/lpm_ff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../reg4_8/lpm_decode1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../reg4_8/lpm_decode1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Info: Found entity 1: lpm_decode1" {  } { { "../reg4_8/lpm_decode1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/reg4_8/lpm_decode1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IO_PORT/lpm_bustri0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../IO_PORT/lpm_bustri0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "../IO_PORT/lpm_bustri0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/IO_PORT/lpm_bustri0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IO_PORT/lpm_decode0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../IO_PORT/lpm_decode0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "../IO_PORT/lpm_decode0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/IO_PORT/lpm_decode0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Flag/Flag.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Flag/Flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flag " "Info: Found entity 1: Flag" {  } { { "../Flag/Flag.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Flag/Flag.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ALU/ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ctrlunit/ctrlunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ctrlunit/ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlunit " "Info: Found entity 1: ctrlunit" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instrconunit.v(9) " "Warning (10268): Verilog HDL information at instrconunit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../instrconunit/instrconunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../instrconunit/instrconunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrconunit " "Info: Found entity 1: instrconunit" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IO_PORT/IO_PORT.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../IO_PORT/IO_PORT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_PORT " "Info: Found entity 1: IO_PORT" {  } { { "../IO_PORT/IO_PORT.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/IO_PORT/IO_PORT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../lpm_ram_256_8/lpm_ram_256_8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../lpm_ram_256_8/lpm_ram_256_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_256_8 " "Info: Found entity 1: lpm_ram_256_8" {  } { { "../lpm_ram_256_8/lpm_ram_256_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/lpm_ram_256_8/lpm_ram_256_8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../lpm_rom_256_16/lpm_rom_256_16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../lpm_rom_256_16/lpm_rom_256_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_256_16 " "Info: Found entity 1: lpm_rom_256_16" {  } { { "../lpm_rom_256_16/lpm_rom_256_16.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/lpm_rom_256_16/lpm_rom_256_16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../reg4_8/reg4_8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../reg4_8/reg4_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_8 " "Info: Found entity 1: reg4_8" {  } { { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file systemA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systemA " "Info: Found entity 1: systemA" {  } { { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "systemA " "Info: Elaborating entity \"systemA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlunit ctrlunit:inst " "Info: Elaborating entity \"ctrlunit\" for hierarchy \"ctrlunit:inst\"" {  } { { "systemA.bdf" "inst" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.bdf" { { 312 -96 56 504 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSRCB ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"ALUSRCB\", which holds its previous value in one or more paths through the always construct" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteMem ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WriteMem\", which holds its previous value in one or more paths through the always construct" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteReg ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WriteReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDes ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"RegDes\", which holds its previous value in one or more paths through the always construct" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WrFlag ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WrFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrFlag ctrlunit.v(27) " "Info (10041): Inferred latch for \"WrFlag\" at ctrlunit.v(27)" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDes ctrlunit.v(27) " "Info (10041): Inferred latch for \"RegDes\" at ctrlunit.v(27)" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg ctrlunit.v(27) " "Info (10041): Inferred latch for \"MemToReg\" at ctrlunit.v(27)" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteReg ctrlunit.v(27) " "Info (10041): Inferred latch for \"WriteReg\" at ctrlunit.v(27)" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteMem ctrlunit.v(27) " "Info (10041): Inferred latch for \"WriteMem\" at ctrlunit.v(27)" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSRCB ctrlunit.v(27) " "Info (10041): Inferred latch for \"ALUSRCB\" at ctrlunit.v(27)" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] ctrlunit.v(27) " "Info (10041): Inferred latch for \"ALUC\[0\]\" at ctrlunit.v(27)" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] ctrlunit.v(27) " "Info (10041): Inferred latch for \"ALUC\[1\]\" at ctrlunit.v(27)" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] ctrlunit.v(27) " "Info (10041): Inferred latch for \"ALUC\[2\]\" at ctrlunit.v(27)" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch ctrlunit.v(27) " "Info (10041): Inferred latch for \"branch\" at ctrlunit.v(27)" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump ctrlunit.v(27) " "Info (10041): Inferred latch for \"jump\" at ctrlunit.v(27)" {  } { { "../ctrlunit/ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst4 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst4\"" {  } { { "systemA.bdf" "inst4" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.bdf" { { 528 744 904 656 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 ALU.v(24) " "Warning (10230): Verilog HDL assignment warning at ALU.v(24): truncated value with size 9 to match size of target (8)" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 ALU.v(28) " "Warning (10230): Verilog HDL assignment warning at ALU.v(28): truncated value with size 9 to match size of target (8)" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(44) " "Warning (10230): Verilog HDL assignment warning at ALU.v(44): truncated value with size 32 to match size of target (8)" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S ALU.v(12) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum ALU.v(12) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry_out ALU.v(12) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_out ALU.v(17) " "Info (10041): Inferred latch for \"carry_out\" at ALU.v(17)" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[0\]\" at ALU.v(17)" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[1\]\" at ALU.v(17)" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[2\]\" at ALU.v(17)" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[3\]\" at ALU.v(17)" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[4\]\" at ALU.v(17)" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[5\]\" at ALU.v(17)" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[6\]\" at ALU.v(17)" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[7\]\" at ALU.v(17)" {  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag Flag:inst6 " "Info: Elaborating entity \"Flag\" for hierarchy \"Flag:inst6\"" {  } { { "systemA.bdf" "inst6" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.bdf" { { 568 312 480 696 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4_8 reg4_8:inst3 " "Info: Elaborating entity \"reg4_8\" for hierarchy \"reg4_8:inst3\"" {  } { { "systemA.bdf" "inst3" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.bdf" { { 344 408 560 504 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux4.tdf 1 1 " "Warning: Using design file lpm_mux4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux4 reg4_8:inst3\|lpm_mux4:inst13 " "Info: Elaborating entity \"lpm_mux4\" for hierarchy \"reg4_8:inst3\|lpm_mux4:inst13\"" {  } { { "../reg4_8/reg4_8.bdf" "inst13" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 8 648 784 120 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux4.tdf" "lpm_mux_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux4.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux4.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux4.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux4.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux4.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmc " "Info: Found entity 1: mux_vmc" {  } { { "db/mux_vmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/db/mux_vmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmc reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated " "Info: Elaborating entity \"mux_vmc\" for hierarchy \"reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff0 reg4_8:inst3\|lpm_ff0:inst " "Info: Elaborating entity \"lpm_ff0\" for hierarchy \"reg4_8:inst3\|lpm_ff0:inst\"" {  } { { "../reg4_8/reg4_8.bdf" "inst" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { -16 360 504 80 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\"" {  } { { "../reg4_8/lpm_ff0.tdf" "lpm_ff_component" { Text "E:/Studies/Junior/EDA/Simple CPU/reg4_8/lpm_ff0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\"" {  } { { "../reg4_8/lpm_ff0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/reg4_8/lpm_ff0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../reg4_8/lpm_ff0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/reg4_8/lpm_ff0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 reg4_8:inst3\|lpm_decode1:inst4 " "Info: Elaborating entity \"lpm_decode1\" for hierarchy \"reg4_8:inst3\|lpm_decode1:inst4\"" {  } { { "../reg4_8/reg4_8.bdf" "inst4" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { -8 -16 112 104 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "../reg4_8/lpm_decode1.tdf" "lpm_decode_component" { Text "E:/Studies/Junior/EDA/Simple CPU/reg4_8/lpm_decode1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "../reg4_8/lpm_decode1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/reg4_8/lpm_decode1.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Info: Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../reg4_8/lpm_decode1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/reg4_8/lpm_decode1.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_n6f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_n6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_n6f " "Info: Found entity 1: decode_n6f" {  } { { "db/decode_n6f.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/db/decode_n6f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_n6f reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component\|decode_n6f:auto_generated " "Info: Elaborating entity \"decode_n6f\" for hierarchy \"reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component\|decode_n6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux1.tdf 1 1 " "Warning: Using design file lpm_mux1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst11 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst11\"" {  } { { "systemA.bdf" "inst11" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.bdf" { { 352 736 872 432 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst11\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst11\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "lpm_mux_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst11\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux1:inst11\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst11\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux1:inst11\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc lpm_mux1:inst11\|lpm_mux:lpm_mux_component\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"lpm_mux1:inst11\|lpm_mux:lpm_mux_component\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "RAM3.tdf 1 1 " "Warning: Using design file RAM3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM3 " "Info: Found entity 1: RAM3" {  } { { "RAM3.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/RAM3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM3 RAM3:inst9 " "Info: Elaborating entity \"RAM3\" for hierarchy \"RAM3:inst9\"" {  } { { "systemA.bdf" "inst9" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.bdf" { { 96 760 976 232 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM3:inst9\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM3:inst9\|altsyncram:altsyncram_component\"" {  } { { "RAM3.tdf" "altsyncram_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/RAM3.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM3:inst9\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM3:inst9\|altsyncram:altsyncram_component\"" {  } { { "RAM3.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/RAM3.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM3:inst9\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM3:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info: Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Info: Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM3.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/RAM3.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Info: Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 RAM3:inst9\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Info: Elaborating entity \"altsyncram_gra1\" for hierarchy \"RAM3:inst9\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_256_16 lpm_rom_256_16:inst2 " "Info: Elaborating entity \"lpm_rom_256_16\" for hierarchy \"lpm_rom_256_16:inst2\"" {  } { { "systemA.bdf" "inst2" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.bdf" { { 144 80 248 240 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom_256_16:inst2\|lpm_rom0:inst " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom_256_16:inst2\|lpm_rom0:inst\"" {  } { { "../lpm_rom_256_16/lpm_rom_256_16.bdf" "inst" { Schematic "E:/Studies/Junior/EDA/Simple CPU/lpm_rom_256_16/lpm_rom_256_16.bdf" { { 104 280 440 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\"" {  } { { "../lpm_rom_256_16/lpm_rom0.tdf" "altsyncram_component" { Text "E:/Studies/Junior/EDA/Simple CPU/lpm_rom_256_16/lpm_rom0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\"" {  } { { "../lpm_rom_256_16/lpm_rom0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/lpm_rom_256_16/lpm_rom0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE systemA.hex " "Info: Parameter \"INIT_FILE\" = \"systemA.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../lpm_rom_256_16/lpm_rom0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/lpm_rom_256_16/lpm_rom0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9081.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9081 " "Info: Found entity 1: altsyncram_9081" {  } { { "db/altsyncram_9081.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/db/altsyncram_9081.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9081 lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_9081:auto_generated " "Info: Elaborating entity \"altsyncram_9081\" for hierarchy \"lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_9081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrconunit instrconunit:inst1 " "Info: Elaborating entity \"instrconunit\" for hierarchy \"instrconunit:inst1\"" {  } { { "systemA.bdf" "inst1" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.bdf" { { 200 416 560 328 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instrconunit.v(16) " "Warning (10230): Verilog HDL assignment warning at instrconunit.v(16): truncated value with size 32 to match size of target (8)" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instrconunit.v(23) " "Warning (10230): Verilog HDL assignment warning at instrconunit.v(23): truncated value with size 32 to match size of target (8)" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.tdf 1 1 " "Warning: Using design file lpm_mux2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 lpm_mux2:inst20 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"lpm_mux2:inst20\"" {  } { { "systemA.bdf" "inst20" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.bdf" { { 360 176 312 440 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux2:inst20\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux2:inst20\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "lpm_mux_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux2:inst20\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux2:inst20\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux2:inst20\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux2:inst20\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_mmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mmc " "Info: Found entity 1: mux_mmc" {  } { { "db/mux_mmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA_new/db/mux_mmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mmc lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated " "Info: Elaborating entity \"mux_mmc\" for hierarchy \"lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 22 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 11:15:54 2011 " "Info: Processing ended: Tue Oct 25 11:15:54 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
