Page 962
Universal Serial Bus Power Delivery Specification, Revision 3.2, Version 1.1, 2024-10
8.3.3.27.2
  BIST Test Data Mode State Diagram
Figure 8.216, "BIST Test Data Mode State Diagram" shows the state diagram required by a UUT, which can be either 
a Source, Sink or Cable Plug, when operating in BIST Test Data Mode. Transitions Shall be from either the 
PE_SRC_Ready, PE_SNK_Ready or PE_CBL_Ready states.
Figure 8.216 BIST Test Data Mode State Diagram
8.3.3.27.2.1
  PE_BIST_Test_Mode State
The Source, Sink or Cable Plug Shall enter the PE_BIST_Test_Mode state from either the PE_SRC_Ready, 
PE_SNK_Ready or PE_CBL_Ready state when:

A BIST Message is received with a BIST Test Data BIST Data Object and 

VBUS is at vSafe5V.
BIST message received
with Data Object BIST Test Mode &
VBUS = vSafe5V
Hard Reset
PE_BIST_Test_Mode
Actions on entry:
Tell Protocol Layer to go to BIST Test 
Mode
PE_SRC_Transition_to_default or 
PE_SNK_Transition_to_default or
PE_CBL_Ready
PE_SRC_Ready or 
PE_SNK_Ready or
PE_CBL_Ready
VBUS = vSafe5V
PD = Connected
