#define __ASSEMBLY__

#include <MX8/MX8_ddrc.h>
#include <MX8/MX8_ddr_phy.h>

/*! Configure DDR retention support */
DEFINE  BD_DDR_RET               /* Add/remove DDR retention */

DEFINE  BD_DDR_SIZE   0x020000000 /* Total board DDR density (bytes) calculated based on RPA config */
DEFINE  BD_DDR_RET_NUM_DRC     1  /* Number for DRCs to retain */
DEFINE  BD_DDR_RET_NUM_REGION  2  /* DDR regions to save/restore */

/* Descriptor values for DDR regions saved/restored during retention */
DEFINE  BD_DDR_RET_REGION1_ADDR  0x80000000
DEFINE  BD_DDR_RET_REGION1_SIZE  12
DEFINE  BD_DDR_RET_REGION2_ADDR  0x80000800
DEFINE  BD_DDR_RET_REGION2_SIZE  12

/*
 * Device Configuration Data (DCD) Version 1.0
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 * Addr-type register length (1,2 or 4 bytes)
 * Address   absolute address of the register
 * value   value to be stored in the register
 */

/* Only valid if called by SCFW */
if (action != BOARD_DDR_COLD_INIT)
{
  return SC_ERR_NONE;
}
// DXL default is 933MHz, hence when configured for 933MHz, the following is commented. It is uncommented when configured for 800MHz operation.
//if (rom_caller == SC_FALSE)
//{
//  /* Set the DRC rate to achieve a DRAM rate as close as possible to 933MHz. */
//  uint32_t rate2 = 465000000U;
//  (void) pm_set_clock_rate(SC_PT, SC_R_DRC_0, SC_PM_CLK_MISC0, &rate2);
//}
//else
//{
//  /* gate the cslice and ssslice */
//  CLR_BIT 4 0x41C83800 0xDC000000
//  CLR_BIT 4 0x41C82C00 0xDC00001F
//
//  /* relock HP PLL to 930MHz */
//  /* Enable PLL isolation */
//  DSC_AIRegisterWrite(0x24,0,8,0x40000000);
//  /* power down PLL and clear dividers */
//  DSC_AIRegisterWrite(0x24,0,8,0x000020FF);
//  /* Set the divider */
//  DSC_AIRegisterWrite(0x24,0,4,0x0000009B);
//  /* power up PLL and set hold ring off */
//  DSC_AIRegisterWrite(0x24,0,4,0x00003000);
//  SYSCTR_TimeDelay(25);
//  /* clear hold ring off */
//  DSC_AIRegisterWrite(0x24,0,8,0x00001000);
//  SYSCTR_TimeDelay(50);
//  /* disable PLL isolation */
//  DSC_AIRegisterWrite(0x24,0,4,0x40000000);
//
//  /* Ungate cslice and ssslice */
//  SET_BIT 4 0x41C82C00 0x4C000002
//  SET_BIT 4 0x41C83800 0x4C000000
//}

//-------------------------------------------
// Reset controller core domain (required to configure it)
//--------------------------------------------
DATA 4  0x41C80208  0x1
DATA 4  0x41C80044  0x8  // Assert uMCTL2 core reset
DATA 4  0x41C80204  0x1  // Start functional clocks.

//-------------------------------------------
// Configure controller registers
// Timings are computed for 933MHz DRAM operation
//--------------------------------------------
DATA 4   DDRC_MSTR_0     0x81040001  // Set DDR3l, BL = 16 and active ranks
DATA 4   DDRC_RFSHTMG_0  0x0072007A  // tREFI, tRFC
DATA 4   DDRC_INIT0_0    0x400300E5  // pre_cke
DATA 4   DDRC_INIT1_0    0x005D0000  // dram_rstn
DATA 4   DDRC_INIT3_0    0x0E140046  // MR0, MR1
DATA 4   DDRC_INIT4_0    0x00200000  // MR2, MR3
DATA 4   DDRC_INIT5_0  0x000B0000  // ZQINIT
DATA 4   DDRC_DIMMCTL_0  0x00000000  // DIMMCTL register for address mirroring
DATA 4  DDRC_RANKCTL_0    0x0000072F  // diff_rank_wr_gap, diff_rank_rd_gap, max_rank_rd
DATA 4  DDRC_DRAMTMG0_0   0x0E112010  // wr2pr, tFAW, tRASmax, tRASmin
DATA 4  DDRC_DRAMTMG1_0   0x000C0417  // tXP, rd2pre, tRC
DATA 4  DDRC_DRAMTMG2_0   0x0507060B  // WL, RL, rd2wr, wr2rd
DATA 4   DDRC_DRAMTMG3_0  0x00002008  // T_MOD, T_MRD
DATA 4  DDRC_DRAMTMG4_0   0x07020307  // trcd, tccd, trrd, trp
DATA 4  DDRC_DRAMTMG5_0   0x05050303  // tCKCKEH, tCKCKEL, tckesr, tcke
DATA 4  DDRC_DRAMTMG8_0   0x03030905  // tckdpde, tckdpdx, tckcsx
DATA 4  DDRC_ZQCTL0_0     0x40960026  // tZQCAL, tZQLAT
DATA 4  DDRC_ZQCTL1_0     0x0200E3F5  // tZQReset, tzq_short_interval
DATA 4  DDRC_DFITMG0_0  0x04898206
DATA 4  DDRC_DFITMG1_0    0x00060303  // dfi_t_wrdata_delay, dfi_t_dram_clk_disable, dfi_t_dram_clk_enable
DATA 4  DDRC_DFITMG2_0  0x00000704
DATA 4  DDRC_DFIMISC_0    0x00000001  // dfi_data_cs_polarity
DATA 4  DDRC_DFIUPD0_0    0xE0400018  // Disable the automatic dfi_ctrlupd_req generation
DATA 4  DDRC_DFIUPD1_0    0x001A0057  // dfi_ctrlupd_req generation interval generation (min and max)
DATA 4  DDRC_DFIUPD2_0    0x80000000  // dfi_phyupd_en
DATA 4  DDRC_ADDRMAP0_0   0x0000001F  // addrmap_cs_bit0
DATA 4  DDRC_ADDRMAP1_0   0x00040401  // addrmap_bank_b2, addrmap_bank_b1, addrmap_bank_b0
DATA 4  DDRC_ADDRMAP2_0   0x00000700  // addrmap_col_b5, addrmap_col_b4, addrmap_col_b3, addrmap_col_b2
DATA 4  DDRC_ADDRMAP3_0   0x12121200  // addrmap_col_b9, addrmap_col_b8, addrmap_col_b7, addrmap_col_b6
DATA 4  DDRC_ADDRMAP4_0   0x00001F1F  // addrmap_col_b10 and addrmap_col_b11 set to de-activated
DATA 4  DDRC_ADDRMAP5_0   0x04040403  // addrmap_row_b11, addrmap_row_b10_b2, addrmap_row_b1, addrmap_row_b0
DATA 4  DDRC_ADDRMAP6_0   0x0F040404  // addrmap_row_b15, addrmap_row_b14, addrmap_row_b13, addrmap_row_b12
DATA 4  DDRC_ODTCFG_0  0x06000610
DATA 4  DDRC_ODTMAP_0     0x00000001  // rank[3:0]_wr_odt, rank[3:0]_wr_odt
DATA 4  DDRC_PCTRL_0_0    0x00000001  // Enable port 0

// Performance optimizations
DATA 4  DDRC_SCHED_0  0x00001F05  // lpr_num_entries

// Enables DFI Low Power interface
DATA 4  DDRC_DFILPCFG0_0  0x07009100  // dfi_lp_en_sr, dfi_lp_wakeup_sr config
// DDR power management settings
DATA 4  DDRC_PWRTMG_0  0x00402010  // Timers for automatic entry into powerdown, self-refresh, …
DATA 4  DDRC_PWRCTL_0  0x0000000A  // Enable DDR low power feature (clock disabling, power down, …)
DATA 4  DDRC_HWLPCTL_0  0x003F0001  // Enable Hardware idle period





//-------------------------------------------
// Release reset of controller core domain
//--------------------------------------------
DATA 4  0x41C80208  0x1
DATA 4  0x41C80044  0x4
DATA 4  0x41C80204  0x1

//-------------------------------------------
// Configure registers for PHY initialization
// Timings are computed for 933MHz DRAM operation
//--------------------------------------------
// Set-up DRAM Configuration Register
DATA 4  DDR_PHY_DCR_0  0x0000040B  // DDR3 selection with 8 bank
// Set-up byte and bit swapping registers
DATA 4  DDR_PHY_DX0DQMAP0_0  0x00053210  // DQ bit 0/1/2/3/4 remapping
DATA 4  DDR_PHY_DX0DQMAP1_0  0x00004876  // DQ bit 5/6/7 and DM remapping
DATA 4  DDR_PHY_DX1DQMAP0_0  0x00053210  // DQ bit 0/1/2/3/4 remapping
DATA 4  DDR_PHY_DX1DQMAP1_0  0x00004876  // DQ bit 5/6/7 and DM remapping
// Set-up PHY General Configuration Register
// PGCR1,4,5,6,7 are untouched
SET_BIT 4   DDR_PHY_PGCR1_0  0x00020000  // DISDIC=1 (no uMCTL2 commands can go to memory)
DATA 4  DDR_PHY_PGCR0_0  0x07001E00  // Set ADCP=1 (Address Copy)
DATA 4  DDR_PHY_PGCR2_0  0x00F0E207  // Set tREFPRD
DATA 4  DDR_PHY_PGCR3_0  0x050A1080  // CKEN/CKNEN toggling and polarity
// Set-up PHY Timing Register
// PTR2 is untouched
DATA 4  DDR_PHY_PTR0_0  0x3A61D310  // tPLLPD, tPLLGS, tPHYRST
DATA 4  DDR_PHY_PTR1_0  0x2D98106A  // tPLLLOCK, tPLLRST
// Set-up PLL Control Register
DATA 4  DDR_PHY_PLLCR0_0        0x011C0000
DATA 4  DDR_PHY_DX8SLbPLLCR0_0  0x011C0000
SET_BIT 4  DDR_PHY_DX8SL1PLLCR0_0  0x20000000  // uncommented to disable byte lanes 2 and 3 PLL when configured for 16-bit data bus
SET_BIT 4  DDR_PHY_DX8SL2PLLCR0_0  0x20000000  // uncommented to disable byte lanes 4 and 5 PLL when configured for 16-bit data bus or when ECC disabled

// Set-up Impedance Control Register
DATA 4  DDR_PHY_ZQCR_0  0x008A2858  // Set ODT_MODE=0b10(DDR3 stype pullup)
// ZPROG_DRAM_ODT and ZPROG_HOST_ODT
DATA 4   DDR_PHY_ZQ0PR0_0  0x00007799  // Impedance control for CA bus
DATA 4   DDR_PHY_ZQ1PR0_0  0x00007B99  // Impedance control for DQ bus

//-------------------------------------------
// Configure and launch PLL init, DCAL, ZCAL and PHYRST
//--------------------------------------------
// Set-up PHY Initialization Register
DATA 4   DDR_PHY_PIR_0  0x72
// Launch initialization (set bit 0)
DATA 4  DDR_PHY_PIR_0  0x73

//-------------------------------------------
// Configure registers for DRAM initialization
//-------------------------------------------
// Set-up Mode Register
// MR0, MR3, MR4, MR5 MR6 are untouched
DATA 4  DDR_PHY_MR0_0  0x00000E14
DATA 4  DDR_PHY_MR1_0  0x00000046
DATA 4  DDR_PHY_MR2_0  0x00000020
DATA 4  DDR_PHY_MR3_0  0x00000000
// Set-up DRAM Timing Parameters Register
// DTPR6 is untouched
DATA 4  DDR_PHY_DTPR0_0  0x06200D08  // tRRD, tRAS, tRP, tRTP
DATA 4  DDR_PHY_DTPR1_0  0x28210300  // tWLMRD, tFAW, tODTUP, tMRD
DATA 4  DDR_PHY_DTPR2_0  0x01060200  // tRTW, tRTODT, tCMDCKE, tCKE, tVRCG, tXS
DATA 4  DDR_PHY_DTPR3_0  0x02000000  // tODX, tCCD, tDLLK, tDQSCKmax, tDQSCK (FIXME double check tDLLK)
DATA 4  DDR_PHY_DTPR4_0  0x00F30C17  // tRFC, tWLO, tXP
DATA 4  DDR_PHY_DTPR5_0  0x002D0D09  // tRC, tRCD, tWTR
// Set-up PHY Timing Register
DATA 4  DDR_PHY_PTR3_0  0x00071FA6  // tDINIT0
DATA 4  DDR_PHY_PTR4_0  0x000000F3  // tDINIT1
DATA 4  DDR_PHY_PTR5_0  0x0002D976  // tDINIT2
DATA 4  DDR_PHY_PTR6_0  0x040003A6  // tDINIT4, tDINIT3
// Set-up ODT Configuration Register
// DDR ODT_CA signal is tied at boundary of DDR. Thus no need to drive it dynamically.
DATA 4  DDR_PHY_RANKIDR_0  0x00000000  // Select rank 0 to write
DATA 4  DDR_PHY_ODTCR_0  0x00010000  // ODT of rank1 disabled
// Set-up AC I/O Configuration Register
// ACIOCR1-4 are untouched
DATA 4  DDR_PHY_ACIOCR0_0  0x30070400  // PNUM2 (i.e.DDR3) selection  [10:11] = 0x2
DATA 4  DDR_PHY_ACIOCR5_0  0x00000000  // I/O mode = DDR3
DATA 4  DDR_PHY_IOVCR0_0  0x03000000
// Set-up PHY General Configuration Registers
DATA 4  DDR_PHY_PGCR5_0  0x01010004
// Set-up DATX8 General Configuration Registers
DATA 4  DDR_PHY_DX0GCR5_0  0x09090930  // Set DXREFISELR0 and DXREFISELR1 to 0x30, maintain other defaults
DATA 4  DDR_PHY_DX1GCR5_0  0x09090930  // Set DXREFISELR0 and DXREFISELR1 to 0x30, maintain other defaults
DATA 4  DDR_PHY_DX0GCR4_0  0x020BBF04  // Set DXREFSSEL,DXREFSSELRANGE,DXREFSEN,DXREFIEN, maintain other defaults
DATA 4  DDR_PHY_DX1GCR4_0  0x020BBF04  // Set DXREFSSEL,DXREFSSELRANGE,DXREFSEN,DXREFIEN, maintain other defaults
// Set-up DATX8 DX Control Register 2
// PREOEX=2.5tCK (0.5 more than MR1), POSOEX=1tCK (0.5 more than in MR3), LPWAKEUP_THRSH=0xA
DATA 4  DDR_PHY_DX8SLbDXCTL2_0  0x001C1400

// Enable AC PHY PLL and/or IO to go into power down on DFI low power request
DATA 4  DDR_PHY_PGCR4_0  0x00190091  // LPWAKEUP_THRSH, LPPLLPD, LPIOPD

// Set-up DATX8 IO Control Register
DATA 4  DDR_PHY_DX8SLbIOCR_0  0x00000000  // I/O mode = DDR3

//-------------------------------------------
// Wait end of PHY initialization then launch DRAM reset + DRAM initialization
//-------------------------------------------
// Wait for bit 0 of PGSR0 to be '1'
CHECK_BITS_SET 4   DDR_PHY_PGSR0_0  0x1
CHECK_BITS_CLR 4   DDR_PHY_PGSR0_0  0x7FF40000  // Check that no error occurred

// Launch DRAM 0 initialization (set bit 0)
DATA 4   DDR_PHY_PIR_0  0x180
DATA 4   DDR_PHY_PIR_0  0x181

//-------------------------------------------
// Wait end of DRAM initialization
//-------------------------------------------
CHECK_BITS_SET 4   DDR_PHY_PGSR0_0  0x1
CHECK_BITS_CLR 4   DDR_PHY_PGSR0_0  0x7FF40000

//---------------------------------------------------------------//
// DATA training
//---------------------------------------------------------------//
// Set-up Data Training Configuration Register
// Note that DTCR0.RFSHDT are set to 0x0 as a workaround for PHY bug (Synopsys
// case 9001045655: Design limitation in DDR3 mode: REFRESH must be disabled during DQS2DQ training).
// (FYI avoiding refresh during training leads to Denali error (CUMULATIVE_REFRESH_POSTPONE_EXCEEDS_MAX_ALLOWED).
DATA 4   DDR_PHY_DTCR0_0  0x800031CF  // Set DTRPTN to 0x7. RFSHDT=0
DATA 4   DDR_PHY_DTCR1_0  0x00010237  // Set RANKEN=3

// Launch Write leveling
DATA 4   DDR_PHY_PIR_0  0x200
DATA 4   DDR_PHY_PIR_0  0x201
// Wait Write leveling to complete
CHECK_BITS_SET 4  DDR_PHY_PGSR0_0  0x1
CHECK_BITS_CLR 4  DDR_PHY_PGSR0_0  0x00200000

// Set DQS/DQSn glitch suppression resistor for training PHY0
DATA 4   DDR_PHY_DX8SLbDQSCTL_0  0x012640F7
// Launch Read DQS training
DATA 4   DDR_PHY_PIR_0  0x400
DATA 4   DDR_PHY_PIR_0  0x401
// Wait Read DQS training to complete PHY0
CHECK_BITS_SET 4   DDR_PHY_PGSR0_0  0x1
CHECK_BITS_CLR 4   DDR_PHY_PGSR0_0  0x00400000
// Remove DQS/DQSn glitch suppression resistor PHY0
DATA 4   DDR_PHY_DX8SLbDQSCTL_0  0x01264000

// Write leveling adjust, Deskew and eye trainings
DATA 4  DDR_PHY_PIR_0  0x0000F800
DATA 4  DDR_PHY_PIR_0  0x0000F801
// Wait for training to complete
CHECK_BITS_SET 4  DDR_PHY_PGSR0_0   0x1
CHECK_BITS_CLR 4  DDR_PHY_PGSR0_0   0x7FF40000

//Re-allow uMCTL2 to send commands to DDR
CLR_BIT 4  DDR_PHY_PGCR1_0  0x00020000  // DISDIC=0, PUBMODE=0

// Enable QCHAN HWidle
DATA 4   0x41c80504  0x400

//---------------------------------------------------------------//
// Check that controller is ready to operate
//---------------------------------------------------------------//
CHECK_BITS_SET 4  DDRC_STAT_0  0x1

//---------------------------------------------------------------//
// Configure ECC (if enable required)
//---------------------------------------------------------------//

























































































//---------------------------------------------------------------//
// DRC configuration end
//---------------------------------------------------------------//

