// Seed: 4058746125
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    input id_7
);
  assign id_8 = id_4;
endmodule
