Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 03:24:53 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_37_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.799ns (23.479%)  route 2.604ns (76.521%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 6.450 - 4.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.921ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.836ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=49205, routed)       2.017     2.968    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X143Y256       FDCE                                         r  Delay1No16_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y256       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.047 r  Delay1No16_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.939     3.986    Delay1No16_instance/Q[8]
    SLICE_X143Y331       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     4.037 r  Delay1No16_instance/geqOp_carry_i_12__2/O
                         net (fo=1, routed)           0.007     4.044    Sum10_2_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X143Y331       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.197 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.223    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X143Y332       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.238 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.264    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X143Y333       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.316 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.293     4.609    Delay1No17_instance/CO[0]
    SLICE_X144Y335       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     4.674 f  Delay1No17_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.170     4.844    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X144Y334       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.941 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.095     5.036    Delay1No16_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X144Y334       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     5.124 r  Delay1No16_instance/shiftedFracY_d1[45]_i_4__2/O
                         net (fo=31, routed)          0.384     5.508    Delay1No17_instance/Y_reg[23]_0
    SLICE_X143Y328       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.558 r  Delay1No17_instance/shiftedFracY_d1[18]_i_3__2/O
                         net (fo=5, routed)           0.365     5.923    Delay1No17_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X147Y329       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     6.022 r  Delay1No17_instance/shiftedFracY_d1[30]_i_3__2/O
                         net (fo=2, routed)           0.250     6.272    Delay1No16_instance/Y_reg[26]_0[7]
    SLICE_X148Y330       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     6.322 r  Delay1No16_instance/shiftedFracY_d1[30]_i_1__2/O
                         net (fo=1, routed)           0.049     6.371    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY[19]
    SLICE_X148Y330       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=49205, routed)       1.790     6.450    Sum10_2_impl_instance/FPAddSubOp_instance/clk
    SLICE_X148Y330       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.380     6.830    
                         clock uncertainty           -0.035     6.794    
    SLICE_X148Y330       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.819    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  0.449    




