
System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096e8  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010b4  080098a4  080098a4  000198a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800a958  0800a958  0001a958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800a95c  0800a95c  0001a95c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000050  20040000  0800a960  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 ._os_stack    00008000  20000000  20000000  00030000  2**0
                  ALLOC
  7 ._system_pool 00008000  20008000  20008000  00030000  2**0
                  ALLOC
  8 .ram2         00000000  10000000  10000000  00020050  2**0
                  CONTENTS
  9 .bss          0003a30c  20040050  0800a9b0  00020050  2**2
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001f07a  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000484d  00000000  00000000  0003f0fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001378  00000000  00000000  00043948  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001148  00000000  00000000  00044cc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000a443  00000000  00000000  00045e08  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006dde  00000000  00000000  0005024b  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00057029  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004bb4  00000000  00000000  000570a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  0005bc5c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000003f  00000000  00000000  0005bc80  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040050 	.word	0x20040050
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800988c 	.word	0x0800988c

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040054 	.word	0x20040054
 80001f8:	0800988c 	.word	0x0800988c

080001fc <strcmp>:
 80001fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000204:	2a01      	cmp	r2, #1
 8000206:	bf28      	it	cs
 8000208:	429a      	cmpcs	r2, r3
 800020a:	d0f7      	beq.n	80001fc <strcmp>
 800020c:	1ad0      	subs	r0, r2, r3
 800020e:	4770      	bx	lr

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
  return uwTick;
 8000224:	4b03      	ldr	r3, [pc, #12]	; (8000234 <HAL_GetTick+0x14>)
 8000226:	681b      	ldr	r3, [r3, #0]
}
 8000228:	4618      	mov	r0, r3
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	2007a354 	.word	0x2007a354

08000238 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <NVIC_GetPriorityGrouping+0x18>)
 800023e:	68db      	ldr	r3, [r3, #12]
 8000240:	0a1b      	lsrs	r3, r3, #8
 8000242:	f003 0307 	and.w	r3, r3, #7
}
 8000246:	4618      	mov	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000ed00 	.word	0xe000ed00

08000254 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800025e:	4909      	ldr	r1, [pc, #36]	; (8000284 <NVIC_EnableIRQ+0x30>)
 8000260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000264:	095b      	lsrs	r3, r3, #5
 8000266:	79fa      	ldrb	r2, [r7, #7]
 8000268:	f002 021f 	and.w	r2, r2, #31
 800026c:	2001      	movs	r0, #1
 800026e:	fa00 f202 	lsl.w	r2, r0, r2
 8000272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000276:	bf00      	nop
 8000278:	370c      	adds	r7, #12
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	e000e100 	.word	0xe000e100

08000288 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	4603      	mov	r3, r0
 8000290:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000292:	4909      	ldr	r1, [pc, #36]	; (80002b8 <NVIC_DisableIRQ+0x30>)
 8000294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000298:	095b      	lsrs	r3, r3, #5
 800029a:	79fa      	ldrb	r2, [r7, #7]
 800029c:	f002 021f 	and.w	r2, r2, #31
 80002a0:	2001      	movs	r0, #1
 80002a2:	fa00 f202 	lsl.w	r2, r0, r2
 80002a6:	3320      	adds	r3, #32
 80002a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002ac:	bf00      	nop
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr
 80002b8:	e000e100 	.word	0xe000e100

080002bc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	6039      	str	r1, [r7, #0]
 80002c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	da0b      	bge.n	80002e8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d0:	490d      	ldr	r1, [pc, #52]	; (8000308 <NVIC_SetPriority+0x4c>)
 80002d2:	79fb      	ldrb	r3, [r7, #7]
 80002d4:	f003 030f 	and.w	r3, r3, #15
 80002d8:	3b04      	subs	r3, #4
 80002da:	683a      	ldr	r2, [r7, #0]
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	0112      	lsls	r2, r2, #4
 80002e0:	b2d2      	uxtb	r2, r2
 80002e2:	440b      	add	r3, r1
 80002e4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002e6:	e009      	b.n	80002fc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e8:	4908      	ldr	r1, [pc, #32]	; (800030c <NVIC_SetPriority+0x50>)
 80002ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ee:	683a      	ldr	r2, [r7, #0]
 80002f0:	b2d2      	uxtb	r2, r2
 80002f2:	0112      	lsls	r2, r2, #4
 80002f4:	b2d2      	uxtb	r2, r2
 80002f6:	440b      	add	r3, r1
 80002f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000306:	4770      	bx	lr
 8000308:	e000ed00 	.word	0xe000ed00
 800030c:	e000e100 	.word	0xe000e100

08000310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000310:	b480      	push	{r7}
 8000312:	b089      	sub	sp, #36	; 0x24
 8000314:	af00      	add	r7, sp, #0
 8000316:	60f8      	str	r0, [r7, #12]
 8000318:	60b9      	str	r1, [r7, #8]
 800031a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f003 0307 	and.w	r3, r3, #7
 8000322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000324:	69fb      	ldr	r3, [r7, #28]
 8000326:	f1c3 0307 	rsb	r3, r3, #7
 800032a:	2b04      	cmp	r3, #4
 800032c:	bf28      	it	cs
 800032e:	2304      	movcs	r3, #4
 8000330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000332:	69fb      	ldr	r3, [r7, #28]
 8000334:	3304      	adds	r3, #4
 8000336:	2b06      	cmp	r3, #6
 8000338:	d902      	bls.n	8000340 <NVIC_EncodePriority+0x30>
 800033a:	69fb      	ldr	r3, [r7, #28]
 800033c:	3b03      	subs	r3, #3
 800033e:	e000      	b.n	8000342 <NVIC_EncodePriority+0x32>
 8000340:	2300      	movs	r3, #0
 8000342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000344:	2201      	movs	r2, #1
 8000346:	69bb      	ldr	r3, [r7, #24]
 8000348:	fa02 f303 	lsl.w	r3, r2, r3
 800034c:	1e5a      	subs	r2, r3, #1
 800034e:	68bb      	ldr	r3, [r7, #8]
 8000350:	401a      	ands	r2, r3
 8000352:	697b      	ldr	r3, [r7, #20]
 8000354:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000356:	2101      	movs	r1, #1
 8000358:	697b      	ldr	r3, [r7, #20]
 800035a:	fa01 f303 	lsl.w	r3, r1, r3
 800035e:	1e59      	subs	r1, r3, #1
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000364:	4313      	orrs	r3, r2
         );
}
 8000366:	4618      	mov	r0, r3
 8000368:	3724      	adds	r7, #36	; 0x24
 800036a:	46bd      	mov	sp, r7
 800036c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000370:	4770      	bx	lr

08000372 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000372:	b580      	push	{r7, lr}
 8000374:	b086      	sub	sp, #24
 8000376:	af00      	add	r7, sp, #0
 8000378:	4603      	mov	r3, r0
 800037a:	60b9      	str	r1, [r7, #8]
 800037c:	607a      	str	r2, [r7, #4]
 800037e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000380:	2300      	movs	r3, #0
 8000382:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000384:	f7ff ff58 	bl	8000238 <NVIC_GetPriorityGrouping>
 8000388:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800038a:	687a      	ldr	r2, [r7, #4]
 800038c:	68b9      	ldr	r1, [r7, #8]
 800038e:	6978      	ldr	r0, [r7, #20]
 8000390:	f7ff ffbe 	bl	8000310 <NVIC_EncodePriority>
 8000394:	4602      	mov	r2, r0
 8000396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800039a:	4611      	mov	r1, r2
 800039c:	4618      	mov	r0, r3
 800039e:	f7ff ff8d 	bl	80002bc <NVIC_SetPriority>
}
 80003a2:	bf00      	nop
 80003a4:	3718      	adds	r7, #24
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}

080003aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003aa:	b580      	push	{r7, lr}
 80003ac:	b082      	sub	sp, #8
 80003ae:	af00      	add	r7, sp, #0
 80003b0:	4603      	mov	r3, r0
 80003b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80003b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003b8:	4618      	mov	r0, r3
 80003ba:	f7ff ff4b 	bl	8000254 <NVIC_EnableIRQ>
}
 80003be:	bf00      	nop
 80003c0:	3708      	adds	r7, #8
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bd80      	pop	{r7, pc}

080003c6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80003c6:	b580      	push	{r7, lr}
 80003c8:	b082      	sub	sp, #8
 80003ca:	af00      	add	r7, sp, #0
 80003cc:	4603      	mov	r3, r0
 80003ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80003d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003d4:	4618      	mov	r0, r3
 80003d6:	f7ff ff57 	bl	8000288 <NVIC_DisableIRQ>
}
 80003da:	bf00      	nop
 80003dc:	3708      	adds	r7, #8
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}

080003e2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80003e2:	b580      	push	{r7, lr}
 80003e4:	b084      	sub	sp, #16
 80003e6:	af00      	add	r7, sp, #0
 80003e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80003ea:	2300      	movs	r3, #0
 80003ec:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	2b02      	cmp	r3, #2
 80003f8:	d005      	beq.n	8000406 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	2204      	movs	r2, #4
 80003fe:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000400:	2301      	movs	r3, #1
 8000402:	73fb      	strb	r3, [r7, #15]
 8000404:	e047      	b.n	8000496 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	687a      	ldr	r2, [r7, #4]
 800040c:	6812      	ldr	r2, [r2, #0]
 800040e:	6812      	ldr	r2, [r2, #0]
 8000410:	f022 020e 	bic.w	r2, r2, #14
 8000414:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	687a      	ldr	r2, [r7, #4]
 800041c:	6812      	ldr	r2, [r2, #0]
 800041e:	6812      	ldr	r2, [r2, #0]
 8000420:	f022 0201 	bic.w	r2, r2, #1
 8000424:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800042a:	687a      	ldr	r2, [r7, #4]
 800042c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800042e:	6812      	ldr	r2, [r2, #0]
 8000430:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000434:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800043a:	687a      	ldr	r2, [r7, #4]
 800043c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800043e:	f002 021c 	and.w	r2, r2, #28
 8000442:	2101      	movs	r1, #1
 8000444:	fa01 f202 	lsl.w	r2, r1, r2
 8000448:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800044e:	687a      	ldr	r2, [r7, #4]
 8000450:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000452:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000458:	2b00      	cmp	r3, #0
 800045a:	d00c      	beq.n	8000476 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000460:	687a      	ldr	r2, [r7, #4]
 8000462:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000464:	6812      	ldr	r2, [r2, #0]
 8000466:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800046a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000470:	687a      	ldr	r2, [r7, #4]
 8000472:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8000474:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	2201      	movs	r2, #1
 800047a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	2200      	movs	r2, #0
 8000482:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800048a:	2b00      	cmp	r3, #0
 800048c:	d003      	beq.n	8000496 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000492:	6878      	ldr	r0, [r7, #4]
 8000494:	4798      	blx	r3
    }
  }
  return status;
 8000496:	7bfb      	ldrb	r3, [r7, #15]
}
 8000498:	4618      	mov	r0, r3
 800049a:	3710      	adds	r7, #16
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}

080004a0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b083      	sub	sp, #12
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80004ae:	b2db      	uxtb	r3, r3
}
 80004b0:	4618      	mov	r0, r3
 80004b2:	370c      	adds	r7, #12
 80004b4:	46bd      	mov	sp, r7
 80004b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ba:	4770      	bx	lr

080004bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004bc:	b480      	push	{r7}
 80004be:	b087      	sub	sp, #28
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
 80004c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80004c6:	2300      	movs	r3, #0
 80004c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80004ca:	e166      	b.n	800079a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	681a      	ldr	r2, [r3, #0]
 80004d0:	2101      	movs	r1, #1
 80004d2:	697b      	ldr	r3, [r7, #20]
 80004d4:	fa01 f303 	lsl.w	r3, r1, r3
 80004d8:	4013      	ands	r3, r2
 80004da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	f000 8158 	beq.w	8000794 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	685b      	ldr	r3, [r3, #4]
 80004e8:	f003 0303 	and.w	r3, r3, #3
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d005      	beq.n	80004fc <HAL_GPIO_Init+0x40>
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	685b      	ldr	r3, [r3, #4]
 80004f4:	f003 0303 	and.w	r3, r3, #3
 80004f8:	2b02      	cmp	r3, #2
 80004fa:	d130      	bne.n	800055e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	689b      	ldr	r3, [r3, #8]
 8000500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000502:	697b      	ldr	r3, [r7, #20]
 8000504:	005b      	lsls	r3, r3, #1
 8000506:	2203      	movs	r2, #3
 8000508:	fa02 f303 	lsl.w	r3, r2, r3
 800050c:	43db      	mvns	r3, r3
 800050e:	693a      	ldr	r2, [r7, #16]
 8000510:	4013      	ands	r3, r2
 8000512:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000514:	683b      	ldr	r3, [r7, #0]
 8000516:	68da      	ldr	r2, [r3, #12]
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	005b      	lsls	r3, r3, #1
 800051c:	fa02 f303 	lsl.w	r3, r2, r3
 8000520:	693a      	ldr	r2, [r7, #16]
 8000522:	4313      	orrs	r3, r2
 8000524:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	693a      	ldr	r2, [r7, #16]
 800052a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	685b      	ldr	r3, [r3, #4]
 8000530:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000532:	2201      	movs	r2, #1
 8000534:	697b      	ldr	r3, [r7, #20]
 8000536:	fa02 f303 	lsl.w	r3, r2, r3
 800053a:	43db      	mvns	r3, r3
 800053c:	693a      	ldr	r2, [r7, #16]
 800053e:	4013      	ands	r3, r2
 8000540:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000542:	683b      	ldr	r3, [r7, #0]
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	091b      	lsrs	r3, r3, #4
 8000548:	f003 0201 	and.w	r2, r3, #1
 800054c:	697b      	ldr	r3, [r7, #20]
 800054e:	fa02 f303 	lsl.w	r3, r2, r3
 8000552:	693a      	ldr	r2, [r7, #16]
 8000554:	4313      	orrs	r3, r2
 8000556:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	693a      	ldr	r2, [r7, #16]
 800055c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	685b      	ldr	r3, [r3, #4]
 8000562:	f003 0303 	and.w	r3, r3, #3
 8000566:	2b03      	cmp	r3, #3
 8000568:	d017      	beq.n	800059a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	68db      	ldr	r3, [r3, #12]
 800056e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	005b      	lsls	r3, r3, #1
 8000574:	2203      	movs	r2, #3
 8000576:	fa02 f303 	lsl.w	r3, r2, r3
 800057a:	43db      	mvns	r3, r3
 800057c:	693a      	ldr	r2, [r7, #16]
 800057e:	4013      	ands	r3, r2
 8000580:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	689a      	ldr	r2, [r3, #8]
 8000586:	697b      	ldr	r3, [r7, #20]
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	fa02 f303 	lsl.w	r3, r2, r3
 800058e:	693a      	ldr	r2, [r7, #16]
 8000590:	4313      	orrs	r3, r2
 8000592:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	693a      	ldr	r2, [r7, #16]
 8000598:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800059a:	683b      	ldr	r3, [r7, #0]
 800059c:	685b      	ldr	r3, [r3, #4]
 800059e:	f003 0303 	and.w	r3, r3, #3
 80005a2:	2b02      	cmp	r3, #2
 80005a4:	d123      	bne.n	80005ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	08da      	lsrs	r2, r3, #3
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	3208      	adds	r2, #8
 80005ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	f003 0307 	and.w	r3, r3, #7
 80005ba:	009b      	lsls	r3, r3, #2
 80005bc:	220f      	movs	r2, #15
 80005be:	fa02 f303 	lsl.w	r3, r2, r3
 80005c2:	43db      	mvns	r3, r3
 80005c4:	693a      	ldr	r2, [r7, #16]
 80005c6:	4013      	ands	r3, r2
 80005c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	691a      	ldr	r2, [r3, #16]
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	f003 0307 	and.w	r3, r3, #7
 80005d4:	009b      	lsls	r3, r3, #2
 80005d6:	fa02 f303 	lsl.w	r3, r2, r3
 80005da:	693a      	ldr	r2, [r7, #16]
 80005dc:	4313      	orrs	r3, r2
 80005de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	08da      	lsrs	r2, r3, #3
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	3208      	adds	r2, #8
 80005e8:	6939      	ldr	r1, [r7, #16]
 80005ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	005b      	lsls	r3, r3, #1
 80005f8:	2203      	movs	r2, #3
 80005fa:	fa02 f303 	lsl.w	r3, r2, r3
 80005fe:	43db      	mvns	r3, r3
 8000600:	693a      	ldr	r2, [r7, #16]
 8000602:	4013      	ands	r3, r2
 8000604:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	685b      	ldr	r3, [r3, #4]
 800060a:	f003 0203 	and.w	r2, r3, #3
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	005b      	lsls	r3, r3, #1
 8000612:	fa02 f303 	lsl.w	r3, r2, r3
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	4313      	orrs	r3, r2
 800061a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	693a      	ldr	r2, [r7, #16]
 8000620:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	685b      	ldr	r3, [r3, #4]
 8000626:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800062a:	2b00      	cmp	r3, #0
 800062c:	f000 80b2 	beq.w	8000794 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000630:	4a61      	ldr	r2, [pc, #388]	; (80007b8 <HAL_GPIO_Init+0x2fc>)
 8000632:	4b61      	ldr	r3, [pc, #388]	; (80007b8 <HAL_GPIO_Init+0x2fc>)
 8000634:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000636:	f043 0301 	orr.w	r3, r3, #1
 800063a:	6613      	str	r3, [r2, #96]	; 0x60
 800063c:	4b5e      	ldr	r3, [pc, #376]	; (80007b8 <HAL_GPIO_Init+0x2fc>)
 800063e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000640:	f003 0301 	and.w	r3, r3, #1
 8000644:	60bb      	str	r3, [r7, #8]
 8000646:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000648:	4a5c      	ldr	r2, [pc, #368]	; (80007bc <HAL_GPIO_Init+0x300>)
 800064a:	697b      	ldr	r3, [r7, #20]
 800064c:	089b      	lsrs	r3, r3, #2
 800064e:	3302      	adds	r3, #2
 8000650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000654:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000656:	697b      	ldr	r3, [r7, #20]
 8000658:	f003 0303 	and.w	r3, r3, #3
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	220f      	movs	r2, #15
 8000660:	fa02 f303 	lsl.w	r3, r2, r3
 8000664:	43db      	mvns	r3, r3
 8000666:	693a      	ldr	r2, [r7, #16]
 8000668:	4013      	ands	r3, r2
 800066a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000672:	d02b      	beq.n	80006cc <HAL_GPIO_Init+0x210>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a52      	ldr	r2, [pc, #328]	; (80007c0 <HAL_GPIO_Init+0x304>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d025      	beq.n	80006c8 <HAL_GPIO_Init+0x20c>
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	4a51      	ldr	r2, [pc, #324]	; (80007c4 <HAL_GPIO_Init+0x308>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d01f      	beq.n	80006c4 <HAL_GPIO_Init+0x208>
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	4a50      	ldr	r2, [pc, #320]	; (80007c8 <HAL_GPIO_Init+0x30c>)
 8000688:	4293      	cmp	r3, r2
 800068a:	d019      	beq.n	80006c0 <HAL_GPIO_Init+0x204>
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a4f      	ldr	r2, [pc, #316]	; (80007cc <HAL_GPIO_Init+0x310>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d013      	beq.n	80006bc <HAL_GPIO_Init+0x200>
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4a4e      	ldr	r2, [pc, #312]	; (80007d0 <HAL_GPIO_Init+0x314>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d00d      	beq.n	80006b8 <HAL_GPIO_Init+0x1fc>
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	4a4d      	ldr	r2, [pc, #308]	; (80007d4 <HAL_GPIO_Init+0x318>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d007      	beq.n	80006b4 <HAL_GPIO_Init+0x1f8>
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	4a4c      	ldr	r2, [pc, #304]	; (80007d8 <HAL_GPIO_Init+0x31c>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	d101      	bne.n	80006b0 <HAL_GPIO_Init+0x1f4>
 80006ac:	2307      	movs	r3, #7
 80006ae:	e00e      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006b0:	2308      	movs	r3, #8
 80006b2:	e00c      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006b4:	2306      	movs	r3, #6
 80006b6:	e00a      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006b8:	2305      	movs	r3, #5
 80006ba:	e008      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006bc:	2304      	movs	r3, #4
 80006be:	e006      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006c0:	2303      	movs	r3, #3
 80006c2:	e004      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006c4:	2302      	movs	r3, #2
 80006c6:	e002      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006c8:	2301      	movs	r3, #1
 80006ca:	e000      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006cc:	2300      	movs	r3, #0
 80006ce:	697a      	ldr	r2, [r7, #20]
 80006d0:	f002 0203 	and.w	r2, r2, #3
 80006d4:	0092      	lsls	r2, r2, #2
 80006d6:	4093      	lsls	r3, r2
 80006d8:	693a      	ldr	r2, [r7, #16]
 80006da:	4313      	orrs	r3, r2
 80006dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80006de:	4937      	ldr	r1, [pc, #220]	; (80007bc <HAL_GPIO_Init+0x300>)
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	089b      	lsrs	r3, r3, #2
 80006e4:	3302      	adds	r3, #2
 80006e6:	693a      	ldr	r2, [r7, #16]
 80006e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80006ec:	4b3b      	ldr	r3, [pc, #236]	; (80007dc <HAL_GPIO_Init+0x320>)
 80006ee:	689b      	ldr	r3, [r3, #8]
 80006f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	43db      	mvns	r3, r3
 80006f6:	693a      	ldr	r2, [r7, #16]
 80006f8:	4013      	ands	r3, r2
 80006fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	685b      	ldr	r3, [r3, #4]
 8000700:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000704:	2b00      	cmp	r3, #0
 8000706:	d003      	beq.n	8000710 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000708:	693a      	ldr	r2, [r7, #16]
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	4313      	orrs	r3, r2
 800070e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000710:	4a32      	ldr	r2, [pc, #200]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000712:	693b      	ldr	r3, [r7, #16]
 8000714:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000716:	4b31      	ldr	r3, [pc, #196]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000718:	68db      	ldr	r3, [r3, #12]
 800071a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	43db      	mvns	r3, r3
 8000720:	693a      	ldr	r2, [r7, #16]
 8000722:	4013      	ands	r3, r2
 8000724:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	685b      	ldr	r3, [r3, #4]
 800072a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800072e:	2b00      	cmp	r3, #0
 8000730:	d003      	beq.n	800073a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000732:	693a      	ldr	r2, [r7, #16]
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	4313      	orrs	r3, r2
 8000738:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800073a:	4a28      	ldr	r2, [pc, #160]	; (80007dc <HAL_GPIO_Init+0x320>)
 800073c:	693b      	ldr	r3, [r7, #16]
 800073e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000740:	4b26      	ldr	r3, [pc, #152]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000742:	685b      	ldr	r3, [r3, #4]
 8000744:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	43db      	mvns	r3, r3
 800074a:	693a      	ldr	r2, [r7, #16]
 800074c:	4013      	ands	r3, r2
 800074e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000758:	2b00      	cmp	r3, #0
 800075a:	d003      	beq.n	8000764 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800075c:	693a      	ldr	r2, [r7, #16]
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	4313      	orrs	r3, r2
 8000762:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000764:	4a1d      	ldr	r2, [pc, #116]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000766:	693b      	ldr	r3, [r7, #16]
 8000768:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800076a:	4b1c      	ldr	r3, [pc, #112]	; (80007dc <HAL_GPIO_Init+0x320>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	43db      	mvns	r3, r3
 8000774:	693a      	ldr	r2, [r7, #16]
 8000776:	4013      	ands	r3, r2
 8000778:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000782:	2b00      	cmp	r3, #0
 8000784:	d003      	beq.n	800078e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000786:	693a      	ldr	r2, [r7, #16]
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	4313      	orrs	r3, r2
 800078c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800078e:	4a13      	ldr	r2, [pc, #76]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000790:	693b      	ldr	r3, [r7, #16]
 8000792:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	3301      	adds	r3, #1
 8000798:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	681a      	ldr	r2, [r3, #0]
 800079e:	697b      	ldr	r3, [r7, #20]
 80007a0:	fa22 f303 	lsr.w	r3, r2, r3
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	f47f ae91 	bne.w	80004cc <HAL_GPIO_Init+0x10>
  }
}
 80007aa:	bf00      	nop
 80007ac:	371c      	adds	r7, #28
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	40021000 	.word	0x40021000
 80007bc:	40010000 	.word	0x40010000
 80007c0:	48000400 	.word	0x48000400
 80007c4:	48000800 	.word	0x48000800
 80007c8:	48000c00 	.word	0x48000c00
 80007cc:	48001000 	.word	0x48001000
 80007d0:	48001400 	.word	0x48001400
 80007d4:	48001800 	.word	0x48001800
 80007d8:	48001c00 	.word	0x48001c00
 80007dc:	40010400 	.word	0x40010400

080007e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	460b      	mov	r3, r1
 80007ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	691a      	ldr	r2, [r3, #16]
 80007f0:	887b      	ldrh	r3, [r7, #2]
 80007f2:	4013      	ands	r3, r2
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d002      	beq.n	80007fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80007f8:	2301      	movs	r3, #1
 80007fa:	73fb      	strb	r3, [r7, #15]
 80007fc:	e001      	b.n	8000802 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80007fe:	2300      	movs	r3, #0
 8000800:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000802:	7bfb      	ldrb	r3, [r7, #15]
}
 8000804:	4618      	mov	r0, r3
 8000806:	3714      	adds	r7, #20
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	460b      	mov	r3, r1
 800081a:	807b      	strh	r3, [r7, #2]
 800081c:	4613      	mov	r3, r2
 800081e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000820:	787b      	ldrb	r3, [r7, #1]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d003      	beq.n	800082e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000826:	887a      	ldrh	r2, [r7, #2]
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800082c:	e002      	b.n	8000834 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800082e:	887a      	ldrh	r2, [r7, #2]
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr

08000840 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	699b      	ldr	r3, [r3, #24]
 800084e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800085c:	2b00      	cmp	r3, #0
 800085e:	d005      	beq.n	800086c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000864:	68ba      	ldr	r2, [r7, #8]
 8000866:	68f9      	ldr	r1, [r7, #12]
 8000868:	6878      	ldr	r0, [r7, #4]
 800086a:	4798      	blx	r3
  }
}
 800086c:	bf00      	nop
 800086e:	3710      	adds	r7, #16
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}

08000874 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	699b      	ldr	r3, [r3, #24]
 8000882:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000892:	2b00      	cmp	r3, #0
 8000894:	d00f      	beq.n	80008b6 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000896:	693b      	ldr	r3, [r7, #16]
 8000898:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800089c:	2b00      	cmp	r3, #0
 800089e:	d00a      	beq.n	80008b6 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008a4:	f043 0201 	orr.w	r2, r3, #1
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008b4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d00f      	beq.n	80008e0 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d00a      	beq.n	80008e0 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ce:	f043 0208 	orr.w	r2, r3, #8
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008de:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d00f      	beq.n	800090a <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80008ea:	693b      	ldr	r3, [r7, #16]
 80008ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d00a      	beq.n	800090a <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008f8:	f043 0202 	orr.w	r2, r3, #2
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000908:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800090e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	f003 030b 	and.w	r3, r3, #11
 8000916:	2b00      	cmp	r3, #0
 8000918:	d003      	beq.n	8000922 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800091a:	68f9      	ldr	r1, [r7, #12]
 800091c:	6878      	ldr	r0, [r7, #4]
 800091e:	f000 fb3f 	bl	8000fa0 <I2C_ITError>
  }
}
 8000922:	bf00      	nop
 8000924:	3718      	adds	r7, #24
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	b086      	sub	sp, #24
 800092e:	af00      	add	r7, sp, #0
 8000930:	60f8      	str	r0, [r7, #12]
 8000932:	60b9      	str	r1, [r7, #8]
 8000934:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800093a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000946:	2b01      	cmp	r3, #1
 8000948:	d101      	bne.n	800094e <I2C_Slave_ISR_IT+0x24>
 800094a:	2302      	movs	r3, #2
 800094c:	e0e1      	b.n	8000b12 <I2C_Slave_ISR_IT+0x1e8>
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	2201      	movs	r2, #1
 8000952:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000956:	693b      	ldr	r3, [r7, #16]
 8000958:	f003 0320 	and.w	r3, r3, #32
 800095c:	2b00      	cmp	r3, #0
 800095e:	d008      	beq.n	8000972 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000966:	2b00      	cmp	r3, #0
 8000968:	d003      	beq.n	8000972 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800096a:	6939      	ldr	r1, [r7, #16]
 800096c:	68f8      	ldr	r0, [r7, #12]
 800096e:	f000 f9b7 	bl	8000ce0 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000972:	693b      	ldr	r3, [r7, #16]
 8000974:	f003 0310 	and.w	r3, r3, #16
 8000978:	2b00      	cmp	r3, #0
 800097a:	d04b      	beq.n	8000a14 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000982:	2b00      	cmp	r3, #0
 8000984:	d046      	beq.n	8000a14 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800098a:	b29b      	uxth	r3, r3
 800098c:	2b00      	cmp	r3, #0
 800098e:	d128      	bne.n	80009e2 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000996:	b2db      	uxtb	r3, r3
 8000998:	2b28      	cmp	r3, #40	; 0x28
 800099a:	d108      	bne.n	80009ae <I2C_Slave_ISR_IT+0x84>
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80009a2:	d104      	bne.n	80009ae <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80009a4:	6939      	ldr	r1, [r7, #16]
 80009a6:	68f8      	ldr	r0, [r7, #12]
 80009a8:	f000 faa4 	bl	8000ef4 <I2C_ITListenCplt>
 80009ac:	e031      	b.n	8000a12 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	2b29      	cmp	r3, #41	; 0x29
 80009b8:	d10e      	bne.n	80009d8 <I2C_Slave_ISR_IT+0xae>
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80009c0:	d00a      	beq.n	80009d8 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	2210      	movs	r2, #16
 80009c8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80009ca:	68f8      	ldr	r0, [r7, #12]
 80009cc:	f000 fbe1 	bl	8001192 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80009d0:	68f8      	ldr	r0, [r7, #12]
 80009d2:	f000 f926 	bl	8000c22 <I2C_ITSlaveSeqCplt>
 80009d6:	e01c      	b.n	8000a12 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2210      	movs	r2, #16
 80009de:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80009e0:	e08f      	b.n	8000b02 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	2210      	movs	r2, #16
 80009e8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ee:	f043 0204 	orr.w	r2, r3, #4
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d003      	beq.n	8000a04 <I2C_Slave_ISR_IT+0xda>
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a02:	d17e      	bne.n	8000b02 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a08:	4619      	mov	r1, r3
 8000a0a:	68f8      	ldr	r0, [r7, #12]
 8000a0c:	f000 fac8 	bl	8000fa0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8000a10:	e077      	b.n	8000b02 <I2C_Slave_ISR_IT+0x1d8>
 8000a12:	e076      	b.n	8000b02 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000a14:	693b      	ldr	r3, [r7, #16]
 8000a16:	f003 0304 	and.w	r3, r3, #4
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d02f      	beq.n	8000a7e <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d02a      	beq.n	8000a7e <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a2c:	b29b      	uxth	r3, r3
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d018      	beq.n	8000a64 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a36:	68fa      	ldr	r2, [r7, #12]
 8000a38:	6812      	ldr	r2, [r2, #0]
 8000a3a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000a3c:	b2d2      	uxtb	r2, r2
 8000a3e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a44:	1c5a      	adds	r2, r3, #1
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000a4e:	3b01      	subs	r3, #1
 8000a50:	b29a      	uxth	r2, r3
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a5a:	b29b      	uxth	r3, r3
 8000a5c:	3b01      	subs	r3, #1
 8000a5e:	b29a      	uxth	r2, r3
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a68:	b29b      	uxth	r3, r3
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d14b      	bne.n	8000b06 <I2C_Slave_ISR_IT+0x1dc>
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000a74:	d047      	beq.n	8000b06 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8000a76:	68f8      	ldr	r0, [r7, #12]
 8000a78:	f000 f8d3 	bl	8000c22 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8000a7c:	e043      	b.n	8000b06 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000a7e:	693b      	ldr	r3, [r7, #16]
 8000a80:	f003 0308 	and.w	r3, r3, #8
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d009      	beq.n	8000a9c <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d004      	beq.n	8000a9c <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8000a92:	6939      	ldr	r1, [r7, #16]
 8000a94:	68f8      	ldr	r0, [r7, #12]
 8000a96:	f000 f840 	bl	8000b1a <I2C_ITAddrCplt>
 8000a9a:	e035      	b.n	8000b08 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000a9c:	693b      	ldr	r3, [r7, #16]
 8000a9e:	f003 0302 	and.w	r3, r3, #2
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d030      	beq.n	8000b08 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d02b      	beq.n	8000b08 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ab4:	b29b      	uxth	r3, r3
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d018      	beq.n	8000aec <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	68fa      	ldr	r2, [r7, #12]
 8000ac0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000ac2:	7812      	ldrb	r2, [r2, #0]
 8000ac4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aca:	1c5a      	adds	r2, r3, #1
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	b29a      	uxth	r2, r3
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ae2:	3b01      	subs	r3, #1
 8000ae4:	b29a      	uxth	r2, r3
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	851a      	strh	r2, [r3, #40]	; 0x28
 8000aea:	e00d      	b.n	8000b08 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000af2:	d002      	beq.n	8000afa <I2C_Slave_ISR_IT+0x1d0>
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d106      	bne.n	8000b08 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000afa:	68f8      	ldr	r0, [r7, #12]
 8000afc:	f000 f891 	bl	8000c22 <I2C_ITSlaveSeqCplt>
 8000b00:	e002      	b.n	8000b08 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8000b02:	bf00      	nop
 8000b04:	e000      	b.n	8000b08 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8000b06:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000b10:	2300      	movs	r3, #0
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3718      	adds	r7, #24
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b084      	sub	sp, #16
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	6078      	str	r0, [r7, #4]
 8000b22:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8000b30:	2b28      	cmp	r3, #40	; 0x28
 8000b32:	d16a      	bne.n	8000c0a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	699b      	ldr	r3, [r3, #24]
 8000b3a:	0c1b      	lsrs	r3, r3, #16
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	699b      	ldr	r3, [r3, #24]
 8000b4a:	0c1b      	lsrs	r3, r3, #16
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8000b52:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	689b      	ldr	r3, [r3, #8]
 8000b5a:	b29b      	uxth	r3, r3
 8000b5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000b60:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	b29b      	uxth	r3, r3
 8000b6a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8000b6e:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	2b02      	cmp	r3, #2
 8000b76:	d138      	bne.n	8000bea <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8000b78:	897b      	ldrh	r3, [r7, #10]
 8000b7a:	09db      	lsrs	r3, r3, #7
 8000b7c:	b29a      	uxth	r2, r3
 8000b7e:	89bb      	ldrh	r3, [r7, #12]
 8000b80:	4053      	eors	r3, r2
 8000b82:	b29b      	uxth	r3, r3
 8000b84:	f003 0306 	and.w	r3, r3, #6
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d11c      	bne.n	8000bc6 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8000b8c:	897b      	ldrh	r3, [r7, #10]
 8000b8e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b94:	1c5a      	adds	r2, r3, #1
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b9e:	2b02      	cmp	r3, #2
 8000ba0:	d13b      	bne.n	8000c1a <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2208      	movs	r2, #8
 8000bae:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000bbc:	89ba      	ldrh	r2, [r7, #12]
 8000bbe:	7bf9      	ldrb	r1, [r7, #15]
 8000bc0:	6878      	ldr	r0, [r7, #4]
 8000bc2:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8000bc4:	e029      	b.n	8000c1a <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8000bc6:	893b      	ldrh	r3, [r7, #8]
 8000bc8:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000bca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bce:	6878      	ldr	r0, [r7, #4]
 8000bd0:	f000 fb21 	bl	8001216 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000be0:	89ba      	ldrh	r2, [r7, #12]
 8000be2:	7bf9      	ldrb	r1, [r7, #15]
 8000be4:	6878      	ldr	r0, [r7, #4]
 8000be6:	4798      	blx	r3
}
 8000be8:	e017      	b.n	8000c1a <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000bea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bee:	6878      	ldr	r0, [r7, #4]
 8000bf0:	f000 fb11 	bl	8001216 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000c00:	89ba      	ldrh	r2, [r7, #12]
 8000c02:	7bf9      	ldrb	r1, [r7, #15]
 8000c04:	6878      	ldr	r0, [r7, #4]
 8000c06:	4798      	blx	r3
}
 8000c08:	e007      	b.n	8000c1a <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2208      	movs	r2, #8
 8000c10:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2200      	movs	r2, #0
 8000c16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8000c1a:	bf00      	nop
 8000c1c:	3710      	adds	r7, #16
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b084      	sub	sp, #16
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	2200      	movs	r2, #0
 8000c36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d008      	beq.n	8000c56 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	687a      	ldr	r2, [r7, #4]
 8000c4a:	6812      	ldr	r2, [r2, #0]
 8000c4c:	6812      	ldr	r2, [r2, #0]
 8000c4e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	e00c      	b.n	8000c70 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d007      	beq.n	8000c70 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	687a      	ldr	r2, [r7, #4]
 8000c66:	6812      	ldr	r2, [r2, #0]
 8000c68:	6812      	ldr	r2, [r2, #0]
 8000c6a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000c6e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	2b29      	cmp	r3, #41	; 0x29
 8000c7a:	d113      	bne.n	8000ca4 <I2C_ITSlaveSeqCplt+0x82>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2228      	movs	r2, #40	; 0x28
 8000c80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2221      	movs	r2, #33	; 0x21
 8000c88:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f000 fac2 	bl	8001216 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2200      	movs	r2, #0
 8000c96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c9e:	6878      	ldr	r0, [r7, #4]
 8000ca0:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 8000ca2:	e018      	b.n	8000cd6 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	2b2a      	cmp	r3, #42	; 0x2a
 8000cae:	d112      	bne.n	8000cd6 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2228      	movs	r2, #40	; 0x28
 8000cb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2222      	movs	r2, #34	; 0x22
 8000cbc:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8000cbe:	2102      	movs	r1, #2
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f000 faa8 	bl	8001216 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cd2:	6878      	ldr	r0, [r7, #4]
 8000cd4:	4798      	blx	r3
}
 8000cd6:	bf00      	nop
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
	...

08000ce0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b086      	sub	sp, #24
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000cfc:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	2220      	movs	r2, #32
 8000d04:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8000d06:	7bfb      	ldrb	r3, [r7, #15]
 8000d08:	2b21      	cmp	r3, #33	; 0x21
 8000d0a:	d002      	beq.n	8000d12 <I2C_ITSlaveCplt+0x32>
 8000d0c:	7bfb      	ldrb	r3, [r7, #15]
 8000d0e:	2b29      	cmp	r3, #41	; 0x29
 8000d10:	d108      	bne.n	8000d24 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8000d12:	f248 0101 	movw	r1, #32769	; 0x8001
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	f000 fa7d 	bl	8001216 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2221      	movs	r2, #33	; 0x21
 8000d20:	631a      	str	r2, [r3, #48]	; 0x30
 8000d22:	e00d      	b.n	8000d40 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8000d24:	7bfb      	ldrb	r3, [r7, #15]
 8000d26:	2b22      	cmp	r3, #34	; 0x22
 8000d28:	d002      	beq.n	8000d30 <I2C_ITSlaveCplt+0x50>
 8000d2a:	7bfb      	ldrb	r3, [r7, #15]
 8000d2c:	2b2a      	cmp	r3, #42	; 0x2a
 8000d2e:	d107      	bne.n	8000d40 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8000d30:	f248 0102 	movw	r1, #32770	; 0x8002
 8000d34:	6878      	ldr	r0, [r7, #4]
 8000d36:	f000 fa6e 	bl	8001216 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2222      	movs	r2, #34	; 0x22
 8000d3e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	6812      	ldr	r2, [r2, #0]
 8000d48:	6852      	ldr	r2, [r2, #4]
 8000d4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d4e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	6859      	ldr	r1, [r3, #4]
 8000d5a:	4b64      	ldr	r3, [pc, #400]	; (8000eec <I2C_ITSlaveCplt+0x20c>)
 8000d5c:	400b      	ands	r3, r1
 8000d5e:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f000 fa16 	bl	8001192 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d013      	beq.n	8000d98 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	6812      	ldr	r2, [r2, #0]
 8000d78:	6812      	ldr	r2, [r2, #0]
 8000d7a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000d7e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d01f      	beq.n	8000dc8 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	b29a      	uxth	r2, r3
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000d96:	e017      	b.n	8000dc8 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d012      	beq.n	8000dc8 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	687a      	ldr	r2, [r7, #4]
 8000da8:	6812      	ldr	r2, [r2, #0]
 8000daa:	6812      	ldr	r2, [r2, #0]
 8000dac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000db0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d006      	beq.n	8000dc8 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	f003 0304 	and.w	r3, r3, #4
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d020      	beq.n	8000e14 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	f023 0304 	bic.w	r3, r3, #4
 8000dd8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dde:	687a      	ldr	r2, [r7, #4]
 8000de0:	6812      	ldr	r2, [r2, #0]
 8000de2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000de4:	b2d2      	uxtb	r2, r2
 8000de6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dec:	1c5a      	adds	r2, r3, #1
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d00c      	beq.n	8000e14 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000dfe:	3b01      	subs	r3, #1
 8000e00:	b29a      	uxth	r2, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	3b01      	subs	r3, #1
 8000e0e:	b29a      	uxth	r2, r3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e18:	b29b      	uxth	r3, r3
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d005      	beq.n	8000e2a <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e22:	f043 0204 	orr.w	r2, r3, #4
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2200      	movs	r2, #0
 8000e36:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d010      	beq.n	8000e62 <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e44:	4619      	mov	r1, r3
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f000 f8aa 	bl	8000fa0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	2b28      	cmp	r3, #40	; 0x28
 8000e56:	d144      	bne.n	8000ee2 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8000e58:	6979      	ldr	r1, [r7, #20]
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f000 f84a 	bl	8000ef4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8000e60:	e03f      	b.n	8000ee2 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e66:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000e6a:	d015      	beq.n	8000e98 <I2C_ITSlaveCplt+0x1b8>
    I2C_ITSlaveSeqCplt(hi2c);
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff fed8 	bl	8000c22 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4a1e      	ldr	r2, [pc, #120]	; (8000ef0 <I2C_ITSlaveCplt+0x210>)
 8000e76:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2220      	movs	r2, #32
 8000e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2200      	movs	r2, #0
 8000e84:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000e92:	6878      	ldr	r0, [r7, #4]
 8000e94:	4798      	blx	r3
}
 8000e96:	e024      	b.n	8000ee2 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b22      	cmp	r3, #34	; 0x22
 8000ea2:	d10f      	bne.n	8000ec4 <I2C_ITSlaveCplt+0x1e4>
    hi2c->State = HAL_I2C_STATE_READY;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2220      	movs	r2, #32
 8000ea8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2200      	movs	r2, #0
 8000eb0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	4798      	blx	r3
}
 8000ec2:	e00e      	b.n	8000ee2 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2220      	movs	r2, #32
 8000ec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2200      	movs	r2, #0
 8000ed0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	4798      	blx	r3
}
 8000ee2:	bf00      	nop
 8000ee4:	3718      	adds	r7, #24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	fe00e800 	.word	0xfe00e800
 8000ef0:	ffff0000 	.word	0xffff0000

08000ef4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a26      	ldr	r2, [pc, #152]	; (8000f9c <I2C_ITListenCplt+0xa8>)
 8000f02:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2200      	movs	r2, #0
 8000f08:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2220      	movs	r2, #32
 8000f0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2200      	movs	r2, #0
 8000f16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	f003 0304 	and.w	r3, r3, #4
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d022      	beq.n	8000f70 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	6812      	ldr	r2, [r2, #0]
 8000f32:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f34:	b2d2      	uxtb	r2, r2
 8000f36:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f3c:	1c5a      	adds	r2, r3, #1
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d012      	beq.n	8000f70 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f4e:	3b01      	subs	r3, #1
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	b29a      	uxth	r2, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f68:	f043 0204 	orr.w	r2, r3, #4
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000f70:	f248 0103 	movw	r1, #32771	; 0x8003
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f000 f94e 	bl	8001216 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2210      	movs	r2, #16
 8000f80:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2200      	movs	r2, #0
 8000f86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	ffff0000 	.word	0xffff0000

08000fa0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000fb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a5d      	ldr	r2, [pc, #372]	; (8001134 <I2C_ITError+0x194>)
 8000fbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	431a      	orrs	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	2b28      	cmp	r3, #40	; 0x28
 8000fd6:	d005      	beq.n	8000fe4 <I2C_ITError+0x44>
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	2b29      	cmp	r3, #41	; 0x29
 8000fdc:	d002      	beq.n	8000fe4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
 8000fe0:	2b2a      	cmp	r3, #42	; 0x2a
 8000fe2:	d10b      	bne.n	8000ffc <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000fe4:	2103      	movs	r1, #3
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f000 f915 	bl	8001216 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2228      	movs	r2, #40	; 0x28
 8000ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4a50      	ldr	r2, [pc, #320]	; (8001138 <I2C_ITError+0x198>)
 8000ff8:	635a      	str	r2, [r3, #52]	; 0x34
 8000ffa:	e011      	b.n	8001020 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000ffc:	f248 0103 	movw	r1, #32771	; 0x8003
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f000 f908 	bl	8001216 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800100c:	b2db      	uxtb	r3, r3
 800100e:	2b60      	cmp	r3, #96	; 0x60
 8001010:	d003      	beq.n	800101a <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2220      	movs	r2, #32
 8001016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2200      	movs	r2, #0
 800101e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001024:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800102a:	2b00      	cmp	r3, #0
 800102c:	d039      	beq.n	80010a2 <I2C_ITError+0x102>
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	2b11      	cmp	r3, #17
 8001032:	d002      	beq.n	800103a <I2C_ITError+0x9a>
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	2b21      	cmp	r3, #33	; 0x21
 8001038:	d133      	bne.n	80010a2 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001044:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001048:	d107      	bne.n	800105a <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	6812      	ldr	r2, [r2, #0]
 8001052:	6812      	ldr	r2, [r2, #0]
 8001054:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001058:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff fa1e 	bl	80004a0 <HAL_DMA_GetState>
 8001064:	4603      	mov	r3, r0
 8001066:	2b01      	cmp	r3, #1
 8001068:	d017      	beq.n	800109a <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800106e:	4a33      	ldr	r2, [pc, #204]	; (800113c <I2C_ITError+0x19c>)
 8001070:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2200      	movs	r2, #0
 8001076:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff f9af 	bl	80003e2 <HAL_DMA_Abort_IT>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d04d      	beq.n	8001126 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800108e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001090:	687a      	ldr	r2, [r7, #4]
 8001092:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001094:	4610      	mov	r0, r2
 8001096:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001098:	e045      	b.n	8001126 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f000 f850 	bl	8001140 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80010a0:	e041      	b.n	8001126 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d039      	beq.n	800111e <I2C_ITError+0x17e>
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	2b12      	cmp	r3, #18
 80010ae:	d002      	beq.n	80010b6 <I2C_ITError+0x116>
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	2b22      	cmp	r3, #34	; 0x22
 80010b4:	d133      	bne.n	800111e <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80010c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80010c4:	d107      	bne.n	80010d6 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	6812      	ldr	r2, [r2, #0]
 80010ce:	6812      	ldr	r2, [r2, #0]
 80010d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80010d4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff f9e0 	bl	80004a0 <HAL_DMA_GetState>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d017      	beq.n	8001116 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010ea:	4a14      	ldr	r2, [pc, #80]	; (800113c <I2C_ITError+0x19c>)
 80010ec:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2200      	movs	r2, #0
 80010f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff f971 	bl	80003e2 <HAL_DMA_Abort_IT>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d011      	beq.n	800112a <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800110a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001110:	4610      	mov	r0, r2
 8001112:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001114:	e009      	b.n	800112a <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f000 f812 	bl	8001140 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800111c:	e005      	b.n	800112a <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f000 f80e 	bl	8001140 <I2C_TreatErrorCallback>
  }
}
 8001124:	e002      	b.n	800112c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001126:	bf00      	nop
 8001128:	e000      	b.n	800112c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800112a:	bf00      	nop
}
 800112c:	bf00      	nop
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	ffff0000 	.word	0xffff0000
 8001138:	0800092b 	.word	0x0800092b
 800113c:	080011db 	.word	0x080011db

08001140 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800114e:	b2db      	uxtb	r3, r3
 8001150:	2b60      	cmp	r3, #96	; 0x60
 8001152:	d10f      	bne.n	8001174 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2220      	movs	r2, #32
 8001158:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2200      	movs	r2, #0
 8001166:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001172:	e00a      	b.n	800118a <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2200      	movs	r2, #0
 8001178:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2200      	movs	r2, #0
 800117e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	4798      	blx	r3
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001192:	b480      	push	{r7}
 8001194:	b083      	sub	sp, #12
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d103      	bne.n	80011b0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2200      	movs	r2, #0
 80011ae:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	699b      	ldr	r3, [r3, #24]
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d007      	beq.n	80011ce <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	6812      	ldr	r2, [r2, #0]
 80011c6:	6992      	ldr	r2, [r2, #24]
 80011c8:	f042 0201 	orr.w	r2, r2, #1
 80011cc:	619a      	str	r2, [r3, #24]
  }
}
 80011ce:	bf00      	nop
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr

080011da <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80011da:	b580      	push	{r7, lr}
 80011dc:	b084      	sub	sp, #16
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011e6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d003      	beq.n	80011f8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011f4:	2200      	movs	r2, #0
 80011f6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d003      	beq.n	8001208 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001204:	2200      	movs	r2, #0
 8001206:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8001208:	68f8      	ldr	r0, [r7, #12]
 800120a:	f7ff ff99 	bl	8001140 <I2C_TreatErrorCallback>
}
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001216:	b480      	push	{r7}
 8001218:	b085      	sub	sp, #20
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
 800121e:	460b      	mov	r3, r1
 8001220:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001222:	2300      	movs	r3, #0
 8001224:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001226:	887b      	ldrh	r3, [r7, #2]
 8001228:	f003 0301 	and.w	r3, r3, #1
 800122c:	2b00      	cmp	r3, #0
 800122e:	d00f      	beq.n	8001250 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8001236:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800123e:	b2db      	uxtb	r3, r3
 8001240:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001244:	2b28      	cmp	r3, #40	; 0x28
 8001246:	d003      	beq.n	8001250 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800124e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001250:	887b      	ldrh	r3, [r7, #2]
 8001252:	f003 0302 	and.w	r3, r3, #2
 8001256:	2b00      	cmp	r3, #0
 8001258:	d00f      	beq.n	800127a <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8001260:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001268:	b2db      	uxtb	r3, r3
 800126a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800126e:	2b28      	cmp	r3, #40	; 0x28
 8001270:	d003      	beq.n	800127a <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001278:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800127a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800127e:	2b00      	cmp	r3, #0
 8001280:	da03      	bge.n	800128a <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001288:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800128a:	887b      	ldrh	r3, [r7, #2]
 800128c:	2b10      	cmp	r3, #16
 800128e:	d103      	bne.n	8001298 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001296:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001298:	887b      	ldrh	r3, [r7, #2]
 800129a:	2b20      	cmp	r3, #32
 800129c:	d103      	bne.n	80012a6 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f043 0320 	orr.w	r3, r3, #32
 80012a4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80012a6:	887b      	ldrh	r3, [r7, #2]
 80012a8:	2b40      	cmp	r3, #64	; 0x40
 80012aa:	d103      	bne.n	80012b4 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012b2:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	6812      	ldr	r2, [r2, #0]
 80012bc:	6811      	ldr	r1, [r2, #0]
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	43d2      	mvns	r2, r2
 80012c2:	400a      	ands	r2, r1
 80012c4:	601a      	str	r2, [r3, #0]
}
 80012c6:	bf00      	nop
 80012c8:	3714      	adds	r7, #20
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
	...

080012d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80012d8:	4b0d      	ldr	r3, [pc, #52]	; (8001310 <HAL_PWREx_GetVoltageRange+0x3c>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80012e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012e4:	d102      	bne.n	80012ec <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80012e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012ea:	e00b      	b.n	8001304 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80012ec:	4b08      	ldr	r3, [pc, #32]	; (8001310 <HAL_PWREx_GetVoltageRange+0x3c>)
 80012ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80012f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012fa:	d102      	bne.n	8001302 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80012fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001300:	e000      	b.n	8001304 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001302:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001304:	4618      	mov	r0, r3
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	40007000 	.word	0x40007000

08001314 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d141      	bne.n	80013a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001322:	4b4b      	ldr	r3, [pc, #300]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800132a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800132e:	d131      	bne.n	8001394 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001330:	4a47      	ldr	r2, [pc, #284]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001332:	4b47      	ldr	r3, [pc, #284]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001334:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001338:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800133c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001340:	4a43      	ldr	r2, [pc, #268]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001342:	4b43      	ldr	r3, [pc, #268]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800134a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800134e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001350:	4b40      	ldr	r3, [pc, #256]	; (8001454 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2232      	movs	r2, #50	; 0x32
 8001356:	fb02 f303 	mul.w	r3, r2, r3
 800135a:	4a3f      	ldr	r2, [pc, #252]	; (8001458 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800135c:	fba2 2303 	umull	r2, r3, r2, r3
 8001360:	0c9b      	lsrs	r3, r3, #18
 8001362:	3301      	adds	r3, #1
 8001364:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001366:	e002      	b.n	800136e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	3b01      	subs	r3, #1
 800136c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800136e:	4b38      	ldr	r3, [pc, #224]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001370:	695b      	ldr	r3, [r3, #20]
 8001372:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001376:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800137a:	d102      	bne.n	8001382 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d1f2      	bne.n	8001368 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001382:	4b33      	ldr	r3, [pc, #204]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001384:	695b      	ldr	r3, [r3, #20]
 8001386:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800138a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800138e:	d158      	bne.n	8001442 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001390:	2303      	movs	r3, #3
 8001392:	e057      	b.n	8001444 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001394:	4a2e      	ldr	r2, [pc, #184]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001396:	4b2e      	ldr	r3, [pc, #184]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001398:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800139c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80013a4:	e04d      	b.n	8001442 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80013ac:	d141      	bne.n	8001432 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80013ae:	4b28      	ldr	r3, [pc, #160]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80013b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013ba:	d131      	bne.n	8001420 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013bc:	4a24      	ldr	r2, [pc, #144]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013be:	4b24      	ldr	r3, [pc, #144]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80013c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80013cc:	4a20      	ldr	r2, [pc, #128]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ce:	4b20      	ldr	r3, [pc, #128]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80013d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80013dc:	4b1d      	ldr	r3, [pc, #116]	; (8001454 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2232      	movs	r2, #50	; 0x32
 80013e2:	fb02 f303 	mul.w	r3, r2, r3
 80013e6:	4a1c      	ldr	r2, [pc, #112]	; (8001458 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80013e8:	fba2 2303 	umull	r2, r3, r2, r3
 80013ec:	0c9b      	lsrs	r3, r3, #18
 80013ee:	3301      	adds	r3, #1
 80013f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013f2:	e002      	b.n	80013fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013fa:	4b15      	ldr	r3, [pc, #84]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001402:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001406:	d102      	bne.n	800140e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1f2      	bne.n	80013f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800140e:	4b10      	ldr	r3, [pc, #64]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001410:	695b      	ldr	r3, [r3, #20]
 8001412:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001416:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800141a:	d112      	bne.n	8001442 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e011      	b.n	8001444 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001420:	4a0b      	ldr	r2, [pc, #44]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001422:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001424:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800142c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001430:	e007      	b.n	8001442 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001432:	4a07      	ldr	r2, [pc, #28]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001434:	4b06      	ldr	r3, [pc, #24]	; (8001450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800143c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001440:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	3714      	adds	r7, #20
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	40007000 	.word	0x40007000
 8001454:	2004004c 	.word	0x2004004c
 8001458:	431bde83 	.word	0x431bde83

0800145c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001460:	4a05      	ldr	r2, [pc, #20]	; (8001478 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001462:	4b05      	ldr	r3, [pc, #20]	; (8001478 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800146a:	6053      	str	r3, [r2, #4]
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	40007000 	.word	0x40007000

0800147c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b088      	sub	sp, #32
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d101      	bne.n	800148e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e33d      	b.n	8001b0a <HAL_RCC_OscConfig+0x68e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800148e:	4ba1      	ldr	r3, [pc, #644]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	f003 030c 	and.w	r3, r3, #12
 8001496:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001498:	4b9e      	ldr	r3, [pc, #632]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	f003 0303 	and.w	r3, r3, #3
 80014a0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0310 	and.w	r3, r3, #16
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	f000 80d8 	beq.w	8001660 <HAL_RCC_OscConfig+0x1e4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d006      	beq.n	80014c4 <HAL_RCC_OscConfig+0x48>
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	2b0c      	cmp	r3, #12
 80014ba:	f040 8081 	bne.w	80015c0 <HAL_RCC_OscConfig+0x144>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d17d      	bne.n	80015c0 <HAL_RCC_OscConfig+0x144>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014c4:	4b93      	ldr	r3, [pc, #588]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0302 	and.w	r3, r3, #2
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d005      	beq.n	80014dc <HAL_RCC_OscConfig+0x60>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d101      	bne.n	80014dc <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e316      	b.n	8001b0a <HAL_RCC_OscConfig+0x68e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6a1a      	ldr	r2, [r3, #32]
 80014e0:	4b8c      	ldr	r3, [pc, #560]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 0308 	and.w	r3, r3, #8
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d004      	beq.n	80014f6 <HAL_RCC_OscConfig+0x7a>
 80014ec:	4b89      	ldr	r3, [pc, #548]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014f4:	e005      	b.n	8001502 <HAL_RCC_OscConfig+0x86>
 80014f6:	4b87      	ldr	r3, [pc, #540]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80014f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014fc:	091b      	lsrs	r3, r3, #4
 80014fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001502:	429a      	cmp	r2, r3
 8001504:	d923      	bls.n	800154e <HAL_RCC_OscConfig+0xd2>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6a1b      	ldr	r3, [r3, #32]
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fcf0 	bl	8001ef0 <RCC_SetFlashLatencyFromMSIRange>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	e2f7      	b.n	8001b0a <HAL_RCC_OscConfig+0x68e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800151a:	4a7e      	ldr	r2, [pc, #504]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 800151c:	4b7d      	ldr	r3, [pc, #500]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f043 0308 	orr.w	r3, r3, #8
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	497b      	ldr	r1, [pc, #492]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 8001528:	4b7a      	ldr	r3, [pc, #488]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6a1b      	ldr	r3, [r3, #32]
 8001534:	4313      	orrs	r3, r2
 8001536:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001538:	4976      	ldr	r1, [pc, #472]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 800153a:	4b76      	ldr	r3, [pc, #472]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	021b      	lsls	r3, r3, #8
 8001548:	4313      	orrs	r3, r2
 800154a:	604b      	str	r3, [r1, #4]
 800154c:	e025      	b.n	800159a <HAL_RCC_OscConfig+0x11e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800154e:	4a71      	ldr	r2, [pc, #452]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 8001550:	4b70      	ldr	r3, [pc, #448]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f043 0308 	orr.w	r3, r3, #8
 8001558:	6013      	str	r3, [r2, #0]
 800155a:	496e      	ldr	r1, [pc, #440]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 800155c:	4b6d      	ldr	r3, [pc, #436]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6a1b      	ldr	r3, [r3, #32]
 8001568:	4313      	orrs	r3, r2
 800156a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800156c:	4969      	ldr	r1, [pc, #420]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 800156e:	4b69      	ldr	r3, [pc, #420]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	021b      	lsls	r3, r3, #8
 800157c:	4313      	orrs	r3, r2
 800157e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d109      	bne.n	800159a <HAL_RCC_OscConfig+0x11e>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6a1b      	ldr	r3, [r3, #32]
 800158a:	4618      	mov	r0, r3
 800158c:	f000 fcb0 	bl	8001ef0 <RCC_SetFlashLatencyFromMSIRange>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <HAL_RCC_OscConfig+0x11e>
            {
              return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e2b7      	b.n	8001b0a <HAL_RCC_OscConfig+0x68e>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800159a:	f000 fbe7 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 800159e:	4601      	mov	r1, r0
 80015a0:	4b5c      	ldr	r3, [pc, #368]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	091b      	lsrs	r3, r3, #4
 80015a6:	f003 030f 	and.w	r3, r3, #15
 80015aa:	4a5b      	ldr	r2, [pc, #364]	; (8001718 <HAL_RCC_OscConfig+0x29c>)
 80015ac:	5cd3      	ldrb	r3, [r2, r3]
 80015ae:	f003 031f 	and.w	r3, r3, #31
 80015b2:	fa21 f303 	lsr.w	r3, r1, r3
 80015b6:	4a59      	ldr	r2, [pc, #356]	; (800171c <HAL_RCC_OscConfig+0x2a0>)
 80015b8:	6013      	str	r3, [r2, #0]
      	status = HAL_OK;
 80015ba:	2300      	movs	r3, #0
 80015bc:	73fb      	strb	r3, [r7, #15]
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015be:	e04f      	b.n	8001660 <HAL_RCC_OscConfig+0x1e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d032      	beq.n	800162e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80015c8:	4a52      	ldr	r2, [pc, #328]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80015ca:	4b52      	ldr	r3, [pc, #328]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f043 0301 	orr.w	r3, r3, #1
 80015d2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80015d4:	f7fe fe24 	bl	8000220 <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0x172>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015dc:	f7fe fe20 	bl	8000220 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0x172>
          {
            return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e28d      	b.n	8001b0a <HAL_RCC_OscConfig+0x68e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80015ee:	4b49      	ldr	r3, [pc, #292]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d0f0      	beq.n	80015dc <HAL_RCC_OscConfig+0x160>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015fa:	4a46      	ldr	r2, [pc, #280]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80015fc:	4b45      	ldr	r3, [pc, #276]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f043 0308 	orr.w	r3, r3, #8
 8001604:	6013      	str	r3, [r2, #0]
 8001606:	4943      	ldr	r1, [pc, #268]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 8001608:	4b42      	ldr	r3, [pc, #264]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6a1b      	ldr	r3, [r3, #32]
 8001614:	4313      	orrs	r3, r2
 8001616:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001618:	493e      	ldr	r1, [pc, #248]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 800161a:	4b3e      	ldr	r3, [pc, #248]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	021b      	lsls	r3, r3, #8
 8001628:	4313      	orrs	r3, r2
 800162a:	604b      	str	r3, [r1, #4]
 800162c:	e018      	b.n	8001660 <HAL_RCC_OscConfig+0x1e4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800162e:	4a39      	ldr	r2, [pc, #228]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 8001630:	4b38      	ldr	r3, [pc, #224]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f023 0301 	bic.w	r3, r3, #1
 8001638:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800163a:	f7fe fdf1 	bl	8000220 <HAL_GetTick>
 800163e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001640:	e008      	b.n	8001654 <HAL_RCC_OscConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001642:	f7fe fded 	bl	8000220 <HAL_GetTick>
 8001646:	4602      	mov	r2, r0
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d901      	bls.n	8001654 <HAL_RCC_OscConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8001650:	2303      	movs	r3, #3
 8001652:	e25a      	b.n	8001b0a <HAL_RCC_OscConfig+0x68e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001654:	4b2f      	ldr	r3, [pc, #188]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f003 0302 	and.w	r3, r3, #2
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1f0      	bne.n	8001642 <HAL_RCC_OscConfig+0x1c6>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0301 	and.w	r3, r3, #1
 8001668:	2b00      	cmp	r3, #0
 800166a:	d05a      	beq.n	8001722 <HAL_RCC_OscConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	2b08      	cmp	r3, #8
 8001670:	d005      	beq.n	800167e <HAL_RCC_OscConfig+0x202>
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	2b0c      	cmp	r3, #12
 8001676:	d10e      	bne.n	8001696 <HAL_RCC_OscConfig+0x21a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	2b03      	cmp	r3, #3
 800167c:	d10b      	bne.n	8001696 <HAL_RCC_OscConfig+0x21a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800167e:	4b25      	ldr	r3, [pc, #148]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d04a      	beq.n	8001720 <HAL_RCC_OscConfig+0x2a4>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d146      	bne.n	8001720 <HAL_RCC_OscConfig+0x2a4>
      {
        return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e239      	b.n	8001b0a <HAL_RCC_OscConfig+0x68e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800169e:	d106      	bne.n	80016ae <HAL_RCC_OscConfig+0x232>
 80016a0:	4a1c      	ldr	r2, [pc, #112]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80016a2:	4b1c      	ldr	r3, [pc, #112]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016aa:	6013      	str	r3, [r2, #0]
 80016ac:	e01d      	b.n	80016ea <HAL_RCC_OscConfig+0x26e>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016b6:	d10c      	bne.n	80016d2 <HAL_RCC_OscConfig+0x256>
 80016b8:	4a16      	ldr	r2, [pc, #88]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80016ba:	4b16      	ldr	r3, [pc, #88]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016c2:	6013      	str	r3, [r2, #0]
 80016c4:	4a13      	ldr	r2, [pc, #76]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80016c6:	4b13      	ldr	r3, [pc, #76]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016ce:	6013      	str	r3, [r2, #0]
 80016d0:	e00b      	b.n	80016ea <HAL_RCC_OscConfig+0x26e>
 80016d2:	4a10      	ldr	r2, [pc, #64]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80016d4:	4b0f      	ldr	r3, [pc, #60]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016dc:	6013      	str	r3, [r2, #0]
 80016de:	4a0d      	ldr	r2, [pc, #52]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80016e0:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016e8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d007      	beq.n	8001702 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
          }
        }
#endif
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) {};
 80016f2:	bf00      	nop
 80016f4:	4b07      	ldr	r3, [pc, #28]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d0f9      	beq.n	80016f4 <HAL_RCC_OscConfig+0x278>
 8001700:	e00f      	b.n	8001722 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) {};
 8001702:	bf00      	nop
 8001704:	4b03      	ldr	r3, [pc, #12]	; (8001714 <HAL_RCC_OscConfig+0x298>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1f9      	bne.n	8001704 <HAL_RCC_OscConfig+0x288>
 8001710:	e007      	b.n	8001722 <HAL_RCC_OscConfig+0x2a6>
 8001712:	bf00      	nop
 8001714:	40021000 	.word	0x40021000
 8001718:	0800a910 	.word	0x0800a910
 800171c:	2004004c 	.word	0x2004004c
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001720:	bf00      	nop
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d048      	beq.n	80017c0 <HAL_RCC_OscConfig+0x344>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	2b04      	cmp	r3, #4
 8001732:	d005      	beq.n	8001740 <HAL_RCC_OscConfig+0x2c4>
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	2b0c      	cmp	r3, #12
 8001738:	d119      	bne.n	800176e <HAL_RCC_OscConfig+0x2f2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	2b02      	cmp	r3, #2
 800173e:	d116      	bne.n	800176e <HAL_RCC_OscConfig+0x2f2>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001740:	4b82      	ldr	r3, [pc, #520]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001748:	2b00      	cmp	r3, #0
 800174a:	d005      	beq.n	8001758 <HAL_RCC_OscConfig+0x2dc>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d101      	bne.n	8001758 <HAL_RCC_OscConfig+0x2dc>
      {
        return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e1d8      	b.n	8001b0a <HAL_RCC_OscConfig+0x68e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001758:	497c      	ldr	r1, [pc, #496]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 800175a:	4b7c      	ldr	r3, [pc, #496]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	691b      	ldr	r3, [r3, #16]
 8001766:	061b      	lsls	r3, r3, #24
 8001768:	4313      	orrs	r3, r2
 800176a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800176c:	e028      	b.n	80017c0 <HAL_RCC_OscConfig+0x344>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	68db      	ldr	r3, [r3, #12]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d017      	beq.n	80017a6 <HAL_RCC_OscConfig+0x32a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001776:	4a75      	ldr	r2, [pc, #468]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 8001778:	4b74      	ldr	r3, [pc, #464]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001780:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U){};
 8001782:	bf00      	nop
 8001784:	4b71      	ldr	r3, [pc, #452]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800178c:	2b00      	cmp	r3, #0
 800178e:	d0f9      	beq.n	8001784 <HAL_RCC_OscConfig+0x308>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001790:	496e      	ldr	r1, [pc, #440]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 8001792:	4b6e      	ldr	r3, [pc, #440]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	691b      	ldr	r3, [r3, #16]
 800179e:	061b      	lsls	r3, r3, #24
 80017a0:	4313      	orrs	r3, r2
 80017a2:	604b      	str	r3, [r1, #4]
 80017a4:	e00c      	b.n	80017c0 <HAL_RCC_OscConfig+0x344>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017a6:	4a69      	ldr	r2, [pc, #420]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80017a8:	4b68      	ldr	r3, [pc, #416]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017b0:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U){};
 80017b2:	bf00      	nop
 80017b4:	4b65      	ldr	r3, [pc, #404]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d1f9      	bne.n	80017b4 <HAL_RCC_OscConfig+0x338>
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 0308 	and.w	r3, r3, #8
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d024      	beq.n	8001816 <HAL_RCC_OscConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	695b      	ldr	r3, [r3, #20]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d010      	beq.n	80017f6 <HAL_RCC_OscConfig+0x37a>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017d4:	4a5d      	ldr	r2, [pc, #372]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80017d6:	4b5d      	ldr	r3, [pc, #372]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80017d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U){};
 80017e4:	bf00      	nop
 80017e6:	4b59      	ldr	r3, [pc, #356]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80017e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0f8      	beq.n	80017e6 <HAL_RCC_OscConfig+0x36a>
 80017f4:	e00f      	b.n	8001816 <HAL_RCC_OscConfig+0x39a>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017f6:	4a55      	ldr	r2, [pc, #340]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80017f8:	4b54      	ldr	r3, [pc, #336]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80017fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017fe:	f023 0301 	bic.w	r3, r3, #1
 8001802:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U){};
 8001806:	bf00      	nop
 8001808:	4b50      	ldr	r3, [pc, #320]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 800180a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d1f8      	bne.n	8001808 <HAL_RCC_OscConfig+0x38c>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0304 	and.w	r3, r3, #4
 800181e:	2b00      	cmp	r3, #0
 8001820:	d078      	beq.n	8001914 <HAL_RCC_OscConfig+0x498>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001822:	2300      	movs	r3, #0
 8001824:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001826:	4b49      	ldr	r3, [pc, #292]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 8001828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800182a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d10d      	bne.n	800184e <HAL_RCC_OscConfig+0x3d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001832:	4a46      	ldr	r2, [pc, #280]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 8001834:	4b45      	ldr	r3, [pc, #276]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 8001836:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800183c:	6593      	str	r3, [r2, #88]	; 0x58
 800183e:	4b43      	ldr	r3, [pc, #268]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 8001840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001846:	60bb      	str	r3, [r7, #8]
 8001848:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800184a:	2301      	movs	r3, #1
 800184c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800184e:	4b40      	ldr	r3, [pc, #256]	; (8001950 <HAL_RCC_OscConfig+0x4d4>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001856:	2b00      	cmp	r3, #0
 8001858:	d10c      	bne.n	8001874 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800185a:	4a3d      	ldr	r2, [pc, #244]	; (8001950 <HAL_RCC_OscConfig+0x4d4>)
 800185c:	4b3c      	ldr	r3, [pc, #240]	; (8001950 <HAL_RCC_OscConfig+0x4d4>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001864:	6013      	str	r3, [r2, #0]
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {};
 8001866:	bf00      	nop
 8001868:	4b39      	ldr	r3, [pc, #228]	; (8001950 <HAL_RCC_OscConfig+0x4d4>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001870:	2b00      	cmp	r3, #0
 8001872:	d0f9      	beq.n	8001868 <HAL_RCC_OscConfig+0x3ec>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d108      	bne.n	800188e <HAL_RCC_OscConfig+0x412>
 800187c:	4a33      	ldr	r2, [pc, #204]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 800187e:	4b33      	ldr	r3, [pc, #204]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 8001880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800188c:	e024      	b.n	80018d8 <HAL_RCC_OscConfig+0x45c>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	2b05      	cmp	r3, #5
 8001894:	d110      	bne.n	80018b8 <HAL_RCC_OscConfig+0x43c>
 8001896:	4a2d      	ldr	r2, [pc, #180]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 8001898:	4b2c      	ldr	r3, [pc, #176]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 800189a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800189e:	f043 0304 	orr.w	r3, r3, #4
 80018a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80018a6:	4a29      	ldr	r2, [pc, #164]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80018a8:	4b28      	ldr	r3, [pc, #160]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80018aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018ae:	f043 0301 	orr.w	r3, r3, #1
 80018b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80018b6:	e00f      	b.n	80018d8 <HAL_RCC_OscConfig+0x45c>
 80018b8:	4a24      	ldr	r2, [pc, #144]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80018ba:	4b24      	ldr	r3, [pc, #144]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80018bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018c0:	f023 0301 	bic.w	r3, r3, #1
 80018c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80018c8:	4a20      	ldr	r2, [pc, #128]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80018ca:	4b20      	ldr	r3, [pc, #128]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80018cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018d0:	f023 0304 	bic.w	r3, r3, #4
 80018d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d008      	beq.n	80018f2 <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U){};
 80018e0:	bf00      	nop
 80018e2:	4b1a      	ldr	r3, [pc, #104]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80018e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018e8:	f003 0302 	and.w	r3, r3, #2
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d0f8      	beq.n	80018e2 <HAL_RCC_OscConfig+0x466>
 80018f0:	e007      	b.n	8001902 <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U){};
 80018f2:	bf00      	nop
 80018f4:	4b15      	ldr	r3, [pc, #84]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 80018f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d1f8      	bne.n	80018f4 <HAL_RCC_OscConfig+0x478>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001902:	7ffb      	ldrb	r3, [r7, #31]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d105      	bne.n	8001914 <HAL_RCC_OscConfig+0x498>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001908:	4a10      	ldr	r2, [pc, #64]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 800190a:	4b10      	ldr	r3, [pc, #64]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 800190c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800190e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001912:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0320 	and.w	r3, r3, #32
 800191c:	2b00      	cmp	r3, #0
 800191e:	d029      	beq.n	8001974 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001924:	2b00      	cmp	r3, #0
 8001926:	d015      	beq.n	8001954 <HAL_RCC_OscConfig+0x4d8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001928:	4a08      	ldr	r2, [pc, #32]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 800192a:	4b08      	ldr	r3, [pc, #32]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 800192c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U){};
 8001938:	bf00      	nop
 800193a:	4b04      	ldr	r3, [pc, #16]	; (800194c <HAL_RCC_OscConfig+0x4d0>)
 800193c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d0f8      	beq.n	800193a <HAL_RCC_OscConfig+0x4be>
 8001948:	e014      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
 800194a:	bf00      	nop
 800194c:	40021000 	.word	0x40021000
 8001950:	40007000 	.word	0x40007000
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001954:	4a6f      	ldr	r2, [pc, #444]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001956:	4b6f      	ldr	r3, [pc, #444]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001958:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800195c:	f023 0301 	bic.w	r3, r3, #1
 8001960:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U){};
 8001964:	bf00      	nop
 8001966:	4b6b      	ldr	r3, [pc, #428]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001968:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800196c:	f003 0302 	and.w	r3, r3, #2
 8001970:	2b00      	cmp	r3, #0
 8001972:	d1f8      	bne.n	8001966 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001978:	2b00      	cmp	r3, #0
 800197a:	f000 80c5 	beq.w	8001b08 <HAL_RCC_OscConfig+0x68c>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001982:	2b02      	cmp	r3, #2
 8001984:	f040 80a7 	bne.w	8001ad6 <HAL_RCC_OscConfig+0x65a>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001988:	4b62      	ldr	r3, [pc, #392]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	f003 0203 	and.w	r2, r3, #3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001998:	429a      	cmp	r2, r3
 800199a:	d12c      	bne.n	80019f6 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	3b01      	subs	r3, #1
 80019a8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d123      	bne.n	80019f6 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019b8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d11b      	bne.n	80019f6 <HAL_RCC_OscConfig+0x57a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019c8:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d113      	bne.n	80019f6 <HAL_RCC_OscConfig+0x57a>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019d8:	085b      	lsrs	r3, r3, #1
 80019da:	3b01      	subs	r3, #1
 80019dc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019de:	429a      	cmp	r2, r3
 80019e0:	d109      	bne.n	80019f6 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ec:	085b      	lsrs	r3, r3, #1
 80019ee:	3b01      	subs	r3, #1
 80019f0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d055      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x626>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	2b0c      	cmp	r3, #12
 80019fa:	d050      	beq.n	8001a9e <HAL_RCC_OscConfig+0x622>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019fc:	4b45      	ldr	r3, [pc, #276]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d105      	bne.n	8001a14 <HAL_RCC_OscConfig+0x598>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001a08:	4b42      	ldr	r3, [pc, #264]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <HAL_RCC_OscConfig+0x59c>
#endif
            )
          {
            return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e078      	b.n	8001b0a <HAL_RCC_OscConfig+0x68e>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001a18:	4a3e      	ldr	r2, [pc, #248]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001a1a:	4b3e      	ldr	r3, [pc, #248]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a22:	6013      	str	r3, [r2, #0]
              {
                return HAL_TIMEOUT;
              }
            }
#endif
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 8001a24:	bf00      	nop
 8001a26:	4b3b      	ldr	r3, [pc, #236]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f9      	bne.n	8001a26 <HAL_RCC_OscConfig+0x5aa>
            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a32:	4838      	ldr	r0, [pc, #224]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001a34:	4b37      	ldr	r3, [pc, #220]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001a36:	68da      	ldr	r2, [r3, #12]
 8001a38:	4b37      	ldr	r3, [pc, #220]	; (8001b18 <HAL_RCC_OscConfig+0x69c>)
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001a44:	3a01      	subs	r2, #1
 8001a46:	0112      	lsls	r2, r2, #4
 8001a48:	4311      	orrs	r1, r2
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001a4e:	0212      	lsls	r2, r2, #8
 8001a50:	4311      	orrs	r1, r2
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a56:	0852      	lsrs	r2, r2, #1
 8001a58:	3a01      	subs	r2, #1
 8001a5a:	0552      	lsls	r2, r2, #21
 8001a5c:	4311      	orrs	r1, r2
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a62:	0852      	lsrs	r2, r2, #1
 8001a64:	3a01      	subs	r2, #1
 8001a66:	0652      	lsls	r2, r2, #25
 8001a68:	4311      	orrs	r1, r2
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a6e:	06d2      	lsls	r2, r2, #27
 8001a70:	430a      	orrs	r2, r1
 8001a72:	4313      	orrs	r3, r2
 8001a74:	60c3      	str	r3, [r0, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a76:	4a27      	ldr	r2, [pc, #156]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001a78:	4b26      	ldr	r3, [pc, #152]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a80:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a82:	4a24      	ldr	r2, [pc, #144]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001a84:	4b23      	ldr	r3, [pc, #140]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a8c:	60d3      	str	r3, [r2, #12]
              {
                return HAL_TIMEOUT;
              }
            }
#endif
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 8001a8e:	bf00      	nop
 8001a90:	4b20      	ldr	r3, [pc, #128]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d0f9      	beq.n	8001a90 <HAL_RCC_OscConfig+0x614>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a9c:	e034      	b.n	8001b08 <HAL_RCC_OscConfig+0x68c>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e033      	b.n	8001b0a <HAL_RCC_OscConfig+0x68e>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aa2:	4b1c      	ldr	r3, [pc, #112]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d12c      	bne.n	8001b08 <HAL_RCC_OscConfig+0x68c>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001aae:	4a19      	ldr	r2, [pc, #100]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001ab0:	4b18      	ldr	r3, [pc, #96]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ab8:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001aba:	4a16      	ldr	r2, [pc, #88]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001abc:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ac4:	60d3      	str	r3, [r2, #12]
            {
              return HAL_TIMEOUT;
            }
          }
#endif
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 8001ac6:	bf00      	nop
 8001ac8:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d0f9      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x64c>
 8001ad4:	e018      	b.n	8001b08 <HAL_RCC_OscConfig+0x68c>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	2b0c      	cmp	r3, #12
 8001ada:	d013      	beq.n	8001b04 <HAL_RCC_OscConfig+0x688>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001adc:	4a0d      	ldr	r2, [pc, #52]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001ade:	4b0d      	ldr	r3, [pc, #52]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ae6:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 8001ae8:	bf00      	nop
 8001aea:	4b0a      	ldr	r3, [pc, #40]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d1f9      	bne.n	8001aea <HAL_RCC_OscConfig+0x66e>
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001af6:	4907      	ldr	r1, [pc, #28]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <HAL_RCC_OscConfig+0x698>)
 8001afa:	68da      	ldr	r2, [r3, #12]
 8001afc:	4b07      	ldr	r3, [pc, #28]	; (8001b1c <HAL_RCC_OscConfig+0x6a0>)
 8001afe:	4013      	ands	r3, r2
 8001b00:	60cb      	str	r3, [r1, #12]
 8001b02:	e001      	b.n	8001b08 <HAL_RCC_OscConfig+0x68c>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e000      	b.n	8001b0a <HAL_RCC_OscConfig+0x68e>
      }
    }
  }
  return HAL_OK;
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3720      	adds	r7, #32
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40021000 	.word	0x40021000
 8001b18:	019d800c 	.word	0x019d800c
 8001b1c:	feeefffc 	.word	0xfeeefffc

08001b20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d101      	bne.n	8001b38 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e10a      	b.n	8001d4e <HAL_RCC_ClockConfig+0x22e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b38:	4b87      	ldr	r3, [pc, #540]	; (8001d58 <HAL_RCC_ClockConfig+0x238>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 020f 	and.w	r2, r3, #15
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d210      	bcs.n	8001b68 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b46:	4984      	ldr	r1, [pc, #528]	; (8001d58 <HAL_RCC_ClockConfig+0x238>)
 8001b48:	4b83      	ldr	r3, [pc, #524]	; (8001d58 <HAL_RCC_ClockConfig+0x238>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f023 020f 	bic.w	r2, r3, #15
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b56:	4b80      	ldr	r3, [pc, #512]	; (8001d58 <HAL_RCC_ClockConfig+0x238>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 020f 	and.w	r2, r3, #15
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d001      	beq.n	8001b68 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e0f2      	b.n	8001d4e <HAL_RCC_ClockConfig+0x22e>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0302 	and.w	r3, r3, #2
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d010      	beq.n	8001b96 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689a      	ldr	r2, [r3, #8]
 8001b78:	4b78      	ldr	r3, [pc, #480]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d908      	bls.n	8001b96 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b84:	4975      	ldr	r1, [pc, #468]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001b86:	4b75      	ldr	r3, [pc, #468]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0301 	and.w	r3, r3, #1
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d06b      	beq.n	8001c7a <HAL_RCC_ClockConfig+0x15a>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	2b03      	cmp	r3, #3
 8001ba8:	d11e      	bne.n	8001be8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001baa:	4b6c      	ldr	r3, [pc, #432]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e0c9      	b.n	8001d4e <HAL_RCC_ClockConfig+0x22e>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001bba:	f000 f9f3 	bl	8001fa4 <RCC_GetSysClockFreqFromPLLSource>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	4b67      	ldr	r3, [pc, #412]	; (8001d60 <HAL_RCC_ClockConfig+0x240>)
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d946      	bls.n	8001c54 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001bc6:	4b65      	ldr	r3, [pc, #404]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d140      	bne.n	8001c54 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001bd2:	4a62      	ldr	r2, [pc, #392]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001bd4:	4b61      	ldr	r3, [pc, #388]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001be0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001be2:	2380      	movs	r3, #128	; 0x80
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	e035      	b.n	8001c54 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d107      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bf0:	4b5a      	ldr	r3, [pc, #360]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d115      	bne.n	8001c28 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e0a6      	b.n	8001d4e <HAL_RCC_ClockConfig+0x22e>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d107      	bne.n	8001c18 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c08:	4b54      	ldr	r3, [pc, #336]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d109      	bne.n	8001c28 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e09a      	b.n	8001d4e <HAL_RCC_ClockConfig+0x22e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c18:	4b50      	ldr	r3, [pc, #320]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d101      	bne.n	8001c28 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e092      	b.n	8001d4e <HAL_RCC_ClockConfig+0x22e>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001c28:	f000 f8a0 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	4b4c      	ldr	r3, [pc, #304]	; (8001d60 <HAL_RCC_ClockConfig+0x240>)
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d90f      	bls.n	8001c54 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001c34:	4b49      	ldr	r3, [pc, #292]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d109      	bne.n	8001c54 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c40:	4a46      	ldr	r2, [pc, #280]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001c42:	4b46      	ldr	r3, [pc, #280]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c4e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c50:	2380      	movs	r3, #128	; 0x80
 8001c52:	60fb      	str	r3, [r7, #12]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c54:	4941      	ldr	r1, [pc, #260]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001c56:	4b41      	ldr	r3, [pc, #260]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f023 0203 	bic.w	r2, r3, #3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	608b      	str	r3, [r1, #8]
      {
        return HAL_TIMEOUT;
      }
    }
#endif
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)){};
 8001c66:	bf00      	nop
 8001c68:	4b3c      	ldr	r3, [pc, #240]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	f003 020c 	and.w	r2, r3, #12
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d1f6      	bne.n	8001c68 <HAL_RCC_ClockConfig+0x148>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2b80      	cmp	r3, #128	; 0x80
 8001c7e:	d105      	bne.n	8001c8c <HAL_RCC_ClockConfig+0x16c>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001c80:	4a36      	ldr	r2, [pc, #216]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001c82:	4b36      	ldr	r3, [pc, #216]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c8a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d010      	beq.n	8001cba <HAL_RCC_ClockConfig+0x19a>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	4b2f      	ldr	r3, [pc, #188]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d208      	bcs.n	8001cba <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ca8:	492c      	ldr	r1, [pc, #176]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001caa:	4b2c      	ldr	r3, [pc, #176]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cba:	4b27      	ldr	r3, [pc, #156]	; (8001d58 <HAL_RCC_ClockConfig+0x238>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 020f 	and.w	r2, r3, #15
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d910      	bls.n	8001cea <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cc8:	4923      	ldr	r1, [pc, #140]	; (8001d58 <HAL_RCC_ClockConfig+0x238>)
 8001cca:	4b23      	ldr	r3, [pc, #140]	; (8001d58 <HAL_RCC_ClockConfig+0x238>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f023 020f 	bic.w	r2, r3, #15
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cd8:	4b1f      	ldr	r3, [pc, #124]	; (8001d58 <HAL_RCC_ClockConfig+0x238>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 020f 	and.w	r2, r3, #15
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d001      	beq.n	8001cea <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e031      	b.n	8001d4e <HAL_RCC_ClockConfig+0x22e>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d008      	beq.n	8001d08 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cf6:	4919      	ldr	r1, [pc, #100]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001cf8:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0308 	and.w	r3, r3, #8
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d009      	beq.n	8001d28 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d14:	4911      	ldr	r1, [pc, #68]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001d16:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	691b      	ldr	r3, [r3, #16]
 8001d22:	00db      	lsls	r3, r3, #3
 8001d24:	4313      	orrs	r3, r2
 8001d26:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d28:	f000 f820 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8001d2c:	4601      	mov	r1, r0
 8001d2e:	4b0b      	ldr	r3, [pc, #44]	; (8001d5c <HAL_RCC_ClockConfig+0x23c>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	091b      	lsrs	r3, r3, #4
 8001d34:	f003 030f 	and.w	r3, r3, #15
 8001d38:	4a0a      	ldr	r2, [pc, #40]	; (8001d64 <HAL_RCC_ClockConfig+0x244>)
 8001d3a:	5cd3      	ldrb	r3, [r2, r3]
 8001d3c:	f003 031f 	and.w	r3, r3, #31
 8001d40:	fa21 f303 	lsr.w	r3, r1, r3
 8001d44:	4a08      	ldr	r2, [pc, #32]	; (8001d68 <HAL_RCC_ClockConfig+0x248>)
 8001d46:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  // status = HAL_InitTick(uwTickPrio);
  status = HAL_OK;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	72fb      	strb	r3, [r7, #11]

  return status;
 8001d4c:	7afb      	ldrb	r3, [r7, #11]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3710      	adds	r7, #16
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40022000 	.word	0x40022000
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	04c4b400 	.word	0x04c4b400
 8001d64:	0800a910 	.word	0x0800a910
 8001d68:	2004004c 	.word	0x2004004c

08001d6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b089      	sub	sp, #36	; 0x24
 8001d70:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
 8001d76:	2300      	movs	r3, #0
 8001d78:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d7a:	4b3d      	ldr	r3, [pc, #244]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f003 030c 	and.w	r3, r3, #12
 8001d82:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d84:	4b3a      	ldr	r3, [pc, #232]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	f003 0303 	and.w	r3, r3, #3
 8001d8c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d005      	beq.n	8001da0 <HAL_RCC_GetSysClockFreq+0x34>
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	2b0c      	cmp	r3, #12
 8001d98:	d121      	bne.n	8001dde <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d11e      	bne.n	8001dde <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001da0:	4b33      	ldr	r3, [pc, #204]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x104>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0308 	and.w	r3, r3, #8
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d107      	bne.n	8001dbc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001dac:	4b30      	ldr	r3, [pc, #192]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001db2:	0a1b      	lsrs	r3, r3, #8
 8001db4:	f003 030f 	and.w	r3, r3, #15
 8001db8:	61fb      	str	r3, [r7, #28]
 8001dba:	e005      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001dbc:	4b2c      	ldr	r3, [pc, #176]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	091b      	lsrs	r3, r3, #4
 8001dc2:	f003 030f 	and.w	r3, r3, #15
 8001dc6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001dc8:	4a2a      	ldr	r2, [pc, #168]	; (8001e74 <HAL_RCC_GetSysClockFreq+0x108>)
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dd0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d10d      	bne.n	8001df4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ddc:	e00a      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	2b04      	cmp	r3, #4
 8001de2:	d102      	bne.n	8001dea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001de4:	4b24      	ldr	r3, [pc, #144]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001de6:	61bb      	str	r3, [r7, #24]
 8001de8:	e004      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	2b08      	cmp	r3, #8
 8001dee:	d101      	bne.n	8001df4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001df0:	4b22      	ldr	r3, [pc, #136]	; (8001e7c <HAL_RCC_GetSysClockFreq+0x110>)
 8001df2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	2b0c      	cmp	r3, #12
 8001df8:	d133      	bne.n	8001e62 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001dfa:	4b1d      	ldr	r3, [pc, #116]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d002      	beq.n	8001e10 <HAL_RCC_GetSysClockFreq+0xa4>
 8001e0a:	2b03      	cmp	r3, #3
 8001e0c:	d003      	beq.n	8001e16 <HAL_RCC_GetSysClockFreq+0xaa>
 8001e0e:	e005      	b.n	8001e1c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001e10:	4b19      	ldr	r3, [pc, #100]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001e12:	617b      	str	r3, [r7, #20]
      break;
 8001e14:	e005      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001e16:	4b19      	ldr	r3, [pc, #100]	; (8001e7c <HAL_RCC_GetSysClockFreq+0x110>)
 8001e18:	617b      	str	r3, [r7, #20]
      break;
 8001e1a:	e002      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001e1c:	69fb      	ldr	r3, [r7, #28]
 8001e1e:	617b      	str	r3, [r7, #20]
      break;
 8001e20:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e22:	4b13      	ldr	r3, [pc, #76]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	091b      	lsrs	r3, r3, #4
 8001e28:	f003 030f 	and.w	r3, r3, #15
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001e30:	4b0f      	ldr	r3, [pc, #60]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	0a1b      	lsrs	r3, r3, #8
 8001e36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e3a:	697a      	ldr	r2, [r7, #20]
 8001e3c:	fb02 f203 	mul.w	r2, r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e46:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e48:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	0e5b      	lsrs	r3, r3, #25
 8001e4e:	f003 0303 	and.w	r3, r3, #3
 8001e52:	3301      	adds	r3, #1
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e60:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e62:	69bb      	ldr	r3, [r7, #24]
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3724      	adds	r7, #36	; 0x24
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	40021000 	.word	0x40021000
 8001e74:	0800a928 	.word	0x0800a928
 8001e78:	00f42400 	.word	0x00f42400
 8001e7c:	007a1200 	.word	0x007a1200

08001e80 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e84:	4b03      	ldr	r3, [pc, #12]	; (8001e94 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e86:	681b      	ldr	r3, [r3, #0]
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	2004004c 	.word	0x2004004c

08001e98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e9c:	f7ff fff0 	bl	8001e80 <HAL_RCC_GetHCLKFreq>
 8001ea0:	4601      	mov	r1, r0
 8001ea2:	4b06      	ldr	r3, [pc, #24]	; (8001ebc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	0a1b      	lsrs	r3, r3, #8
 8001ea8:	f003 0307 	and.w	r3, r3, #7
 8001eac:	4a04      	ldr	r2, [pc, #16]	; (8001ec0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001eae:	5cd3      	ldrb	r3, [r2, r3]
 8001eb0:	f003 031f 	and.w	r3, r3, #31
 8001eb4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	0800a920 	.word	0x0800a920

08001ec4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001ec8:	f7ff ffda 	bl	8001e80 <HAL_RCC_GetHCLKFreq>
 8001ecc:	4601      	mov	r1, r0
 8001ece:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	0adb      	lsrs	r3, r3, #11
 8001ed4:	f003 0307 	and.w	r3, r3, #7
 8001ed8:	4a04      	ldr	r2, [pc, #16]	; (8001eec <HAL_RCC_GetPCLK2Freq+0x28>)
 8001eda:	5cd3      	ldrb	r3, [r2, r3]
 8001edc:	f003 031f 	and.w	r3, r3, #31
 8001ee0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	0800a920 	.word	0x0800a920

08001ef0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ef8:	2300      	movs	r3, #0
 8001efa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001efc:	4b27      	ldr	r3, [pc, #156]	; (8001f9c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001efe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f08:	f7ff f9e4 	bl	80012d4 <HAL_PWREx_GetVoltageRange>
 8001f0c:	6178      	str	r0, [r7, #20]
 8001f0e:	e014      	b.n	8001f3a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f10:	4a22      	ldr	r2, [pc, #136]	; (8001f9c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f12:	4b22      	ldr	r3, [pc, #136]	; (8001f9c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f1a:	6593      	str	r3, [r2, #88]	; 0x58
 8001f1c:	4b1f      	ldr	r3, [pc, #124]	; (8001f9c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f28:	f7ff f9d4 	bl	80012d4 <HAL_PWREx_GetVoltageRange>
 8001f2c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f2e:	4a1b      	ldr	r2, [pc, #108]	; (8001f9c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f30:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f38:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f40:	d10b      	bne.n	8001f5a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b80      	cmp	r3, #128	; 0x80
 8001f46:	d913      	bls.n	8001f70 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2ba0      	cmp	r3, #160	; 0xa0
 8001f4c:	d902      	bls.n	8001f54 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f4e:	2302      	movs	r3, #2
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	e00d      	b.n	8001f70 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f54:	2301      	movs	r3, #1
 8001f56:	613b      	str	r3, [r7, #16]
 8001f58:	e00a      	b.n	8001f70 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b7f      	cmp	r3, #127	; 0x7f
 8001f5e:	d902      	bls.n	8001f66 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001f60:	2302      	movs	r3, #2
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	e004      	b.n	8001f70 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2b70      	cmp	r3, #112	; 0x70
 8001f6a:	d101      	bne.n	8001f70 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f70:	490b      	ldr	r1, [pc, #44]	; (8001fa0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001f72:	4b0b      	ldr	r3, [pc, #44]	; (8001fa0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f023 020f 	bic.w	r2, r3, #15
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f80:	4b07      	ldr	r3, [pc, #28]	; (8001fa0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 020f 	and.w	r2, r3, #15
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d001      	beq.n	8001f92 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e000      	b.n	8001f94 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3718      	adds	r7, #24
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	40022000 	.word	0x40022000

08001fa4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b087      	sub	sp, #28
 8001fa8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001faa:	4b2b      	ldr	r3, [pc, #172]	; (8002058 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	f003 0303 	and.w	r3, r3, #3
 8001fb2:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d004      	beq.n	8001fc4 <RCC_GetSysClockFreqFromPLLSource+0x20>
 8001fba:	2b03      	cmp	r3, #3
 8001fbc:	d005      	beq.n	8001fca <RCC_GetSysClockFreqFromPLLSource+0x26>
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d006      	beq.n	8001fd0 <RCC_GetSysClockFreqFromPLLSource+0x2c>
 8001fc2:	e01f      	b.n	8002004 <RCC_GetSysClockFreqFromPLLSource+0x60>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8001fc4:	4b25      	ldr	r3, [pc, #148]	; (800205c <RCC_GetSysClockFreqFromPLLSource+0xb8>)
 8001fc6:	613b      	str	r3, [r7, #16]
    break;
 8001fc8:	e01f      	b.n	800200a <RCC_GetSysClockFreqFromPLLSource+0x66>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8001fca:	4b25      	ldr	r3, [pc, #148]	; (8002060 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001fcc:	613b      	str	r3, [r7, #16]
    break;
 8001fce:	e01c      	b.n	800200a <RCC_GetSysClockFreqFromPLLSource+0x66>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001fd0:	4b21      	ldr	r3, [pc, #132]	; (8002058 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0308 	and.w	r3, r3, #8
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d107      	bne.n	8001fec <RCC_GetSysClockFreqFromPLLSource+0x48>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001fdc:	4b1e      	ldr	r3, [pc, #120]	; (8002058 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001fde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fe2:	0a1b      	lsrs	r3, r3, #8
 8001fe4:	f003 030f 	and.w	r3, r3, #15
 8001fe8:	617b      	str	r3, [r7, #20]
 8001fea:	e005      	b.n	8001ff8 <RCC_GetSysClockFreqFromPLLSource+0x54>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001fec:	4b1a      	ldr	r3, [pc, #104]	; (8002058 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	091b      	lsrs	r3, r3, #4
 8001ff2:	f003 030f 	and.w	r3, r3, #15
 8001ff6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8001ff8:	4a1a      	ldr	r2, [pc, #104]	; (8002064 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002000:	613b      	str	r3, [r7, #16]
    break;
 8002002:	e002      	b.n	800200a <RCC_GetSysClockFreqFromPLLSource+0x66>
  default:
    /* unexpected */
    pllvco = 0;
 8002004:	2300      	movs	r3, #0
 8002006:	613b      	str	r3, [r7, #16]
    break;
 8002008:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800200a:	4b13      	ldr	r3, [pc, #76]	; (8002058 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	091b      	lsrs	r3, r3, #4
 8002010:	f003 030f 	and.w	r3, r3, #15
 8002014:	3301      	adds	r3, #1
 8002016:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002018:	4b0f      	ldr	r3, [pc, #60]	; (8002058 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	0a1b      	lsrs	r3, r3, #8
 800201e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002022:	693a      	ldr	r2, [r7, #16]
 8002024:	fb02 f203 	mul.w	r2, r2, r3
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	fbb2 f3f3 	udiv	r3, r2, r3
 800202e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002030:	4b09      	ldr	r3, [pc, #36]	; (8002058 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	0e5b      	lsrs	r3, r3, #25
 8002036:	f003 0303 	and.w	r3, r3, #3
 800203a:	3301      	adds	r3, #1
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	fbb2 f3f3 	udiv	r3, r2, r3
 8002048:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800204a:	683b      	ldr	r3, [r7, #0]
}
 800204c:	4618      	mov	r0, r3
 800204e:	371c      	adds	r7, #28
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	40021000 	.word	0x40021000
 800205c:	00f42400 	.word	0x00f42400
 8002060:	007a1200 	.word	0x007a1200
 8002064:	0800a928 	.word	0x0800a928

08002068 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002070:	2300      	movs	r3, #0
 8002072:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002074:	2300      	movs	r3, #0
 8002076:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002080:	2b00      	cmp	r3, #0
 8002082:	d03d      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002088:	2b40      	cmp	r3, #64	; 0x40
 800208a:	d00b      	beq.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800208c:	2b40      	cmp	r3, #64	; 0x40
 800208e:	d804      	bhi.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002090:	2b00      	cmp	r3, #0
 8002092:	d00e      	beq.n	80020b2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8002094:	2b20      	cmp	r3, #32
 8002096:	d015      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002098:	e01d      	b.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800209a:	2b60      	cmp	r3, #96	; 0x60
 800209c:	d01e      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x74>
 800209e:	2b80      	cmp	r3, #128	; 0x80
 80020a0:	d01c      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80020a2:	e018      	b.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80020a4:	4a86      	ldr	r2, [pc, #536]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020a6:	4b86      	ldr	r3, [pc, #536]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80020b0:	e015      	b.n	80020de <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	3304      	adds	r3, #4
 80020b6:	2100      	movs	r1, #0
 80020b8:	4618      	mov	r0, r3
 80020ba:	f001 f915 	bl	80032e8 <RCCEx_PLLSAI1_Config>
 80020be:	4603      	mov	r3, r0
 80020c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80020c2:	e00c      	b.n	80020de <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	3320      	adds	r3, #32
 80020c8:	2100      	movs	r1, #0
 80020ca:	4618      	mov	r0, r3
 80020cc:	f001 f9fc 	bl	80034c8 <RCCEx_PLLSAI2_Config>
 80020d0:	4603      	mov	r3, r0
 80020d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80020d4:	e003      	b.n	80020de <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	74fb      	strb	r3, [r7, #19]
      break;
 80020da:	e000      	b.n	80020de <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 80020dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80020de:	7cfb      	ldrb	r3, [r7, #19]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d10b      	bne.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80020e4:	4976      	ldr	r1, [pc, #472]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020e6:	4b76      	ldr	r3, [pc, #472]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80020ec:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020f4:	4313      	orrs	r3, r2
 80020f6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80020fa:	e001      	b.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020fc:	7cfb      	ldrb	r3, [r7, #19]
 80020fe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002108:	2b00      	cmp	r3, #0
 800210a:	d042      	beq.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002114:	d00f      	beq.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8002116:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800211a:	d805      	bhi.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 800211c:	2b00      	cmp	r3, #0
 800211e:	d011      	beq.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8002120:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002124:	d017      	beq.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0xee>
 8002126:	e01f      	b.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8002128:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800212c:	d01f      	beq.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x106>
 800212e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002132:	d01c      	beq.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002134:	e018      	b.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002136:	4a62      	ldr	r2, [pc, #392]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002138:	4b61      	ldr	r3, [pc, #388]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002140:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002142:	e015      	b.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3304      	adds	r3, #4
 8002148:	2100      	movs	r1, #0
 800214a:	4618      	mov	r0, r3
 800214c:	f001 f8cc 	bl	80032e8 <RCCEx_PLLSAI1_Config>
 8002150:	4603      	mov	r3, r0
 8002152:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002154:	e00c      	b.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3320      	adds	r3, #32
 800215a:	2100      	movs	r1, #0
 800215c:	4618      	mov	r0, r3
 800215e:	f001 f9b3 	bl	80034c8 <RCCEx_PLLSAI2_Config>
 8002162:	4603      	mov	r3, r0
 8002164:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002166:	e003      	b.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	74fb      	strb	r3, [r7, #19]
      break;
 800216c:	e000      	b.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 800216e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002170:	7cfb      	ldrb	r3, [r7, #19]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d10b      	bne.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002176:	4952      	ldr	r1, [pc, #328]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002178:	4b51      	ldr	r3, [pc, #324]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800217a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800217e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002186:	4313      	orrs	r3, r2
 8002188:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800218c:	e001      	b.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800218e:	7cfb      	ldrb	r3, [r7, #19]
 8002190:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800219a:	2b00      	cmp	r3, #0
 800219c:	f000 809f 	beq.w	80022de <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021a0:	2300      	movs	r3, #0
 80021a2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021a4:	4b46      	ldr	r3, [pc, #280]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d101      	bne.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80021b0:	2301      	movs	r3, #1
 80021b2:	e000      	b.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80021b4:	2300      	movs	r3, #0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d00d      	beq.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ba:	4a41      	ldr	r2, [pc, #260]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021bc:	4b40      	ldr	r3, [pc, #256]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021c4:	6593      	str	r3, [r2, #88]	; 0x58
 80021c6:	4b3e      	ldr	r3, [pc, #248]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ce:	60bb      	str	r3, [r7, #8]
 80021d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021d2:	2301      	movs	r3, #1
 80021d4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021d6:	4a3b      	ldr	r2, [pc, #236]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80021d8:	4b3a      	ldr	r3, [pc, #232]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80021e2:	f7fe f81d 	bl	8000220 <HAL_GetTick>
 80021e6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80021e8:	e009      	b.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ea:	f7fe f819 	bl	8000220 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d902      	bls.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	74fb      	strb	r3, [r7, #19]
        break;
 80021fc:	e005      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80021fe:	4b31      	ldr	r3, [pc, #196]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002206:	2b00      	cmp	r3, #0
 8002208:	d0ef      	beq.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 800220a:	7cfb      	ldrb	r3, [r7, #19]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d15b      	bne.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002210:	4b2b      	ldr	r3, [pc, #172]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800221a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d01f      	beq.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	429a      	cmp	r2, r3
 800222c:	d019      	beq.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800222e:	4b24      	ldr	r3, [pc, #144]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002230:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002234:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002238:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800223a:	4a21      	ldr	r2, [pc, #132]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800223c:	4b20      	ldr	r3, [pc, #128]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800223e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002242:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002246:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800224a:	4a1d      	ldr	r2, [pc, #116]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800224c:	4b1c      	ldr	r3, [pc, #112]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800224e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002252:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002256:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800225a:	4a19      	ldr	r2, [pc, #100]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	2b00      	cmp	r3, #0
 800226a:	d016      	beq.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800226c:	f7fd ffd8 	bl	8000220 <HAL_GetTick>
 8002270:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002272:	e00b      	b.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002274:	f7fd ffd4 	bl	8000220 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002282:	4293      	cmp	r3, r2
 8002284:	d902      	bls.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	74fb      	strb	r3, [r7, #19]
            break;
 800228a:	e006      	b.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800228c:	4b0c      	ldr	r3, [pc, #48]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800228e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0ec      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 800229a:	7cfb      	ldrb	r3, [r7, #19]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d10c      	bne.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022a0:	4907      	ldr	r1, [pc, #28]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022a2:	4b07      	ldr	r3, [pc, #28]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022b2:	4313      	orrs	r3, r2
 80022b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80022b8:	e008      	b.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80022ba:	7cfb      	ldrb	r3, [r7, #19]
 80022bc:	74bb      	strb	r3, [r7, #18]
 80022be:	e005      	b.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0x264>
 80022c0:	40021000 	.word	0x40021000
 80022c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022c8:	7cfb      	ldrb	r3, [r7, #19]
 80022ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022cc:	7c7b      	ldrb	r3, [r7, #17]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d105      	bne.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022d2:	4aa0      	ldr	r2, [pc, #640]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d4:	4b9f      	ldr	r3, [pc, #636]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022dc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00a      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022ea:	499a      	ldr	r1, [pc, #616]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ec:	4b99      	ldr	r3, [pc, #612]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022f2:	f023 0203 	bic.w	r2, r3, #3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022fa:	4313      	orrs	r3, r2
 80022fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0302 	and.w	r3, r3, #2
 8002308:	2b00      	cmp	r3, #0
 800230a:	d00a      	beq.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800230c:	4991      	ldr	r1, [pc, #580]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800230e:	4b91      	ldr	r3, [pc, #580]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002314:	f023 020c 	bic.w	r2, r3, #12
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231c:	4313      	orrs	r3, r2
 800231e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0304 	and.w	r3, r3, #4
 800232a:	2b00      	cmp	r3, #0
 800232c:	d00a      	beq.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800232e:	4989      	ldr	r1, [pc, #548]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002330:	4b88      	ldr	r3, [pc, #544]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002336:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800233e:	4313      	orrs	r3, r2
 8002340:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0308 	and.w	r3, r3, #8
 800234c:	2b00      	cmp	r3, #0
 800234e:	d00a      	beq.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002350:	4980      	ldr	r1, [pc, #512]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002352:	4b80      	ldr	r3, [pc, #512]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002358:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002360:	4313      	orrs	r3, r2
 8002362:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0310 	and.w	r3, r3, #16
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00a      	beq.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002372:	4978      	ldr	r1, [pc, #480]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002374:	4b77      	ldr	r3, [pc, #476]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800237a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002382:	4313      	orrs	r3, r2
 8002384:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0320 	and.w	r3, r3, #32
 8002390:	2b00      	cmp	r3, #0
 8002392:	d00a      	beq.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002394:	496f      	ldr	r1, [pc, #444]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002396:	4b6f      	ldr	r3, [pc, #444]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002398:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800239c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023a4:	4313      	orrs	r3, r2
 80023a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00a      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80023b6:	4967      	ldr	r1, [pc, #412]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b8:	4b66      	ldr	r3, [pc, #408]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023be:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023c6:	4313      	orrs	r3, r2
 80023c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00a      	beq.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80023d8:	495e      	ldr	r1, [pc, #376]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023da:	4b5e      	ldr	r3, [pc, #376]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023e0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80023e8:	4313      	orrs	r3, r2
 80023ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00a      	beq.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023fa:	4956      	ldr	r1, [pc, #344]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023fc:	4b55      	ldr	r3, [pc, #340]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002402:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800240a:	4313      	orrs	r3, r2
 800240c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002418:	2b00      	cmp	r3, #0
 800241a:	d00a      	beq.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800241c:	494d      	ldr	r1, [pc, #308]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800241e:	4b4d      	ldr	r3, [pc, #308]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002424:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800242c:	4313      	orrs	r3, r2
 800242e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00a      	beq.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800243e:	4945      	ldr	r1, [pc, #276]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002440:	4b44      	ldr	r3, [pc, #272]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002446:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800244e:	4313      	orrs	r3, r2
 8002450:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800245c:	2b00      	cmp	r3, #0
 800245e:	d00a      	beq.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002460:	493c      	ldr	r1, [pc, #240]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002462:	4b3c      	ldr	r3, [pc, #240]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002464:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002468:	f023 0203 	bic.w	r2, r3, #3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002470:	4313      	orrs	r3, r2
 8002472:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d028      	beq.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002482:	4934      	ldr	r1, [pc, #208]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002484:	4b33      	ldr	r3, [pc, #204]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800248a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002492:	4313      	orrs	r3, r2
 8002494:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800249c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024a0:	d106      	bne.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024a2:	4a2c      	ldr	r2, [pc, #176]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024a4:	4b2b      	ldr	r3, [pc, #172]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024ac:	60d3      	str	r3, [r2, #12]
 80024ae:	e011      	b.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80024b8:	d10c      	bne.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	3304      	adds	r3, #4
 80024be:	2101      	movs	r1, #1
 80024c0:	4618      	mov	r0, r3
 80024c2:	f000 ff11 	bl	80032e8 <RCCEx_PLLSAI1_Config>
 80024c6:	4603      	mov	r3, r0
 80024c8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80024ca:	7cfb      	ldrb	r3, [r7, #19]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 80024d0:	7cfb      	ldrb	r3, [r7, #19]
 80024d2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d04d      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024e8:	d108      	bne.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x494>
 80024ea:	4a1a      	ldr	r2, [pc, #104]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ec:	4b19      	ldr	r3, [pc, #100]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80024f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024f6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80024fa:	e012      	b.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80024fc:	4a15      	ldr	r2, [pc, #84]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024fe:	4b15      	ldr	r3, [pc, #84]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002500:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002504:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002508:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800250c:	4911      	ldr	r1, [pc, #68]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800250e:	4b11      	ldr	r3, [pc, #68]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002510:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002514:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800251c:	4313      	orrs	r3, r2
 800251e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002526:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800252a:	d106      	bne.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800252c:	4a09      	ldr	r2, [pc, #36]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800252e:	4b09      	ldr	r3, [pc, #36]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002536:	60d3      	str	r3, [r2, #12]
 8002538:	e020      	b.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800253e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002542:	d109      	bne.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002544:	4a03      	ldr	r2, [pc, #12]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002546:	4b03      	ldr	r3, [pc, #12]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800254e:	60d3      	str	r3, [r2, #12]
 8002550:	e014      	b.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002552:	bf00      	nop
 8002554:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800255c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002560:	d10c      	bne.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	3304      	adds	r3, #4
 8002566:	2101      	movs	r1, #1
 8002568:	4618      	mov	r0, r3
 800256a:	f000 febd 	bl	80032e8 <RCCEx_PLLSAI1_Config>
 800256e:	4603      	mov	r3, r0
 8002570:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002572:	7cfb      	ldrb	r3, [r7, #19]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002578:	7cfb      	ldrb	r3, [r7, #19]
 800257a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d028      	beq.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002588:	494a      	ldr	r1, [pc, #296]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800258a:	4b4a      	ldr	r3, [pc, #296]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800258c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002590:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002598:	4313      	orrs	r3, r2
 800259a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80025a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025a6:	d106      	bne.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025a8:	4a42      	ldr	r2, [pc, #264]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025aa:	4b42      	ldr	r3, [pc, #264]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025b2:	60d3      	str	r3, [r2, #12]
 80025b4:	e011      	b.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80025ba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025be:	d10c      	bne.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3304      	adds	r3, #4
 80025c4:	2101      	movs	r1, #1
 80025c6:	4618      	mov	r0, r3
 80025c8:	f000 fe8e 	bl	80032e8 <RCCEx_PLLSAI1_Config>
 80025cc:	4603      	mov	r3, r0
 80025ce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025d0:	7cfb      	ldrb	r3, [r7, #19]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 80025d6:	7cfb      	ldrb	r3, [r7, #19]
 80025d8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d01e      	beq.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80025e6:	4933      	ldr	r1, [pc, #204]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025e8:	4b32      	ldr	r3, [pc, #200]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025f8:	4313      	orrs	r3, r2
 80025fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002604:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002608:	d10c      	bne.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	3304      	adds	r3, #4
 800260e:	2102      	movs	r1, #2
 8002610:	4618      	mov	r0, r3
 8002612:	f000 fe69 	bl	80032e8 <RCCEx_PLLSAI1_Config>
 8002616:	4603      	mov	r3, r0
 8002618:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800261a:	7cfb      	ldrb	r3, [r7, #19]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8002620:	7cfb      	ldrb	r3, [r7, #19]
 8002622:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00b      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002630:	4920      	ldr	r1, [pc, #128]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002632:	4b20      	ldr	r3, [pc, #128]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002634:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002638:	f023 0204 	bic.w	r2, r3, #4
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002642:	4313      	orrs	r3, r2
 8002644:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00b      	beq.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002654:	4917      	ldr	r1, [pc, #92]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002656:	4b17      	ldr	r3, [pc, #92]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002658:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800265c:	f023 0218 	bic.w	r2, r3, #24
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002666:	4313      	orrs	r3, r2
 8002668:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d017      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002678:	490e      	ldr	r1, [pc, #56]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800267a:	4b0e      	ldr	r3, [pc, #56]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800267c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002680:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800268a:	4313      	orrs	r3, r2
 800268c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002696:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800269a:	d105      	bne.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800269c:	4a05      	ldr	r2, [pc, #20]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800269e:	4b05      	ldr	r3, [pc, #20]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026a6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80026a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3718      	adds	r7, #24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40021000 	.word	0x40021000

080026b8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b088      	sub	sp, #32
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80026ca:	d137      	bne.n	800273c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80026cc:	4baf      	ldr	r3, [pc, #700]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80026ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026d6:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026de:	d014      	beq.n	800270a <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 80026e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80026e4:	d01e      	beq.n	8002724 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 80026e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026ea:	d001      	beq.n	80026f0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80026ec:	f000 bdf3 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80026f0:	4ba6      	ldr	r3, [pc, #664]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80026f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	f040 85e4 	bne.w	80032c8 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        frequency = LSE_VALUE;
 8002700:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002704:	61fb      	str	r3, [r7, #28]
      break;
 8002706:	f000 bddf 	b.w	80032c8 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800270a:	4ba0      	ldr	r3, [pc, #640]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800270c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	2b02      	cmp	r3, #2
 8002716:	f040 85d9 	bne.w	80032cc <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = LSI_VALUE;
 800271a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800271e:	61fb      	str	r3, [r7, #28]
      break;
 8002720:	f000 bdd4 	b.w	80032cc <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002724:	4b99      	ldr	r3, [pc, #612]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800272c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002730:	f040 85ce 	bne.w	80032d0 <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
        frequency = HSE_VALUE / 32U;
 8002734:	4b96      	ldr	r3, [pc, #600]	; (8002990 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8002736:	61fb      	str	r3, [r7, #28]
      break;
 8002738:	f000 bdca 	b.w	80032d0 <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800273c:	4b93      	ldr	r3, [pc, #588]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	f003 0303 	and.w	r3, r3, #3
 8002744:	60fb      	str	r3, [r7, #12]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2b02      	cmp	r3, #2
 800274a:	d023      	beq.n	8002794 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800274c:	2b03      	cmp	r3, #3
 800274e:	d02e      	beq.n	80027ae <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8002750:	2b01      	cmp	r3, #1
 8002752:	d139      	bne.n	80027c8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002754:	4b8d      	ldr	r3, [pc, #564]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b02      	cmp	r3, #2
 800275e:	d116      	bne.n	800278e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002760:	4b8a      	ldr	r3, [pc, #552]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0308 	and.w	r3, r3, #8
 8002768:	2b00      	cmp	r3, #0
 800276a:	d005      	beq.n	8002778 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 800276c:	4b87      	ldr	r3, [pc, #540]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	091b      	lsrs	r3, r3, #4
 8002772:	f003 030f 	and.w	r3, r3, #15
 8002776:	e005      	b.n	8002784 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8002778:	4b84      	ldr	r3, [pc, #528]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800277a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800277e:	0a1b      	lsrs	r3, r3, #8
 8002780:	f003 030f 	and.w	r3, r3, #15
 8002784:	4a83      	ldr	r2, [pc, #524]	; (8002994 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8002786:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800278a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800278c:	e01f      	b.n	80027ce <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800278e:	2300      	movs	r3, #0
 8002790:	61bb      	str	r3, [r7, #24]
      break;
 8002792:	e01c      	b.n	80027ce <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002794:	4b7d      	ldr	r3, [pc, #500]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800279c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027a0:	d102      	bne.n	80027a8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 80027a2:	4b7d      	ldr	r3, [pc, #500]	; (8002998 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80027a4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80027a6:	e012      	b.n	80027ce <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80027a8:	2300      	movs	r3, #0
 80027aa:	61bb      	str	r3, [r7, #24]
      break;
 80027ac:	e00f      	b.n	80027ce <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80027ae:	4b77      	ldr	r3, [pc, #476]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80027ba:	d102      	bne.n	80027c2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 80027bc:	4b77      	ldr	r3, [pc, #476]	; (800299c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80027be:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80027c0:	e005      	b.n	80027ce <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	61bb      	str	r3, [r7, #24]
      break;
 80027c6:	e002      	b.n	80027ce <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 80027c8:	2300      	movs	r3, #0
 80027ca:	61bb      	str	r3, [r7, #24]
      break;
 80027cc:	bf00      	nop
    }

    switch(PeriphClk)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027d4:	f000 84ce 	beq.w	8003174 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 80027d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027dc:	d82d      	bhi.n	800283a <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 80027de:	2b10      	cmp	r3, #16
 80027e0:	f000 82f9 	beq.w	8002dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
 80027e4:	2b10      	cmp	r3, #16
 80027e6:	d811      	bhi.n	800280c <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	f000 8243 	beq.w	8002c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d804      	bhi.n	80027fc <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	f000 81fd 	beq.w	8002bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80027f8:	f000 bd6d 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	f000 8282 	beq.w	8002d06 <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 8002802:	2b08      	cmp	r3, #8
 8002804:	f000 82b3 	beq.w	8002d6e <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
      break;
 8002808:	f000 bd65 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800280c:	2b80      	cmp	r3, #128	; 0x80
 800280e:	f000 8409 	beq.w	8003024 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 8002812:	2b80      	cmp	r3, #128	; 0x80
 8002814:	d807      	bhi.n	8002826 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 8002816:	2b20      	cmp	r3, #32
 8002818:	f000 8315 	beq.w	8002e46 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 800281c:	2b40      	cmp	r3, #64	; 0x40
 800281e:	f000 83de 	beq.w	8002fde <HAL_RCCEx_GetPeriphCLKFreq+0x926>
      break;
 8002822:	f000 bd58 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002826:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800282a:	f000 841e 	beq.w	800306a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 800282e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002832:	f000 845e 	beq.w	80030f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      break;
 8002836:	f000 bd4e 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800283a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800283e:	f000 837d 	beq.w	8002f3c <HAL_RCCEx_GetPeriphCLKFreq+0x884>
 8002842:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002846:	d813      	bhi.n	8002870 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 8002848:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800284c:	d032      	beq.n	80028b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 800284e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002852:	d804      	bhi.n	800285e <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8002854:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002858:	d024      	beq.n	80028a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
      break;
 800285a:	f000 bd3c 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800285e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002862:	d02f      	beq.n	80028c4 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8002864:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002868:	f000 8325 	beq.w	8002eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
      break;
 800286c:	f000 bd33 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002870:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002874:	f000 841c 	beq.w	80030b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
 8002878:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800287c:	d808      	bhi.n	8002890 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 800287e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002882:	d01f      	beq.n	80028c4 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8002884:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002888:	f000 80cd 	beq.w	8002a26 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
      break;
 800288c:	f000 bd23 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002890:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002894:	f000 8363 	beq.w	8002f5e <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8002898:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800289c:	f000 84b2 	beq.w	8003204 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
      break;
 80028a0:	f000 bd19 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80028a4:	69b9      	ldr	r1, [r7, #24]
 80028a6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80028aa:	f000 fefd 	bl	80036a8 <RCCEx_GetSAIxPeriphCLKFreq>
 80028ae:	61f8      	str	r0, [r7, #28]
      break;
 80028b0:	f000 bd11 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80028b4:	69b9      	ldr	r1, [r7, #24]
 80028b6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80028ba:	f000 fef5 	bl	80036a8 <RCCEx_GetSAIxPeriphCLKFreq>
 80028be:	61f8      	str	r0, [r7, #28]
      break;
 80028c0:	f000 bd09 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80028c4:	4b31      	ldr	r3, [pc, #196]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ca:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80028ce:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028d6:	d063      	beq.n	80029a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80028d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028dc:	d803      	bhi.n	80028e6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 808b 	beq.w	80029fa <HAL_RCCEx_GetPeriphCLKFreq+0x342>
          break;
 80028e4:	e09d      	b.n	8002a22 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
        switch(srcclk)
 80028e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028ea:	d021      	beq.n	8002930 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 80028ec:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80028f0:	d000      	beq.n	80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
          break;
 80028f2:	e096      	b.n	8002a22 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80028f4:	4b25      	ldr	r3, [pc, #148]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	f040 8086 	bne.w	8002a0e <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002902:	4b22      	ldr	r3, [pc, #136]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0308 	and.w	r3, r3, #8
 800290a:	2b00      	cmp	r3, #0
 800290c:	d005      	beq.n	800291a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 800290e:	4b1f      	ldr	r3, [pc, #124]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	091b      	lsrs	r3, r3, #4
 8002914:	f003 030f 	and.w	r3, r3, #15
 8002918:	e005      	b.n	8002926 <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
 800291a:	4b1c      	ldr	r3, [pc, #112]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800291c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002920:	0a1b      	lsrs	r3, r3, #8
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	4a1b      	ldr	r2, [pc, #108]	; (8002994 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8002928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800292c:	61fb      	str	r3, [r7, #28]
          break;
 800292e:	e06e      	b.n	8002a0e <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002930:	4b16      	ldr	r3, [pc, #88]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002938:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800293c:	d16a      	bne.n	8002a14 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800293e:	4b13      	ldr	r3, [pc, #76]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002946:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800294a:	d163      	bne.n	8002a14 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800294c:	4b0f      	ldr	r3, [pc, #60]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	0a1b      	lsrs	r3, r3, #8
 8002952:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002956:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	fb02 f203 	mul.w	r2, r2, r3
 8002960:	4b0a      	ldr	r3, [pc, #40]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	091b      	lsrs	r3, r3, #4
 8002966:	f003 030f 	and.w	r3, r3, #15
 800296a:	3301      	adds	r3, #1
 800296c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002970:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002972:	4b06      	ldr	r3, [pc, #24]	; (800298c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	0d5b      	lsrs	r3, r3, #21
 8002978:	f003 0303 	and.w	r3, r3, #3
 800297c:	3301      	adds	r3, #1
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	fbb2 f3f3 	udiv	r3, r2, r3
 8002986:	61fb      	str	r3, [r7, #28]
          break;
 8002988:	e044      	b.n	8002a14 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 800298a:	bf00      	nop
 800298c:	40021000 	.word	0x40021000
 8002990:	0003d090 	.word	0x0003d090
 8002994:	0800a928 	.word	0x0800a928
 8002998:	00f42400 	.word	0x00f42400
 800299c:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80029a0:	4bb0      	ldr	r3, [pc, #704]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80029a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029ac:	d135      	bne.n	8002a1a <HAL_RCCEx_GetPeriphCLKFreq+0x362>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80029ae:	4bad      	ldr	r3, [pc, #692]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80029ba:	d12e      	bne.n	8002a1a <HAL_RCCEx_GetPeriphCLKFreq+0x362>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80029bc:	4ba9      	ldr	r3, [pc, #676]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029be:	691b      	ldr	r3, [r3, #16]
 80029c0:	0a1b      	lsrs	r3, r3, #8
 80029c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029c6:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	68ba      	ldr	r2, [r7, #8]
 80029cc:	fb02 f203 	mul.w	r2, r2, r3
 80029d0:	4ba4      	ldr	r3, [pc, #656]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	091b      	lsrs	r3, r3, #4
 80029d6:	f003 030f 	and.w	r3, r3, #15
 80029da:	3301      	adds	r3, #1
 80029dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80029e0:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80029e2:	4ba0      	ldr	r3, [pc, #640]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	0d5b      	lsrs	r3, r3, #21
 80029e8:	f003 0303 	and.w	r3, r3, #3
 80029ec:	3301      	adds	r3, #1
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029f6:	61fb      	str	r3, [r7, #28]
          break;
 80029f8:	e00f      	b.n	8002a1a <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80029fa:	4b9a      	ldr	r3, [pc, #616]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d10b      	bne.n	8002a20 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
            frequency = HSI48_VALUE;
 8002a08:	4b97      	ldr	r3, [pc, #604]	; (8002c68 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8002a0a:	61fb      	str	r3, [r7, #28]
          break;
 8002a0c:	e008      	b.n	8002a20 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          break;
 8002a0e:	bf00      	nop
 8002a10:	f000 bc61 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002a14:	bf00      	nop
 8002a16:	f000 bc5e 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002a1a:	bf00      	nop
 8002a1c:	f000 bc5b 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002a20:	bf00      	nop
        break;
 8002a22:	f000 bc58 	b.w	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8002a26:	4b8f      	ldr	r3, [pc, #572]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a28:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002a2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a34:	d13d      	bne.n	8002ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002a36:	4b8b      	ldr	r3, [pc, #556]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a3e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a42:	f040 8447 	bne.w	80032d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8002a46:	4b87      	ldr	r3, [pc, #540]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a52:	f040 843f 	bne.w	80032d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002a56:	4b83      	ldr	r3, [pc, #524]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	0a1b      	lsrs	r3, r3, #8
 8002a5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a60:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	68ba      	ldr	r2, [r7, #8]
 8002a66:	fb02 f203 	mul.w	r2, r2, r3
 8002a6a:	4b7e      	ldr	r3, [pc, #504]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	091b      	lsrs	r3, r3, #4
 8002a70:	f003 030f 	and.w	r3, r3, #15
 8002a74:	3301      	adds	r3, #1
 8002a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a7a:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8002a7c:	4b79      	ldr	r3, [pc, #484]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	0edb      	lsrs	r3, r3, #27
 8002a82:	f003 031f 	and.w	r3, r3, #31
 8002a86:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10a      	bne.n	8002aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8002a8e:	4b75      	ldr	r3, [pc, #468]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d002      	beq.n	8002aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
                pllp = 17U;
 8002a9a:	2311      	movs	r3, #17
 8002a9c:	617b      	str	r3, [r7, #20]
 8002a9e:	e001      	b.n	8002aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
                pllp = 7U;
 8002aa0:	2307      	movs	r3, #7
 8002aa2:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aac:	61fb      	str	r3, [r7, #28]
      break;
 8002aae:	f000 bc11 	b.w	80032d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002ab2:	4b6c      	ldr	r3, [pc, #432]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ab8:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8002abc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ac4:	d056      	beq.n	8002b74 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
 8002ac6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002aca:	d802      	bhi.n	8002ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d07e      	beq.n	8002bce <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 8002ad0:	e08e      	b.n	8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
        switch(srcclk)
 8002ad2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ad6:	d020      	beq.n	8002b1a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8002ad8:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002adc:	d000      	beq.n	8002ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
          break;
 8002ade:	e087      	b.n	8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002ae0:	4b60      	ldr	r3, [pc, #384]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d17a      	bne.n	8002be2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002aec:	4b5d      	ldr	r3, [pc, #372]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0308 	and.w	r3, r3, #8
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d005      	beq.n	8002b04 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
 8002af8:	4b5a      	ldr	r3, [pc, #360]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	091b      	lsrs	r3, r3, #4
 8002afe:	f003 030f 	and.w	r3, r3, #15
 8002b02:	e005      	b.n	8002b10 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8002b04:	4b57      	ldr	r3, [pc, #348]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b0a:	0a1b      	lsrs	r3, r3, #8
 8002b0c:	f003 030f 	and.w	r3, r3, #15
 8002b10:	4a56      	ldr	r2, [pc, #344]	; (8002c6c <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8002b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b16:	61fb      	str	r3, [r7, #28]
          break;
 8002b18:	e063      	b.n	8002be2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002b1a:	4b52      	ldr	r3, [pc, #328]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b22:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002b26:	d15e      	bne.n	8002be6 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002b28:	4b4e      	ldr	r3, [pc, #312]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b34:	d157      	bne.n	8002be6 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002b36:	4b4b      	ldr	r3, [pc, #300]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	0a1b      	lsrs	r3, r3, #8
 8002b3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b40:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	68ba      	ldr	r2, [r7, #8]
 8002b46:	fb02 f203 	mul.w	r2, r2, r3
 8002b4a:	4b46      	ldr	r3, [pc, #280]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	091b      	lsrs	r3, r3, #4
 8002b50:	f003 030f 	and.w	r3, r3, #15
 8002b54:	3301      	adds	r3, #1
 8002b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b5a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002b5c:	4b41      	ldr	r3, [pc, #260]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	0d5b      	lsrs	r3, r3, #21
 8002b62:	f003 0303 	and.w	r3, r3, #3
 8002b66:	3301      	adds	r3, #1
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b70:	61fb      	str	r3, [r7, #28]
          break;
 8002b72:	e038      	b.n	8002be6 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002b74:	4b3b      	ldr	r3, [pc, #236]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b80:	d133      	bne.n	8002bea <HAL_RCCEx_GetPeriphCLKFreq+0x532>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002b82:	4b38      	ldr	r3, [pc, #224]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b8e:	d12c      	bne.n	8002bea <HAL_RCCEx_GetPeriphCLKFreq+0x532>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002b90:	4b34      	ldr	r3, [pc, #208]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	0a1b      	lsrs	r3, r3, #8
 8002b96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b9a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	fb02 f203 	mul.w	r2, r2, r3
 8002ba4:	4b2f      	ldr	r3, [pc, #188]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	091b      	lsrs	r3, r3, #4
 8002baa:	f003 030f 	and.w	r3, r3, #15
 8002bae:	3301      	adds	r3, #1
 8002bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002bb6:	4b2b      	ldr	r3, [pc, #172]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bb8:	691b      	ldr	r3, [r3, #16]
 8002bba:	0d5b      	lsrs	r3, r3, #21
 8002bbc:	f003 0303 	and.w	r3, r3, #3
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bca:	61fb      	str	r3, [r7, #28]
          break;
 8002bcc:	e00d      	b.n	8002bea <HAL_RCCEx_GetPeriphCLKFreq+0x532>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002bce:	4b25      	ldr	r3, [pc, #148]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d108      	bne.n	8002bee <HAL_RCCEx_GetPeriphCLKFreq+0x536>
            frequency = HSI48_VALUE;
 8002bdc:	4b22      	ldr	r3, [pc, #136]	; (8002c68 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8002bde:	61fb      	str	r3, [r7, #28]
          break;
 8002be0:	e005      	b.n	8002bee <HAL_RCCEx_GetPeriphCLKFreq+0x536>
          break;
 8002be2:	bf00      	nop
 8002be4:	e376      	b.n	80032d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002be6:	bf00      	nop
 8002be8:	e374      	b.n	80032d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002bea:	bf00      	nop
 8002bec:	e372      	b.n	80032d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002bee:	bf00      	nop
      break;
 8002bf0:	e370      	b.n	80032d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8002bf2:	4b1c      	ldr	r3, [pc, #112]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bf8:	f003 0303 	and.w	r3, r3, #3
 8002bfc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	2b03      	cmp	r3, #3
 8002c02:	d828      	bhi.n	8002c56 <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 8002c04:	a201      	add	r2, pc, #4	; (adr r2, 8002c0c <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8002c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0a:	bf00      	nop
 8002c0c:	08002c1d 	.word	0x08002c1d
 8002c10:	08002c25 	.word	0x08002c25
 8002c14:	08002c2d 	.word	0x08002c2d
 8002c18:	08002c41 	.word	0x08002c41
          frequency = HAL_RCC_GetPCLK2Freq();
 8002c1c:	f7ff f952 	bl	8001ec4 <HAL_RCC_GetPCLK2Freq>
 8002c20:	61f8      	str	r0, [r7, #28]
          break;
 8002c22:	e01d      	b.n	8002c60 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          frequency = HAL_RCC_GetSysClockFreq();
 8002c24:	f7ff f8a2 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8002c28:	61f8      	str	r0, [r7, #28]
          break;
 8002c2a:	e019      	b.n	8002c60 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002c2c:	4b0d      	ldr	r3, [pc, #52]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c38:	d10f      	bne.n	8002c5a <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
            frequency = HSI_VALUE;
 8002c3a:	4b0d      	ldr	r3, [pc, #52]	; (8002c70 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8002c3c:	61fb      	str	r3, [r7, #28]
          break;
 8002c3e:	e00c      	b.n	8002c5a <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002c40:	4b08      	ldr	r3, [pc, #32]	; (8002c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d107      	bne.n	8002c5e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
            frequency = LSE_VALUE;
 8002c4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c52:	61fb      	str	r3, [r7, #28]
          break;
 8002c54:	e003      	b.n	8002c5e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
          break;
 8002c56:	bf00      	nop
 8002c58:	e33d      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002c5a:	bf00      	nop
 8002c5c:	e33b      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002c5e:	bf00      	nop
        break;
 8002c60:	e339      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8002c62:	bf00      	nop
 8002c64:	40021000 	.word	0x40021000
 8002c68:	02dc6c00 	.word	0x02dc6c00
 8002c6c:	0800a928 	.word	0x0800a928
 8002c70:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8002c74:	4baf      	ldr	r3, [pc, #700]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c7a:	f003 030c 	and.w	r3, r3, #12
 8002c7e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	2b0c      	cmp	r3, #12
 8002c84:	d839      	bhi.n	8002cfa <HAL_RCCEx_GetPeriphCLKFreq+0x642>
 8002c86:	a201      	add	r2, pc, #4	; (adr r2, 8002c8c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8002c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c8c:	08002cc1 	.word	0x08002cc1
 8002c90:	08002cfb 	.word	0x08002cfb
 8002c94:	08002cfb 	.word	0x08002cfb
 8002c98:	08002cfb 	.word	0x08002cfb
 8002c9c:	08002cc9 	.word	0x08002cc9
 8002ca0:	08002cfb 	.word	0x08002cfb
 8002ca4:	08002cfb 	.word	0x08002cfb
 8002ca8:	08002cfb 	.word	0x08002cfb
 8002cac:	08002cd1 	.word	0x08002cd1
 8002cb0:	08002cfb 	.word	0x08002cfb
 8002cb4:	08002cfb 	.word	0x08002cfb
 8002cb8:	08002cfb 	.word	0x08002cfb
 8002cbc:	08002ce5 	.word	0x08002ce5
          frequency = HAL_RCC_GetPCLK1Freq();
 8002cc0:	f7ff f8ea 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 8002cc4:	61f8      	str	r0, [r7, #28]
          break;
 8002cc6:	e01d      	b.n	8002d04 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002cc8:	f7ff f850 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8002ccc:	61f8      	str	r0, [r7, #28]
          break;
 8002cce:	e019      	b.n	8002d04 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002cd0:	4b98      	ldr	r3, [pc, #608]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cdc:	d10f      	bne.n	8002cfe <HAL_RCCEx_GetPeriphCLKFreq+0x646>
            frequency = HSI_VALUE;
 8002cde:	4b96      	ldr	r3, [pc, #600]	; (8002f38 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002ce0:	61fb      	str	r3, [r7, #28]
          break;
 8002ce2:	e00c      	b.n	8002cfe <HAL_RCCEx_GetPeriphCLKFreq+0x646>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002ce4:	4b93      	ldr	r3, [pc, #588]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d107      	bne.n	8002d02 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
            frequency = LSE_VALUE;
 8002cf2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002cf6:	61fb      	str	r3, [r7, #28]
          break;
 8002cf8:	e003      	b.n	8002d02 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          break;
 8002cfa:	bf00      	nop
 8002cfc:	e2eb      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002cfe:	bf00      	nop
 8002d00:	e2e9      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d02:	bf00      	nop
        break;
 8002d04:	e2e7      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8002d06:	4b8b      	ldr	r3, [pc, #556]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d0c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002d10:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	2b10      	cmp	r3, #16
 8002d16:	d00d      	beq.n	8002d34 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8002d18:	2b10      	cmp	r3, #16
 8002d1a:	d802      	bhi.n	8002d22 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d005      	beq.n	8002d2c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 8002d20:	e024      	b.n	8002d6c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        switch(srcclk)
 8002d22:	2b20      	cmp	r3, #32
 8002d24:	d00a      	beq.n	8002d3c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8002d26:	2b30      	cmp	r3, #48	; 0x30
 8002d28:	d012      	beq.n	8002d50 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          break;
 8002d2a:	e01f      	b.n	8002d6c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002d2c:	f7ff f8b4 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 8002d30:	61f8      	str	r0, [r7, #28]
          break;
 8002d32:	e01b      	b.n	8002d6c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetSysClockFreq();
 8002d34:	f7ff f81a 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8002d38:	61f8      	str	r0, [r7, #28]
          break;
 8002d3a:	e017      	b.n	8002d6c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d3c:	4b7d      	ldr	r3, [pc, #500]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d48:	d10d      	bne.n	8002d66 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
            frequency = HSI_VALUE;
 8002d4a:	4b7b      	ldr	r3, [pc, #492]	; (8002f38 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002d4c:	61fb      	str	r3, [r7, #28]
          break;
 8002d4e:	e00a      	b.n	8002d66 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002d50:	4b78      	ldr	r3, [pc, #480]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d105      	bne.n	8002d6a <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
            frequency = LSE_VALUE;
 8002d5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d62:	61fb      	str	r3, [r7, #28]
          break;
 8002d64:	e001      	b.n	8002d6a <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
          break;
 8002d66:	bf00      	nop
 8002d68:	e2b5      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d6a:	bf00      	nop
        break;
 8002d6c:	e2b3      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8002d6e:	4b71      	ldr	r3, [pc, #452]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d74:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002d78:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	2b40      	cmp	r3, #64	; 0x40
 8002d7e:	d00d      	beq.n	8002d9c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8002d80:	2b40      	cmp	r3, #64	; 0x40
 8002d82:	d802      	bhi.n	8002d8a <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d005      	beq.n	8002d94 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8002d88:	e024      	b.n	8002dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
        switch(srcclk)
 8002d8a:	2b80      	cmp	r3, #128	; 0x80
 8002d8c:	d00a      	beq.n	8002da4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8002d8e:	2bc0      	cmp	r3, #192	; 0xc0
 8002d90:	d012      	beq.n	8002db8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          break;
 8002d92:	e01f      	b.n	8002dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002d94:	f7ff f880 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 8002d98:	61f8      	str	r0, [r7, #28]
          break;
 8002d9a:	e01b      	b.n	8002dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002d9c:	f7fe ffe6 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8002da0:	61f8      	str	r0, [r7, #28]
          break;
 8002da2:	e017      	b.n	8002dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002da4:	4b63      	ldr	r3, [pc, #396]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002db0:	d10d      	bne.n	8002dce <HAL_RCCEx_GetPeriphCLKFreq+0x716>
            frequency = HSI_VALUE;
 8002db2:	4b61      	ldr	r3, [pc, #388]	; (8002f38 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002db4:	61fb      	str	r3, [r7, #28]
          break;
 8002db6:	e00a      	b.n	8002dce <HAL_RCCEx_GetPeriphCLKFreq+0x716>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002db8:	4b5e      	ldr	r3, [pc, #376]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d105      	bne.n	8002dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
            frequency = LSE_VALUE;
 8002dc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dca:	61fb      	str	r3, [r7, #28]
          break;
 8002dcc:	e001      	b.n	8002dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          break;
 8002dce:	bf00      	nop
 8002dd0:	e281      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002dd2:	bf00      	nop
        break;
 8002dd4:	e27f      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8002dd6:	4b57      	ldr	r3, [pc, #348]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ddc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002de0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002de8:	d010      	beq.n	8002e0c <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 8002dea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dee:	d802      	bhi.n	8002df6 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d007      	beq.n	8002e04 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          break;
 8002df4:	e026      	b.n	8002e44 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
        switch(srcclk)
 8002df6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dfa:	d00b      	beq.n	8002e14 <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 8002dfc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e00:	d012      	beq.n	8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
          break;
 8002e02:	e01f      	b.n	8002e44 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002e04:	f7ff f848 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 8002e08:	61f8      	str	r0, [r7, #28]
          break;
 8002e0a:	e01b      	b.n	8002e44 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e0c:	f7fe ffae 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8002e10:	61f8      	str	r0, [r7, #28]
          break;
 8002e12:	e017      	b.n	8002e44 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e14:	4b47      	ldr	r3, [pc, #284]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e20:	d10d      	bne.n	8002e3e <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HSI_VALUE;
 8002e22:	4b45      	ldr	r3, [pc, #276]	; (8002f38 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002e24:	61fb      	str	r3, [r7, #28]
          break;
 8002e26:	e00a      	b.n	8002e3e <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002e28:	4b42      	ldr	r3, [pc, #264]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d105      	bne.n	8002e42 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = LSE_VALUE;
 8002e36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e3a:	61fb      	str	r3, [r7, #28]
          break;
 8002e3c:	e001      	b.n	8002e42 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
          break;
 8002e3e:	bf00      	nop
 8002e40:	e249      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002e42:	bf00      	nop
        break;
 8002e44:	e247      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002e46:	4b3b      	ldr	r3, [pc, #236]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e4c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002e50:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e58:	d010      	beq.n	8002e7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8002e5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e5e:	d802      	bhi.n	8002e66 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d007      	beq.n	8002e74 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8002e64:	e026      	b.n	8002eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
        switch(srcclk)
 8002e66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e6a:	d00b      	beq.n	8002e84 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8002e6c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002e70:	d012      	beq.n	8002e98 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
          break;
 8002e72:	e01f      	b.n	8002eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002e74:	f7ff f810 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 8002e78:	61f8      	str	r0, [r7, #28]
          break;
 8002e7a:	e01b      	b.n	8002eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e7c:	f7fe ff76 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8002e80:	61f8      	str	r0, [r7, #28]
          break;
 8002e82:	e017      	b.n	8002eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e84:	4b2b      	ldr	r3, [pc, #172]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e90:	d10d      	bne.n	8002eae <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
            frequency = HSI_VALUE;
 8002e92:	4b29      	ldr	r3, [pc, #164]	; (8002f38 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002e94:	61fb      	str	r3, [r7, #28]
          break;
 8002e96:	e00a      	b.n	8002eae <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002e98:	4b26      	ldr	r3, [pc, #152]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d105      	bne.n	8002eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
            frequency = LSE_VALUE;
 8002ea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002eaa:	61fb      	str	r3, [r7, #28]
          break;
 8002eac:	e001      	b.n	8002eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
          break;
 8002eae:	bf00      	nop
 8002eb0:	e211      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002eb2:	bf00      	nop
        break;
 8002eb4:	e20f      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8002eb6:	4b1f      	ldr	r3, [pc, #124]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ebc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ec0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ec8:	d007      	beq.n	8002eda <HAL_RCCEx_GetPeriphCLKFreq+0x822>
 8002eca:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002ece:	d000      	beq.n	8002ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x81a>
          break;
 8002ed0:	e02f      	b.n	8002f32 <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          frequency = HAL_RCC_GetSysClockFreq();
 8002ed2:	f7fe ff4b 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8002ed6:	61f8      	str	r0, [r7, #28]
          break;
 8002ed8:	e02b      	b.n	8002f32 <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8002eda:	4b16      	ldr	r3, [pc, #88]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ee2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ee6:	d123      	bne.n	8002f30 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
 8002ee8:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d01d      	beq.n	8002f30 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002ef4:	4b0f      	ldr	r3, [pc, #60]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	0a1b      	lsrs	r3, r3, #8
 8002efa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002efe:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	68ba      	ldr	r2, [r7, #8]
 8002f04:	fb02 f203 	mul.w	r2, r2, r3
 8002f08:	4b0a      	ldr	r3, [pc, #40]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	091b      	lsrs	r3, r3, #4
 8002f0e:	f003 030f 	and.w	r3, r3, #15
 8002f12:	3301      	adds	r3, #1
 8002f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f18:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8002f1a:	4b06      	ldr	r3, [pc, #24]	; (8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	0e5b      	lsrs	r3, r3, #25
 8002f20:	f003 0303 	and.w	r3, r3, #3
 8002f24:	3301      	adds	r3, #1
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f2e:	61fb      	str	r3, [r7, #28]
          break;
 8002f30:	bf00      	nop
        break;
 8002f32:	e1d0      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8002f34:	40021000 	.word	0x40021000
 8002f38:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8002f3c:	4bac      	ldr	r3, [pc, #688]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002f42:	f003 0304 	and.w	r3, r3, #4
 8002f46:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d103      	bne.n	8002f56 <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
          frequency = HAL_RCC_GetPCLK2Freq();
 8002f4e:	f7fe ffb9 	bl	8001ec4 <HAL_RCC_GetPCLK2Freq>
 8002f52:	61f8      	str	r0, [r7, #28]
        break;
 8002f54:	e1bf      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          frequency = HAL_RCC_GetSysClockFreq();
 8002f56:	f7fe ff09 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8002f5a:	61f8      	str	r0, [r7, #28]
        break;
 8002f5c:	e1bb      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8002f5e:	4ba4      	ldr	r3, [pc, #656]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f60:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002f64:	f003 0318 	and.w	r3, r3, #24
 8002f68:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	2b08      	cmp	r3, #8
 8002f6e:	d028      	beq.n	8002fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 8002f70:	2b10      	cmp	r3, #16
 8002f72:	d009      	beq.n	8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d000      	beq.n	8002f7a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
          break;
 8002f78:	e030      	b.n	8002fdc <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002f7a:	69b9      	ldr	r1, [r7, #24]
 8002f7c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002f80:	f000 fb92 	bl	80036a8 <RCCEx_GetSAIxPeriphCLKFreq>
 8002f84:	61f8      	str	r0, [r7, #28]
          break;
 8002f86:	e029      	b.n	8002fdc <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002f88:	4b99      	ldr	r3, [pc, #612]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d120      	bne.n	8002fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002f94:	4b96      	ldr	r3, [pc, #600]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0308 	and.w	r3, r3, #8
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d005      	beq.n	8002fac <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 8002fa0:	4b93      	ldr	r3, [pc, #588]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	091b      	lsrs	r3, r3, #4
 8002fa6:	f003 030f 	and.w	r3, r3, #15
 8002faa:	e005      	b.n	8002fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x900>
 8002fac:	4b90      	ldr	r3, [pc, #576]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002fae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fb2:	0a1b      	lsrs	r3, r3, #8
 8002fb4:	f003 030f 	and.w	r3, r3, #15
 8002fb8:	4a8e      	ldr	r2, [pc, #568]	; (80031f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8002fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fbe:	61fb      	str	r3, [r7, #28]
          break;
 8002fc0:	e009      	b.n	8002fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002fc2:	4b8b      	ldr	r3, [pc, #556]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fce:	d104      	bne.n	8002fda <HAL_RCCEx_GetPeriphCLKFreq+0x922>
            frequency = HSI_VALUE;
 8002fd0:	4b89      	ldr	r3, [pc, #548]	; (80031f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8002fd2:	61fb      	str	r3, [r7, #28]
          break;
 8002fd4:	e001      	b.n	8002fda <HAL_RCCEx_GetPeriphCLKFreq+0x922>
          break;
 8002fd6:	bf00      	nop
 8002fd8:	e17d      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002fda:	bf00      	nop
        break;
 8002fdc:	e17b      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8002fde:	4b84      	ldr	r3, [pc, #528]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fe4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002fe8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ff0:	d009      	beq.n	8003006 <HAL_RCCEx_GetPeriphCLKFreq+0x94e>
 8002ff2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ff6:	d00a      	beq.n	800300e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d000      	beq.n	8002ffe <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8002ffc:	e011      	b.n	8003022 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002ffe:	f7fe ff4b 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 8003002:	61f8      	str	r0, [r7, #28]
          break;
 8003004:	e00d      	b.n	8003022 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetSysClockFreq();
 8003006:	f7fe feb1 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 800300a:	61f8      	str	r0, [r7, #28]
          break;
 800300c:	e009      	b.n	8003022 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800300e:	4b78      	ldr	r3, [pc, #480]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003016:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800301a:	d101      	bne.n	8003020 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
            frequency = HSI_VALUE;
 800301c:	4b76      	ldr	r3, [pc, #472]	; (80031f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800301e:	61fb      	str	r3, [r7, #28]
          break;
 8003020:	bf00      	nop
        break;
 8003022:	e158      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003024:	4b72      	ldr	r3, [pc, #456]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800302a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800302e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003036:	d009      	beq.n	800304c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8003038:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800303c:	d00a      	beq.n	8003054 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 800303e:	2b00      	cmp	r3, #0
 8003040:	d000      	beq.n	8003044 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          break;
 8003042:	e011      	b.n	8003068 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003044:	f7fe ff28 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 8003048:	61f8      	str	r0, [r7, #28]
          break;
 800304a:	e00d      	b.n	8003068 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetSysClockFreq();
 800304c:	f7fe fe8e 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8003050:	61f8      	str	r0, [r7, #28]
          break;
 8003052:	e009      	b.n	8003068 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003054:	4b66      	ldr	r3, [pc, #408]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800305c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003060:	d101      	bne.n	8003066 <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
            frequency = HSI_VALUE;
 8003062:	4b65      	ldr	r3, [pc, #404]	; (80031f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003064:	61fb      	str	r3, [r7, #28]
          break;
 8003066:	bf00      	nop
        break;
 8003068:	e135      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800306a:	4b61      	ldr	r3, [pc, #388]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800306c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003070:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003074:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800307c:	d009      	beq.n	8003092 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
 800307e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003082:	d00a      	beq.n	800309a <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8003084:	2b00      	cmp	r3, #0
 8003086:	d000      	beq.n	800308a <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          break;
 8003088:	e011      	b.n	80030ae <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetPCLK1Freq();
 800308a:	f7fe ff05 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 800308e:	61f8      	str	r0, [r7, #28]
          break;
 8003090:	e00d      	b.n	80030ae <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8003092:	f7fe fe6b 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8003096:	61f8      	str	r0, [r7, #28]
          break;
 8003098:	e009      	b.n	80030ae <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800309a:	4b55      	ldr	r3, [pc, #340]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030a6:	d101      	bne.n	80030ac <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
            frequency = HSI_VALUE;
 80030a8:	4b53      	ldr	r3, [pc, #332]	; (80031f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80030aa:	61fb      	str	r3, [r7, #28]
          break;
 80030ac:	bf00      	nop
        break;
 80030ae:	e112      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80030b0:	4b4f      	ldr	r3, [pc, #316]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80030b6:	f003 0303 	and.w	r3, r3, #3
 80030ba:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d008      	beq.n	80030d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d302      	bcc.n	80030cc <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d008      	beq.n	80030dc <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 80030ca:	e011      	b.n	80030f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetPCLK1Freq();
 80030cc:	f7fe fee4 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 80030d0:	61f8      	str	r0, [r7, #28]
          break;
 80030d2:	e00d      	b.n	80030f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetSysClockFreq();
 80030d4:	f7fe fe4a 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 80030d8:	61f8      	str	r0, [r7, #28]
          break;
 80030da:	e009      	b.n	80030f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80030dc:	4b44      	ldr	r3, [pc, #272]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030e8:	d101      	bne.n	80030ee <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
            frequency = HSI_VALUE;
 80030ea:	4b43      	ldr	r3, [pc, #268]	; (80031f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80030ec:	61fb      	str	r3, [r7, #28]
          break;
 80030ee:	bf00      	nop
        break;
 80030f0:	e0f1      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80030f2:	4b3f      	ldr	r3, [pc, #252]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80030fc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003104:	d010      	beq.n	8003128 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8003106:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800310a:	d802      	bhi.n	8003112 <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
 800310c:	2b00      	cmp	r3, #0
 800310e:	d007      	beq.n	8003120 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          break;
 8003110:	e02f      	b.n	8003172 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        switch(srcclk)
 8003112:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003116:	d012      	beq.n	800313e <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8003118:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800311c:	d019      	beq.n	8003152 <HAL_RCCEx_GetPeriphCLKFreq+0xa9a>
          break;
 800311e:	e028      	b.n	8003172 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003120:	f7fe feba 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 8003124:	61f8      	str	r0, [r7, #28]
          break;
 8003126:	e024      	b.n	8003172 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003128:	4b31      	ldr	r3, [pc, #196]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800312a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800312e:	f003 0302 	and.w	r3, r3, #2
 8003132:	2b02      	cmp	r3, #2
 8003134:	d118      	bne.n	8003168 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
              frequency = LSI_VALUE;
 8003136:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800313a:	61fb      	str	r3, [r7, #28]
          break;
 800313c:	e014      	b.n	8003168 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800313e:	4b2c      	ldr	r3, [pc, #176]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003146:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800314a:	d10f      	bne.n	800316c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
            frequency = HSI_VALUE;
 800314c:	4b2a      	ldr	r3, [pc, #168]	; (80031f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800314e:	61fb      	str	r3, [r7, #28]
          break;
 8003150:	e00c      	b.n	800316c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003152:	4b27      	ldr	r3, [pc, #156]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003154:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003158:	f003 0302 	and.w	r3, r3, #2
 800315c:	2b02      	cmp	r3, #2
 800315e:	d107      	bne.n	8003170 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
            frequency = LSE_VALUE;
 8003160:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003164:	61fb      	str	r3, [r7, #28]
          break;
 8003166:	e003      	b.n	8003170 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
          break;
 8003168:	bf00      	nop
 800316a:	e0b4      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 800316c:	bf00      	nop
 800316e:	e0b2      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003170:	bf00      	nop
        break;
 8003172:	e0b0      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003174:	4b1e      	ldr	r3, [pc, #120]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800317a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800317e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003186:	d010      	beq.n	80031aa <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8003188:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800318c:	d802      	bhi.n	8003194 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 800318e:	2b00      	cmp	r3, #0
 8003190:	d007      	beq.n	80031a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
          break;
 8003192:	e036      	b.n	8003202 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
        switch(srcclk)
 8003194:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003198:	d012      	beq.n	80031c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 800319a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800319e:	d019      	beq.n	80031d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb1c>
          break;
 80031a0:	e02f      	b.n	8003202 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80031a2:	f7fe fe79 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 80031a6:	61f8      	str	r0, [r7, #28]
          break;
 80031a8:	e02b      	b.n	8003202 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80031aa:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d118      	bne.n	80031ea <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
              frequency = LSI_VALUE;
 80031b8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80031bc:	61fb      	str	r3, [r7, #28]
          break;
 80031be:	e014      	b.n	80031ea <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80031c0:	4b0b      	ldr	r3, [pc, #44]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031cc:	d116      	bne.n	80031fc <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
            frequency = HSI_VALUE;
 80031ce:	4b0a      	ldr	r3, [pc, #40]	; (80031f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80031d0:	61fb      	str	r3, [r7, #28]
          break;
 80031d2:	e013      	b.n	80031fc <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80031d4:	4b06      	ldr	r3, [pc, #24]	; (80031f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d10e      	bne.n	8003200 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
            frequency = LSE_VALUE;
 80031e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80031e6:	61fb      	str	r3, [r7, #28]
          break;
 80031e8:	e00a      	b.n	8003200 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 80031ea:	bf00      	nop
 80031ec:	e073      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 80031ee:	bf00      	nop
 80031f0:	40021000 	.word	0x40021000
 80031f4:	0800a928 	.word	0x0800a928
 80031f8:	00f42400 	.word	0x00f42400
          break;
 80031fc:	bf00      	nop
 80031fe:	e06a      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003200:	bf00      	nop
        break;
 8003202:	e068      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8003204:	4b36      	ldr	r3, [pc, #216]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003206:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800320a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800320e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003216:	d009      	beq.n	800322c <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
 8003218:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800321c:	d023      	beq.n	8003266 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
 800321e:	2b00      	cmp	r3, #0
 8003220:	d000      	beq.n	8003224 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          break;
 8003222:	e050      	b.n	80032c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetSysClockFreq();
 8003224:	f7fe fda2 	bl	8001d6c <HAL_RCC_GetSysClockFreq>
 8003228:	61f8      	str	r0, [r7, #28]
          break;
 800322a:	e04c      	b.n	80032c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800322c:	4b2c      	ldr	r3, [pc, #176]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b02      	cmp	r3, #2
 8003236:	d143      	bne.n	80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003238:	4b29      	ldr	r3, [pc, #164]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0308 	and.w	r3, r3, #8
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 8003244:	4b26      	ldr	r3, [pc, #152]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	091b      	lsrs	r3, r3, #4
 800324a:	f003 030f 	and.w	r3, r3, #15
 800324e:	e005      	b.n	800325c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8003250:	4b23      	ldr	r3, [pc, #140]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003252:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003256:	0a1b      	lsrs	r3, r3, #8
 8003258:	f003 030f 	and.w	r3, r3, #15
 800325c:	4a21      	ldr	r2, [pc, #132]	; (80032e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc2c>)
 800325e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003262:	61fb      	str	r3, [r7, #28]
          break;
 8003264:	e02c      	b.n	80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003266:	4b1e      	ldr	r3, [pc, #120]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800326e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003272:	d127      	bne.n	80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003274:	4b1a      	ldr	r3, [pc, #104]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800327c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003280:	d120      	bne.n	80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003282:	4b17      	ldr	r3, [pc, #92]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	0a1b      	lsrs	r3, r3, #8
 8003288:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800328c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	fb02 f203 	mul.w	r2, r2, r3
 8003296:	4b12      	ldr	r3, [pc, #72]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	091b      	lsrs	r3, r3, #4
 800329c:	f003 030f 	and.w	r3, r3, #15
 80032a0:	3301      	adds	r3, #1
 80032a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80032a8:	4b0d      	ldr	r3, [pc, #52]	; (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	0d5b      	lsrs	r3, r3, #21
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	3301      	adds	r3, #1
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032bc:	61fb      	str	r3, [r7, #28]
          break;
 80032be:	e001      	b.n	80032c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
          break;
 80032c0:	bf00      	nop
 80032c2:	e008      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80032c4:	bf00      	nop
        break;
 80032c6:	e006      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 80032c8:	bf00      	nop
 80032ca:	e004      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 80032cc:	bf00      	nop
 80032ce:	e002      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 80032d0:	bf00      	nop
 80032d2:	e000      	b.n	80032d6 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 80032d4:	bf00      	nop
    }
  }

  return(frequency);
 80032d6:	69fb      	ldr	r3, [r7, #28]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3720      	adds	r7, #32
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	40021000 	.word	0x40021000
 80032e4:	0800a928 	.word	0x0800a928

080032e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032f2:	2300      	movs	r3, #0
 80032f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032f6:	4b70      	ldr	r3, [pc, #448]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	f003 0303 	and.w	r3, r3, #3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00e      	beq.n	8003320 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003302:	4b6d      	ldr	r3, [pc, #436]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	f003 0203 	and.w	r2, r3, #3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	429a      	cmp	r2, r3
 8003310:	d103      	bne.n	800331a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
       ||
 8003316:	2b00      	cmp	r3, #0
 8003318:	d13f      	bne.n	800339a <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	73fb      	strb	r3, [r7, #15]
 800331e:	e03c      	b.n	800339a <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2b02      	cmp	r3, #2
 8003326:	d00c      	beq.n	8003342 <RCCEx_PLLSAI1_Config+0x5a>
 8003328:	2b03      	cmp	r3, #3
 800332a:	d013      	beq.n	8003354 <RCCEx_PLLSAI1_Config+0x6c>
 800332c:	2b01      	cmp	r3, #1
 800332e:	d120      	bne.n	8003372 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003330:	4b61      	ldr	r3, [pc, #388]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d11d      	bne.n	8003378 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003340:	e01a      	b.n	8003378 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003342:	4b5d      	ldr	r3, [pc, #372]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800334a:	2b00      	cmp	r3, #0
 800334c:	d116      	bne.n	800337c <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003352:	e013      	b.n	800337c <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003354:	4b58      	ldr	r3, [pc, #352]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d10f      	bne.n	8003380 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003360:	4b55      	ldr	r3, [pc, #340]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d109      	bne.n	8003380 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003370:	e006      	b.n	8003380 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	73fb      	strb	r3, [r7, #15]
      break;
 8003376:	e004      	b.n	8003382 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003378:	bf00      	nop
 800337a:	e002      	b.n	8003382 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 800337c:	bf00      	nop
 800337e:	e000      	b.n	8003382 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003380:	bf00      	nop
    }

    if(status == HAL_OK)
 8003382:	7bfb      	ldrb	r3, [r7, #15]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d108      	bne.n	800339a <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003388:	494b      	ldr	r1, [pc, #300]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 800338a:	4b4b      	ldr	r3, [pc, #300]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	f023 0203 	bic.w	r2, r3, #3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4313      	orrs	r3, r2
 8003398:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800339a:	7bfb      	ldrb	r3, [r7, #15]
 800339c:	2b00      	cmp	r3, #0
 800339e:	f040 8086 	bne.w	80034ae <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80033a2:	4a45      	ldr	r2, [pc, #276]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033a4:	4b44      	ldr	r3, [pc, #272]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80033ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033ae:	f7fc ff37 	bl	8000220 <HAL_GetTick>
 80033b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033b4:	e009      	b.n	80033ca <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033b6:	f7fc ff33 	bl	8000220 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d902      	bls.n	80033ca <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	73fb      	strb	r3, [r7, #15]
        break;
 80033c8:	e005      	b.n	80033d6 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033ca:	4b3b      	ldr	r3, [pc, #236]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1ef      	bne.n	80033b6 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80033d6:	7bfb      	ldrb	r3, [r7, #15]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d168      	bne.n	80034ae <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d113      	bne.n	800340a <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033e2:	4835      	ldr	r0, [pc, #212]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033e4:	4b34      	ldr	r3, [pc, #208]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033e6:	691a      	ldr	r2, [r3, #16]
 80033e8:	4b34      	ldr	r3, [pc, #208]	; (80034bc <RCCEx_PLLSAI1_Config+0x1d4>)
 80033ea:	4013      	ands	r3, r2
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	6892      	ldr	r2, [r2, #8]
 80033f0:	0211      	lsls	r1, r2, #8
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	68d2      	ldr	r2, [r2, #12]
 80033f6:	06d2      	lsls	r2, r2, #27
 80033f8:	4311      	orrs	r1, r2
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	6852      	ldr	r2, [r2, #4]
 80033fe:	3a01      	subs	r2, #1
 8003400:	0112      	lsls	r2, r2, #4
 8003402:	430a      	orrs	r2, r1
 8003404:	4313      	orrs	r3, r2
 8003406:	6103      	str	r3, [r0, #16]
 8003408:	e02d      	b.n	8003466 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d115      	bne.n	800343c <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003410:	4829      	ldr	r0, [pc, #164]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003412:	4b29      	ldr	r3, [pc, #164]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003414:	691a      	ldr	r2, [r3, #16]
 8003416:	4b2a      	ldr	r3, [pc, #168]	; (80034c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003418:	4013      	ands	r3, r2
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	6892      	ldr	r2, [r2, #8]
 800341e:	0211      	lsls	r1, r2, #8
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	6912      	ldr	r2, [r2, #16]
 8003424:	0852      	lsrs	r2, r2, #1
 8003426:	3a01      	subs	r2, #1
 8003428:	0552      	lsls	r2, r2, #21
 800342a:	4311      	orrs	r1, r2
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	6852      	ldr	r2, [r2, #4]
 8003430:	3a01      	subs	r2, #1
 8003432:	0112      	lsls	r2, r2, #4
 8003434:	430a      	orrs	r2, r1
 8003436:	4313      	orrs	r3, r2
 8003438:	6103      	str	r3, [r0, #16]
 800343a:	e014      	b.n	8003466 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800343c:	481e      	ldr	r0, [pc, #120]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 800343e:	4b1e      	ldr	r3, [pc, #120]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003440:	691a      	ldr	r2, [r3, #16]
 8003442:	4b20      	ldr	r3, [pc, #128]	; (80034c4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003444:	4013      	ands	r3, r2
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6892      	ldr	r2, [r2, #8]
 800344a:	0211      	lsls	r1, r2, #8
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	6952      	ldr	r2, [r2, #20]
 8003450:	0852      	lsrs	r2, r2, #1
 8003452:	3a01      	subs	r2, #1
 8003454:	0652      	lsls	r2, r2, #25
 8003456:	4311      	orrs	r1, r2
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6852      	ldr	r2, [r2, #4]
 800345c:	3a01      	subs	r2, #1
 800345e:	0112      	lsls	r2, r2, #4
 8003460:	430a      	orrs	r2, r1
 8003462:	4313      	orrs	r3, r2
 8003464:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003466:	4a14      	ldr	r2, [pc, #80]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003468:	4b13      	ldr	r3, [pc, #76]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003470:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003472:	f7fc fed5 	bl	8000220 <HAL_GetTick>
 8003476:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003478:	e009      	b.n	800348e <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800347a:	f7fc fed1 	bl	8000220 <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d902      	bls.n	800348e <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	73fb      	strb	r3, [r7, #15]
          break;
 800348c:	e005      	b.n	800349a <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800348e:	4b0a      	ldr	r3, [pc, #40]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d0ef      	beq.n	800347a <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800349a:	7bfb      	ldrb	r3, [r7, #15]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d106      	bne.n	80034ae <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80034a0:	4905      	ldr	r1, [pc, #20]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034a2:	4b05      	ldr	r3, [pc, #20]	; (80034b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034a4:	691a      	ldr	r2, [r3, #16]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	699b      	ldr	r3, [r3, #24]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80034ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	40021000 	.word	0x40021000
 80034bc:	07ff800f 	.word	0x07ff800f
 80034c0:	ff9f800f 	.word	0xff9f800f
 80034c4:	f9ff800f 	.word	0xf9ff800f

080034c8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034d2:	2300      	movs	r3, #0
 80034d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80034d6:	4b70      	ldr	r3, [pc, #448]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00e      	beq.n	8003500 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80034e2:	4b6d      	ldr	r3, [pc, #436]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 80034e4:	68db      	ldr	r3, [r3, #12]
 80034e6:	f003 0203 	and.w	r2, r3, #3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d103      	bne.n	80034fa <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
       ||
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d13f      	bne.n	800357a <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	73fb      	strb	r3, [r7, #15]
 80034fe:	e03c      	b.n	800357a <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2b02      	cmp	r3, #2
 8003506:	d00c      	beq.n	8003522 <RCCEx_PLLSAI2_Config+0x5a>
 8003508:	2b03      	cmp	r3, #3
 800350a:	d013      	beq.n	8003534 <RCCEx_PLLSAI2_Config+0x6c>
 800350c:	2b01      	cmp	r3, #1
 800350e:	d120      	bne.n	8003552 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003510:	4b61      	ldr	r3, [pc, #388]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d11d      	bne.n	8003558 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003520:	e01a      	b.n	8003558 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003522:	4b5d      	ldr	r3, [pc, #372]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800352a:	2b00      	cmp	r3, #0
 800352c:	d116      	bne.n	800355c <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003532:	e013      	b.n	800355c <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003534:	4b58      	ldr	r3, [pc, #352]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10f      	bne.n	8003560 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003540:	4b55      	ldr	r3, [pc, #340]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d109      	bne.n	8003560 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003550:	e006      	b.n	8003560 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	73fb      	strb	r3, [r7, #15]
      break;
 8003556:	e004      	b.n	8003562 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003558:	bf00      	nop
 800355a:	e002      	b.n	8003562 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800355c:	bf00      	nop
 800355e:	e000      	b.n	8003562 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003560:	bf00      	nop
    }

    if(status == HAL_OK)
 8003562:	7bfb      	ldrb	r3, [r7, #15]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d108      	bne.n	800357a <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003568:	494b      	ldr	r1, [pc, #300]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 800356a:	4b4b      	ldr	r3, [pc, #300]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	f023 0203 	bic.w	r2, r3, #3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4313      	orrs	r3, r2
 8003578:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800357a:	7bfb      	ldrb	r3, [r7, #15]
 800357c:	2b00      	cmp	r3, #0
 800357e:	f040 8086 	bne.w	800368e <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003582:	4a45      	ldr	r2, [pc, #276]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003584:	4b44      	ldr	r3, [pc, #272]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800358c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800358e:	f7fc fe47 	bl	8000220 <HAL_GetTick>
 8003592:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003594:	e009      	b.n	80035aa <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003596:	f7fc fe43 	bl	8000220 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d902      	bls.n	80035aa <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	73fb      	strb	r3, [r7, #15]
        break;
 80035a8:	e005      	b.n	80035b6 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035aa:	4b3b      	ldr	r3, [pc, #236]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1ef      	bne.n	8003596 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80035b6:	7bfb      	ldrb	r3, [r7, #15]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d168      	bne.n	800368e <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d113      	bne.n	80035ea <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035c2:	4835      	ldr	r0, [pc, #212]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035c4:	4b34      	ldr	r3, [pc, #208]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035c6:	695a      	ldr	r2, [r3, #20]
 80035c8:	4b34      	ldr	r3, [pc, #208]	; (800369c <RCCEx_PLLSAI2_Config+0x1d4>)
 80035ca:	4013      	ands	r3, r2
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	6892      	ldr	r2, [r2, #8]
 80035d0:	0211      	lsls	r1, r2, #8
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	68d2      	ldr	r2, [r2, #12]
 80035d6:	06d2      	lsls	r2, r2, #27
 80035d8:	4311      	orrs	r1, r2
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6852      	ldr	r2, [r2, #4]
 80035de:	3a01      	subs	r2, #1
 80035e0:	0112      	lsls	r2, r2, #4
 80035e2:	430a      	orrs	r2, r1
 80035e4:	4313      	orrs	r3, r2
 80035e6:	6143      	str	r3, [r0, #20]
 80035e8:	e02d      	b.n	8003646 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d115      	bne.n	800361c <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035f0:	4829      	ldr	r0, [pc, #164]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035f2:	4b29      	ldr	r3, [pc, #164]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035f4:	695a      	ldr	r2, [r3, #20]
 80035f6:	4b2a      	ldr	r3, [pc, #168]	; (80036a0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80035f8:	4013      	ands	r3, r2
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	6892      	ldr	r2, [r2, #8]
 80035fe:	0211      	lsls	r1, r2, #8
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	6912      	ldr	r2, [r2, #16]
 8003604:	0852      	lsrs	r2, r2, #1
 8003606:	3a01      	subs	r2, #1
 8003608:	0552      	lsls	r2, r2, #21
 800360a:	4311      	orrs	r1, r2
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	6852      	ldr	r2, [r2, #4]
 8003610:	3a01      	subs	r2, #1
 8003612:	0112      	lsls	r2, r2, #4
 8003614:	430a      	orrs	r2, r1
 8003616:	4313      	orrs	r3, r2
 8003618:	6143      	str	r3, [r0, #20]
 800361a:	e014      	b.n	8003646 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800361c:	481e      	ldr	r0, [pc, #120]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 800361e:	4b1e      	ldr	r3, [pc, #120]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003620:	695a      	ldr	r2, [r3, #20]
 8003622:	4b20      	ldr	r3, [pc, #128]	; (80036a4 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003624:	4013      	ands	r3, r2
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	6892      	ldr	r2, [r2, #8]
 800362a:	0211      	lsls	r1, r2, #8
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	6952      	ldr	r2, [r2, #20]
 8003630:	0852      	lsrs	r2, r2, #1
 8003632:	3a01      	subs	r2, #1
 8003634:	0652      	lsls	r2, r2, #25
 8003636:	4311      	orrs	r1, r2
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	6852      	ldr	r2, [r2, #4]
 800363c:	3a01      	subs	r2, #1
 800363e:	0112      	lsls	r2, r2, #4
 8003640:	430a      	orrs	r2, r1
 8003642:	4313      	orrs	r3, r2
 8003644:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003646:	4a14      	ldr	r2, [pc, #80]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003648:	4b13      	ldr	r3, [pc, #76]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003650:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003652:	f7fc fde5 	bl	8000220 <HAL_GetTick>
 8003656:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003658:	e009      	b.n	800366e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800365a:	f7fc fde1 	bl	8000220 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b02      	cmp	r3, #2
 8003666:	d902      	bls.n	800366e <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	73fb      	strb	r3, [r7, #15]
          break;
 800366c:	e005      	b.n	800367a <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800366e:	4b0a      	ldr	r3, [pc, #40]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d0ef      	beq.n	800365a <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800367a:	7bfb      	ldrb	r3, [r7, #15]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d106      	bne.n	800368e <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003680:	4905      	ldr	r1, [pc, #20]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003682:	4b05      	ldr	r3, [pc, #20]	; (8003698 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003684:	695a      	ldr	r2, [r3, #20]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	4313      	orrs	r3, r2
 800368c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800368e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003690:	4618      	mov	r0, r3
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	40021000 	.word	0x40021000
 800369c:	07ff800f 	.word	0x07ff800f
 80036a0:	ff9f800f 	.word	0xff9f800f
 80036a4:	f9ff800f 	.word	0xf9ff800f

080036a8 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b089      	sub	sp, #36	; 0x24
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80036b2:	2300      	movs	r3, #0
 80036b4:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80036b6:	2300      	movs	r3, #0
 80036b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80036ba:	2300      	movs	r3, #0
 80036bc:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036c4:	d10c      	bne.n	80036e0 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80036c6:	4b7f      	ldr	r3, [pc, #508]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80036c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80036cc:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80036d0:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	2b60      	cmp	r3, #96	; 0x60
 80036d6:	d114      	bne.n	8003702 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80036d8:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80036dc:	61fb      	str	r3, [r7, #28]
 80036de:	e010      	b.n	8003702 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036e6:	d10c      	bne.n	8003702 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80036e8:	4b76      	ldr	r3, [pc, #472]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80036ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80036ee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036f2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036fa:	d102      	bne.n	8003702 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80036fc:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8003700:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	2b00      	cmp	r3, #0
 8003706:	f040 80d6 	bne.w	80038b6 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
  {
    pllvco = InputFrequency;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	2b40      	cmp	r3, #64	; 0x40
 8003712:	d003      	beq.n	800371c <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800371a:	d13b      	bne.n	8003794 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800371c:	4b69      	ldr	r3, [pc, #420]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003724:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003728:	f040 80c4 	bne.w	80038b4 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
 800372c:	4b65      	ldr	r3, [pc, #404]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003734:	2b00      	cmp	r3, #0
 8003736:	f000 80bd 	beq.w	80038b4 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800373a:	4b62      	ldr	r3, [pc, #392]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	091b      	lsrs	r3, r3, #4
 8003740:	f003 030f 	and.w	r3, r3, #15
 8003744:	3301      	adds	r3, #1
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	fbb2 f3f3 	udiv	r3, r2, r3
 800374c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800374e:	4b5d      	ldr	r3, [pc, #372]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	0a1b      	lsrs	r3, r3, #8
 8003754:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003758:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800375a:	4b5a      	ldr	r3, [pc, #360]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	0edb      	lsrs	r3, r3, #27
 8003760:	f003 031f 	and.w	r3, r3, #31
 8003764:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10a      	bne.n	8003782 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800376c:	4b55      	ldr	r3, [pc, #340]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d002      	beq.n	800377e <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 8003778:	2311      	movs	r3, #17
 800377a:	617b      	str	r3, [r7, #20]
 800377c:	e001      	b.n	8003782 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 800377e:	2307      	movs	r3, #7
 8003780:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	fb02 f203 	mul.w	r2, r2, r3
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003790:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003792:	e08f      	b.n	80038b4 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d13a      	bne.n	8003810 <RCCEx_GetSAIxPeriphCLKFreq+0x168>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800379a:	4b4a      	ldr	r3, [pc, #296]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037a6:	f040 8086 	bne.w	80038b6 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 80037aa:	4b46      	ldr	r3, [pc, #280]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d07f      	beq.n	80038b6 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80037b6:	4b43      	ldr	r3, [pc, #268]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037b8:	691b      	ldr	r3, [r3, #16]
 80037ba:	091b      	lsrs	r3, r3, #4
 80037bc:	f003 030f 	and.w	r3, r3, #15
 80037c0:	3301      	adds	r3, #1
 80037c2:	693a      	ldr	r2, [r7, #16]
 80037c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c8:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80037ca:	4b3e      	ldr	r3, [pc, #248]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	0a1b      	lsrs	r3, r3, #8
 80037d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037d4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 80037d6:	4b3b      	ldr	r3, [pc, #236]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	0edb      	lsrs	r3, r3, #27
 80037dc:	f003 031f 	and.w	r3, r3, #31
 80037e0:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d10a      	bne.n	80037fe <RCCEx_GetSAIxPeriphCLKFreq+0x156>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80037e8:	4b36      	ldr	r3, [pc, #216]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037ea:	691b      	ldr	r3, [r3, #16]
 80037ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d002      	beq.n	80037fa <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          {
            pllp = 17U;
 80037f4:	2311      	movs	r3, #17
 80037f6:	617b      	str	r3, [r7, #20]
 80037f8:	e001      	b.n	80037fe <RCCEx_GetSAIxPeriphCLKFreq+0x156>
          }
          else
          {
            pllp = 7U;
 80037fa:	2307      	movs	r3, #7
 80037fc:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	fb02 f203 	mul.w	r2, r2, r3
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	fbb2 f3f3 	udiv	r3, r2, r3
 800380c:	61fb      	str	r3, [r7, #28]
 800380e:	e052      	b.n	80038b6 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	2b80      	cmp	r3, #128	; 0x80
 8003814:	d003      	beq.n	800381e <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800381c:	d109      	bne.n	8003832 <RCCEx_GetSAIxPeriphCLKFreq+0x18a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800381e:	4b29      	ldr	r3, [pc, #164]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003826:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800382a:	d144      	bne.n	80038b6 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
        frequency = HSI_VALUE;
 800382c:	4b26      	ldr	r3, [pc, #152]	; (80038c8 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 800382e:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003830:	e041      	b.n	80038b6 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8003832:	69bb      	ldr	r3, [r7, #24]
 8003834:	2b20      	cmp	r3, #32
 8003836:	d003      	beq.n	8003840 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800383e:	d13a      	bne.n	80038b6 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8003840:	4b20      	ldr	r3, [pc, #128]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003848:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800384c:	d133      	bne.n	80038b6 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 800384e:	4b1d      	ldr	r3, [pc, #116]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d02d      	beq.n	80038b6 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 800385a:	4b1a      	ldr	r3, [pc, #104]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	091b      	lsrs	r3, r3, #4
 8003860:	f003 030f 	and.w	r3, r3, #15
 8003864:	3301      	adds	r3, #1
 8003866:	693a      	ldr	r2, [r7, #16]
 8003868:	fbb2 f3f3 	udiv	r3, r2, r3
 800386c:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800386e:	4b15      	ldr	r3, [pc, #84]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	0a1b      	lsrs	r3, r3, #8
 8003874:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003878:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800387a:	4b12      	ldr	r3, [pc, #72]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	0edb      	lsrs	r3, r3, #27
 8003880:	f003 031f 	and.w	r3, r3, #31
 8003884:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d10a      	bne.n	80038a2 <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800388c:	4b0d      	ldr	r3, [pc, #52]	; (80038c4 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800388e:	695b      	ldr	r3, [r3, #20]
 8003890:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d002      	beq.n	800389e <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          {
            pllp = 17U;
 8003898:	2311      	movs	r3, #17
 800389a:	617b      	str	r3, [r7, #20]
 800389c:	e001      	b.n	80038a2 <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
          }
          else
          {
            pllp = 7U;
 800389e:	2307      	movs	r3, #7
 80038a0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	fb02 f203 	mul.w	r2, r2, r3
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80038b0:	61fb      	str	r3, [r7, #28]
 80038b2:	e000      	b.n	80038b6 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80038b4:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80038b6:	69fb      	ldr	r3, [r7, #28]
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3724      	adds	r7, #36	; 0x24
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr
 80038c4:	40021000 	.word	0x40021000
 80038c8:	00f42400 	.word	0x00f42400

080038cc <val2ascii>:
static CONSOLE_CTL console_ctl;


// lASCII
static uint8_t val2ascii(uint8_t val)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	4603      	mov	r3, r0
 80038d4:	71fb      	strb	r3, [r7, #7]
	if (val > 9) {
 80038d6:	79fb      	ldrb	r3, [r7, #7]
 80038d8:	2b09      	cmp	r3, #9
 80038da:	d901      	bls.n	80038e0 <val2ascii+0x14>
		return 0xFF;
 80038dc:	23ff      	movs	r3, #255	; 0xff
 80038de:	e002      	b.n	80038e6 <val2ascii+0x1a>
	}
	
	return 0x30+val;
 80038e0:	79fb      	ldrb	r3, [r7, #7]
 80038e2:	3330      	adds	r3, #48	; 0x30
 80038e4:	b2db      	uxtb	r3, r3
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr

080038f2 <console_recv>:

// R\[M
static uint8_t console_recv(void)
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b082      	sub	sp, #8
 80038f6:	af00      	add	r7, sp, #0
	uint8_t data;
	int32_t size;
	
	// M
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 80038f8:	1cfb      	adds	r3, r7, #3
 80038fa:	2201      	movs	r2, #1
 80038fc:	4619      	mov	r1, r3
 80038fe:	2000      	movs	r0, #0
 8003900:	f003 fdb6 	bl	8007470 <usart_recv>
 8003904:	6078      	str	r0, [r7, #4]
	// TCYH
	if (size != 1) {
		; //  TCY
	}
	
	return data;
 8003906:	78fb      	ldrb	r3, [r7, #3]
}
 8003908:	4618      	mov	r0, r3
 800390a:	3708      	adds	r7, #8
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <console_analysis>:

// R\[M
static void console_analysis(uint8_t data)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b086      	sub	sp, #24
 8003914:	af00      	add	r7, sp, #0
 8003916:	4603      	mov	r3, r0
 8003918:	71fb      	strb	r3, [r7, #7]
	CONSOLE_CTL *this = &console_ctl;
 800391a:	4b38      	ldr	r3, [pc, #224]	; (80039fc <console_analysis+0xec>)
 800391c:	613b      	str	r3, [r7, #16]
	COMMAND_INFO *cmd_info;
	uint8_t i;
	
	switch (data) {
 800391e:	79fb      	ldrb	r3, [r7, #7]
 8003920:	2b09      	cmp	r3, #9
 8003922:	d004      	beq.n	800392e <console_analysis+0x1e>
 8003924:	2b0a      	cmp	r3, #10
 8003926:	d023      	beq.n	8003970 <console_analysis+0x60>
 8003928:	2b08      	cmp	r3, #8
 800392a:	d061      	beq.n	80039f0 <console_analysis+0xe0>
 800392c:	e052      	b.n	80039d4 <console_analysis+0xc4>
		case '\t':	// tab
			// R}h\
			console_str_send("\n");
 800392e:	4834      	ldr	r0, [pc, #208]	; (8003a00 <console_analysis+0xf0>)
 8003930:	f000 f8be 	bl	8003ab0 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 8003934:	2300      	movs	r3, #0
 8003936:	75fb      	strb	r3, [r7, #23]
 8003938:	e010      	b.n	800395c <console_analysis+0x4c>
				cmd_info = &(this->cmd_info[i]);
 800393a:	7dfb      	ldrb	r3, [r7, #23]
 800393c:	3311      	adds	r3, #17
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	4413      	add	r3, r2
 8003944:	60fb      	str	r3, [r7, #12]
				console_str_send((uint8_t*)cmd_info->input);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f000 f8b0 	bl	8003ab0 <console_str_send>
				console_str_send("\n");
 8003950:	482b      	ldr	r0, [pc, #172]	; (8003a00 <console_analysis+0xf0>)
 8003952:	f000 f8ad 	bl	8003ab0 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 8003956:	7dfb      	ldrb	r3, [r7, #23]
 8003958:	3301      	adds	r3, #1
 800395a:	75fb      	strb	r3, [r7, #23]
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003962:	7dfa      	ldrb	r2, [r7, #23]
 8003964:	429a      	cmp	r2, r3
 8003966:	d3e8      	bcc.n	800393a <console_analysis+0x2a>
			}
			console_str_send("\n");
 8003968:	4825      	ldr	r0, [pc, #148]	; (8003a00 <console_analysis+0xf0>)
 800396a:	f000 f8a1 	bl	8003ab0 <console_str_send>
			break;
 800396e:	e040      	b.n	80039f2 <console_analysis+0xe2>
		case '\b':	// back space
			break;
		case '\n':	// Enter
			// NULL
			this->buf[this->buf_idx++] = '\0';
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	b2d1      	uxtb	r1, r2
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 8003980:	461a      	mov	r2, r3
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	4413      	add	r3, r2
 8003986:	2200      	movs	r2, #0
 8003988:	715a      	strb	r2, [r3, #5]
			// R}hH
			for (i = 0; i < this->cmd_idx; i++) {
 800398a:	2300      	movs	r3, #0
 800398c:	75fb      	strb	r3, [r7, #23]
 800398e:	e016      	b.n	80039be <console_analysis+0xae>
				cmd_info = &(this->cmd_info[i]);
 8003990:	7dfb      	ldrb	r3, [r7, #23]
 8003992:	3311      	adds	r3, #17
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	4413      	add	r3, r2
 800399a:	60fb      	str	r3, [r7, #12]
				// R}hs
				if (!strcmp(this->buf, cmd_info->input)) {
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	1d5a      	adds	r2, r3, #5
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4619      	mov	r1, r3
 80039a6:	4610      	mov	r0, r2
 80039a8:	f7fc fc28 	bl	80001fc <strcmp>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d102      	bne.n	80039b8 <console_analysis+0xa8>
					cmd_info->func();
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	4798      	blx	r3
			for (i = 0; i < this->cmd_idx; i++) {
 80039b8:	7dfb      	ldrb	r3, [r7, #23]
 80039ba:	3301      	adds	r3, #1
 80039bc:	75fb      	strb	r3, [r7, #23]
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 80039c4:	7dfa      	ldrb	r2, [r7, #23]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d3e2      	bcc.n	8003990 <console_analysis+0x80>
				}
			}
			// 
			// R}hCobt@CfbNXNA
			this->buf_idx = 0;
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
			break;
 80039d2:	e00e      	b.n	80039f2 <console_analysis+0xe2>
		default:
			// f[^obt@i[
			this->buf[this->buf_idx++] = data;
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 80039da:	1c5a      	adds	r2, r3, #1
 80039dc:	b2d1      	uxtb	r1, r2
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 80039e4:	461a      	mov	r2, r3
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	4413      	add	r3, r2
 80039ea:	79fa      	ldrb	r2, [r7, #7]
 80039ec:	715a      	strb	r2, [r3, #5]
			break;
 80039ee:	e000      	b.n	80039f2 <console_analysis+0xe2>
			break;
 80039f0:	bf00      	nop
	}
	
	return;
 80039f2:	bf00      	nop
}
 80039f4:	3718      	adds	r7, #24
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	2004006c 	.word	0x2004006c
 8003a00:	080098a4 	.word	0x080098a4

08003a04 <console_main>:

// R\[^XN
static int console_main(int argc, char *argv[])
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b086      	sub	sp, #24
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
	CONSOLE_CTL *this = &console_ctl;
 8003a0e:	4b10      	ldr	r3, [pc, #64]	; (8003a50 <console_main+0x4c>)
 8003a10:	617b      	str	r3, [r7, #20]
	uint8_t data[2];
	uint32_t ret;
	
	while (1) {
		// "command>"o
		if (this->buf_idx == 0) {
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d102      	bne.n	8003a22 <console_main+0x1e>
			console_str_send("command>");
 8003a1c:	480d      	ldr	r0, [pc, #52]	; (8003a54 <console_main+0x50>)
 8003a1e:	f000 f847 	bl	8003ab0 <console_str_send>
		}
		// R\[M
		data[0] = console_recv();
 8003a22:	f7ff ff66 	bl	80038f2 <console_recv>
 8003a26:	4603      	mov	r3, r0
 8003a28:	733b      	strb	r3, [r7, #12]
		data[1] = '\0';
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	737b      	strb	r3, [r7, #13]
		// sR[h(\r\n)
		if (data[0] == '\r') data[0] = '\n';
 8003a2e:	7b3b      	ldrb	r3, [r7, #12]
 8003a30:	2b0d      	cmp	r3, #13
 8003a32:	d101      	bne.n	8003a38 <console_main+0x34>
 8003a34:	230a      	movs	r3, #10
 8003a36:	733b      	strb	r3, [r7, #12]
		// GR[obN
		ret = console_str_send((uint8_t*)data);
 8003a38:	f107 030c 	add.w	r3, r7, #12
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f000 f837 	bl	8003ab0 <console_str_send>
 8003a42:	4603      	mov	r3, r0
 8003a44:	613b      	str	r3, [r7, #16]
		// Mf[^
		console_analysis(data[0]);
 8003a46:	7b3b      	ldrb	r3, [r7, #12]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7ff ff61 	bl	8003910 <console_analysis>
		if (this->buf_idx == 0) {
 8003a4e:	e7e0      	b.n	8003a12 <console_main+0xe>
 8003a50:	2004006c 	.word	0x2004006c
 8003a54:	080098a8 	.word	0x080098a8

08003a58 <console_init>:
	return 0;
}

// OJ
void console_init(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af02      	add	r7, sp, #8
	CONSOLE_CTL *this;
	int32_t ret;
	
	// ubN
	this = &console_ctl;
 8003a5e:	4b11      	ldr	r3, [pc, #68]	; (8003aa4 <console_init+0x4c>)
 8003a60:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(CONSOLE_CTL));
 8003a62:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 8003a66:	2100      	movs	r1, #0
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f005 fef6 	bl	800985a <memset>
	
	// ^XN
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 8003a6e:	2300      	movs	r3, #0
 8003a70:	9301      	str	r3, [sp, #4]
 8003a72:	2300      	movs	r3, #0
 8003a74:	9300      	str	r3, [sp, #0]
 8003a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a7a:	2203      	movs	r2, #3
 8003a7c:	490a      	ldr	r1, [pc, #40]	; (8003aa8 <console_init+0x50>)
 8003a7e:	480b      	ldr	r0, [pc, #44]	; (8003aac <console_init+0x54>)
 8003a80:	f005 fc82 	bl	8009388 <kz_run>
 8003a84:	4602      	mov	r2, r0
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	601a      	str	r2, [r3, #0]
	
	// bZ[WID
	this->msg_id = MSGBOX_ID_CONSOLE;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	711a      	strb	r2, [r3, #4]

	// USARTI[v
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 8003a90:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8003a94:	2000      	movs	r0, #0
 8003a96:	f003 fbf5 	bl	8007284 <usart_open>
 8003a9a:	6038      	str	r0, [r7, #0]
	
	return;
 8003a9c:	bf00      	nop
}
 8003a9e:	3708      	adds	r7, #8
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	2004006c 	.word	0x2004006c
 8003aa8:	080098b4 	.word	0x080098b4
 8003aac:	08003a05 	.word	0x08003a05

08003ab0 <console_str_send>:

// R\[M
uint8_t console_str_send(char *data)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t len;
	
	// 
	len = strlen((char*)data);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f7fc fba9 	bl	8000210 <strlen>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	73fb      	strb	r3, [r7, #15]
	
	// M
	ret = usart_send(CONSOLE_USART_CH, data, len);
 8003ac2:	7bfb      	ldrb	r3, [r7, #15]
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	2000      	movs	r0, #0
 8003aca:	f003 fc59 	bl	8007380 <usart_send>
 8003ace:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	b2db      	uxtb	r3, r3
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3710      	adds	r7, #16
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <console_val_send>:

// R\[lM(8bit)
uint8_t console_val_send(uint8_t data)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	71fb      	strb	r3, [r7, #7]
	uint8_t len;
	uint8_t hundreds, tens_place, ones_place;
	uint8_t snd_data[4];
	
	// 
	memset(snd_data, '\0', sizeof(snd_data));
 8003ae6:	f107 030c 	add.w	r3, r7, #12
 8003aea:	2204      	movs	r2, #4
 8003aec:	2100      	movs	r1, #0
 8003aee:	4618      	mov	r0, r3
 8003af0:	f005 feb3 	bl	800985a <memset>
	
	// 
	hundreds = data/100;
 8003af4:	79fb      	ldrb	r3, [r7, #7]
 8003af6:	4a33      	ldr	r2, [pc, #204]	; (8003bc4 <console_val_send+0xe8>)
 8003af8:	fba2 2303 	umull	r2, r3, r2, r3
 8003afc:	095b      	lsrs	r3, r3, #5
 8003afe:	75fb      	strb	r3, [r7, #23]
	tens_place = (data - hundreds * 100)/10;
 8003b00:	79fa      	ldrb	r2, [r7, #7]
 8003b02:	7dfb      	ldrb	r3, [r7, #23]
 8003b04:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8003b08:	fb01 f303 	mul.w	r3, r1, r3
 8003b0c:	4413      	add	r3, r2
 8003b0e:	4a2e      	ldr	r2, [pc, #184]	; (8003bc8 <console_val_send+0xec>)
 8003b10:	fb82 1203 	smull	r1, r2, r2, r3
 8003b14:	1092      	asrs	r2, r2, #2
 8003b16:	17db      	asrs	r3, r3, #31
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	75bb      	strb	r3, [r7, #22]
	ones_place = (data - hundreds * 100 - tens_place * 10);
 8003b1c:	7dfb      	ldrb	r3, [r7, #23]
 8003b1e:	461a      	mov	r2, r3
 8003b20:	0092      	lsls	r2, r2, #2
 8003b22:	441a      	add	r2, r3
 8003b24:	00d2      	lsls	r2, r2, #3
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	b2da      	uxtb	r2, r3
 8003b2c:	7dbb      	ldrb	r3, [r7, #22]
 8003b2e:	4619      	mov	r1, r3
 8003b30:	0149      	lsls	r1, r1, #5
 8003b32:	1ac9      	subs	r1, r1, r3
 8003b34:	0089      	lsls	r1, r1, #2
 8003b36:	1acb      	subs	r3, r1, r3
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	4413      	add	r3, r2
 8003b3e:	b2da      	uxtb	r2, r3
 8003b40:	79fb      	ldrb	r3, [r7, #7]
 8003b42:	4413      	add	r3, r2
 8003b44:	757b      	strb	r3, [r7, #21]
	
	// 3H
	if (hundreds != 0) {
 8003b46:	7dfb      	ldrb	r3, [r7, #23]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d014      	beq.n	8003b76 <console_val_send+0x9a>
		len = 4;
 8003b4c:	2304      	movs	r3, #4
 8003b4e:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(hundreds);
 8003b50:	7dfb      	ldrb	r3, [r7, #23]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7ff feba 	bl	80038cc <val2ascii>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	733b      	strb	r3, [r7, #12]
		snd_data[1] = val2ascii(tens_place);
 8003b5c:	7dbb      	ldrb	r3, [r7, #22]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7ff feb4 	bl	80038cc <val2ascii>
 8003b64:	4603      	mov	r3, r0
 8003b66:	737b      	strb	r3, [r7, #13]
		snd_data[2] = val2ascii(ones_place);
 8003b68:	7d7b      	ldrb	r3, [r7, #21]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7ff feae 	bl	80038cc <val2ascii>
 8003b70:	4603      	mov	r3, r0
 8003b72:	73bb      	strb	r3, [r7, #14]
 8003b74:	e019      	b.n	8003baa <console_val_send+0xce>
	// 2?
	} else if (tens_place != 0) {
 8003b76:	7dbb      	ldrb	r3, [r7, #22]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00e      	beq.n	8003b9a <console_val_send+0xbe>
		len = 3;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(tens_place);
 8003b80:	7dbb      	ldrb	r3, [r7, #22]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7ff fea2 	bl	80038cc <val2ascii>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	733b      	strb	r3, [r7, #12]
		snd_data[1] = val2ascii(ones_place);
 8003b8c:	7d7b      	ldrb	r3, [r7, #21]
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7ff fe9c 	bl	80038cc <val2ascii>
 8003b94:	4603      	mov	r3, r0
 8003b96:	737b      	strb	r3, [r7, #13]
 8003b98:	e007      	b.n	8003baa <console_val_send+0xce>
	// 1H
	} else {
		len = 2;
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(ones_place);
 8003b9e:	7d7b      	ldrb	r3, [r7, #21]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7ff fe93 	bl	80038cc <val2ascii>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	733b      	strb	r3, [r7, #12]
	}
	
	// M
	ret = console_str_send(snd_data);
 8003baa:	f107 030c 	add.w	r3, r7, #12
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7ff ff7e 	bl	8003ab0 <console_str_send>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	613b      	str	r3, [r7, #16]
	
	return ret;
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	b2db      	uxtb	r3, r3
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3718      	adds	r7, #24
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	51eb851f 	.word	0x51eb851f
 8003bc8:	66666667 	.word	0x66666667

08003bcc <console_val_send_u16>:

// R\[lM(16bit)
uint8_t console_val_send_u16(uint16_t data)
{
 8003bcc:	b590      	push	{r4, r7, lr}
 8003bce:	b089      	sub	sp, #36	; 0x24
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	80fb      	strh	r3, [r7, #6]
	const uint8_t digit_max = 5;		// l (*) 16bitl665355
 8003bd6:	2305      	movs	r3, #5
 8003bd8:	767b      	strb	r3, [r7, #25]
	uint8_t snd_data[6];
	uint8_t digit = 0;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	77fb      	strb	r3, [r7, #31]
	uint16_t mul = 1;
 8003bde:	2301      	movs	r3, #1
 8003be0:	83bb      	strh	r3, [r7, #28]
	uint16_t val = 1;
 8003be2:	2301      	movs	r3, #1
 8003be4:	82fb      	strh	r3, [r7, #22]
	uint8_t idx = 0;
 8003be6:	2300      	movs	r3, #0
 8003be8:	76fb      	strb	r3, [r7, #27]
	int8_t i;
	int32_t ret;
	
	// 
	memset(snd_data, '\0', sizeof(snd_data));
 8003bea:	f107 0308 	add.w	r3, r7, #8
 8003bee:	2206      	movs	r2, #6
 8003bf0:	2100      	movs	r1, #0
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f005 fe31 	bl	800985a <memset>
	
	// lvZ
	i = digit_max - 1;
 8003bf8:	7e7b      	ldrb	r3, [r7, #25]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	76bb      	strb	r3, [r7, #26]
	while (i != 0) {
 8003c00:	e00b      	b.n	8003c1a <console_val_send_u16+0x4e>
		mul = mul * 10;
 8003c02:	8bbb      	ldrh	r3, [r7, #28]
 8003c04:	461a      	mov	r2, r3
 8003c06:	0092      	lsls	r2, r2, #2
 8003c08:	4413      	add	r3, r2
 8003c0a:	005b      	lsls	r3, r3, #1
 8003c0c:	83bb      	strh	r3, [r7, #28]
		i--;
 8003c0e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	3b01      	subs	r3, #1
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	76bb      	strb	r3, [r7, #26]
	while (i != 0) {
 8003c1a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1ef      	bne.n	8003c02 <console_val_send_u16+0x36>
	}
	
	// elAXL[
	for (i = (digit_max - 1); i >= 0; i--) {
 8003c22:	7e7b      	ldrb	r3, [r7, #25]
 8003c24:	3b01      	subs	r3, #1
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	76bb      	strb	r3, [r7, #26]
 8003c2a:	e038      	b.n	8003c9e <console_val_send_u16+0xd2>
		// el
		val = data / mul;
 8003c2c:	88fa      	ldrh	r2, [r7, #6]
 8003c2e:	8bbb      	ldrh	r3, [r7, #28]
 8003c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c34:	82fb      	strh	r3, [r7, #22]
		// m
		if ((val != 0) && (digit == 0)) {
 8003c36:	8afb      	ldrh	r3, [r7, #22]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d005      	beq.n	8003c48 <console_val_send_u16+0x7c>
 8003c3c:	7ffb      	ldrb	r3, [r7, #31]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d102      	bne.n	8003c48 <console_val_send_u16+0x7c>
			digit = i + 1;
 8003c42:	7ebb      	ldrb	r3, [r7, #26]
 8003c44:	3301      	adds	r3, #1
 8003c46:	77fb      	strb	r3, [r7, #31]
		}
		// mH
		if ((digit != 0) || (i == 0)) {
 8003c48:	7ffb      	ldrb	r3, [r7, #31]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d103      	bne.n	8003c56 <console_val_send_u16+0x8a>
 8003c4e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d117      	bne.n	8003c86 <console_val_send_u16+0xba>
			snd_data[idx] = val2ascii(val);
 8003c56:	7efc      	ldrb	r4, [r7, #27]
 8003c58:	8afb      	ldrh	r3, [r7, #22]
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7ff fe35 	bl	80038cc <val2ascii>
 8003c62:	4603      	mov	r3, r0
 8003c64:	461a      	mov	r2, r3
 8003c66:	f107 0320 	add.w	r3, r7, #32
 8003c6a:	4423      	add	r3, r4
 8003c6c:	f803 2c18 	strb.w	r2, [r3, #-24]
			data -= val * mul;
 8003c70:	8afa      	ldrh	r2, [r7, #22]
 8003c72:	8bbb      	ldrh	r3, [r7, #28]
 8003c74:	fb12 f303 	smulbb	r3, r2, r3
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	88fa      	ldrh	r2, [r7, #6]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	80fb      	strh	r3, [r7, #6]
			idx++;
 8003c80:	7efb      	ldrb	r3, [r7, #27]
 8003c82:	3301      	adds	r3, #1
 8003c84:	76fb      	strb	r3, [r7, #27]
		}
		// 10
		mul /= 10;
 8003c86:	8bbb      	ldrh	r3, [r7, #28]
 8003c88:	4a0d      	ldr	r2, [pc, #52]	; (8003cc0 <console_val_send_u16+0xf4>)
 8003c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8e:	08db      	lsrs	r3, r3, #3
 8003c90:	83bb      	strh	r3, [r7, #28]
	for (i = (digit_max - 1); i >= 0; i--) {
 8003c92:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	76bb      	strb	r3, [r7, #26]
 8003c9e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	dac2      	bge.n	8003c2c <console_val_send_u16+0x60>
	}
	// M
	ret = console_str_send(snd_data);
 8003ca6:	f107 0308 	add.w	r3, r7, #8
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7ff ff00 	bl	8003ab0 <console_str_send>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	613b      	str	r3, [r7, #16]
	
	return ret;
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	b2db      	uxtb	r3, r3
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3724      	adds	r7, #36	; 0x24
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd90      	pop	{r4, r7, pc}
 8003cc0:	cccccccd 	.word	0xcccccccd

08003cc4 <console_val_send_hex>:

// R\[l(16i)M(8bit)
// (*) https://qiita.com/kaiyou/items/93af0fe0d49ff21fe20a
int32_t console_val_send_hex(uint8_t data, uint8_t digit)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b096      	sub	sp, #88	; 0x58
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	4603      	mov	r3, r0
 8003ccc:	460a      	mov	r2, r1
 8003cce:	71fb      	strb	r3, [r7, #7]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	71bb      	strb	r3, [r7, #6]
	char answer[10];
	char snd_data[10];
	int32_t ret;
	uint8_t pad_num;
	
	if (digit == 0) {
 8003cd4:	79bb      	ldrb	r3, [r7, #6]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d102      	bne.n	8003ce0 <console_val_send_hex+0x1c>
		return -1;
 8003cda:	f04f 33ff 	mov.w	r3, #4294967295
 8003cde:	e07c      	b.n	8003dda <console_val_send_hex+0x116>
	}
	
	//elinum[0]1j
	i = 0;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	657b      	str	r3, [r7, #84]	; 0x54
	temp = data;
 8003ce4:	79fb      	ldrb	r3, [r7, #7]
 8003ce6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	do {
		num[i] = temp % 16;
 8003cea:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003cee:	f003 020f 	and.w	r2, r3, #15
 8003cf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8003cfa:	440b      	add	r3, r1
 8003cfc:	f843 2c38 	str.w	r2, [r3, #-56]
		temp = temp /16;
 8003d00:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003d04:	091b      	lsrs	r3, r3, #4
 8003d06:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		i++;
 8003d0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	657b      	str	r3, [r7, #84]	; 0x54
	} while (temp != 0);
 8003d10:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d1e8      	bne.n	8003cea <console_val_send_hex+0x26>
	
	//l10A~Fianswer[i-1]1j
	for (j = 0; i > j; j++) {
 8003d18:	2300      	movs	r3, #0
 8003d1a:	653b      	str	r3, [r7, #80]	; 0x50
 8003d1c:	e03d      	b.n	8003d9a <console_val_send_hex+0xd6>
		if (num[i - j - 1] > 9) {
 8003d1e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003d20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	3b01      	subs	r3, #1
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003d2c:	4413      	add	r3, r2
 8003d2e:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8003d32:	2b09      	cmp	r3, #9
 8003d34:	dd13      	ble.n	8003d5e <console_val_send_hex+0x9a>
			answer[j] = num[i - j - 1] + 'A' - 10;
 8003d36:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003d38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003d44:	4413      	add	r3, r2
 8003d46:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	3337      	adds	r3, #55	; 0x37
 8003d4e:	b2d9      	uxtb	r1, r3
 8003d50:	f107 0214 	add.w	r2, r7, #20
 8003d54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d56:	4413      	add	r3, r2
 8003d58:	460a      	mov	r2, r1
 8003d5a:	701a      	strb	r2, [r3, #0]
 8003d5c:	e012      	b.n	8003d84 <console_val_send_hex+0xc0>
		} else {
			answer[j] = '0' + num[i - j - 1];
 8003d5e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003d60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	3b01      	subs	r3, #1
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003d6c:	4413      	add	r3, r2
 8003d6e:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	3330      	adds	r3, #48	; 0x30
 8003d76:	b2d9      	uxtb	r1, r3
 8003d78:	f107 0214 	add.w	r2, r7, #20
 8003d7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d7e:	4413      	add	r3, r2
 8003d80:	460a      	mov	r2, r1
 8003d82:	701a      	strb	r2, [r3, #0]
		}
		answer[j + 1] = '\0';
 8003d84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d86:	3301      	adds	r3, #1
 8003d88:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003d8c:	4413      	add	r3, r2
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f803 2c44 	strb.w	r2, [r3, #-68]
	for (j = 0; i > j; j++) {
 8003d94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d96:	3301      	adds	r3, #1
 8003d98:	653b      	str	r3, [r7, #80]	; 0x50
 8003d9a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003d9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	dcbd      	bgt.n	8003d1e <console_val_send_hex+0x5a>
	}
	
	// 
	memset(snd_data, '0', sizeof(snd_data));
 8003da2:	f107 0308 	add.w	r3, r7, #8
 8003da6:	220a      	movs	r2, #10
 8003da8:	2130      	movs	r1, #48	; 0x30
 8003daa:	4618      	mov	r0, r3
 8003dac:	f005 fd55 	bl	800985a <memset>
	// (*) i2Rs[
	memcpy(&(snd_data[digit - i]), &(answer[0]), (i+1));
 8003db0:	79ba      	ldrb	r2, [r7, #6]
 8003db2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	f107 0208 	add.w	r2, r7, #8
 8003dba:	18d0      	adds	r0, r2, r3
 8003dbc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	f107 0314 	add.w	r3, r7, #20
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	f005 fd3c 	bl	8009844 <memcpy>
	
	// M
	ret = console_str_send(snd_data);
 8003dcc:	f107 0308 	add.w	r3, r7, #8
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f7ff fe6d 	bl	8003ab0 <console_str_send>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	64bb      	str	r3, [r7, #72]	; 0x48
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3758      	adds	r7, #88	; 0x58
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
	...

08003de4 <console_set_command>:

// R}h
int32_t console_set_command(COMMAND_INFO *cmd_info)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
	CONSOLE_CTL *this;
	
	// R}hNULLG[I
	if (cmd_info == NULL) {
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d102      	bne.n	8003df8 <console_set_command+0x14>
		return -1;
 8003df2:	f04f 33ff 	mov.w	r3, #4294967295
 8003df6:	e028      	b.n	8003e4a <console_set_command+0x66>
	}
	
	// ubN
	this = &console_ctl;
 8003df8:	4b17      	ldr	r3, [pc, #92]	; (8003e58 <console_set_command+0x74>)
 8003dfa:	60fb      	str	r3, [r7, #12]
	
	// R}ho^G[I
	if (this->cmd_idx >= CONOLE_CMD_NUM) {
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003e02:	2b1f      	cmp	r3, #31
 8003e04:	d902      	bls.n	8003e0c <console_set_command+0x28>
		return -1;
 8003e06:	f04f 33ff 	mov.w	r3, #4294967295
 8003e0a:	e01e      	b.n	8003e4a <console_set_command+0x66>
	}
	
	// o^
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003e12:	461a      	mov	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6819      	ldr	r1, [r3, #0]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	3211      	adds	r2, #17
 8003e1c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003e26:	4618      	mov	r0, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	68f9      	ldr	r1, [r7, #12]
 8003e2e:	f100 0311 	add.w	r3, r0, #17
 8003e32:	00db      	lsls	r3, r3, #3
 8003e34:	440b      	add	r3, r1
 8003e36:	605a      	str	r2, [r3, #4]
	this->cmd_idx++;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003e3e:	3301      	adds	r3, #1
 8003e40:	b2da      	uxtb	r2, r3
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
	
	return 0;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3714      	adds	r7, #20
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
 8003e56:	bf00      	nop
 8003e58:	2004006c 	.word	0x2004006c

08003e5c <ts_mng_touch_start_callback>:
// 
typedef void (*TEST_FUNC)(uint16_t x, uint16_t y);

// 
static void ts_mng_touch_start_callback(TS_CALLBACK_TYPE type, uint16_t x, uint16_t y, void *vp)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b086      	sub	sp, #24
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	607b      	str	r3, [r7, #4]
 8003e64:	4603      	mov	r3, r0
 8003e66:	73fb      	strb	r3, [r7, #15]
 8003e68:	460b      	mov	r3, r1
 8003e6a:	81bb      	strh	r3, [r7, #12]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	817b      	strh	r3, [r7, #10]
	MSG_INFO *msg;
	TEST2_CTL *this = &test2_ctl;
 8003e70:	4b0e      	ldr	r3, [pc, #56]	; (8003eac <ts_mng_touch_start_callback+0x50>)
 8003e72:	617b      	str	r3, [r7, #20]
	
	console_str_send("touch start\n");
 8003e74:	480e      	ldr	r0, [pc, #56]	; (8003eb0 <ts_mng_touch_start_callback+0x54>)
 8003e76:	f7ff fe1b 	bl	8003ab0 <console_str_send>
	
	// 
	msg = kz_kmalloc(sizeof(MSG_INFO));
 8003e7a:	2008      	movs	r0, #8
 8003e7c:	f005 fad5 	bl	800942a <kz_kmalloc>
 8003e80:	6138      	str	r0, [r7, #16]
	msg->type = MSG_TOUCH_START;
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	2200      	movs	r2, #0
 8003e86:	601a      	str	r2, [r3, #0]
	msg->x = x;
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	89ba      	ldrh	r2, [r7, #12]
 8003e8c:	809a      	strh	r2, [r3, #4]
	msg->y = y;
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	897a      	ldrh	r2, [r7, #10]
 8003e92:	80da      	strh	r2, [r3, #6]
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	2108      	movs	r1, #8
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f005 faec 	bl	800947a <kz_send>
}
 8003ea2:	bf00      	nop
 8003ea4:	3718      	adds	r7, #24
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	200401f8 	.word	0x200401f8
 8003eb0:	080098bc 	.word	0x080098bc

08003eb4 <ts_mng_touching_callback>:

// 
static void ts_mng_touching_callback(TS_CALLBACK_TYPE type, uint16_t x, uint16_t y, void *vp)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b086      	sub	sp, #24
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	607b      	str	r3, [r7, #4]
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	73fb      	strb	r3, [r7, #15]
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	81bb      	strh	r3, [r7, #12]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	817b      	strh	r3, [r7, #10]
	MSG_INFO *msg;
	TEST2_CTL *this = &test2_ctl;
 8003ec8:	4b0e      	ldr	r3, [pc, #56]	; (8003f04 <ts_mng_touching_callback+0x50>)
 8003eca:	617b      	str	r3, [r7, #20]
	
	console_str_send("touching\n");
 8003ecc:	480e      	ldr	r0, [pc, #56]	; (8003f08 <ts_mng_touching_callback+0x54>)
 8003ece:	f7ff fdef 	bl	8003ab0 <console_str_send>
	
	// 
	msg = kz_kmalloc(sizeof(MSG_INFO));
 8003ed2:	2008      	movs	r0, #8
 8003ed4:	f005 faa9 	bl	800942a <kz_kmalloc>
 8003ed8:	6138      	str	r0, [r7, #16]
	msg->type = MSG_TOUCHING;
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	2201      	movs	r2, #1
 8003ede:	601a      	str	r2, [r3, #0]
	msg->x = x;
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	89ba      	ldrh	r2, [r7, #12]
 8003ee4:	809a      	strh	r2, [r3, #4]
	msg->y = y;
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	897a      	ldrh	r2, [r7, #10]
 8003eea:	80da      	strh	r2, [r3, #6]
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	693a      	ldr	r2, [r7, #16]
 8003ef2:	2108      	movs	r1, #8
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f005 fac0 	bl	800947a <kz_send>
}
 8003efa:	bf00      	nop
 8003efc:	3718      	adds	r7, #24
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	200401f8 	.word	0x200401f8
 8003f08:	080098cc 	.word	0x080098cc

08003f0c <ts_mng_release_callback>:

// 
static void ts_mng_release_callback(TS_CALLBACK_TYPE type, uint16_t x, uint16_t y, void *vp)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	607b      	str	r3, [r7, #4]
 8003f14:	4603      	mov	r3, r0
 8003f16:	73fb      	strb	r3, [r7, #15]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	81bb      	strh	r3, [r7, #12]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	817b      	strh	r3, [r7, #10]
	MSG_INFO *msg;
	TEST2_CTL *this = &test2_ctl;
 8003f20:	4b0e      	ldr	r3, [pc, #56]	; (8003f5c <ts_mng_release_callback+0x50>)
 8003f22:	617b      	str	r3, [r7, #20]
	
	console_str_send("release\n");
 8003f24:	480e      	ldr	r0, [pc, #56]	; (8003f60 <ts_mng_release_callback+0x54>)
 8003f26:	f7ff fdc3 	bl	8003ab0 <console_str_send>
	
	// 
	msg = kz_kmalloc(sizeof(MSG_INFO));
 8003f2a:	2008      	movs	r0, #8
 8003f2c:	f005 fa7d 	bl	800942a <kz_kmalloc>
 8003f30:	6138      	str	r0, [r7, #16]
	msg->type = MSG_RELEASE;
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	2202      	movs	r2, #2
 8003f36:	601a      	str	r2, [r3, #0]
	msg->x = x;
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	89ba      	ldrh	r2, [r7, #12]
 8003f3c:	809a      	strh	r2, [r3, #4]
	msg->y = y;
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	897a      	ldrh	r2, [r7, #10]
 8003f42:	80da      	strh	r2, [r3, #6]
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	693a      	ldr	r2, [r7, #16]
 8003f4a:	2108      	movs	r1, #8
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f005 fa94 	bl	800947a <kz_send>
}
 8003f52:	bf00      	nop
 8003f54:	3718      	adds	r7, #24
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	200401f8 	.word	0x200401f8
 8003f60:	080098d8 	.word	0x080098d8

08003f64 <ts_mng_single_click_callback>:

// 
static void ts_mng_single_click_callback(TS_CALLBACK_TYPE type, uint16_t x, uint16_t y, void *vp)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b086      	sub	sp, #24
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	607b      	str	r3, [r7, #4]
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	73fb      	strb	r3, [r7, #15]
 8003f70:	460b      	mov	r3, r1
 8003f72:	81bb      	strh	r3, [r7, #12]
 8003f74:	4613      	mov	r3, r2
 8003f76:	817b      	strh	r3, [r7, #10]
	MSG_INFO *msg;
	TEST2_CTL *this = &test2_ctl;
 8003f78:	4b0e      	ldr	r3, [pc, #56]	; (8003fb4 <ts_mng_single_click_callback+0x50>)
 8003f7a:	617b      	str	r3, [r7, #20]
	
	console_str_send("single click\n");
 8003f7c:	480e      	ldr	r0, [pc, #56]	; (8003fb8 <ts_mng_single_click_callback+0x54>)
 8003f7e:	f7ff fd97 	bl	8003ab0 <console_str_send>
	
	// 
	msg = kz_kmalloc(sizeof(MSG_INFO));
 8003f82:	2008      	movs	r0, #8
 8003f84:	f005 fa51 	bl	800942a <kz_kmalloc>
 8003f88:	6138      	str	r0, [r7, #16]
	msg->type = MSG_SINGLE_CLICK;
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	2203      	movs	r2, #3
 8003f8e:	601a      	str	r2, [r3, #0]
	msg->x = x;
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	89ba      	ldrh	r2, [r7, #12]
 8003f94:	809a      	strh	r2, [r3, #4]
	msg->y = y;
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	897a      	ldrh	r2, [r7, #10]
 8003f9a:	80da      	strh	r2, [r3, #6]
	kz_send(this->msg_id, sizeof(MSG_INFO), msg);
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	693a      	ldr	r2, [r7, #16]
 8003fa2:	2108      	movs	r1, #8
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f005 fa68 	bl	800947a <kz_send>
}
 8003faa:	bf00      	nop
 8003fac:	3718      	adds	r7, #24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	200401f8 	.word	0x200401f8
 8003fb8:	080098e4 	.word	0x080098e4

08003fbc <init>:

// 
static void init(void)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
	TEST2_CTL *this = &test2_ctl;
 8003fc2:	4b22      	ldr	r3, [pc, #136]	; (800404c <init+0x90>)
 8003fc4:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// MSP2807
	msp2807_open();
 8003fc6:	f000 fd29 	bl	8004a1c <msp2807_open>
	// 
	ret = ts_mng_reg_callback(TS_CALLBACK_TYPE_TOUCH_START, ts_mng_touch_start_callback, NULL);
 8003fca:	2200      	movs	r2, #0
 8003fcc:	4920      	ldr	r1, [pc, #128]	; (8004050 <init+0x94>)
 8003fce:	2000      	movs	r0, #0
 8003fd0:	f004 fa60 	bl	8008494 <ts_mng_reg_callback>
 8003fd4:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d002      	beq.n	8003fe2 <init+0x26>
		console_str_send("ts_mng_reg_callback error\n");
 8003fdc:	481d      	ldr	r0, [pc, #116]	; (8004054 <init+0x98>)
 8003fde:	f7ff fd67 	bl	8003ab0 <console_str_send>
	}
	ret = ts_mng_reg_callback(TS_CALLBACK_TYPE_TOUCHING, ts_mng_touching_callback, NULL);
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	491c      	ldr	r1, [pc, #112]	; (8004058 <init+0x9c>)
 8003fe6:	2001      	movs	r0, #1
 8003fe8:	f004 fa54 	bl	8008494 <ts_mng_reg_callback>
 8003fec:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d002      	beq.n	8003ffa <init+0x3e>
		console_str_send("ts_mng_reg_callback error\n");
 8003ff4:	4817      	ldr	r0, [pc, #92]	; (8004054 <init+0x98>)
 8003ff6:	f7ff fd5b 	bl	8003ab0 <console_str_send>
	}
	ret = ts_mng_reg_callback(TS_CALLBACK_TYPE_RELEASE, ts_mng_release_callback, NULL);
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	4917      	ldr	r1, [pc, #92]	; (800405c <init+0xa0>)
 8003ffe:	2002      	movs	r0, #2
 8004000:	f004 fa48 	bl	8008494 <ts_mng_reg_callback>
 8004004:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d002      	beq.n	8004012 <init+0x56>
		console_str_send("ts_mng_reg_callback error\n");
 800400c:	4811      	ldr	r0, [pc, #68]	; (8004054 <init+0x98>)
 800400e:	f7ff fd4f 	bl	8003ab0 <console_str_send>
	}
	ret = ts_mng_reg_callback(TS_CALLBACK_TYPE_SINGLE_CLICK, ts_mng_single_click_callback, NULL);
 8004012:	2200      	movs	r2, #0
 8004014:	4912      	ldr	r1, [pc, #72]	; (8004060 <init+0xa4>)
 8004016:	2003      	movs	r0, #3
 8004018:	f004 fa3c 	bl	8008494 <ts_mng_reg_callback>
 800401c:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d002      	beq.n	800402a <init+0x6e>
		console_str_send("ts_mng_reg_callback error\n");
 8004024:	480b      	ldr	r0, [pc, #44]	; (8004054 <init+0x98>)
 8004026:	f7ff fd43 	bl	8003ab0 <console_str_send>
	}
	// 
	memset(this->disp_data, 0xFF, sizeof(this->disp_data));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	3308      	adds	r3, #8
 800402e:	f44f 3216 	mov.w	r2, #153600	; 0x25800
 8004032:	21ff      	movs	r1, #255	; 0xff
 8004034:	4618      	mov	r0, r3
 8004036:	f005 fc10 	bl	800985a <memset>
	msp2807_write(this->disp_data);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	3308      	adds	r3, #8
 800403e:	4618      	mov	r0, r3
 8004040:	f000 fd46 	bl	8004ad0 <msp2807_write>
}
 8004044:	bf00      	nop
 8004046:	3708      	adds	r7, #8
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	200401f8 	.word	0x200401f8
 8004050:	08003e5d 	.word	0x08003e5d
 8004054:	080098f4 	.word	0x080098f4
 8004058:	08003eb5 	.word	0x08003eb5
 800405c:	08003f0d 	.word	0x08003f0d
 8004060:	08003f65 	.word	0x08003f65

08004064 <draw_line>:

// 
static void draw_line(uint16_t x, uint16_t y)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b090      	sub	sp, #64	; 0x40
 8004068:	af00      	add	r7, sp, #0
 800406a:	4603      	mov	r3, r0
 800406c:	460a      	mov	r2, r1
 800406e:	80fb      	strh	r3, [r7, #6]
 8004070:	4613      	mov	r3, r2
 8004072:	80bb      	strh	r3, [r7, #4]
	TEST2_CTL *this = &test2_ctl;
 8004074:	4b9d      	ldr	r3, [pc, #628]	; (80042ec <draw_line+0x288>)
 8004076:	637b      	str	r3, [r7, #52]	; 0x34
	uint8_t i, j, k;
	float a;
	int16_t b;
	
	// 
	if (this->first_flag == FALSE) {
 8004078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800407a:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 800407e:	330d      	adds	r3, #13
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d10a      	bne.n	800409c <draw_line+0x38>
		start_x =  x;
 8004086:	88fb      	ldrh	r3, [r7, #6]
 8004088:	87bb      	strh	r3, [r7, #60]	; 0x3c
		end_x =  x;
 800408a:	88fb      	ldrh	r3, [r7, #6]
 800408c:	877b      	strh	r3, [r7, #58]	; 0x3a
		this->first_flag = TRUE;
 800408e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004090:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 8004094:	330d      	adds	r3, #13
 8004096:	2201      	movs	r2, #1
 8004098:	701a      	strb	r2, [r3, #0]
 800409a:	e018      	b.n	80040ce <draw_line+0x6a>
		
	} else {
		// 
		if (this->pre_x > x) {
 800409c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800409e:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 80040a2:	3308      	adds	r3, #8
 80040a4:	881b      	ldrh	r3, [r3, #0]
 80040a6:	88fa      	ldrh	r2, [r7, #6]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d208      	bcs.n	80040be <draw_line+0x5a>
			start_x =  x;
 80040ac:	88fb      	ldrh	r3, [r7, #6]
 80040ae:	87bb      	strh	r3, [r7, #60]	; 0x3c
			end_x =  this->pre_x;
 80040b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040b2:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 80040b6:	3308      	adds	r3, #8
 80040b8:	881b      	ldrh	r3, [r3, #0]
 80040ba:	877b      	strh	r3, [r7, #58]	; 0x3a
 80040bc:	e007      	b.n	80040ce <draw_line+0x6a>
		} else {
			start_x = this->pre_x;
 80040be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040c0:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 80040c4:	3308      	adds	r3, #8
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	87bb      	strh	r3, [r7, #60]	; 0x3c
			end_x =  x;
 80040ca:	88fb      	ldrh	r3, [r7, #6]
 80040cc:	877b      	strh	r3, [r7, #58]	; 0x3a
		}
	}
	
	//  (y = ax + b)
	a = (float)((float)(y - this->pre_y)/(float)(x - this->pre_x));
 80040ce:	88ba      	ldrh	r2, [r7, #4]
 80040d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040d2:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 80040d6:	330a      	adds	r3, #10
 80040d8:	881b      	ldrh	r3, [r3, #0]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	ee07 3a90 	vmov	s15, r3
 80040e0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80040e4:	88fa      	ldrh	r2, [r7, #6]
 80040e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040e8:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 80040ec:	3308      	adds	r3, #8
 80040ee:	881b      	ldrh	r3, [r3, #0]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	ee07 3a90 	vmov	s15, r3
 80040f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80040fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040fe:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	b = (int16_t)((float)y- (float)x * a);
 8004102:	88bb      	ldrh	r3, [r7, #4]
 8004104:	ee07 3a90 	vmov	s15, r3
 8004108:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800410c:	88fb      	ldrh	r3, [r7, #6]
 800410e:	ee07 3a90 	vmov	s15, r3
 8004112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004116:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800411a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800411e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004122:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004126:	edc7 7a00 	vstr	s15, [r7]
 800412a:	883b      	ldrh	r3, [r7, #0]
 800412c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	
	// 2
	for (xn = start_x; xn < end_x; xn++) {
 800412e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004130:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8004132:	e0c0      	b.n	80042b6 <draw_line+0x252>
		// xn, yn 
		yn = (int16_t)(a * (float)xn + (float)b);	
 8004134:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004136:	ee07 3a90 	vmov	s15, r3
 800413a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800413e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8004142:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004146:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800414a:	ee07 3a90 	vmov	s15, r3
 800414e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004152:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004156:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800415a:	edc7 7a00 	vstr	s15, [r7]
 800415e:	883b      	ldrh	r3, [r7, #0]
 8004160:	b21b      	sxth	r3, r3
 8004162:	85bb      	strh	r3, [r7, #44]	; 0x2c
		// 
		idx[0] = ((MSP2807_DISPLAY_HEIGHT - (yn - 1))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 8004164:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004166:	f5c3 72a0 	rsb	r2, r3, #320	; 0x140
 800416a:	3201      	adds	r2, #1
 800416c:	4613      	mov	r3, r2
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	1a9b      	subs	r3, r3, r2
 8004172:	011b      	lsls	r3, r3, #4
 8004174:	461a      	mov	r2, r3
 8004176:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004178:	3b01      	subs	r3, #1
 800417a:	4413      	add	r3, r2
 800417c:	60bb      	str	r3, [r7, #8]
		idx[1] = ((MSP2807_DISPLAY_HEIGHT - (yn - 1))*MSP2807_DISPLAY_WIDTH) + (xn + 0);
 800417e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004180:	f5c3 72a0 	rsb	r2, r3, #320	; 0x140
 8004184:	3201      	adds	r2, #1
 8004186:	4613      	mov	r3, r2
 8004188:	011b      	lsls	r3, r3, #4
 800418a:	1a9b      	subs	r3, r3, r2
 800418c:	011b      	lsls	r3, r3, #4
 800418e:	461a      	mov	r2, r3
 8004190:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004192:	4413      	add	r3, r2
 8004194:	60fb      	str	r3, [r7, #12]
		idx[2] = ((MSP2807_DISPLAY_HEIGHT - (yn - 1))*MSP2807_DISPLAY_WIDTH) + (xn + 1);
 8004196:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004198:	f5c3 72a0 	rsb	r2, r3, #320	; 0x140
 800419c:	3201      	adds	r2, #1
 800419e:	4613      	mov	r3, r2
 80041a0:	011b      	lsls	r3, r3, #4
 80041a2:	1a9b      	subs	r3, r3, r2
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	461a      	mov	r2, r3
 80041a8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80041aa:	3301      	adds	r3, #1
 80041ac:	4413      	add	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]
		idx[3] = ((MSP2807_DISPLAY_HEIGHT - (yn + 0))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 80041b0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80041b2:	f5c3 72a0 	rsb	r2, r3, #320	; 0x140
 80041b6:	4613      	mov	r3, r2
 80041b8:	011b      	lsls	r3, r3, #4
 80041ba:	1a9b      	subs	r3, r3, r2
 80041bc:	011b      	lsls	r3, r3, #4
 80041be:	461a      	mov	r2, r3
 80041c0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80041c2:	3b01      	subs	r3, #1
 80041c4:	4413      	add	r3, r2
 80041c6:	617b      	str	r3, [r7, #20]
		idx[4] = ((MSP2807_DISPLAY_HEIGHT - (yn + 0))*MSP2807_DISPLAY_WIDTH) + (xn + 0);
 80041c8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80041ca:	f5c3 72a0 	rsb	r2, r3, #320	; 0x140
 80041ce:	4613      	mov	r3, r2
 80041d0:	011b      	lsls	r3, r3, #4
 80041d2:	1a9b      	subs	r3, r3, r2
 80041d4:	011b      	lsls	r3, r3, #4
 80041d6:	461a      	mov	r2, r3
 80041d8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80041da:	4413      	add	r3, r2
 80041dc:	61bb      	str	r3, [r7, #24]
		idx[5] = ((MSP2807_DISPLAY_HEIGHT - (yn + 0))*MSP2807_DISPLAY_WIDTH) + (xn + 1);
 80041de:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80041e0:	f5c3 72a0 	rsb	r2, r3, #320	; 0x140
 80041e4:	4613      	mov	r3, r2
 80041e6:	011b      	lsls	r3, r3, #4
 80041e8:	1a9b      	subs	r3, r3, r2
 80041ea:	011b      	lsls	r3, r3, #4
 80041ec:	461a      	mov	r2, r3
 80041ee:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80041f0:	3301      	adds	r3, #1
 80041f2:	4413      	add	r3, r2
 80041f4:	61fb      	str	r3, [r7, #28]
		idx[6] = ((MSP2807_DISPLAY_HEIGHT - (yn + 1))*MSP2807_DISPLAY_WIDTH) + (xn - 1);
 80041f6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80041f8:	f5c3 729f 	rsb	r2, r3, #318	; 0x13e
 80041fc:	3201      	adds	r2, #1
 80041fe:	4613      	mov	r3, r2
 8004200:	011b      	lsls	r3, r3, #4
 8004202:	1a9b      	subs	r3, r3, r2
 8004204:	011b      	lsls	r3, r3, #4
 8004206:	461a      	mov	r2, r3
 8004208:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800420a:	3b01      	subs	r3, #1
 800420c:	4413      	add	r3, r2
 800420e:	623b      	str	r3, [r7, #32]
		idx[7] = ((MSP2807_DISPLAY_HEIGHT - (yn + 1))*MSP2807_DISPLAY_WIDTH) + (xn + 0);
 8004210:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004212:	f5c3 729f 	rsb	r2, r3, #318	; 0x13e
 8004216:	3201      	adds	r2, #1
 8004218:	4613      	mov	r3, r2
 800421a:	011b      	lsls	r3, r3, #4
 800421c:	1a9b      	subs	r3, r3, r2
 800421e:	011b      	lsls	r3, r3, #4
 8004220:	461a      	mov	r2, r3
 8004222:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004224:	4413      	add	r3, r2
 8004226:	627b      	str	r3, [r7, #36]	; 0x24
		idx[8] = ((MSP2807_DISPLAY_HEIGHT - (yn + 1))*MSP2807_DISPLAY_WIDTH) + (xn + 1);
 8004228:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800422a:	f5c3 729f 	rsb	r2, r3, #318	; 0x13e
 800422e:	3201      	adds	r2, #1
 8004230:	4613      	mov	r3, r2
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	1a9b      	subs	r3, r3, r2
 8004236:	011b      	lsls	r3, r3, #4
 8004238:	461a      	mov	r2, r3
 800423a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800423c:	3301      	adds	r3, #1
 800423e:	4413      	add	r3, r2
 8004240:	62bb      	str	r3, [r7, #40]	; 0x28
		
		// 
		for (i = 0; i < 9; i++) {
 8004242:	2300      	movs	r3, #0
 8004244:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8004248:	e02e      	b.n	80042a8 <draw_line+0x244>
			// 
			if (idx[i] >= MSP2807_DISPLAY_WIDTH*MSP2807_DISPLAY_HEIGHT) {
 800424a:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004254:	4413      	add	r3, r2
 8004256:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800425a:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 800425e:	d311      	bcc.n	8004284 <draw_line+0x220>
				console_str_send("idx error xn:");
 8004260:	4823      	ldr	r0, [pc, #140]	; (80042f0 <draw_line+0x28c>)
 8004262:	f7ff fc25 	bl	8003ab0 <console_str_send>
				console_val_send_u16(xn);
 8004266:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004268:	4618      	mov	r0, r3
 800426a:	f7ff fcaf 	bl	8003bcc <console_val_send_u16>
				console_str_send(" yn:");
 800426e:	4821      	ldr	r0, [pc, #132]	; (80042f4 <draw_line+0x290>)
 8004270:	f7ff fc1e 	bl	8003ab0 <console_str_send>
				console_val_send_u16(yn);
 8004274:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004276:	4618      	mov	r0, r3
 8004278:	f7ff fca8 	bl	8003bcc <console_val_send_u16>
				console_str_send("\n");
 800427c:	481e      	ldr	r0, [pc, #120]	; (80042f8 <draw_line+0x294>)
 800427e:	f7ff fc17 	bl	8003ab0 <console_str_send>
				continue;
 8004282:	e00c      	b.n	800429e <draw_line+0x23a>
			}
			// 
			this->disp_data[idx[i]] = 0x0000;
 8004284:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800428e:	4413      	add	r3, r2
 8004290:	f853 2c38 	ldr.w	r2, [r3, #-56]
 8004294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004296:	3204      	adds	r2, #4
 8004298:	2100      	movs	r1, #0
 800429a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (i = 0; i < 9; i++) {
 800429e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80042a2:	3301      	adds	r3, #1
 80042a4:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 80042a8:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80042ac:	2b08      	cmp	r3, #8
 80042ae:	d9cc      	bls.n	800424a <draw_line+0x1e6>
	for (xn = start_x; xn < end_x; xn++) {
 80042b0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80042b2:	3301      	adds	r3, #1
 80042b4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80042b6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80042b8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80042ba:	429a      	cmp	r2, r3
 80042bc:	f4ff af3a 	bcc.w	8004134 <draw_line+0xd0>
		}
	}
	
	// 
	ts_mng_write(this->disp_data);
 80042c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042c2:	3308      	adds	r3, #8
 80042c4:	4618      	mov	r0, r3
 80042c6:	f004 f8b7 	bl	8008438 <ts_mng_write>
	
	// 
	this->pre_x = x;
 80042ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042cc:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 80042d0:	3308      	adds	r3, #8
 80042d2:	88fa      	ldrh	r2, [r7, #6]
 80042d4:	801a      	strh	r2, [r3, #0]
	this->pre_y = y;
 80042d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042d8:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 80042dc:	330a      	adds	r3, #10
 80042de:	88ba      	ldrh	r2, [r7, #4]
 80042e0:	801a      	strh	r2, [r3, #0]
}
 80042e2:	bf00      	nop
 80042e4:	3740      	adds	r7, #64	; 0x40
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	200401f8 	.word	0x200401f8
 80042f0:	08009910 	.word	0x08009910
 80042f4:	08009920 	.word	0x08009920
 80042f8:	08009928 	.word	0x08009928

080042fc <initialize>:

// 
static void initialize(uint16_t x, uint16_t y)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	4603      	mov	r3, r0
 8004304:	460a      	mov	r2, r1
 8004306:	80fb      	strh	r3, [r7, #6]
 8004308:	4613      	mov	r3, r2
 800430a:	80bb      	strh	r3, [r7, #4]
	TEST2_CTL *this = &test2_ctl;
 800430c:	4b09      	ldr	r3, [pc, #36]	; (8004334 <initialize+0x38>)
 800430e:	60fb      	str	r3, [r7, #12]
	
	// 
	this->get_cnt = 0;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 8004316:	330c      	adds	r3, #12
 8004318:	2200      	movs	r2, #0
 800431a:	701a      	strb	r2, [r3, #0]
	// 
	this->first_flag = FALSE;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 8004322:	330d      	adds	r3, #13
 8004324:	2200      	movs	r2, #0
 8004326:	701a      	strb	r2, [r3, #0]
}
 8004328:	bf00      	nop
 800432a:	3714      	adds	r7, #20
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr
 8004334:	200401f8 	.word	0x200401f8

08004338 <all_clear>:

// 
static void all_clear(uint16_t x, uint16_t y)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	4603      	mov	r3, r0
 8004340:	460a      	mov	r2, r1
 8004342:	80fb      	strh	r3, [r7, #6]
 8004344:	4613      	mov	r3, r2
 8004346:	80bb      	strh	r3, [r7, #4]
	TEST2_CTL *this = &test2_ctl;
 8004348:	4b09      	ldr	r3, [pc, #36]	; (8004370 <all_clear+0x38>)
 800434a:	60fb      	str	r3, [r7, #12]
	
	// 
	memset(this->disp_data, 0xFF, sizeof(this->disp_data));
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	3308      	adds	r3, #8
 8004350:	f44f 3216 	mov.w	r2, #153600	; 0x25800
 8004354:	21ff      	movs	r1, #255	; 0xff
 8004356:	4618      	mov	r0, r3
 8004358:	f005 fa7f 	bl	800985a <memset>
	// 
	ts_mng_write(this->disp_data);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	3308      	adds	r3, #8
 8004360:	4618      	mov	r0, r3
 8004362:	f004 f869 	bl	8008438 <ts_mng_write>
}
 8004366:	bf00      	nop
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	200401f8 	.word	0x200401f8

08004374 <test_app_main>:
	all_clear,		// MSG_SINGLE_CLICK
};

// 
static int test_app_main(int argc, char *argv[])
{	
 8004374:	b580      	push	{r7, lr}
 8004376:	b088      	sub	sp, #32
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
	TEST2_CTL *this = &test2_ctl;
 800437e:	4b13      	ldr	r3, [pc, #76]	; (80043cc <test_app_main+0x58>)
 8004380:	61fb      	str	r3, [r7, #28]
	int32_t size;
	uint32_t msg_type;
	TEST_FUNC func;
	
	// 
	init();
 8004382:	f7ff fe1b 	bl	8003fbc <init>
	
	while(1) {
		// 
		kz_recv(this->msg_id, &size, &msg);
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	f107 0214 	add.w	r2, r7, #20
 800438e:	f107 0108 	add.w	r1, r7, #8
 8004392:	4618      	mov	r0, r3
 8004394:	f005 f889 	bl	80094aa <kz_recv>
		// 
		memcpy(&tmp_msg, msg, sizeof(MSG_INFO));
 8004398:	6979      	ldr	r1, [r7, #20]
 800439a:	f107 030c 	add.w	r3, r7, #12
 800439e:	2208      	movs	r2, #8
 80043a0:	4618      	mov	r0, r3
 80043a2:	f005 fa4f 	bl	8009844 <memcpy>
		// 
		kz_kmfree(msg);
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	4618      	mov	r0, r3
 80043aa:	f005 f855 	bl	8009458 <kz_kmfree>
		
		// 
		func = fp[tmp_msg.type];
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	4a07      	ldr	r2, [pc, #28]	; (80043d0 <test_app_main+0x5c>)
 80043b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043b6:	61bb      	str	r3, [r7, #24]
		if (func != NULL) {
 80043b8:	69bb      	ldr	r3, [r7, #24]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d0e3      	beq.n	8004386 <test_app_main+0x12>
			func(tmp_msg.x, tmp_msg.y);
 80043be:	8a3a      	ldrh	r2, [r7, #16]
 80043c0:	8a79      	ldrh	r1, [r7, #18]
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	4610      	mov	r0, r2
 80043c6:	4798      	blx	r3
		kz_recv(this->msg_id, &size, &msg);
 80043c8:	e7dd      	b.n	8004386 <test_app_main+0x12>
 80043ca:	bf00      	nop
 80043cc:	200401f8 	.word	0x200401f8
 80043d0:	08009e38 	.word	0x08009e38

080043d4 <test_init>:
	return 0;
}

// 
void test_init(void)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af02      	add	r7, sp, #8
	TEST2_CTL *this = &test2_ctl;
 80043da:	4b0e      	ldr	r3, [pc, #56]	; (8004414 <test_init+0x40>)
 80043dc:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(TEST2_CTL));
 80043de:	4a0e      	ldr	r2, [pc, #56]	; (8004418 <test_init+0x44>)
 80043e0:	2100      	movs	r1, #0
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f005 fa39 	bl	800985a <memset>
	
	// 
	this->tsk_id = kz_run(test_app_main, "test_app_main",  3, 0x1000, 0, NULL);
 80043e8:	2300      	movs	r3, #0
 80043ea:	9301      	str	r3, [sp, #4]
 80043ec:	2300      	movs	r3, #0
 80043ee:	9300      	str	r3, [sp, #0]
 80043f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043f4:	2203      	movs	r2, #3
 80043f6:	4909      	ldr	r1, [pc, #36]	; (800441c <test_init+0x48>)
 80043f8:	4809      	ldr	r0, [pc, #36]	; (8004420 <test_init+0x4c>)
 80043fa:	f004 ffc5 	bl	8009388 <kz_run>
 80043fe:	4602      	mov	r2, r0
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	605a      	str	r2, [r3, #4]
	
	// ID
	this->msg_id = MSGBOX_ID_TEST;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	220d      	movs	r2, #13
 8004408:	701a      	strb	r2, [r3, #0]
}
 800440a:	bf00      	nop
 800440c:	3708      	adds	r7, #8
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	200401f8 	.word	0x200401f8
 8004418:	00025810 	.word	0x00025810
 800441c:	0800992c 	.word	0x0800992c
 8004420:	08004375 	.word	0x08004375

08004424 <Error_Handler>:
#include "stm32l4xx.h"

//
// 
static Error_Handler(void)
{
 8004424:	b480      	push	{r7}
 8004426:	af00      	add	r7, sp, #0
	while(1) {} ;
 8004428:	e7fe      	b.n	8004428 <Error_Handler+0x4>

0800442a <SystemClock_Config>:
}

static void SystemClock_Config(void)
{
 800442a:	b580      	push	{r7, lr}
 800442c:	b096      	sub	sp, #88	; 0x58
 800442e:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004430:	f107 0314 	add.w	r3, r7, #20
 8004434:	2244      	movs	r2, #68	; 0x44
 8004436:	2100      	movs	r1, #0
 8004438:	4618      	mov	r0, r3
 800443a:	f005 fa0e 	bl	800985a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800443e:	463b      	mov	r3, r7
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]
 8004444:	605a      	str	r2, [r3, #4]
 8004446:	609a      	str	r2, [r3, #8]
 8004448:	60da      	str	r2, [r3, #12]
 800444a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800444c:	2000      	movs	r0, #0
 800444e:	f7fc ff61 	bl	8001314 <HAL_PWREx_ControlVoltageScaling>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d001      	beq.n	800445c <SystemClock_Config+0x32>
	{
		Error_Handler();
 8004458:	f7ff ffe4 	bl	8004424 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 800445c:	2318      	movs	r3, #24
 800445e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004460:	2301      	movs	r3, #1
 8004462:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004464:	2301      	movs	r3, #1
 8004466:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8004468:	2300      	movs	r3, #0
 800446a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800446c:	2360      	movs	r3, #96	; 0x60
 800446e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004470:	2302      	movs	r3, #2
 8004472:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004474:	2301      	movs	r3, #1
 8004476:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8004478:	2301      	movs	r3, #1
 800447a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 60;
 800447c:	233c      	movs	r3, #60	; 0x3c
 800447e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004480:	2302      	movs	r3, #2
 8004482:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004484:	2302      	movs	r3, #2
 8004486:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004488:	2302      	movs	r3, #2
 800448a:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800448c:	f107 0314 	add.w	r3, r7, #20
 8004490:	4618      	mov	r0, r3
 8004492:	f7fc fff3 	bl	800147c <HAL_RCC_OscConfig>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d001      	beq.n	80044a0 <SystemClock_Config+0x76>
	{
		Error_Handler();
 800449c:	f7ff ffc2 	bl	8004424 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80044a0:	230f      	movs	r3, #15
 80044a2:	603b      	str	r3, [r7, #0]
	                          |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80044a4:	2303      	movs	r3, #3
 80044a6:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80044a8:	2300      	movs	r3, #0
 80044aa:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80044ac:	2300      	movs	r3, #0
 80044ae:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80044b0:	2300      	movs	r3, #0
 80044b2:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80044b4:	463b      	mov	r3, r7
 80044b6:	2105      	movs	r1, #5
 80044b8:	4618      	mov	r0, r3
 80044ba:	f7fd fb31 	bl	8001b20 <HAL_RCC_ClockConfig>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d001      	beq.n	80044c8 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 80044c4:	f7ff ffae 	bl	8004424 <Error_Handler>
	}
}
 80044c8:	bf00      	nop
 80044ca:	3758      	adds	r7, #88	; 0x58
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <periferal_clock_init>:

// 
// 
void periferal_clock_init(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b0c2      	sub	sp, #264	; 0x108
 80044d4:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80044d6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80044da:	2294      	movs	r2, #148	; 0x94
 80044dc:	2100      	movs	r1, #0
 80044de:	4618      	mov	r0, r3
 80044e0:	f005 f9bb 	bl	800985a <memset>
	
	// 
	SystemClock_Config();
 80044e4:	f7ff ffa1 	bl	800442a <SystemClock_Config>
	
	// I2C
	// ch1
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80044e8:	2340      	movs	r3, #64	; 0x40
 80044ea:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80044ec:	2300      	movs	r3, #0
 80044ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044f2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7fd fdb6 	bl	8002068 <HAL_RCCEx_PeriphCLKConfig>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <periferal_clock_init+0x36>
	{
		Error_Handler();
 8004502:	f7ff ff8f 	bl	8004424 <Error_Handler>
	}
	// ch2
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8004506:	2380      	movs	r3, #128	; 0x80
 8004508:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800450a:	2300      	movs	r3, #0
 800450c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004510:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004514:	4618      	mov	r0, r3
 8004516:	f7fd fda7 	bl	8002068 <HAL_RCCEx_PeriphCLKConfig>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <periferal_clock_init+0x54>
	{
		Error_Handler();
 8004520:	f7ff ff80 	bl	8004424 <Error_Handler>
	}
	
	// SAI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8004524:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004528:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800452a:	2300      	movs	r3, #0
 800452c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8004530:	2301      	movs	r3, #1
 8004532:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8004534:	2302      	movs	r3, #2
 8004536:	67fb      	str	r3, [r7, #124]	; 0x7c
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8004538:	230c      	movs	r3, #12
 800453a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800453e:	2302      	movs	r3, #2
 8004540:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004544:	2302      	movs	r3, #2
 8004546:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800454a:	2302      	movs	r3, #2
 800454c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8004550:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004554:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004558:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800455c:	4618      	mov	r0, r3
 800455e:	f7fd fd83 	bl	8002068 <HAL_RCCEx_PeriphCLKConfig>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <periferal_clock_init+0x9c>
	{
		Error_Handler();
 8004568:	f7ff ff5c 	bl	8004424 <Error_Handler>
	}
	
	// OCTOSPI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 800456c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004570:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8004572:	2300      	movs	r3, #0
 8004574:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004578:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800457c:	4618      	mov	r0, r3
 800457e:	f7fd fd73 	bl	8002068 <HAL_RCCEx_PeriphCLKConfig>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d001      	beq.n	800458c <periferal_clock_init+0xbc>
	{
		Error_Handler();
 8004588:	f7ff ff4c 	bl	8004424 <Error_Handler>
	}
	
	// 
	__HAL_RCC_USART1_CLK_ENABLE();		// USART1
 800458c:	4a98      	ldr	r2, [pc, #608]	; (80047f0 <periferal_clock_init+0x320>)
 800458e:	4b98      	ldr	r3, [pc, #608]	; (80047f0 <periferal_clock_init+0x320>)
 8004590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004592:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004596:	6613      	str	r3, [r2, #96]	; 0x60
 8004598:	4b95      	ldr	r3, [pc, #596]	; (80047f0 <periferal_clock_init+0x320>)
 800459a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800459c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045a0:	673b      	str	r3, [r7, #112]	; 0x70
 80045a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
	__HAL_RCC_USART2_CLK_ENABLE();		// USART2
 80045a4:	4a92      	ldr	r2, [pc, #584]	; (80047f0 <periferal_clock_init+0x320>)
 80045a6:	4b92      	ldr	r3, [pc, #584]	; (80047f0 <periferal_clock_init+0x320>)
 80045a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045ae:	6593      	str	r3, [r2, #88]	; 0x58
 80045b0:	4b8f      	ldr	r3, [pc, #572]	; (80047f0 <periferal_clock_init+0x320>)
 80045b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80045ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
	__HAL_RCC_USART3_CLK_ENABLE();		// USART3
 80045bc:	4a8c      	ldr	r2, [pc, #560]	; (80047f0 <periferal_clock_init+0x320>)
 80045be:	4b8c      	ldr	r3, [pc, #560]	; (80047f0 <periferal_clock_init+0x320>)
 80045c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045c6:	6593      	str	r3, [r2, #88]	; 0x58
 80045c8:	4b89      	ldr	r3, [pc, #548]	; (80047f0 <periferal_clock_init+0x320>)
 80045ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045d0:	66bb      	str	r3, [r7, #104]	; 0x68
 80045d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
	__HAL_RCC_I2C1_CLK_ENABLE();		// I2C1
 80045d4:	4a86      	ldr	r2, [pc, #536]	; (80047f0 <periferal_clock_init+0x320>)
 80045d6:	4b86      	ldr	r3, [pc, #536]	; (80047f0 <periferal_clock_init+0x320>)
 80045d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80045de:	6593      	str	r3, [r2, #88]	; 0x58
 80045e0:	4b83      	ldr	r3, [pc, #524]	; (80047f0 <periferal_clock_init+0x320>)
 80045e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045e8:	667b      	str	r3, [r7, #100]	; 0x64
 80045ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
	__HAL_RCC_I2C2_CLK_ENABLE();		// I2C2
 80045ec:	4a80      	ldr	r2, [pc, #512]	; (80047f0 <periferal_clock_init+0x320>)
 80045ee:	4b80      	ldr	r3, [pc, #512]	; (80047f0 <periferal_clock_init+0x320>)
 80045f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80045f6:	6593      	str	r3, [r2, #88]	; 0x58
 80045f8:	4b7d      	ldr	r3, [pc, #500]	; (80047f0 <periferal_clock_init+0x320>)
 80045fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004600:	663b      	str	r3, [r7, #96]	; 0x60
 8004602:	6e3b      	ldr	r3, [r7, #96]	; 0x60
	__HAL_RCC_SAI1_CLK_ENABLE();		// SAI1
 8004604:	4a7a      	ldr	r2, [pc, #488]	; (80047f0 <periferal_clock_init+0x320>)
 8004606:	4b7a      	ldr	r3, [pc, #488]	; (80047f0 <periferal_clock_init+0x320>)
 8004608:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800460a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800460e:	6613      	str	r3, [r2, #96]	; 0x60
 8004610:	4b77      	ldr	r3, [pc, #476]	; (80047f0 <periferal_clock_init+0x320>)
 8004612:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004614:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004618:	65fb      	str	r3, [r7, #92]	; 0x5c
 800461a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
	__HAL_RCC_OSPIM_CLK_ENABLE();		// OCTOSPIM
 800461c:	4a74      	ldr	r2, [pc, #464]	; (80047f0 <periferal_clock_init+0x320>)
 800461e:	4b74      	ldr	r3, [pc, #464]	; (80047f0 <periferal_clock_init+0x320>)
 8004620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004622:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004626:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004628:	4b71      	ldr	r3, [pc, #452]	; (80047f0 <periferal_clock_init+0x320>)
 800462a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800462c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004630:	65bb      	str	r3, [r7, #88]	; 0x58
 8004632:	6dbb      	ldr	r3, [r7, #88]	; 0x58
	__HAL_RCC_OSPI1_CLK_ENABLE();		// OCTOSPI1
 8004634:	4a6e      	ldr	r2, [pc, #440]	; (80047f0 <periferal_clock_init+0x320>)
 8004636:	4b6e      	ldr	r3, [pc, #440]	; (80047f0 <periferal_clock_init+0x320>)
 8004638:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800463a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800463e:	6513      	str	r3, [r2, #80]	; 0x50
 8004640:	4b6b      	ldr	r3, [pc, #428]	; (80047f0 <periferal_clock_init+0x320>)
 8004642:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004644:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004648:	657b      	str	r3, [r7, #84]	; 0x54
 800464a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
	__HAL_RCC_OSPI2_CLK_ENABLE();		// OCTOSPI1
 800464c:	4a68      	ldr	r2, [pc, #416]	; (80047f0 <periferal_clock_init+0x320>)
 800464e:	4b68      	ldr	r3, [pc, #416]	; (80047f0 <periferal_clock_init+0x320>)
 8004650:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004652:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004656:	6513      	str	r3, [r2, #80]	; 0x50
 8004658:	4b65      	ldr	r3, [pc, #404]	; (80047f0 <periferal_clock_init+0x320>)
 800465a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800465c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004660:	653b      	str	r3, [r7, #80]	; 0x50
 8004662:	6d3b      	ldr	r3, [r7, #80]	; 0x50
	__HAL_RCC_TIM2_CLK_ENABLE();		// TIM2
 8004664:	4a62      	ldr	r2, [pc, #392]	; (80047f0 <periferal_clock_init+0x320>)
 8004666:	4b62      	ldr	r3, [pc, #392]	; (80047f0 <periferal_clock_init+0x320>)
 8004668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800466a:	f043 0301 	orr.w	r3, r3, #1
 800466e:	6593      	str	r3, [r2, #88]	; 0x58
 8004670:	4b5f      	ldr	r3, [pc, #380]	; (80047f0 <periferal_clock_init+0x320>)
 8004672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	64fb      	str	r3, [r7, #76]	; 0x4c
 800467a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
	__HAL_RCC_TIM3_CLK_ENABLE();		// TIM3
 800467c:	4a5c      	ldr	r2, [pc, #368]	; (80047f0 <periferal_clock_init+0x320>)
 800467e:	4b5c      	ldr	r3, [pc, #368]	; (80047f0 <periferal_clock_init+0x320>)
 8004680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004682:	f043 0302 	orr.w	r3, r3, #2
 8004686:	6593      	str	r3, [r2, #88]	; 0x58
 8004688:	4b59      	ldr	r3, [pc, #356]	; (80047f0 <periferal_clock_init+0x320>)
 800468a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800468c:	f003 0302 	and.w	r3, r3, #2
 8004690:	64bb      	str	r3, [r7, #72]	; 0x48
 8004692:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	__HAL_RCC_TIM4_CLK_ENABLE();		// TIM4
 8004694:	4a56      	ldr	r2, [pc, #344]	; (80047f0 <periferal_clock_init+0x320>)
 8004696:	4b56      	ldr	r3, [pc, #344]	; (80047f0 <periferal_clock_init+0x320>)
 8004698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800469a:	f043 0304 	orr.w	r3, r3, #4
 800469e:	6593      	str	r3, [r2, #88]	; 0x58
 80046a0:	4b53      	ldr	r3, [pc, #332]	; (80047f0 <periferal_clock_init+0x320>)
 80046a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046a4:	f003 0304 	and.w	r3, r3, #4
 80046a8:	647b      	str	r3, [r7, #68]	; 0x44
 80046aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	__HAL_RCC_TIM5_CLK_ENABLE();		// TIM5
 80046ac:	4a50      	ldr	r2, [pc, #320]	; (80047f0 <periferal_clock_init+0x320>)
 80046ae:	4b50      	ldr	r3, [pc, #320]	; (80047f0 <periferal_clock_init+0x320>)
 80046b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046b2:	f043 0308 	orr.w	r3, r3, #8
 80046b6:	6593      	str	r3, [r2, #88]	; 0x58
 80046b8:	4b4d      	ldr	r3, [pc, #308]	; (80047f0 <periferal_clock_init+0x320>)
 80046ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046bc:	f003 0308 	and.w	r3, r3, #8
 80046c0:	643b      	str	r3, [r7, #64]	; 0x40
 80046c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	__HAL_RCC_TIM15_CLK_ENABLE();		// TIM15
 80046c4:	4a4a      	ldr	r2, [pc, #296]	; (80047f0 <periferal_clock_init+0x320>)
 80046c6:	4b4a      	ldr	r3, [pc, #296]	; (80047f0 <periferal_clock_init+0x320>)
 80046c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046ce:	6613      	str	r3, [r2, #96]	; 0x60
 80046d0:	4b47      	ldr	r3, [pc, #284]	; (80047f0 <periferal_clock_init+0x320>)
 80046d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	__HAL_RCC_TIM16_CLK_ENABLE();		// TIM16
 80046dc:	4a44      	ldr	r2, [pc, #272]	; (80047f0 <periferal_clock_init+0x320>)
 80046de:	4b44      	ldr	r3, [pc, #272]	; (80047f0 <periferal_clock_init+0x320>)
 80046e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046e6:	6613      	str	r3, [r2, #96]	; 0x60
 80046e8:	4b41      	ldr	r3, [pc, #260]	; (80047f0 <periferal_clock_init+0x320>)
 80046ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80046f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	__HAL_RCC_TIM17_CLK_ENABLE();		// TIM17
 80046f4:	4a3e      	ldr	r2, [pc, #248]	; (80047f0 <periferal_clock_init+0x320>)
 80046f6:	4b3e      	ldr	r3, [pc, #248]	; (80047f0 <periferal_clock_init+0x320>)
 80046f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046fa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046fe:	6613      	str	r3, [r2, #96]	; 0x60
 8004700:	4b3b      	ldr	r3, [pc, #236]	; (80047f0 <periferal_clock_init+0x320>)
 8004702:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004704:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004708:	637b      	str	r3, [r7, #52]	; 0x34
 800470a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	__HAL_RCC_DMA1_CLK_ENABLE();		// DMA1
 800470c:	4a38      	ldr	r2, [pc, #224]	; (80047f0 <periferal_clock_init+0x320>)
 800470e:	4b38      	ldr	r3, [pc, #224]	; (80047f0 <periferal_clock_init+0x320>)
 8004710:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004712:	f043 0301 	orr.w	r3, r3, #1
 8004716:	6493      	str	r3, [r2, #72]	; 0x48
 8004718:	4b35      	ldr	r3, [pc, #212]	; (80047f0 <periferal_clock_init+0x320>)
 800471a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800471c:	f003 0301 	and.w	r3, r3, #1
 8004720:	633b      	str	r3, [r7, #48]	; 0x30
 8004722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	__HAL_RCC_DMAMUX1_CLK_ENABLE();		// DMAMUX
 8004724:	4a32      	ldr	r2, [pc, #200]	; (80047f0 <periferal_clock_init+0x320>)
 8004726:	4b32      	ldr	r3, [pc, #200]	; (80047f0 <periferal_clock_init+0x320>)
 8004728:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800472a:	f043 0304 	orr.w	r3, r3, #4
 800472e:	6493      	str	r3, [r2, #72]	; 0x48
 8004730:	4b2f      	ldr	r3, [pc, #188]	; (80047f0 <periferal_clock_init+0x320>)
 8004732:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	62fb      	str	r3, [r7, #44]	; 0x2c
 800473a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	__HAL_RCC_SPI1_CLK_ENABLE();		// SPI1
 800473c:	4a2c      	ldr	r2, [pc, #176]	; (80047f0 <periferal_clock_init+0x320>)
 800473e:	4b2c      	ldr	r3, [pc, #176]	; (80047f0 <periferal_clock_init+0x320>)
 8004740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004742:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004746:	6613      	str	r3, [r2, #96]	; 0x60
 8004748:	4b29      	ldr	r3, [pc, #164]	; (80047f0 <periferal_clock_init+0x320>)
 800474a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800474c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004750:	62bb      	str	r3, [r7, #40]	; 0x28
 8004752:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_SPI2_CLK_ENABLE();		// SPI2
 8004754:	4a26      	ldr	r2, [pc, #152]	; (80047f0 <periferal_clock_init+0x320>)
 8004756:	4b26      	ldr	r3, [pc, #152]	; (80047f0 <periferal_clock_init+0x320>)
 8004758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800475a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800475e:	6593      	str	r3, [r2, #88]	; 0x58
 8004760:	4b23      	ldr	r3, [pc, #140]	; (80047f0 <periferal_clock_init+0x320>)
 8004762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004764:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004768:	627b      	str	r3, [r7, #36]	; 0x24
 800476a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_SPI3_CLK_ENABLE();		// SPI3
 800476c:	4a20      	ldr	r2, [pc, #128]	; (80047f0 <periferal_clock_init+0x320>)
 800476e:	4b20      	ldr	r3, [pc, #128]	; (80047f0 <periferal_clock_init+0x320>)
 8004770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004772:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004776:	6593      	str	r3, [r2, #88]	; 0x58
 8004778:	4b1d      	ldr	r3, [pc, #116]	; (80047f0 <periferal_clock_init+0x320>)
 800477a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800477c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004780:	623b      	str	r3, [r7, #32]
 8004782:	6a3b      	ldr	r3, [r7, #32]
	
	// GPIO
	__HAL_RCC_PWR_CLK_ENABLE();
 8004784:	4a1a      	ldr	r2, [pc, #104]	; (80047f0 <periferal_clock_init+0x320>)
 8004786:	4b1a      	ldr	r3, [pc, #104]	; (80047f0 <periferal_clock_init+0x320>)
 8004788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800478a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800478e:	6593      	str	r3, [r2, #88]	; 0x58
 8004790:	4b17      	ldr	r3, [pc, #92]	; (80047f0 <periferal_clock_init+0x320>)
 8004792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004794:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004798:	61fb      	str	r3, [r7, #28]
 800479a:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800479c:	4a14      	ldr	r2, [pc, #80]	; (80047f0 <periferal_clock_init+0x320>)
 800479e:	4b14      	ldr	r3, [pc, #80]	; (80047f0 <periferal_clock_init+0x320>)
 80047a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047a2:	f043 0301 	orr.w	r3, r3, #1
 80047a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047a8:	4b11      	ldr	r3, [pc, #68]	; (80047f0 <periferal_clock_init+0x320>)
 80047aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ac:	f003 0301 	and.w	r3, r3, #1
 80047b0:	61bb      	str	r3, [r7, #24]
 80047b2:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80047b4:	4a0e      	ldr	r2, [pc, #56]	; (80047f0 <periferal_clock_init+0x320>)
 80047b6:	4b0e      	ldr	r3, [pc, #56]	; (80047f0 <periferal_clock_init+0x320>)
 80047b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ba:	f043 0302 	orr.w	r3, r3, #2
 80047be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047c0:	4b0b      	ldr	r3, [pc, #44]	; (80047f0 <periferal_clock_init+0x320>)
 80047c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	617b      	str	r3, [r7, #20]
 80047ca:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80047cc:	4a08      	ldr	r2, [pc, #32]	; (80047f0 <periferal_clock_init+0x320>)
 80047ce:	4b08      	ldr	r3, [pc, #32]	; (80047f0 <periferal_clock_init+0x320>)
 80047d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047d2:	f043 0304 	orr.w	r3, r3, #4
 80047d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047d8:	4b05      	ldr	r3, [pc, #20]	; (80047f0 <periferal_clock_init+0x320>)
 80047da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	613b      	str	r3, [r7, #16]
 80047e2:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80047e4:	4a02      	ldr	r2, [pc, #8]	; (80047f0 <periferal_clock_init+0x320>)
 80047e6:	4b02      	ldr	r3, [pc, #8]	; (80047f0 <periferal_clock_init+0x320>)
 80047e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ea:	f043 0308 	orr.w	r3, r3, #8
 80047ee:	e001      	b.n	80047f4 <periferal_clock_init+0x324>
 80047f0:	40021000 	.word	0x40021000
 80047f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047f6:	4b1c      	ldr	r3, [pc, #112]	; (8004868 <periferal_clock_init+0x398>)
 80047f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047fa:	f003 0308 	and.w	r3, r3, #8
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004802:	4a19      	ldr	r2, [pc, #100]	; (8004868 <periferal_clock_init+0x398>)
 8004804:	4b18      	ldr	r3, [pc, #96]	; (8004868 <periferal_clock_init+0x398>)
 8004806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004808:	f043 0310 	orr.w	r3, r3, #16
 800480c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800480e:	4b16      	ldr	r3, [pc, #88]	; (8004868 <periferal_clock_init+0x398>)
 8004810:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004812:	f003 0210 	and.w	r2, r3, #16
 8004816:	f107 0308 	add.w	r3, r7, #8
 800481a:	601a      	str	r2, [r3, #0]
 800481c:	f107 0308 	add.w	r3, r7, #8
 8004820:	681b      	ldr	r3, [r3, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8004822:	4a11      	ldr	r2, [pc, #68]	; (8004868 <periferal_clock_init+0x398>)
 8004824:	4b10      	ldr	r3, [pc, #64]	; (8004868 <periferal_clock_init+0x398>)
 8004826:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004828:	f043 0320 	orr.w	r3, r3, #32
 800482c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800482e:	4b0e      	ldr	r3, [pc, #56]	; (8004868 <periferal_clock_init+0x398>)
 8004830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004832:	f003 0220 	and.w	r2, r3, #32
 8004836:	1d3b      	adds	r3, r7, #4
 8004838:	601a      	str	r2, [r3, #0]
 800483a:	1d3b      	adds	r3, r7, #4
 800483c:	681b      	ldr	r3, [r3, #0]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 800483e:	4a0a      	ldr	r2, [pc, #40]	; (8004868 <periferal_clock_init+0x398>)
 8004840:	4b09      	ldr	r3, [pc, #36]	; (8004868 <periferal_clock_init+0x398>)
 8004842:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004848:	64d3      	str	r3, [r2, #76]	; 0x4c
 800484a:	4b07      	ldr	r3, [pc, #28]	; (8004868 <periferal_clock_init+0x398>)
 800484c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800484e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004852:	463b      	mov	r3, r7
 8004854:	601a      	str	r2, [r3, #0]
 8004856:	463b      	mov	r3, r7
 8004858:	681b      	ldr	r3, [r3, #0]
	
	HAL_PWREx_EnableVddIO2();
 800485a:	f7fc fdff 	bl	800145c <HAL_PWREx_EnableVddIO2>
 800485e:	bf00      	nop
 8004860:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}
 8004868:	40021000 	.word	0x40021000

0800486c <msp2807_setup>:
};

// MSP2807
// https://github.com/YuruPuro/MSP2807/blob/main/ILI9341/ILI9341-DEMO-SIMPLE/ILI9341-DEMO-SIMPLE.ino
static int32_t msp2807_setup(void)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b082      	sub	sp, #8
 8004870:	af00      	add	r7, sp, #0
	int32_t ret;
	uint8_t snd_data;
	
	// LCD
	// 
	cmd_mode();
 8004872:	485d      	ldr	r0, [pc, #372]	; (80049e8 <msp2807_setup+0x17c>)
 8004874:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004878:	b29b      	uxth	r3, r3
 800487a:	2200      	movs	r2, #0
 800487c:	4619      	mov	r1, r3
 800487e:	f7fb ffc7 	bl	8000810 <HAL_GPIO_WritePin>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004882:	f3bf 8f4f 	dsb	sy
	
	// 
	snd_data = MSP2807_LCD_CMD_SOFTWARE_RESET;
 8004886:	2301      	movs	r3, #1
 8004888:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 800488a:	1cf9      	adds	r1, r7, #3
 800488c:	2301      	movs	r3, #1
 800488e:	2200      	movs	r2, #0
 8004890:	2000      	movs	r0, #0
 8004892:	f002 fa9d 	bl	8006dd0 <spi_send_recv>
 8004896:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2b00      	cmp	r3, #0
 800489c:	f040 808f 	bne.w	80049be <msp2807_setup+0x152>
		goto MSP2807_SETUP_EXIT;
	}
	
	kz_tsleep(150);
 80048a0:	2096      	movs	r0, #150	; 0x96
 80048a2:	f004 fe2f 	bl	8009504 <kz_tsleep>
	
	// Normal Display Mode ON
	snd_data = MSP2807_LCD_CMD_NORMAL_DISPLAY_ON;
 80048a6:	2313      	movs	r3, #19
 80048a8:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 80048aa:	1cf9      	adds	r1, r7, #3
 80048ac:	2301      	movs	r3, #1
 80048ae:	2200      	movs	r2, #0
 80048b0:	2000      	movs	r0, #0
 80048b2:	f002 fa8d 	bl	8006dd0 <spi_send_recv>
 80048b6:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	f040 8081 	bne.w	80049c2 <msp2807_setup+0x156>
		goto MSP2807_SETUP_EXIT;
	}
	
	// Memory Access Control
	snd_data = MSP2807_LCD_CMD_MEMORY_ACCESS_CONTROL;
 80048c0:	2336      	movs	r3, #54	; 0x36
 80048c2:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 80048c4:	1cf9      	adds	r1, r7, #3
 80048c6:	2301      	movs	r3, #1
 80048c8:	2200      	movs	r2, #0
 80048ca:	2000      	movs	r0, #0
 80048cc:	f002 fa80 	bl	8006dd0 <spi_send_recv>
 80048d0:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d176      	bne.n	80049c6 <msp2807_setup+0x15a>
		goto MSP2807_SETUP_EXIT;
	}
	
	// 
	data_mode();
 80048d8:	4843      	ldr	r0, [pc, #268]	; (80049e8 <msp2807_setup+0x17c>)
 80048da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048de:	b29b      	uxth	r3, r3
 80048e0:	2201      	movs	r2, #1
 80048e2:	4619      	mov	r1, r3
 80048e4:	f7fb ff94 	bl	8000810 <HAL_GPIO_WritePin>
 80048e8:	f3bf 8f4f 	dsb	sy
	
	// 
	snd_data = 0x48;	// MX = ON , GBR = ON (,)
 80048ec:	2348      	movs	r3, #72	; 0x48
 80048ee:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 80048f0:	1cf9      	adds	r1, r7, #3
 80048f2:	2301      	movs	r3, #1
 80048f4:	2200      	movs	r2, #0
 80048f6:	2000      	movs	r0, #0
 80048f8:	f002 fa6a 	bl	8006dd0 <spi_send_recv>
 80048fc:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d162      	bne.n	80049ca <msp2807_setup+0x15e>
		goto MSP2807_SETUP_EXIT;
	}
	
	// 
	cmd_mode();
 8004904:	4838      	ldr	r0, [pc, #224]	; (80049e8 <msp2807_setup+0x17c>)
 8004906:	f44f 7300 	mov.w	r3, #512	; 0x200
 800490a:	b29b      	uxth	r3, r3
 800490c:	2200      	movs	r2, #0
 800490e:	4619      	mov	r1, r3
 8004910:	f7fb ff7e 	bl	8000810 <HAL_GPIO_WritePin>
 8004914:	f3bf 8f4f 	dsb	sy
	
	// Memory Access Control
	snd_data = MSP2807_LCD_CMD_PIXEL_FOMART_SET;
 8004918:	233a      	movs	r3, #58	; 0x3a
 800491a:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 800491c:	1cf9      	adds	r1, r7, #3
 800491e:	2301      	movs	r3, #1
 8004920:	2200      	movs	r2, #0
 8004922:	2000      	movs	r0, #0
 8004924:	f002 fa54 	bl	8006dd0 <spi_send_recv>
 8004928:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d14e      	bne.n	80049ce <msp2807_setup+0x162>
		goto MSP2807_SETUP_EXIT;
	}
	
	// 
	data_mode();
 8004930:	482d      	ldr	r0, [pc, #180]	; (80049e8 <msp2807_setup+0x17c>)
 8004932:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004936:	b29b      	uxth	r3, r3
 8004938:	2201      	movs	r2, #1
 800493a:	4619      	mov	r1, r3
 800493c:	f7fb ff68 	bl	8000810 <HAL_GPIO_WritePin>
 8004940:	f3bf 8f4f 	dsb	sy
	
	// 
	snd_data = 0x55;	// 16Bits / 1Pixcel
 8004944:	2355      	movs	r3, #85	; 0x55
 8004946:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8004948:	1cf9      	adds	r1, r7, #3
 800494a:	2301      	movs	r3, #1
 800494c:	2200      	movs	r2, #0
 800494e:	2000      	movs	r0, #0
 8004950:	f002 fa3e 	bl	8006dd0 <spi_send_recv>
 8004954:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d13a      	bne.n	80049d2 <msp2807_setup+0x166>
		goto MSP2807_SETUP_EXIT;
	}
	
	// 
	cmd_mode();
 800495c:	4822      	ldr	r0, [pc, #136]	; (80049e8 <msp2807_setup+0x17c>)
 800495e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004962:	b29b      	uxth	r3, r3
 8004964:	2200      	movs	r2, #0
 8004966:	4619      	mov	r1, r3
 8004968:	f7fb ff52 	bl	8000810 <HAL_GPIO_WritePin>
 800496c:	f3bf 8f4f 	dsb	sy
	
	// Sleep Out
	snd_data = MSP2807_LCD_CMD_SLEEP_OUT;
 8004970:	2311      	movs	r3, #17
 8004972:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8004974:	1cf9      	adds	r1, r7, #3
 8004976:	2301      	movs	r3, #1
 8004978:	2200      	movs	r2, #0
 800497a:	2000      	movs	r0, #0
 800497c:	f002 fa28 	bl	8006dd0 <spi_send_recv>
 8004980:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d126      	bne.n	80049d6 <msp2807_setup+0x16a>
		goto MSP2807_SETUP_EXIT;
	}
	
	kz_tsleep(60);
 8004988:	203c      	movs	r0, #60	; 0x3c
 800498a:	f004 fdbb 	bl	8009504 <kz_tsleep>
	
	// Display ON
	snd_data = MSP2807_LCD_CMD_DISPLAY_ON;
 800498e:	2329      	movs	r3, #41	; 0x29
 8004990:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8004992:	1cf9      	adds	r1, r7, #3
 8004994:	2301      	movs	r3, #1
 8004996:	2200      	movs	r2, #0
 8004998:	2000      	movs	r0, #0
 800499a:	f002 fa19 	bl	8006dd0 <spi_send_recv>
 800499e:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d119      	bne.n	80049da <msp2807_setup+0x16e>
		goto MSP2807_SETUP_EXIT;
	}
	
	// 
	// ADC
	snd_data = MSP2807_TOUCH_CMD_ADC_STP_PENDWN_ENABLE;
 80049a6:	2380      	movs	r3, #128	; 0x80
 80049a8:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, &snd_data, NULL, 1);
 80049aa:	1cf9      	adds	r1, r7, #3
 80049ac:	2301      	movs	r3, #1
 80049ae:	2200      	movs	r2, #0
 80049b0:	2001      	movs	r0, #1
 80049b2:	f002 fa0d 	bl	8006dd0 <spi_send_recv>
 80049b6:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	e00e      	b.n	80049dc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80049be:	bf00      	nop
 80049c0:	e00c      	b.n	80049dc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80049c2:	bf00      	nop
 80049c4:	e00a      	b.n	80049dc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80049c6:	bf00      	nop
 80049c8:	e008      	b.n	80049dc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80049ca:	bf00      	nop
 80049cc:	e006      	b.n	80049dc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80049ce:	bf00      	nop
 80049d0:	e004      	b.n	80049dc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80049d2:	bf00      	nop
 80049d4:	e002      	b.n	80049dc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80049d6:	bf00      	nop
 80049d8:	e000      	b.n	80049dc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80049da:	bf00      	nop
		goto MSP2807_SETUP_EXIT;
	}
	
MSP2807_SETUP_EXIT:	
	return ret;
 80049dc:	687b      	ldr	r3, [r7, #4]
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3708      	adds	r7, #8
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	48000800 	.word	0x48000800

080049ec <msp2807_init>:

// 
int32_t msp2807_init(void)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
	MSP2807_CTL *this = &msp2807_ctl;
 80049f2:	4b09      	ldr	r3, [pc, #36]	; (8004a18 <msp2807_init+0x2c>)
 80049f4:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(MSP2807_CTL));
 80049f6:	2208      	movs	r2, #8
 80049f8:	2100      	movs	r1, #0
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f004 ff2d 	bl	800985a <memset>
	
	// 
	this->lcd_state = ST_INITIALIZED;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	601a      	str	r2, [r3, #0]
	this->touch_state = ST_INITIALIZED;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	605a      	str	r2, [r3, #4]
	
	return E_OK;
 8004a0c:	2300      	movs	r3, #0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3708      	adds	r7, #8
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	20065a08 	.word	0x20065a08

08004a1c <msp2807_open>:

// 
int32_t msp2807_open(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
	MSP2807_CTL *this = &msp2807_ctl;
 8004a22:	4b25      	ldr	r3, [pc, #148]	; (8004ab8 <msp2807_open+0x9c>)
 8004a24:	603b      	str	r3, [r7, #0]
	int32_t ret;
	
	// 
	if (this->lcd_state != ST_INITIALIZED) {
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d002      	beq.n	8004a34 <msp2807_open+0x18>
		return -1;
 8004a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a32:	e03d      	b.n	8004ab0 <msp2807_open+0x94>
	}
	if (this->touch_state != ST_INITIALIZED) {
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d002      	beq.n	8004a42 <msp2807_open+0x26>
		return -1;
 8004a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a40:	e036      	b.n	8004ab0 <msp2807_open+0x94>
	}
	
	// SPI
	// LCD
	ret = spi_open(MSP2807_USW_SPI_CH_LCD, &lcd_spi_open_par);
 8004a42:	491e      	ldr	r1, [pc, #120]	; (8004abc <msp2807_open+0xa0>)
 8004a44:	2000      	movs	r0, #0
 8004a46:	f002 f951 	bl	8006cec <spi_open>
 8004a4a:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d003      	beq.n	8004a5a <msp2807_open+0x3e>
		console_str_send("lcd spi_open error\n");
 8004a52:	481b      	ldr	r0, [pc, #108]	; (8004ac0 <msp2807_open+0xa4>)
 8004a54:	f7ff f82c 	bl	8003ab0 <console_str_send>
		goto MSP2807_OPEN_EXIT;
 8004a58:	e029      	b.n	8004aae <msp2807_open+0x92>
	}
	
	// 
	ret = spi_open(MSP2807_USE_SPI_CH_TOUCH, &touch_spi_open_par);
 8004a5a:	491a      	ldr	r1, [pc, #104]	; (8004ac4 <msp2807_open+0xa8>)
 8004a5c:	2001      	movs	r0, #1
 8004a5e:	f002 f945 	bl	8006cec <spi_open>
 8004a62:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d003      	beq.n	8004a72 <msp2807_open+0x56>
		console_str_send("touch spi_open error\n");
 8004a6a:	4817      	ldr	r0, [pc, #92]	; (8004ac8 <msp2807_open+0xac>)
 8004a6c:	f7ff f820 	bl	8003ab0 <console_str_send>
		goto MSP2807_OPEN_EXIT;
 8004a70:	e01d      	b.n	8004aae <msp2807_open+0x92>
	}
	
	// MSP2807
	gpio_reset(GPIO_PIN_SET);
 8004a72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	4619      	mov	r1, r3
 8004a80:	f7fb fec6 	bl	8000810 <HAL_GPIO_WritePin>
 8004a84:	f3bf 8f4f 	dsb	sy
	kz_tsleep(20);	// (*) 
 8004a88:	2014      	movs	r0, #20
 8004a8a:	f004 fd3b 	bl	8009504 <kz_tsleep>
	
	// MSP2807
	ret = msp2807_setup();
 8004a8e:	f7ff feed 	bl	800486c <msp2807_setup>
 8004a92:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d003      	beq.n	8004aa2 <msp2807_open+0x86>
		console_str_send("msp2807_setup error\n");
 8004a9a:	480c      	ldr	r0, [pc, #48]	; (8004acc <msp2807_open+0xb0>)
 8004a9c:	f7ff f808 	bl	8003ab0 <console_str_send>
		goto MSP2807_OPEN_EXIT;
 8004aa0:	e005      	b.n	8004aae <msp2807_open+0x92>
	}
	
	// 
	this->lcd_state = ST_IDLE;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	2202      	movs	r2, #2
 8004aa6:	601a      	str	r2, [r3, #0]
	this->touch_state = ST_IDLE;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	605a      	str	r2, [r3, #4]
	
MSP2807_OPEN_EXIT:
	return ret;
 8004aae:	687b      	ldr	r3, [r7, #4]
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3708      	adds	r7, #8
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	20065a08 	.word	0x20065a08
 8004abc:	08009e60 	.word	0x08009e60
 8004ac0:	0800993c 	.word	0x0800993c
 8004ac4:	08009e68 	.word	0x08009e68
 8004ac8:	08009950 	.word	0x08009950
 8004acc:	08009968 	.word	0x08009968

08004ad0 <msp2807_write>:
	return E_OK;
}

// 
int32_t msp2807_write(uint16_t *disp_data)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
	MSP2807_CTL *this = &msp2807_ctl;
 8004ad8:	4b65      	ldr	r3, [pc, #404]	; (8004c70 <msp2807_write+0x1a0>)
 8004ada:	613b      	str	r3, [r7, #16]
	uint8_t snd_data[2];
	int32_t ret;
	
	// IDLE
	if (this->lcd_state != ST_IDLE) {
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d002      	beq.n	8004aea <msp2807_write+0x1a>
		return -1;
 8004ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ae8:	e0bd      	b.n	8004c66 <msp2807_write+0x196>
	}
	
	// 
	this->lcd_state = ST_RUNNING;
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	2203      	movs	r2, #3
 8004aee:	601a      	str	r2, [r3, #0]
	
	// 
	cmd_mode();
 8004af0:	4860      	ldr	r0, [pc, #384]	; (8004c74 <msp2807_write+0x1a4>)
 8004af2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	2200      	movs	r2, #0
 8004afa:	4619      	mov	r1, r3
 8004afc:	f7fb fe88 	bl	8000810 <HAL_GPIO_WritePin>
 8004b00:	f3bf 8f4f 	dsb	sy
	
	// Column Address Set
	snd_data[0] = MSP2807_LCD_CMD_COLUMN_ADDRESS_SET;
 8004b04:	232a      	movs	r3, #42	; 0x2a
 8004b06:	733b      	strb	r3, [r7, #12]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 1);
 8004b08:	f107 010c 	add.w	r1, r7, #12
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	2200      	movs	r2, #0
 8004b10:	2000      	movs	r0, #0
 8004b12:	f002 f95d 	bl	8006dd0 <spi_send_recv>
 8004b16:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f040 8092 	bne.w	8004c44 <msp2807_write+0x174>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	data_mode();
 8004b20:	4854      	ldr	r0, [pc, #336]	; (8004c74 <msp2807_write+0x1a4>)
 8004b22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	2201      	movs	r2, #1
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	f7fb fe70 	bl	8000810 <HAL_GPIO_WritePin>
 8004b30:	f3bf 8f4f 	dsb	sy
	
	// 
	snd_data[0] = 0x00;
 8004b34:	2300      	movs	r3, #0
 8004b36:	733b      	strb	r3, [r7, #12]
	snd_data[1] = 0x00;	//  0
 8004b38:	2300      	movs	r3, #0
 8004b3a:	737b      	strb	r3, [r7, #13]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8004b3c:	f107 010c 	add.w	r1, r7, #12
 8004b40:	2302      	movs	r3, #2
 8004b42:	2200      	movs	r2, #0
 8004b44:	2000      	movs	r0, #0
 8004b46:	f002 f943 	bl	8006dd0 <spi_send_recv>
 8004b4a:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d17a      	bne.n	8004c48 <msp2807_write+0x178>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	snd_data[0] = 0x00;
 8004b52:	2300      	movs	r3, #0
 8004b54:	733b      	strb	r3, [r7, #12]
	snd_data[1] = 0xEF;	//  239
 8004b56:	23ef      	movs	r3, #239	; 0xef
 8004b58:	737b      	strb	r3, [r7, #13]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8004b5a:	f107 010c 	add.w	r1, r7, #12
 8004b5e:	2302      	movs	r3, #2
 8004b60:	2200      	movs	r2, #0
 8004b62:	2000      	movs	r0, #0
 8004b64:	f002 f934 	bl	8006dd0 <spi_send_recv>
 8004b68:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d16d      	bne.n	8004c4c <msp2807_write+0x17c>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	cmd_mode();
 8004b70:	4840      	ldr	r0, [pc, #256]	; (8004c74 <msp2807_write+0x1a4>)
 8004b72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	2200      	movs	r2, #0
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	f7fb fe48 	bl	8000810 <HAL_GPIO_WritePin>
 8004b80:	f3bf 8f4f 	dsb	sy
	
	// Page Address Set
	snd_data[0] = MSP2807_LCD_CMD_PAGE_ADDRESS_SET;
 8004b84:	232b      	movs	r3, #43	; 0x2b
 8004b86:	733b      	strb	r3, [r7, #12]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 1);
 8004b88:	f107 010c 	add.w	r1, r7, #12
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	2200      	movs	r2, #0
 8004b90:	2000      	movs	r0, #0
 8004b92:	f002 f91d 	bl	8006dd0 <spi_send_recv>
 8004b96:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d158      	bne.n	8004c50 <msp2807_write+0x180>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	data_mode();
 8004b9e:	4835      	ldr	r0, [pc, #212]	; (8004c74 <msp2807_write+0x1a4>)
 8004ba0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	4619      	mov	r1, r3
 8004baa:	f7fb fe31 	bl	8000810 <HAL_GPIO_WritePin>
 8004bae:	f3bf 8f4f 	dsb	sy
	
	// 
	snd_data[0] = 0x00;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	733b      	strb	r3, [r7, #12]
	snd_data[1] = 0x00;	//  0
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	737b      	strb	r3, [r7, #13]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8004bba:	f107 010c 	add.w	r1, r7, #12
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	2000      	movs	r0, #0
 8004bc4:	f002 f904 	bl	8006dd0 <spi_send_recv>
 8004bc8:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d141      	bne.n	8004c54 <msp2807_write+0x184>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	snd_data[0] = 0x01;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	733b      	strb	r3, [r7, #12]
	snd_data[1] = 0x3F;	//  319
 8004bd4:	233f      	movs	r3, #63	; 0x3f
 8004bd6:	737b      	strb	r3, [r7, #13]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 8004bd8:	f107 010c 	add.w	r1, r7, #12
 8004bdc:	2302      	movs	r3, #2
 8004bde:	2200      	movs	r2, #0
 8004be0:	2000      	movs	r0, #0
 8004be2:	f002 f8f5 	bl	8006dd0 <spi_send_recv>
 8004be6:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d134      	bne.n	8004c58 <msp2807_write+0x188>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	cmd_mode();
 8004bee:	4821      	ldr	r0, [pc, #132]	; (8004c74 <msp2807_write+0x1a4>)
 8004bf0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	f7fb fe09 	bl	8000810 <HAL_GPIO_WritePin>
 8004bfe:	f3bf 8f4f 	dsb	sy
	
	// Memory Write
	snd_data[0] = MSP2807_LCD_CMD_MEMORY_WRITE;
 8004c02:	232c      	movs	r3, #44	; 0x2c
 8004c04:	733b      	strb	r3, [r7, #12]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 1);
 8004c06:	f107 010c 	add.w	r1, r7, #12
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	2000      	movs	r0, #0
 8004c10:	f002 f8de 	bl	8006dd0 <spi_send_recv>
 8004c14:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d11f      	bne.n	8004c5c <msp2807_write+0x18c>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	data_mode();
 8004c1c:	4815      	ldr	r0, [pc, #84]	; (8004c74 <msp2807_write+0x1a4>)
 8004c1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	2201      	movs	r2, #1
 8004c26:	4619      	mov	r1, r3
 8004c28:	f7fb fdf2 	bl	8000810 <HAL_GPIO_WritePin>
 8004c2c:	f3bf 8f4f 	dsb	sy
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, (uint8_t*)disp_data, NULL, (MSP2807_DISPLAY_HEIGHT*MSP2807_DISPLAY_WIDTH*2));
	if (ret != E_OK) {
		goto MSP2807_WRITE_EXIT;
	}
#endif
	ret = spi_send_dma(MSP2807_USW_SPI_CH_LCD, (uint8_t*)disp_data, (MSP2807_DISPLAY_HEIGHT*MSP2807_DISPLAY_WIDTH*2));
 8004c30:	f44f 3216 	mov.w	r2, #153600	; 0x25800
 8004c34:	6879      	ldr	r1, [r7, #4]
 8004c36:	2000      	movs	r0, #0
 8004c38:	f002 f93e 	bl	8006eb8 <spi_send_dma>
 8004c3c:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	e00c      	b.n	8004c5e <msp2807_write+0x18e>
		goto MSP2807_WRITE_EXIT;
 8004c44:	bf00      	nop
 8004c46:	e00a      	b.n	8004c5e <msp2807_write+0x18e>
		goto MSP2807_WRITE_EXIT;
 8004c48:	bf00      	nop
 8004c4a:	e008      	b.n	8004c5e <msp2807_write+0x18e>
		goto MSP2807_WRITE_EXIT;
 8004c4c:	bf00      	nop
 8004c4e:	e006      	b.n	8004c5e <msp2807_write+0x18e>
		goto MSP2807_WRITE_EXIT;
 8004c50:	bf00      	nop
 8004c52:	e004      	b.n	8004c5e <msp2807_write+0x18e>
		goto MSP2807_WRITE_EXIT;
 8004c54:	bf00      	nop
 8004c56:	e002      	b.n	8004c5e <msp2807_write+0x18e>
		goto MSP2807_WRITE_EXIT;
 8004c58:	bf00      	nop
 8004c5a:	e000      	b.n	8004c5e <msp2807_write+0x18e>
		goto MSP2807_WRITE_EXIT;
 8004c5c:	bf00      	nop
#endif
	
MSP2807_WRITE_EXIT:
	
	// 
	this->lcd_state = ST_IDLE;
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	2202      	movs	r2, #2
 8004c62:	601a      	str	r2, [r3, #0]
	
	return ret;
 8004c64:	697b      	ldr	r3, [r7, #20]
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3718      	adds	r7, #24
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	20065a08 	.word	0x20065a08
 8004c74:	48000800 	.word	0x48000800

08004c78 <msp2807_get_touch_pos>:

// x,y
// https://www.renesas.com/jp/ja/document/apn/723181
int32_t msp2807_get_touch_pos(uint16_t *x, uint16_t *y)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b086      	sub	sp, #24
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
	MSP2807_CTL *this = &msp2807_ctl;
 8004c82:	4b31      	ldr	r3, [pc, #196]	; (8004d48 <msp2807_get_touch_pos+0xd0>)
 8004c84:	617b      	str	r3, [r7, #20]
	int32_t ret;
	uint8_t snd_data[3];
	uint8_t rcv_data[3];
	
	// NULL
	if ((x == NULL) || (y == NULL)) {
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d002      	beq.n	8004c92 <msp2807_get_touch_pos+0x1a>
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d102      	bne.n	8004c98 <msp2807_get_touch_pos+0x20>
		return E_PAR;
 8004c92:	f04f 33ff 	mov.w	r3, #4294967295
 8004c96:	e052      	b.n	8004d3e <msp2807_get_touch_pos+0xc6>
	}
	
	// IDLE
	if (this->touch_state != ST_IDLE) {
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d002      	beq.n	8004ca6 <msp2807_get_touch_pos+0x2e>
		return E_OBJ;
 8004ca0:	f06f 0303 	mvn.w	r3, #3
 8004ca4:	e04b      	b.n	8004d3e <msp2807_get_touch_pos+0xc6>
	}
	
	snd_data[0] = MSP2807_TOUCH_CMD_X_ENABLE_PENDWN_DISABLE;
 8004ca6:	23d1      	movs	r3, #209	; 0xd1
 8004ca8:	733b      	strb	r3, [r7, #12]
	snd_data[1] = 0; // 
 8004caa:	2300      	movs	r3, #0
 8004cac:	737b      	strb	r3, [r7, #13]
	snd_data[2] = 0; // ;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	73bb      	strb	r3, [r7, #14]
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, snd_data, rcv_data, 3);
 8004cb2:	f107 0208 	add.w	r2, r7, #8
 8004cb6:	f107 010c 	add.w	r1, r7, #12
 8004cba:	2303      	movs	r3, #3
 8004cbc:	2001      	movs	r0, #1
 8004cbe:	f002 f887 	bl	8006dd0 <spi_send_recv>
 8004cc2:	6138      	str	r0, [r7, #16]
	if (ret != E_OK) {
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d128      	bne.n	8004d1c <msp2807_get_touch_pos+0xa4>
		goto MSP2807_GET_TOUCH_POS_EXIT;
	}
	
	// x
	*x = ((((uint16_t)rcv_data[1] << 8) | ((uint16_t)rcv_data[2])) >> 3);
 8004cca:	7a7b      	ldrb	r3, [r7, #9]
 8004ccc:	021b      	lsls	r3, r3, #8
 8004cce:	7aba      	ldrb	r2, [r7, #10]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	10db      	asrs	r3, r3, #3
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	801a      	strh	r2, [r3, #0]
	
	// 
	kz_tsleep(1);
 8004cda:	2001      	movs	r0, #1
 8004cdc:	f004 fc12 	bl	8009504 <kz_tsleep>
	
	snd_data[0] = MSP2807_TOUCH_CMD_Y_ENABLE_PENDWN_DISABLE;
 8004ce0:	2391      	movs	r3, #145	; 0x91
 8004ce2:	733b      	strb	r3, [r7, #12]
	snd_data[1] = 0; // 
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	737b      	strb	r3, [r7, #13]
	snd_data[2] = 0; // ;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	73bb      	strb	r3, [r7, #14]
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, snd_data, rcv_data, 3);
 8004cec:	f107 0208 	add.w	r2, r7, #8
 8004cf0:	f107 010c 	add.w	r1, r7, #12
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	2001      	movs	r0, #1
 8004cf8:	f002 f86a 	bl	8006dd0 <spi_send_recv>
 8004cfc:	6138      	str	r0, [r7, #16]
	if (ret != E_OK) {
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d10d      	bne.n	8004d20 <msp2807_get_touch_pos+0xa8>
		goto MSP2807_GET_TOUCH_POS_EXIT;
	}
	
	// y
	*y = ((((uint16_t)rcv_data[1] << 8) | ((uint16_t)rcv_data[2])) >> 3);
 8004d04:	7a7b      	ldrb	r3, [r7, #9]
 8004d06:	021b      	lsls	r3, r3, #8
 8004d08:	7aba      	ldrb	r2, [r7, #10]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	10db      	asrs	r3, r3, #3
 8004d0e:	b29a      	uxth	r2, r3
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	801a      	strh	r2, [r3, #0]
	
	// 
	kz_tsleep(1);
 8004d14:	2001      	movs	r0, #1
 8004d16:	f004 fbf5 	bl	8009504 <kz_tsleep>
 8004d1a:	e002      	b.n	8004d22 <msp2807_get_touch_pos+0xaa>
		goto MSP2807_GET_TOUCH_POS_EXIT;
 8004d1c:	bf00      	nop
 8004d1e:	e000      	b.n	8004d22 <msp2807_get_touch_pos+0xaa>
		goto MSP2807_GET_TOUCH_POS_EXIT;
 8004d20:	bf00      	nop
	
MSP2807_GET_TOUCH_POS_EXIT:
	
	// ADC
	snd_data[0] = MSP2807_TOUCH_CMD_ADC_STP_PENDWN_ENABLE;
 8004d22:	2380      	movs	r3, #128	; 0x80
 8004d24:	733b      	strb	r3, [r7, #12]
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, snd_data, NULL, 1);
 8004d26:	f107 010c 	add.w	r1, r7, #12
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	2001      	movs	r0, #1
 8004d30:	f002 f84e 	bl	8006dd0 <spi_send_recv>
 8004d34:	6138      	str	r0, [r7, #16]
	
	// 
	kz_tsleep(1);
 8004d36:	2001      	movs	r0, #1
 8004d38:	f004 fbe4 	bl	8009504 <kz_tsleep>
	
	return ret;
 8004d3c:	693b      	ldr	r3, [r7, #16]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3718      	adds	r7, #24
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	20065a08 	.word	0x20065a08

08004d4c <msp2807_get_touch_state>:

// 
MSP2807_PEN_STATE msp2807_get_touch_state(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
	const MSP2807_GPIO_CFG *cfg;
	MSP2807_PEN_STATE ret_state = MSP2807_PEN_STATE_RELEASE;
 8004d52:	2300      	movs	r3, #0
 8004d54:	73fb      	strb	r3, [r7, #15]
	GPIO_PinState state;
	
	// GPIO
	cfg = &gpio_cfg[MSP2807_GPIO_TYPE_PEN];
 8004d56:	4b0b      	ldr	r3, [pc, #44]	; (8004d84 <msp2807_get_touch_state+0x38>)
 8004d58:	60bb      	str	r3, [r7, #8]
	
	// 
	state = HAL_GPIO_ReadPin(cfg->pin_group, cfg->pin);
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	4619      	mov	r1, r3
 8004d66:	4610      	mov	r0, r2
 8004d68:	f7fb fd3a 	bl	80007e0 <HAL_GPIO_ReadPin>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	71fb      	strb	r3, [r7, #7]
	
	// low
	if (state == GPIO_PIN_RESET) { 
 8004d70:	79fb      	ldrb	r3, [r7, #7]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d101      	bne.n	8004d7a <msp2807_get_touch_state+0x2e>
		ret_state = MSP2807_PEN_STATE_PUSHED;
 8004d76:	2301      	movs	r3, #1
 8004d78:	73fb      	strb	r3, [r7, #15]
	}
	
	return ret_state;
 8004d7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3710      	adds	r7, #16
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	08009e58 	.word	0x08009e58

08004d88 <w25q20ew_cmd_write_enable>:
	SFDP_PARAMTER_HEADER	param_header;
} SFDP;

// 
int32_t w25q20ew_cmd_write_enable(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_ENABLE]);
 8004d8e:	4b07      	ldr	r3, [pc, #28]	; (8004dac <w25q20ew_cmd_write_enable+0x24>)
 8004d90:	607b      	str	r3, [r7, #4]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, NULL, 0);
 8004d92:	2300      	movs	r3, #0
 8004d94:	2200      	movs	r2, #0
 8004d96:	6879      	ldr	r1, [r7, #4]
 8004d98:	2000      	movs	r0, #0
 8004d9a:	f001 fc89 	bl	80066b0 <octospi_send>
 8004d9e:	6038      	str	r0, [r7, #0]
	
	return ret;
 8004da0:	683b      	ldr	r3, [r7, #0]
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3708      	adds	r7, #8
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	08009e70 	.word	0x08009e70

08004db0 <w25q20ew_cmd_write_single>:

//  (*)
int32_t w25q20ew_cmd_write_single(uint32_t addr, uint8_t *data, uint8_t size)
{
 8004db0:	b5b0      	push	{r4, r5, r7, lr}
 8004db2:	b08c      	sub	sp, #48	; 0x30
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	71fb      	strb	r3, [r7, #7]
	OCTOSPI_COM_CFG cfg;
	int32_t ret;
	
	// 
	memcpy(&cfg, &(cmd_config_tbl[CMD_PAGE_PROGRAM]), sizeof(OCTOSPI_COM_CFG));
 8004dbe:	4b0d      	ldr	r3, [pc, #52]	; (8004df4 <w25q20ew_cmd_write_single+0x44>)
 8004dc0:	f107 0410 	add.w	r4, r7, #16
 8004dc4:	f503 75c4 	add.w	r5, r3, #392	; 0x188
 8004dc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004dcc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004dd0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cfg.addr = addr;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	61bb      	str	r3, [r7, #24]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, &cfg, data, size);
 8004dd8:	79fb      	ldrb	r3, [r7, #7]
 8004dda:	f107 0110 	add.w	r1, r7, #16
 8004dde:	68ba      	ldr	r2, [r7, #8]
 8004de0:	2000      	movs	r0, #0
 8004de2:	f001 fc65 	bl	80066b0 <octospi_send>
 8004de6:	62f8      	str	r0, [r7, #44]	; 0x2c
	
	return ret;
 8004de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3730      	adds	r7, #48	; 0x30
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bdb0      	pop	{r4, r5, r7, pc}
 8004df2:	bf00      	nop
 8004df4:	08009e70 	.word	0x08009e70

08004df8 <w25q20ew_cmd_erase>:
}


//  (*)Sector Erase : addrSectorErase
int32_t w25q20ew_cmd_erase(uint32_t addr)
{
 8004df8:	b5b0      	push	{r4, r5, r7, lr}
 8004dfa:	b08a      	sub	sp, #40	; 0x28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
	OCTOSPI_COM_CFG cfg;
	int32_t ret;
	
	// 
	memcpy(&cfg, &(cmd_config_tbl[CMD_SECTOR_ERACE]), sizeof(OCTOSPI_COM_CFG));
 8004e00:	4b0c      	ldr	r3, [pc, #48]	; (8004e34 <w25q20ew_cmd_erase+0x3c>)
 8004e02:	f107 0408 	add.w	r4, r7, #8
 8004e06:	f503 75e0 	add.w	r5, r3, #448	; 0x1c0
 8004e0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e0e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004e12:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cfg.addr = addr;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	613b      	str	r3, [r7, #16]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, &cfg, NULL, 0);
 8004e1a:	f107 0108 	add.w	r1, r7, #8
 8004e1e:	2300      	movs	r3, #0
 8004e20:	2200      	movs	r2, #0
 8004e22:	2000      	movs	r0, #0
 8004e24:	f001 fc44 	bl	80066b0 <octospi_send>
 8004e28:	6278      	str	r0, [r7, #36]	; 0x24
	
	return ret;
 8004e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3728      	adds	r7, #40	; 0x28
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bdb0      	pop	{r4, r5, r7, pc}
 8004e34:	08009e70 	.word	0x08009e70

08004e38 <w25q20ew_cmd_write_disable>:

// 
int32_t w25q20ew_cmd_write_disable(void)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_DISABLE]);
 8004e3e:	4b07      	ldr	r3, [pc, #28]	; (8004e5c <w25q20ew_cmd_write_disable+0x24>)
 8004e40:	607b      	str	r3, [r7, #4]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, NULL, 0);
 8004e42:	2300      	movs	r3, #0
 8004e44:	2200      	movs	r2, #0
 8004e46:	6879      	ldr	r1, [r7, #4]
 8004e48:	2000      	movs	r0, #0
 8004e4a:	f001 fc31 	bl	80066b0 <octospi_send>
 8004e4e:	6038      	str	r0, [r7, #0]
	
	return ret;
 8004e50:	683b      	ldr	r3, [r7, #0]
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3708      	adds	r7, #8
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	08009ea8 	.word	0x08009ea8

08004e60 <w25q20ew_cmd_read_single>:

//  (*)
int32_t w25q20ew_cmd_read_single(uint32_t addr, uint8_t *data, uint8_t size)
{
 8004e60:	b5b0      	push	{r4, r5, r7, lr}
 8004e62:	b08c      	sub	sp, #48	; 0x30
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	71fb      	strb	r3, [r7, #7]
	OCTOSPI_COM_CFG cfg;
	int32_t ret;
	
	// 
	memcpy(&cfg, &(cmd_config_tbl[CMD_READ_DATA]), sizeof(OCTOSPI_COM_CFG));
 8004e6e:	4b0d      	ldr	r3, [pc, #52]	; (8004ea4 <w25q20ew_cmd_read_single+0x44>)
 8004e70:	f107 0410 	add.w	r4, r7, #16
 8004e74:	f103 05c4 	add.w	r5, r3, #196	; 0xc4
 8004e78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e7c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004e80:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cfg.addr = addr;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	61bb      	str	r3, [r7, #24]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, &cfg, data, size);
 8004e88:	79fb      	ldrb	r3, [r7, #7]
 8004e8a:	f107 0110 	add.w	r1, r7, #16
 8004e8e:	68ba      	ldr	r2, [r7, #8]
 8004e90:	2000      	movs	r0, #0
 8004e92:	f001 fc3d 	bl	8006710 <octospi_recv>
 8004e96:	62f8      	str	r0, [r7, #44]	; 0x2c
	
	return ret;
 8004e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3730      	adds	r7, #48	; 0x30
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bdb0      	pop	{r4, r5, r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	08009e70 	.word	0x08009e70

08004ea8 <w25q20ew_cmd_set_memory_mapped>:
	return ret;
}

// 
int32_t w25q20ew_cmd_set_memory_mapped(void)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	ret = octospi_memory_mapped(W25Q20EW_OCTOSPI_CH, read_cfg, write_cfg);
 8004eae:	4b07      	ldr	r3, [pc, #28]	; (8004ecc <w25q20ew_cmd_set_memory_mapped+0x24>)
 8004eb0:	6819      	ldr	r1, [r3, #0]
 8004eb2:	4b07      	ldr	r3, [pc, #28]	; (8004ed0 <w25q20ew_cmd_set_memory_mapped+0x28>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	2000      	movs	r0, #0
 8004eba:	f001 f9c3 	bl	8006244 <octospi_memory_mapped>
 8004ebe:	6078      	str	r0, [r7, #4]
	
	return ret;
 8004ec0:	687b      	ldr	r3, [r7, #4]
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3708      	adds	r7, #8
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	20040000 	.word	0x20040000
 8004ed0:	20040004 	.word	0x20040004

08004ed4 <w25q20ew_cmd_read_status_1>:

// 1
int32_t w25q20ew_cmd_read_status_1(uint8_t *data)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_STATUS_REGISTER_1]);
 8004edc:	4b06      	ldr	r3, [pc, #24]	; (8004ef8 <w25q20ew_cmd_read_status_1+0x24>)
 8004ede:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, data, sizeof(uint8_t));
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	68f9      	ldr	r1, [r7, #12]
 8004ee6:	2000      	movs	r0, #0
 8004ee8:	f001 fc12 	bl	8006710 <octospi_recv>
 8004eec:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8004eee:	68bb      	ldr	r3, [r7, #8]
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3710      	adds	r7, #16
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	08009ec4 	.word	0x08009ec4

08004efc <w25q20ew_cmd_get_devise_id>:
}

// ID
// 2byte
int32_t w25q20ew_cmd_get_devise_id(uint8_t *id)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_MANUFACTURER_DEVICE_ID]);
 8004f04:	4b06      	ldr	r3, [pc, #24]	; (8004f20 <w25q20ew_cmd_get_devise_id+0x24>)
 8004f06:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, id, 2);
 8004f08:	2302      	movs	r3, #2
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	68f9      	ldr	r1, [r7, #12]
 8004f0e:	2000      	movs	r0, #0
 8004f10:	f001 fbfe 	bl	8006710 <octospi_recv>
 8004f14:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8004f16:	68bb      	ldr	r3, [r7, #8]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3710      	adds	r7, #16
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	0800a0f4 	.word	0x0800a0f4

08004f24 <w25q20ew_cmd_get_sfdp>:

// SFDP
// 256byte
int32_t w25q20ew_cmd_get_sfdp(uint8_t *sfdp)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_SFDP_REGISTER]);
 8004f2c:	4b07      	ldr	r3, [pc, #28]	; (8004f4c <w25q20ew_cmd_get_sfdp+0x28>)
 8004f2e:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, sfdp, 256);
 8004f30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	68f9      	ldr	r1, [r7, #12]
 8004f38:	2000      	movs	r0, #0
 8004f3a:	f001 fbe9 	bl	8006710 <octospi_recv>
 8004f3e:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8004f40:	68bb      	ldr	r3, [r7, #8]
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	0800a180 	.word	0x0800a180

08004f50 <w25q20ew_polling_read_status_1>:
	FALSE,							// SIOO
};

// 1
static int32_t w25q20ew_polling_read_status_1(uint32_t bit, uint32_t flag, uint32_t timeout)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b08a      	sub	sp, #40	; 0x28
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
	uint8_t expected_status;
	uint8_t status = 0;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	75fb      	strb	r3, [r7, #23]
	uint32_t cnt;
	int32_t ret = E_TMOUT;
 8004f60:	f06f 0301 	mvn.w	r3, #1
 8004f64:	623b      	str	r3, [r7, #32]
	int32_t cmd_ret;
	
	// 
	cnt = timeout/W25Q20EW_POLLING_PERIOD;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	627b      	str	r3, [r7, #36]	; 0x24
	if (cnt == 1) {
 8004f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d101      	bne.n	8004f74 <w25q20ew_polling_read_status_1+0x24>
		cnt = 1;
 8004f70:	2301      	movs	r3, #1
 8004f72:	627b      	str	r3, [r7, #36]	; 0x24
	}
	
	// 
	expected_status = (flag << (bit - 1));
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	3b01      	subs	r3, #1
 8004f78:	68ba      	ldr	r2, [r7, #8]
 8004f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7e:	77fb      	strb	r3, [r7, #31]
	
	// 
	while(cnt-- > 0) {
 8004f80:	e015      	b.n	8004fae <w25q20ew_polling_read_status_1+0x5e>
		// 
		cmd_ret = w25q20ew_cmd_read_status_1(&status);
 8004f82:	f107 0317 	add.w	r3, r7, #23
 8004f86:	4618      	mov	r0, r3
 8004f88:	f7ff ffa4 	bl	8004ed4 <w25q20ew_cmd_read_status_1>
 8004f8c:	61b8      	str	r0, [r7, #24]
		// 
		if ((cmd_ret == E_OK) && ((status & bit) == expected_status)) {
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d109      	bne.n	8004fa8 <w25q20ew_polling_read_status_1+0x58>
 8004f94:	7dfb      	ldrb	r3, [r7, #23]
 8004f96:	461a      	mov	r2, r3
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	401a      	ands	r2, r3
 8004f9c:	7ffb      	ldrb	r3, [r7, #31]
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d102      	bne.n	8004fa8 <w25q20ew_polling_read_status_1+0x58>
			ret = E_OK;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	623b      	str	r3, [r7, #32]
			break;
 8004fa6:	e007      	b.n	8004fb8 <w25q20ew_polling_read_status_1+0x68>
		}
		// 
		kz_tsleep(W25Q20EW_POLLING_PERIOD);
 8004fa8:	2001      	movs	r0, #1
 8004faa:	f004 faab 	bl	8009504 <kz_tsleep>
	while(cnt-- > 0) {
 8004fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb0:	1e5a      	subs	r2, r3, #1
 8004fb2:	627a      	str	r2, [r7, #36]	; 0x24
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d1e4      	bne.n	8004f82 <w25q20ew_polling_read_status_1+0x32>
	}
	
	return ret;
 8004fb8:	6a3b      	ldr	r3, [r7, #32]
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3728      	adds	r7, #40	; 0x28
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
	...

08004fc4 <w25q20ew_init>:
	return ret;
}

// 
int32_t w25q20ew_init(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004fca:	4b07      	ldr	r3, [pc, #28]	; (8004fe8 <w25q20ew_init+0x24>)
 8004fcc:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(W25Q20EW_CTL));
 8004fce:	220c      	movs	r2, #12
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f004 fc41 	bl	800985a <memset>
	
	// 
	this->state = ST_INITIALIZED;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	601a      	str	r2, [r3, #0]
	
	return E_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3708      	adds	r7, #8
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	20065a10 	.word	0x20065a10

08004fec <w25q20ew_open>:

// 
int32_t w25q20ew_open(void)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004ff2:	4b0d      	ldr	r3, [pc, #52]	; (8005028 <w25q20ew_open+0x3c>)
 8004ff4:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	if (this->state != ST_INITIALIZED) {
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d002      	beq.n	8005004 <w25q20ew_open+0x18>
		return -1;
 8004ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8005002:	e00d      	b.n	8005020 <w25q20ew_open+0x34>
	}
	
	// octospi
	ret = octospi_open(W25Q20EW_OCTOSPI_CH, &open_par);
 8005004:	4909      	ldr	r1, [pc, #36]	; (800502c <w25q20ew_open+0x40>)
 8005006:	2000      	movs	r0, #0
 8005008:	f001 f870 	bl	80060ec <octospi_open>
 800500c:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d001      	beq.n	8005018 <w25q20ew_open+0x2c>
		return ret;
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	e003      	b.n	8005020 <w25q20ew_open+0x34>
		goto WRITE_EXIT;
	}
#endif
	
	// 
	this->state = ST_IDLE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2202      	movs	r2, #2
 800501c:	601a      	str	r2, [r3, #0]
	
	return E_OK;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	3708      	adds	r7, #8
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}
 8005028:	20065a10 	.word	0x20065a10
 800502c:	0800a1d4 	.word	0x0800a1d4

08005030 <w25q20ew_close>:

// 
int32_t w25q20ew_close(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005036:	4b0d      	ldr	r3, [pc, #52]	; (800506c <w25q20ew_close+0x3c>)
 8005038:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2b02      	cmp	r3, #2
 8005040:	d002      	beq.n	8005048 <w25q20ew_close+0x18>
		return -1;
 8005042:	f04f 33ff 	mov.w	r3, #4294967295
 8005046:	e00c      	b.n	8005062 <w25q20ew_close+0x32>
	}
	
	// octospi
	ret = octospi_close(W25Q20EW_OCTOSPI_CH);
 8005048:	2000      	movs	r0, #0
 800504a:	f001 f9e5 	bl	8006418 <octospi_close>
 800504e:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d001      	beq.n	800505a <w25q20ew_close+0x2a>
		return ret;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	e003      	b.n	8005062 <w25q20ew_close+0x32>
	}
	
	// 
	this->state = ST_INITIALIZED;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2201      	movs	r2, #1
 800505e:	601a      	str	r2, [r3, #0]
	
	return E_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3708      	adds	r7, #8
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	20065a10 	.word	0x20065a10

08005070 <w25q20ew_write>:

// 
int32_t w25q20ew_write(uint32_t addr, uint8_t *data, uint8_t size)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b08a      	sub	sp, #40	; 0x28
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	4613      	mov	r3, r2
 800507c:	71fb      	strb	r3, [r7, #7]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 800507e:	4b47      	ldr	r3, [pc, #284]	; (800519c <w25q20ew_write+0x12c>)
 8005080:	61fb      	str	r3, [r7, #28]
	uint32_t end_addr, current_size, current_addr;
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d102      	bne.n	800508e <w25q20ew_write+0x1e>
		return -1;
 8005088:	f04f 33ff 	mov.w	r3, #4294967295
 800508c:	e081      	b.n	8005192 <w25q20ew_write+0x122>
	}
	
	// 
	if (this->state != ST_IDLE) {
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2b02      	cmp	r3, #2
 8005094:	d002      	beq.n	800509c <w25q20ew_write+0x2c>
		return -1;
 8005096:	f04f 33ff 	mov.w	r3, #4294967295
 800509a:	e07a      	b.n	8005192 <w25q20ew_write+0x122>
	}
	// 
	this->state = ST_RUNNING;
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	2203      	movs	r2, #3
 80050a0:	601a      	str	r2, [r3, #0]
	
	// 256byte
	
	// 256byte
	current_size = W25Q20EW_1PAGE_SIZE - (addr % W25Q20EW_1PAGE_SIZE);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80050aa:	627b      	str	r3, [r7, #36]	; 0x24
	if (current_size > size) {
 80050ac:	79fa      	ldrb	r2, [r7, #7]
 80050ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d201      	bcs.n	80050b8 <w25q20ew_write+0x48>
		current_size = size;
 80050b4:	79fb      	ldrb	r3, [r7, #7]
 80050b6:	627b      	str	r3, [r7, #36]	; 0x24
	}
	
	// 
	current_addr = addr;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	623b      	str	r3, [r7, #32]
	end_addr = addr + size;
 80050bc:	79fa      	ldrb	r2, [r7, #7]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	4413      	add	r3, r2
 80050c2:	61bb      	str	r3, [r7, #24]
	
	// 
	do {
		// 
		ret = w25q20ew_cmd_write_enable();
 80050c4:	f7ff fe60 	bl	8004d88 <w25q20ew_cmd_write_enable>
 80050c8:	6178      	str	r0, [r7, #20]
		if (ret != E_OK) {
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d003      	beq.n	80050d8 <w25q20ew_write+0x68>
			console_str_send("write enable error\n");
 80050d0:	4833      	ldr	r0, [pc, #204]	; (80051a0 <w25q20ew_write+0x130>)
 80050d2:	f7fe fced 	bl	8003ab0 <console_str_send>
			goto WRITE_EXIT;
 80050d6:	e058      	b.n	800518a <w25q20ew_write+0x11a>
		}
		// 
		ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 1, W25Q20EW_TIMEOUT);
 80050d8:	220a      	movs	r2, #10
 80050da:	2101      	movs	r1, #1
 80050dc:	2002      	movs	r0, #2
 80050de:	f7ff ff37 	bl	8004f50 <w25q20ew_polling_read_status_1>
 80050e2:	6178      	str	r0, [r7, #20]
		if (ret != E_OK) {
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d003      	beq.n	80050f2 <w25q20ew_write+0x82>
			console_str_send("write enable wait error\n");
 80050ea:	482e      	ldr	r0, [pc, #184]	; (80051a4 <w25q20ew_write+0x134>)
 80050ec:	f7fe fce0 	bl	8003ab0 <console_str_send>
			goto WRITE_EXIT;
 80050f0:	e04b      	b.n	800518a <w25q20ew_write+0x11a>
		}
#ifdef WRITE_ACCESS_SINGLE	// 
		// 
		ret = w25q20ew_cmd_write_single(current_addr, data, current_size);
 80050f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	461a      	mov	r2, r3
 80050f8:	68b9      	ldr	r1, [r7, #8]
 80050fa:	6a38      	ldr	r0, [r7, #32]
 80050fc:	f7ff fe58 	bl	8004db0 <w25q20ew_cmd_write_single>
 8005100:	6178      	str	r0, [r7, #20]
		if (ret != E_OK) {
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d003      	beq.n	8005110 <w25q20ew_write+0xa0>
			console_str_send("write single error\n");
 8005108:	4827      	ldr	r0, [pc, #156]	; (80051a8 <w25q20ew_write+0x138>)
 800510a:	f7fe fcd1 	bl	8003ab0 <console_str_send>
			goto WRITE_EXIT;
 800510e:	e03c      	b.n	800518a <w25q20ew_write+0x11a>
#else
		console_str_send("no write access\n");
		
#endif
		// 
		ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_BUSY, 0, W25Q20EW_TIMEOUT);
 8005110:	220a      	movs	r2, #10
 8005112:	2100      	movs	r1, #0
 8005114:	2001      	movs	r0, #1
 8005116:	f7ff ff1b 	bl	8004f50 <w25q20ew_polling_read_status_1>
 800511a:	6178      	str	r0, [r7, #20]
		if (ret != E_OK) {
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <w25q20ew_write+0xba>
			console_str_send("busy wait error\n");
 8005122:	4822      	ldr	r0, [pc, #136]	; (80051ac <w25q20ew_write+0x13c>)
 8005124:	f7fe fcc4 	bl	8003ab0 <console_str_send>
			goto WRITE_EXIT;
 8005128:	e02f      	b.n	800518a <w25q20ew_write+0x11a>
		}
		// 
		ret = w25q20ew_cmd_write_disable();
 800512a:	f7ff fe85 	bl	8004e38 <w25q20ew_cmd_write_disable>
 800512e:	6178      	str	r0, [r7, #20]
		if (ret != E_OK) {
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d003      	beq.n	800513e <w25q20ew_write+0xce>
			console_str_send("write disable error\n");
 8005136:	481e      	ldr	r0, [pc, #120]	; (80051b0 <w25q20ew_write+0x140>)
 8005138:	f7fe fcba 	bl	8003ab0 <console_str_send>
			goto WRITE_EXIT;
 800513c:	e025      	b.n	800518a <w25q20ew_write+0x11a>
		}
		// 
		ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 0, W25Q20EW_TIMEOUT);
 800513e:	220a      	movs	r2, #10
 8005140:	2100      	movs	r1, #0
 8005142:	2002      	movs	r0, #2
 8005144:	f7ff ff04 	bl	8004f50 <w25q20ew_polling_read_status_1>
 8005148:	6178      	str	r0, [r7, #20]
		if (ret != E_OK) {
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d003      	beq.n	8005158 <w25q20ew_write+0xe8>
			console_str_send("write disable wait error\n");
 8005150:	4818      	ldr	r0, [pc, #96]	; (80051b4 <w25q20ew_write+0x144>)
 8005152:	f7fe fcad 	bl	8003ab0 <console_str_send>
			goto WRITE_EXIT;
 8005156:	e018      	b.n	800518a <w25q20ew_write+0x11a>
		}
		// 
		current_addr += current_size;
 8005158:	6a3a      	ldr	r2, [r7, #32]
 800515a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515c:	4413      	add	r3, r2
 800515e:	623b      	str	r3, [r7, #32]
		data += current_size;
 8005160:	68ba      	ldr	r2, [r7, #8]
 8005162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005164:	4413      	add	r3, r2
 8005166:	60bb      	str	r3, [r7, #8]
		current_size = ((current_addr + W25Q20EW_1PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : W25Q20EW_1PAGE_SIZE;
 8005168:	6a3b      	ldr	r3, [r7, #32]
 800516a:	f503 7280 	add.w	r2, r3, #256	; 0x100
 800516e:	69bb      	ldr	r3, [r7, #24]
 8005170:	429a      	cmp	r2, r3
 8005172:	d903      	bls.n	800517c <w25q20ew_write+0x10c>
 8005174:	69ba      	ldr	r2, [r7, #24]
 8005176:	6a3b      	ldr	r3, [r7, #32]
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	e001      	b.n	8005180 <w25q20ew_write+0x110>
 800517c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005180:	627b      	str	r3, [r7, #36]	; 0x24
		
	} while (current_addr < end_addr);
 8005182:	6a3a      	ldr	r2, [r7, #32]
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	429a      	cmp	r2, r3
 8005188:	d39c      	bcc.n	80050c4 <w25q20ew_write+0x54>
	
WRITE_EXIT:
	// 
	this->state = ST_IDLE;
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	2202      	movs	r2, #2
 800518e:	601a      	str	r2, [r3, #0]
	
	return E_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3728      	adds	r7, #40	; 0x28
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	20065a10 	.word	0x20065a10
 80051a0:	08009998 	.word	0x08009998
 80051a4:	080099ac 	.word	0x080099ac
 80051a8:	08009a14 	.word	0x08009a14
 80051ac:	08009a28 	.word	0x08009a28
 80051b0:	080099e0 	.word	0x080099e0
 80051b4:	080099f8 	.word	0x080099f8

080051b8 <w25q20ew_erase>:

// 
int32_t w25q20ew_erase(uint32_t addr)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 80051c0:	4b30      	ldr	r3, [pc, #192]	; (8005284 <w25q20ew_erase+0xcc>)
 80051c2:	60bb      	str	r3, [r7, #8]
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d002      	beq.n	80051d2 <w25q20ew_erase+0x1a>
		return E_PAR;
 80051cc:	f04f 33ff 	mov.w	r3, #4294967295
 80051d0:	e053      	b.n	800527a <w25q20ew_erase+0xc2>
	}
	
	// 
	if (addr > W25Q20EW_END_ADDRESS) {
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80051d8:	d302      	bcc.n	80051e0 <w25q20ew_erase+0x28>
		return E_PAR;
 80051da:	f04f 33ff 	mov.w	r3, #4294967295
 80051de:	e04c      	b.n	800527a <w25q20ew_erase+0xc2>
	}
	
	// 
	this->state = ST_RUNNING;
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	2203      	movs	r2, #3
 80051e4:	601a      	str	r2, [r3, #0]
	
	// 
	ret = w25q20ew_cmd_write_enable();
 80051e6:	f7ff fdcf 	bl	8004d88 <w25q20ew_cmd_write_enable>
 80051ea:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d003      	beq.n	80051fa <w25q20ew_erase+0x42>
		console_str_send("write enable error\n");
 80051f2:	4825      	ldr	r0, [pc, #148]	; (8005288 <w25q20ew_erase+0xd0>)
 80051f4:	f7fe fc5c 	bl	8003ab0 <console_str_send>
		goto ERASE_EXIT;
 80051f8:	e03b      	b.n	8005272 <w25q20ew_erase+0xba>
	}
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 1, W25Q20EW_TIMEOUT);
 80051fa:	220a      	movs	r2, #10
 80051fc:	2101      	movs	r1, #1
 80051fe:	2002      	movs	r0, #2
 8005200:	f7ff fea6 	bl	8004f50 <w25q20ew_polling_read_status_1>
 8005204:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d003      	beq.n	8005214 <w25q20ew_erase+0x5c>
		console_str_send("write enable wait error\n");
 800520c:	481f      	ldr	r0, [pc, #124]	; (800528c <w25q20ew_erase+0xd4>)
 800520e:	f7fe fc4f 	bl	8003ab0 <console_str_send>
		goto ERASE_EXIT;
 8005212:	e02e      	b.n	8005272 <w25q20ew_erase+0xba>
	}
	// 
	ret = w25q20ew_cmd_erase(addr);
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f7ff fdef 	bl	8004df8 <w25q20ew_cmd_erase>
 800521a:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d003      	beq.n	800522a <w25q20ew_erase+0x72>
		console_str_send("erace error\n");
 8005222:	481b      	ldr	r0, [pc, #108]	; (8005290 <w25q20ew_erase+0xd8>)
 8005224:	f7fe fc44 	bl	8003ab0 <console_str_send>
		goto ERASE_EXIT;
 8005228:	e023      	b.n	8005272 <w25q20ew_erase+0xba>
	}
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_BUSY, 0, W25Q20EW_TIMEOUT);
 800522a:	220a      	movs	r2, #10
 800522c:	2100      	movs	r1, #0
 800522e:	2001      	movs	r0, #1
 8005230:	f7ff fe8e 	bl	8004f50 <w25q20ew_polling_read_status_1>
 8005234:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d003      	beq.n	8005244 <w25q20ew_erase+0x8c>
		console_str_send("busy wait error\n");
 800523c:	4815      	ldr	r0, [pc, #84]	; (8005294 <w25q20ew_erase+0xdc>)
 800523e:	f7fe fc37 	bl	8003ab0 <console_str_send>
		goto ERASE_EXIT;
 8005242:	e016      	b.n	8005272 <w25q20ew_erase+0xba>
	}
	// 
	ret = w25q20ew_cmd_write_disable();
 8005244:	f7ff fdf8 	bl	8004e38 <w25q20ew_cmd_write_disable>
 8005248:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d003      	beq.n	8005258 <w25q20ew_erase+0xa0>
		console_str_send("write disable error\n");
 8005250:	4811      	ldr	r0, [pc, #68]	; (8005298 <w25q20ew_erase+0xe0>)
 8005252:	f7fe fc2d 	bl	8003ab0 <console_str_send>
		goto ERASE_EXIT;
 8005256:	e00c      	b.n	8005272 <w25q20ew_erase+0xba>
	}
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 0, W25Q20EW_TIMEOUT);
 8005258:	220a      	movs	r2, #10
 800525a:	2100      	movs	r1, #0
 800525c:	2002      	movs	r0, #2
 800525e:	f7ff fe77 	bl	8004f50 <w25q20ew_polling_read_status_1>
 8005262:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <w25q20ew_erase+0xba>
		console_str_send("write disable wait error\n");
 800526a:	480c      	ldr	r0, [pc, #48]	; (800529c <w25q20ew_erase+0xe4>)
 800526c:	f7fe fc20 	bl	8003ab0 <console_str_send>
		goto ERASE_EXIT;
 8005270:	bf00      	nop
	}
	
ERASE_EXIT:
	
	// 
	this->state = ST_IDLE;
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	2202      	movs	r2, #2
 8005276:	601a      	str	r2, [r3, #0]
	
	return ret;
 8005278:	68fb      	ldr	r3, [r7, #12]
}
 800527a:	4618      	mov	r0, r3
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	20065a10 	.word	0x20065a10
 8005288:	08009998 	.word	0x08009998
 800528c:	080099ac 	.word	0x080099ac
 8005290:	08009a3c 	.word	0x08009a3c
 8005294:	08009a28 	.word	0x08009a28
 8005298:	080099e0 	.word	0x080099e0
 800529c:	080099f8 	.word	0x080099f8

080052a0 <w25q20ew_read>:

// 
int32_t w25q20ew_read(uint32_t addr, uint8_t *data, uint8_t size)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b086      	sub	sp, #24
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	60f8      	str	r0, [r7, #12]
 80052a8:	60b9      	str	r1, [r7, #8]
 80052aa:	4613      	mov	r3, r2
 80052ac:	71fb      	strb	r3, [r7, #7]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 80052ae:	4b11      	ldr	r3, [pc, #68]	; (80052f4 <w25q20ew_read+0x54>)
 80052b0:	617b      	str	r3, [r7, #20]
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d102      	bne.n	80052be <w25q20ew_read+0x1e>
		return -1;
 80052b8:	f04f 33ff 	mov.w	r3, #4294967295
 80052bc:	e016      	b.n	80052ec <w25q20ew_read+0x4c>
	}
	
	// 
	if (this->state != ST_IDLE) {
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d002      	beq.n	80052cc <w25q20ew_read+0x2c>
		return -1;
 80052c6:	f04f 33ff 	mov.w	r3, #4294967295
 80052ca:	e00f      	b.n	80052ec <w25q20ew_read+0x4c>
	}
	// 
	this->state = ST_RUNNING;
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	2203      	movs	r2, #3
 80052d0:	601a      	str	r2, [r3, #0]
	
#ifdef READ_ACCESS_SINGLE	// 
	// 
	ret = w25q20ew_cmd_read_single(addr, data, size);
 80052d2:	79fb      	ldrb	r3, [r7, #7]
 80052d4:	461a      	mov	r2, r3
 80052d6:	68b9      	ldr	r1, [r7, #8]
 80052d8:	68f8      	ldr	r0, [r7, #12]
 80052da:	f7ff fdc1 	bl	8004e60 <w25q20ew_cmd_read_single>
 80052de:	6138      	str	r0, [r7, #16]
	if (ret != E_OK) {
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	2b00      	cmp	r3, #0
#endif
	
READ_END:
	
	// 
	this->state = ST_IDLE;
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	2202      	movs	r2, #2
 80052e8:	601a      	str	r2, [r3, #0]
	
	return ret;
 80052ea:	693b      	ldr	r3, [r7, #16]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3718      	adds	r7, #24
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	20065a10 	.word	0x20065a10

080052f8 <w25q20ew_set_memory_mappd>:

// 
int32_t w25q20ew_set_memory_mappd(void)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	ret = w25q20ew_cmd_set_memory_mapped();
 80052fe:	f7ff fdd3 	bl	8004ea8 <w25q20ew_cmd_set_memory_mapped>
 8005302:	6078      	str	r0, [r7, #4]
	
	return ret;
 8005304:	687b      	ldr	r3, [r7, #4]
}
 8005306:	4618      	mov	r0, r3
 8005308:	3708      	adds	r7, #8
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
	...

08005310 <w25q20ew_get_devise_id>:

// ID
// 2byte
int32_t w25q20ew_get_devise_id(uint8_t *id)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005318:	4b0b      	ldr	r3, [pc, #44]	; (8005348 <w25q20ew_get_devise_id+0x38>)
 800531a:	60fb      	str	r3, [r7, #12]
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b02      	cmp	r3, #2
 8005322:	d002      	beq.n	800532a <w25q20ew_get_devise_id+0x1a>
		return -1;
 8005324:	f04f 33ff 	mov.w	r3, #4294967295
 8005328:	e00a      	b.n	8005340 <w25q20ew_get_devise_id+0x30>
	}
	// 
	this->state = ST_RUNNING;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2203      	movs	r2, #3
 800532e:	601a      	str	r2, [r3, #0]
	
	// 
	ret = w25q20ew_cmd_get_devise_id(id);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f7ff fde3 	bl	8004efc <w25q20ew_cmd_get_devise_id>
 8005336:	60b8      	str	r0, [r7, #8]
	
	// 
	this->state = ST_IDLE;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2202      	movs	r2, #2
 800533c:	601a      	str	r2, [r3, #0]
	
	return ret;
 800533e:	68bb      	ldr	r3, [r7, #8]
}
 8005340:	4618      	mov	r0, r3
 8005342:	3710      	adds	r7, #16
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}
 8005348:	20065a10 	.word	0x20065a10

0800534c <w25q20ew_get_sfdp>:

// SFDP
// 256byte
int32_t w25q20ew_get_sfdp(uint8_t *sfdp)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005354:	4b0b      	ldr	r3, [pc, #44]	; (8005384 <w25q20ew_get_sfdp+0x38>)
 8005356:	60fb      	str	r3, [r7, #12]
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	2b02      	cmp	r3, #2
 800535e:	d002      	beq.n	8005366 <w25q20ew_get_sfdp+0x1a>
		return -1;
 8005360:	f04f 33ff 	mov.w	r3, #4294967295
 8005364:	e00a      	b.n	800537c <w25q20ew_get_sfdp+0x30>
	}
	// 
	this->state = ST_RUNNING;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2203      	movs	r2, #3
 800536a:	601a      	str	r2, [r3, #0]
	
	// 
	ret = w25q20ew_cmd_get_sfdp(sfdp);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f7ff fdd9 	bl	8004f24 <w25q20ew_cmd_get_sfdp>
 8005372:	60b8      	str	r0, [r7, #8]
	
	// 
	this->state = ST_IDLE;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2202      	movs	r2, #2
 8005378:	601a      	str	r2, [r3, #0]
	
	return ret;
 800537a:	68bb      	ldr	r3, [r7, #8]
}
 800537c:	4618      	mov	r0, r3
 800537e:	3710      	adds	r7, #16
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}
 8005384:	20065a10 	.word	0x20065a10

08005388 <w25q20ew_ctrl_cmd_get_device_id>:

// 
static void w25q20ew_ctrl_cmd_get_device_id(void)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
	uint8_t id[2];
	uint32_t ret;
	uint32_t i;
	
	// 
	memset(id, 0, sizeof(id));
 800538e:	1d3b      	adds	r3, r7, #4
 8005390:	2202      	movs	r2, #2
 8005392:	2100      	movs	r1, #0
 8005394:	4618      	mov	r0, r3
 8005396:	f004 fa60 	bl	800985a <memset>
	
	// ID
	ret = w25q20ew_get_devise_id(id);
 800539a:	1d3b      	adds	r3, r7, #4
 800539c:	4618      	mov	r0, r3
 800539e:	f7ff ffb7 	bl	8005310 <w25q20ew_get_devise_id>
 80053a2:	4603      	mov	r3, r0
 80053a4:	60bb      	str	r3, [r7, #8]
	if (ret != 0) {
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d002      	beq.n	80053b2 <w25q20ew_ctrl_cmd_get_device_id+0x2a>
		console_str_send("w25q20ew_get_devise_id error\n");
 80053ac:	480e      	ldr	r0, [pc, #56]	; (80053e8 <w25q20ew_ctrl_cmd_get_device_id+0x60>)
 80053ae:	f7fe fb7f 	bl	8003ab0 <console_str_send>
	}
	
	// 
	console_str_send("id\n");
 80053b2:	480e      	ldr	r0, [pc, #56]	; (80053ec <w25q20ew_ctrl_cmd_get_device_id+0x64>)
 80053b4:	f7fe fb7c 	bl	8003ab0 <console_str_send>
	for (i = 0; i < 2; i++) {
 80053b8:	2300      	movs	r3, #0
 80053ba:	60fb      	str	r3, [r7, #12]
 80053bc:	e00c      	b.n	80053d8 <w25q20ew_ctrl_cmd_get_device_id+0x50>
		console_val_send(id[i]);
 80053be:	1d3a      	adds	r2, r7, #4
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	4413      	add	r3, r2
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f7fe fb88 	bl	8003adc <console_val_send>
		console_str_send("\n");
 80053cc:	4808      	ldr	r0, [pc, #32]	; (80053f0 <w25q20ew_ctrl_cmd_get_device_id+0x68>)
 80053ce:	f7fe fb6f 	bl	8003ab0 <console_str_send>
	for (i = 0; i < 2; i++) {
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	3301      	adds	r3, #1
 80053d6:	60fb      	str	r3, [r7, #12]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d9ef      	bls.n	80053be <w25q20ew_ctrl_cmd_get_device_id+0x36>
	}
}
 80053de:	bf00      	nop
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	08009a4c 	.word	0x08009a4c
 80053ec:	08009a6c 	.word	0x08009a6c
 80053f0:	08009a70 	.word	0x08009a70

080053f4 <w25q20ew_ctrl_cmd_get_sfdp>:

// 
static void w25q20ew_ctrl_cmd_get_sfdp(void)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b0c4      	sub	sp, #272	; 0x110
 80053f8:	af00      	add	r7, sp, #0
	uint8_t sfdp[256];
	uint32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(sfdp, 0, sizeof(sfdp));
 80053fa:	463b      	mov	r3, r7
 80053fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005400:	2100      	movs	r1, #0
 8005402:	4618      	mov	r0, r3
 8005404:	f004 fa29 	bl	800985a <memset>
	
	// SFDP
	ret = w25q20ew_get_sfdp(sfdp);
 8005408:	463b      	mov	r3, r7
 800540a:	4618      	mov	r0, r3
 800540c:	f7ff ff9e 	bl	800534c <w25q20ew_get_sfdp>
 8005410:	4603      	mov	r3, r0
 8005412:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if (ret != 0) {
 8005416:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800541a:	2b00      	cmp	r3, #0
 800541c:	d002      	beq.n	8005424 <w25q20ew_ctrl_cmd_get_sfdp+0x30>
		console_str_send("w25q20ew_cmd_get_sfdp error\n");
 800541e:	4829      	ldr	r0, [pc, #164]	; (80054c4 <w25q20ew_ctrl_cmd_get_sfdp+0xd0>)
 8005420:	f7fe fb46 	bl	8003ab0 <console_str_send>
	}
	
	// 
	console_str_send("==================== SFDP ============================\n");
 8005424:	4828      	ldr	r0, [pc, #160]	; (80054c8 <w25q20ew_ctrl_cmd_get_sfdp+0xd4>)
 8005426:	f7fe fb43 	bl	8003ab0 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 800542a:	4828      	ldr	r0, [pc, #160]	; (80054cc <w25q20ew_ctrl_cmd_get_sfdp+0xd8>)
 800542c:	f7fe fb40 	bl	8003ab0 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 8005430:	4827      	ldr	r0, [pc, #156]	; (80054d0 <w25q20ew_ctrl_cmd_get_sfdp+0xdc>)
 8005432:	f7fe fb3d 	bl	8003ab0 <console_str_send>
	for (i = 0; i < 16; i++) {
 8005436:	2300      	movs	r3, #0
 8005438:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800543c:	e039      	b.n	80054b2 <w25q20ew_ctrl_cmd_get_sfdp+0xbe>
		for (j = 0; j < 16; j++) {
 800543e:	2300      	movs	r3, #0
 8005440:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8005444:	e029      	b.n	800549a <w25q20ew_ctrl_cmd_get_sfdp+0xa6>
			k = i*16+j;
 8005446:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800544a:	011a      	lsls	r2, r3, #4
 800544c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005450:	4413      	add	r3, r2
 8005452:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
			if (j == 0) {
 8005456:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800545a:	2b00      	cmp	r3, #0
 800545c:	d10c      	bne.n	8005478 <w25q20ew_ctrl_cmd_get_sfdp+0x84>
				// 
				console_str_send("0x");
 800545e:	481d      	ldr	r0, [pc, #116]	; (80054d4 <w25q20ew_ctrl_cmd_get_sfdp+0xe0>)
 8005460:	f7fe fb26 	bl	8003ab0 <console_str_send>
				console_val_send_hex(k, 2);
 8005464:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2102      	movs	r1, #2
 800546c:	4618      	mov	r0, r3
 800546e:	f7fe fc29 	bl	8003cc4 <console_val_send_hex>
				console_str_send(" |");
 8005472:	4819      	ldr	r0, [pc, #100]	; (80054d8 <w25q20ew_ctrl_cmd_get_sfdp+0xe4>)
 8005474:	f7fe fb1c 	bl	8003ab0 <console_str_send>
			}
			console_str_send(" ");
 8005478:	4818      	ldr	r0, [pc, #96]	; (80054dc <w25q20ew_ctrl_cmd_get_sfdp+0xe8>)
 800547a:	f7fe fb19 	bl	8003ab0 <console_str_send>
			console_val_send_hex(sfdp[k], 2);
 800547e:	463a      	mov	r2, r7
 8005480:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005484:	4413      	add	r3, r2
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	2102      	movs	r1, #2
 800548a:	4618      	mov	r0, r3
 800548c:	f7fe fc1a 	bl	8003cc4 <console_val_send_hex>
		for (j = 0; j < 16; j++) {
 8005490:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005494:	3301      	adds	r3, #1
 8005496:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800549a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800549e:	2b0f      	cmp	r3, #15
 80054a0:	d9d1      	bls.n	8005446 <w25q20ew_ctrl_cmd_get_sfdp+0x52>
		}
		console_str_send("\n");
 80054a2:	480f      	ldr	r0, [pc, #60]	; (80054e0 <w25q20ew_ctrl_cmd_get_sfdp+0xec>)
 80054a4:	f7fe fb04 	bl	8003ab0 <console_str_send>
	for (i = 0; i < 16; i++) {
 80054a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80054ac:	3301      	adds	r3, #1
 80054ae:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80054b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80054b6:	2b0f      	cmp	r3, #15
 80054b8:	d9c1      	bls.n	800543e <w25q20ew_ctrl_cmd_get_sfdp+0x4a>
	}
}
 80054ba:	bf00      	nop
 80054bc:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	08009a74 	.word	0x08009a74
 80054c8:	08009a94 	.word	0x08009a94
 80054cc:	08009acc 	.word	0x08009acc
 80054d0:	08009b04 	.word	0x08009b04
 80054d4:	08009b3c 	.word	0x08009b3c
 80054d8:	08009b40 	.word	0x08009b40
 80054dc:	08009b44 	.word	0x08009b44
 80054e0:	08009a70 	.word	0x08009a70

080054e4 <w25q20ew_ctrl_cmd_write_enable>:

// 
static void w25q20ew_ctrl_cmd_write_enable(void)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b082      	sub	sp, #8
 80054e8:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	console_str_send("write enable\n");
 80054ea:	4809      	ldr	r0, [pc, #36]	; (8005510 <w25q20ew_ctrl_cmd_write_enable+0x2c>)
 80054ec:	f7fe fae0 	bl	8003ab0 <console_str_send>
	ret = w25q20ew_cmd_write_enable();
 80054f0:	f7ff fc4a 	bl	8004d88 <w25q20ew_cmd_write_enable>
 80054f4:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d004      	beq.n	8005506 <w25q20ew_ctrl_cmd_write_enable+0x22>
		console_str_send("write enable error\n");
 80054fc:	4805      	ldr	r0, [pc, #20]	; (8005514 <w25q20ew_ctrl_cmd_write_enable+0x30>)
 80054fe:	f7fe fad7 	bl	8003ab0 <console_str_send>
		goto WRITE_ENABLE_EXIT;
 8005502:	bf00      	nop
	}
	
WRITE_ENABLE_EXIT:
	return;
 8005504:	bf00      	nop
 8005506:	bf00      	nop
}
 8005508:	3708      	adds	r7, #8
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	08009b48 	.word	0x08009b48
 8005514:	08009998 	.word	0x08009998

08005518 <w25q20ew_ctrl_cmd_write_disable>:

static void w25q20ew_ctrl_cmd_write_disable(void)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	console_str_send("write disable\n");
 800551e:	4809      	ldr	r0, [pc, #36]	; (8005544 <w25q20ew_ctrl_cmd_write_disable+0x2c>)
 8005520:	f7fe fac6 	bl	8003ab0 <console_str_send>
	ret = w25q20ew_cmd_write_disable();
 8005524:	f7ff fc88 	bl	8004e38 <w25q20ew_cmd_write_disable>
 8005528:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d004      	beq.n	800553a <w25q20ew_ctrl_cmd_write_disable+0x22>
		console_str_send("write disable error\n");
 8005530:	4805      	ldr	r0, [pc, #20]	; (8005548 <w25q20ew_ctrl_cmd_write_disable+0x30>)
 8005532:	f7fe fabd 	bl	8003ab0 <console_str_send>
		goto WRITE_DISABLE_EXIT;
 8005536:	bf00      	nop
	}
	
WRITE_DISABLE_EXIT:
	return;
 8005538:	bf00      	nop
 800553a:	bf00      	nop
}
 800553c:	3708      	adds	r7, #8
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	08009b58 	.word	0x08009b58
 8005548:	080099e0 	.word	0x080099e0

0800554c <w25q20ew_ctrl_cmd_read_status_1>:

static void w25q20ew_ctrl_cmd_read_status_1(void)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 8005552:	2300      	movs	r3, #0
 8005554:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = w25q20ew_cmd_read_status_1(&status);
 8005556:	1cfb      	adds	r3, r7, #3
 8005558:	4618      	mov	r0, r3
 800555a:	f7ff fcbb 	bl	8004ed4 <w25q20ew_cmd_read_status_1>
 800555e:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d003      	beq.n	800556e <w25q20ew_ctrl_cmd_read_status_1+0x22>
		console_str_send("status read error\n");
 8005566:	4809      	ldr	r0, [pc, #36]	; (800558c <w25q20ew_ctrl_cmd_read_status_1+0x40>)
 8005568:	f7fe faa2 	bl	8003ab0 <console_str_send>
		goto READ_STATUS_EXIT;
 800556c:	e00a      	b.n	8005584 <w25q20ew_ctrl_cmd_read_status_1+0x38>
	}
	console_str_send("status:");
 800556e:	4808      	ldr	r0, [pc, #32]	; (8005590 <w25q20ew_ctrl_cmd_read_status_1+0x44>)
 8005570:	f7fe fa9e 	bl	8003ab0 <console_str_send>
	console_val_send_hex(status, 2);
 8005574:	78fb      	ldrb	r3, [r7, #3]
 8005576:	2102      	movs	r1, #2
 8005578:	4618      	mov	r0, r3
 800557a:	f7fe fba3 	bl	8003cc4 <console_val_send_hex>
	console_str_send("\n");
 800557e:	4805      	ldr	r0, [pc, #20]	; (8005594 <w25q20ew_ctrl_cmd_read_status_1+0x48>)
 8005580:	f7fe fa96 	bl	8003ab0 <console_str_send>
	
READ_STATUS_EXIT:
	return;
 8005584:	bf00      	nop
}
 8005586:	3708      	adds	r7, #8
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}
 800558c:	08009b68 	.word	0x08009b68
 8005590:	08009b7c 	.word	0x08009b7c
 8005594:	08009a70 	.word	0x08009a70

08005598 <w25q20ew_ctrl_cmd_erace>:

static void w25q20ew_ctrl_cmd_erace(void)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b082      	sub	sp, #8
 800559c:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	ret = w25q20ew_erase(0);
 800559e:	2000      	movs	r0, #0
 80055a0:	f7ff fe0a 	bl	80051b8 <w25q20ew_erase>
 80055a4:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d004      	beq.n	80055b6 <w25q20ew_ctrl_cmd_erace+0x1e>
		console_str_send("erace error\n");
 80055ac:	4804      	ldr	r0, [pc, #16]	; (80055c0 <w25q20ew_ctrl_cmd_erace+0x28>)
 80055ae:	f7fe fa7f 	bl	8003ab0 <console_str_send>
		goto ERACE_EXIT;
 80055b2:	bf00      	nop
	}
	
ERACE_EXIT:
	return;
 80055b4:	bf00      	nop
 80055b6:	bf00      	nop
}
 80055b8:	3708      	adds	r7, #8
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	08009a3c 	.word	0x08009a3c

080055c4 <w25q20ew_ctrl_cmd_read>:

#define W25Q20EW_BUFF_SIZE	(4*1024)
static uint8_t w25q20ew_buff[W25Q20EW_BUFF_SIZE];
static void w25q20ew_ctrl_cmd_read(void)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
	int32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(w25q20ew_buff, 0, sizeof(W25Q20EW_BUFF_SIZE));
 80055ca:	2204      	movs	r2, #4
 80055cc:	2100      	movs	r1, #0
 80055ce:	4824      	ldr	r0, [pc, #144]	; (8005660 <w25q20ew_ctrl_cmd_read+0x9c>)
 80055d0:	f004 f943 	bl	800985a <memset>
	
	// 
	ret = w25q20ew_read(0, w25q20ew_buff, W25Q20EW_BUFF_SIZE);
 80055d4:	2200      	movs	r2, #0
 80055d6:	4922      	ldr	r1, [pc, #136]	; (8005660 <w25q20ew_ctrl_cmd_read+0x9c>)
 80055d8:	2000      	movs	r0, #0
 80055da:	f7ff fe61 	bl	80052a0 <w25q20ew_read>
 80055de:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d003      	beq.n	80055ee <w25q20ew_ctrl_cmd_read+0x2a>
		console_str_send("read error\n");
 80055e6:	481f      	ldr	r0, [pc, #124]	; (8005664 <w25q20ew_ctrl_cmd_read+0xa0>)
 80055e8:	f7fe fa62 	bl	8003ab0 <console_str_send>
		goto ERACE_EXIT;
 80055ec:	e033      	b.n	8005656 <w25q20ew_ctrl_cmd_read+0x92>
	}
	
	// 
	console_str_send("==================== BUFF ============================\n");
 80055ee:	481e      	ldr	r0, [pc, #120]	; (8005668 <w25q20ew_ctrl_cmd_read+0xa4>)
 80055f0:	f7fe fa5e 	bl	8003ab0 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 80055f4:	481d      	ldr	r0, [pc, #116]	; (800566c <w25q20ew_ctrl_cmd_read+0xa8>)
 80055f6:	f7fe fa5b 	bl	8003ab0 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 80055fa:	481d      	ldr	r0, [pc, #116]	; (8005670 <w25q20ew_ctrl_cmd_read+0xac>)
 80055fc:	f7fe fa58 	bl	8003ab0 <console_str_send>
	for (i = 0; i < 16; i++) {
 8005600:	2300      	movs	r3, #0
 8005602:	60fb      	str	r3, [r7, #12]
 8005604:	e024      	b.n	8005650 <w25q20ew_ctrl_cmd_read+0x8c>
		for (j = 0; j < 16; j++) {
 8005606:	2300      	movs	r3, #0
 8005608:	60bb      	str	r3, [r7, #8]
 800560a:	e018      	b.n	800563e <w25q20ew_ctrl_cmd_read+0x7a>
			k = i*16+j;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	011a      	lsls	r2, r3, #4
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	4413      	add	r3, r2
 8005614:	603b      	str	r3, [r7, #0]
			if (j == 0) {
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d102      	bne.n	8005622 <w25q20ew_ctrl_cmd_read+0x5e>
				// 
				//console_str_send("0x");
				//console_val_send_hex(k, 2);
				console_str_send(" |");
 800561c:	4815      	ldr	r0, [pc, #84]	; (8005674 <w25q20ew_ctrl_cmd_read+0xb0>)
 800561e:	f7fe fa47 	bl	8003ab0 <console_str_send>
			}
			console_str_send(" ");
 8005622:	4815      	ldr	r0, [pc, #84]	; (8005678 <w25q20ew_ctrl_cmd_read+0xb4>)
 8005624:	f7fe fa44 	bl	8003ab0 <console_str_send>
			console_val_send_hex(w25q20ew_buff[k], 2);
 8005628:	4a0d      	ldr	r2, [pc, #52]	; (8005660 <w25q20ew_ctrl_cmd_read+0x9c>)
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	4413      	add	r3, r2
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	2102      	movs	r1, #2
 8005632:	4618      	mov	r0, r3
 8005634:	f7fe fb46 	bl	8003cc4 <console_val_send_hex>
		for (j = 0; j < 16; j++) {
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	3301      	adds	r3, #1
 800563c:	60bb      	str	r3, [r7, #8]
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	2b0f      	cmp	r3, #15
 8005642:	d9e3      	bls.n	800560c <w25q20ew_ctrl_cmd_read+0x48>
		}
		console_str_send("\n");
 8005644:	480d      	ldr	r0, [pc, #52]	; (800567c <w25q20ew_ctrl_cmd_read+0xb8>)
 8005646:	f7fe fa33 	bl	8003ab0 <console_str_send>
	for (i = 0; i < 16; i++) {
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	3301      	adds	r3, #1
 800564e:	60fb      	str	r3, [r7, #12]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2b0f      	cmp	r3, #15
 8005654:	d9d7      	bls.n	8005606 <w25q20ew_ctrl_cmd_read+0x42>
	}
	
ERACE_EXIT:
	return;
 8005656:	bf00      	nop
}
 8005658:	3710      	adds	r7, #16
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	20065a1c 	.word	0x20065a1c
 8005664:	08009b84 	.word	0x08009b84
 8005668:	08009b90 	.word	0x08009b90
 800566c:	08009acc 	.word	0x08009acc
 8005670:	08009b04 	.word	0x08009b04
 8005674:	08009b40 	.word	0x08009b40
 8005678:	08009b44 	.word	0x08009b44
 800567c:	08009a70 	.word	0x08009a70

08005680 <w25q20ew_set_cmd>:

// 
void w25q20ew_set_cmd(void)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "w25q20ew get_device_id";
 8005686:	4b1e      	ldr	r3, [pc, #120]	; (8005700 <w25q20ew_set_cmd+0x80>)
 8005688:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_get_device_id;
 800568a:	4b1e      	ldr	r3, [pc, #120]	; (8005704 <w25q20ew_set_cmd+0x84>)
 800568c:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 800568e:	463b      	mov	r3, r7
 8005690:	4618      	mov	r0, r3
 8005692:	f7fe fba7 	bl	8003de4 <console_set_command>
	cmd.input = "w25q20ew get_sfdp";
 8005696:	4b1c      	ldr	r3, [pc, #112]	; (8005708 <w25q20ew_set_cmd+0x88>)
 8005698:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_get_sfdp;
 800569a:	4b1c      	ldr	r3, [pc, #112]	; (800570c <w25q20ew_set_cmd+0x8c>)
 800569c:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 800569e:	463b      	mov	r3, r7
 80056a0:	4618      	mov	r0, r3
 80056a2:	f7fe fb9f 	bl	8003de4 <console_set_command>
	cmd.input = "w25q20ew write enable";
 80056a6:	4b1a      	ldr	r3, [pc, #104]	; (8005710 <w25q20ew_set_cmd+0x90>)
 80056a8:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_write_enable;
 80056aa:	4b1a      	ldr	r3, [pc, #104]	; (8005714 <w25q20ew_set_cmd+0x94>)
 80056ac:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80056ae:	463b      	mov	r3, r7
 80056b0:	4618      	mov	r0, r3
 80056b2:	f7fe fb97 	bl	8003de4 <console_set_command>
	cmd.input = "w25q20ew write disable";
 80056b6:	4b18      	ldr	r3, [pc, #96]	; (8005718 <w25q20ew_set_cmd+0x98>)
 80056b8:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_write_disable;
 80056ba:	4b18      	ldr	r3, [pc, #96]	; (800571c <w25q20ew_set_cmd+0x9c>)
 80056bc:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80056be:	463b      	mov	r3, r7
 80056c0:	4618      	mov	r0, r3
 80056c2:	f7fe fb8f 	bl	8003de4 <console_set_command>
	cmd.input = "w25q20ew read status1";
 80056c6:	4b16      	ldr	r3, [pc, #88]	; (8005720 <w25q20ew_set_cmd+0xa0>)
 80056c8:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_read_status_1;
 80056ca:	4b16      	ldr	r3, [pc, #88]	; (8005724 <w25q20ew_set_cmd+0xa4>)
 80056cc:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80056ce:	463b      	mov	r3, r7
 80056d0:	4618      	mov	r0, r3
 80056d2:	f7fe fb87 	bl	8003de4 <console_set_command>
	cmd.input = "w25q20ew erace";
 80056d6:	4b14      	ldr	r3, [pc, #80]	; (8005728 <w25q20ew_set_cmd+0xa8>)
 80056d8:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_erace;
 80056da:	4b14      	ldr	r3, [pc, #80]	; (800572c <w25q20ew_set_cmd+0xac>)
 80056dc:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80056de:	463b      	mov	r3, r7
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7fe fb7f 	bl	8003de4 <console_set_command>
	cmd.input = "w25q20ew read";
 80056e6:	4b12      	ldr	r3, [pc, #72]	; (8005730 <w25q20ew_set_cmd+0xb0>)
 80056e8:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_read;
 80056ea:	4b12      	ldr	r3, [pc, #72]	; (8005734 <w25q20ew_set_cmd+0xb4>)
 80056ec:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80056ee:	463b      	mov	r3, r7
 80056f0:	4618      	mov	r0, r3
 80056f2:	f7fe fb77 	bl	8003de4 <console_set_command>
}
 80056f6:	bf00      	nop
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	08009bc8 	.word	0x08009bc8
 8005704:	08005389 	.word	0x08005389
 8005708:	08009be0 	.word	0x08009be0
 800570c:	080053f5 	.word	0x080053f5
 8005710:	08009bf4 	.word	0x08009bf4
 8005714:	080054e5 	.word	0x080054e5
 8005718:	08009c0c 	.word	0x08009c0c
 800571c:	08005519 	.word	0x08005519
 8005720:	08009c24 	.word	0x08009c24
 8005724:	0800554d 	.word	0x0800554d
 8005728:	08009c3c 	.word	0x08009c3c
 800572c:	08005599 	.word	0x08005599
 8005730:	08009c4c 	.word	0x08009c4c
 8005734:	080055c5 	.word	0x080055c5

08005738 <dma_common_handler>:
	15,		// DMA_RESOURCE_SPI3_TX
};

// 
static void dma_common_handler(DMA_CH ch)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b08e      	sub	sp, #56	; 0x38
 800573c:	af00      	add	r7, sp, #0
 800573e:	4603      	mov	r3, r0
 8005740:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
 8005742:	4b40      	ldr	r3, [pc, #256]	; (8005844 <dma_common_handler+0x10c>)
 8005744:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_CTL *this = get_myself(ch);
 8005746:	79fa      	ldrb	r2, [r7, #7]
 8005748:	4613      	mov	r3, r2
 800574a:	00db      	lsls	r3, r3, #3
 800574c:	4413      	add	r3, r2
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	4a3d      	ldr	r2, [pc, #244]	; (8005848 <dma_common_handler+0x110>)
 8005752:	4413      	add	r3, r2
 8005754:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t global_bit_pos = ((ch * 4) + 0);
 8005756:	79fb      	ldrb	r3, [r7, #7]
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t comp_bit_pos =   ((ch * 4) + 1);
 800575c:	79fb      	ldrb	r3, [r7, #7]
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	3301      	adds	r3, #1
 8005762:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t half_bit_pos =   ((ch * 4) + 2);
 8005764:	79fb      	ldrb	r3, [r7, #7]
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	3302      	adds	r3, #2
 800576a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t err_bit_pos =    ((ch * 4) + 3);
 800576c:	79fb      	ldrb	r3, [r7, #7]
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	3303      	adds	r3, #3
 8005772:	623b      	str	r3, [r7, #32]
	DMA_SEND send_info;
	
	// 
	if (dma->isr & (1UL << err_bit_pos)) {
 8005774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	6a3b      	ldr	r3, [r7, #32]
 800577a:	fa22 f303 	lsr.w	r3, r2, r3
 800577e:	f003 0301 	and.w	r3, r3, #1
 8005782:	2b00      	cmp	r3, #0
 8005784:	d015      	beq.n	80057b2 <dma_common_handler+0x7a>
		// 
		// (*)EN0
		dma->ifcr |= (1UL << err_bit_pos);
 8005786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	2101      	movs	r1, #1
 800578c:	6a3b      	ldr	r3, [r7, #32]
 800578e:	fa01 f303 	lsl.w	r3, r1, r3
 8005792:	431a      	orrs	r2, r3
 8005794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005796:	605a      	str	r2, [r3, #4]
		// 
		dma_stop(ch);
 8005798:	79fb      	ldrb	r3, [r7, #7]
 800579a:	4618      	mov	r0, r3
 800579c:	f000 fac6 	bl	8005d2c <dma_stop>
		// 
		this->callback(ch, -1, this->callback_vp);
 80057a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057a6:	6892      	ldr	r2, [r2, #8]
 80057a8:	79f8      	ldrb	r0, [r7, #7]
 80057aa:	f04f 31ff 	mov.w	r1, #4294967295
 80057ae:	4798      	blx	r3
		return;
 80057b0:	e045      	b.n	800583e <dma_common_handler+0x106>
	}
	
	// 
	if (dma->isr & (1UL << comp_bit_pos)) {
 80057b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b8:	fa22 f303 	lsr.w	r3, r2, r3
 80057bc:	f003 0301 	and.w	r3, r3, #1
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d03b      	beq.n	800583c <dma_common_handler+0x104>
		// 
		dma->ifcr |= (1UL << half_bit_pos) | (1UL << comp_bit_pos) | (1UL << global_bit_pos);
 80057c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057c6:	685a      	ldr	r2, [r3, #4]
 80057c8:	2101      	movs	r1, #1
 80057ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057cc:	4099      	lsls	r1, r3
 80057ce:	2001      	movs	r0, #1
 80057d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057d2:	fa00 f303 	lsl.w	r3, r0, r3
 80057d6:	4319      	orrs	r1, r3
 80057d8:	2001      	movs	r0, #1
 80057da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057dc:	fa00 f303 	lsl.w	r3, r0, r3
 80057e0:	430b      	orrs	r3, r1
 80057e2:	431a      	orrs	r2, r3
 80057e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057e6:	605a      	str	r2, [r3, #4]
		// 
		dma_stop(ch);
 80057e8:	79fb      	ldrb	r3, [r7, #7]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f000 fa9e 	bl	8005d2c <dma_stop>
		// 
		if (this->remain_transfer_count != 0) {
 80057f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057f2:	68db      	ldr	r3, [r3, #12]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d019      	beq.n	800582c <dma_common_handler+0xf4>
			// DMA
			memcpy(&send_info, &(this->send_info), sizeof(DMA_SEND));
 80057f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057fa:	f103 0110 	add.w	r1, r3, #16
 80057fe:	f107 030c 	add.w	r3, r7, #12
 8005802:	2214      	movs	r2, #20
 8005804:	4618      	mov	r0, r3
 8005806:	f004 f81d 	bl	8009844 <memcpy>
			send_info.src_addr = this->send_info.src_addr + this->send_info.transfer_count;
 800580a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800580c:	691a      	ldr	r2, [r3, #16]
 800580e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005810:	6a1b      	ldr	r3, [r3, #32]
 8005812:	4413      	add	r3, r2
 8005814:	60fb      	str	r3, [r7, #12]
			send_info.transfer_count = this->remain_transfer_count;
 8005816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	61fb      	str	r3, [r7, #28]
			dma_start_ex(ch, &send_info);
 800581c:	f107 020c 	add.w	r2, r7, #12
 8005820:	79fb      	ldrb	r3, [r7, #7]
 8005822:	4611      	mov	r1, r2
 8005824:	4618      	mov	r0, r3
 8005826:	f000 f8e3 	bl	80059f0 <dma_start_ex>
			// 
			this->callback(ch, 0, this->callback_vp);
		}
	}
	
	return;
 800582a:	e007      	b.n	800583c <dma_common_handler+0x104>
			this->callback(ch, 0, this->callback_vp);
 800582c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005832:	6892      	ldr	r2, [r2, #8]
 8005834:	79f8      	ldrb	r0, [r7, #7]
 8005836:	2100      	movs	r1, #0
 8005838:	4798      	blx	r3
	return;
 800583a:	bf00      	nop
 800583c:	bf00      	nop
}
 800583e:	3738      	adds	r7, #56	; 0x38
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	40020000 	.word	0x40020000
 8005848:	20066a1c 	.word	0x20066a1c

0800584c <dma1_handler>:

/*  */
void dma1_handler(void){
 800584c:	b580      	push	{r7, lr}
 800584e:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH1);
 8005850:	2000      	movs	r0, #0
 8005852:	f7ff ff71 	bl	8005738 <dma_common_handler>
}
 8005856:	bf00      	nop
 8005858:	bd80      	pop	{r7, pc}

0800585a <dma2_handler>:

void dma2_handler(void){
 800585a:	b580      	push	{r7, lr}
 800585c:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH2);
 800585e:	2001      	movs	r0, #1
 8005860:	f7ff ff6a 	bl	8005738 <dma_common_handler>
}
 8005864:	bf00      	nop
 8005866:	bd80      	pop	{r7, pc}

08005868 <dma3_handler>:

void dma3_handler(void){
 8005868:	b580      	push	{r7, lr}
 800586a:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH3);
 800586c:	2002      	movs	r0, #2
 800586e:	f7ff ff63 	bl	8005738 <dma_common_handler>
}
 8005872:	bf00      	nop
 8005874:	bd80      	pop	{r7, pc}

08005876 <dma4_handler>:

void dma4_handler(void){
 8005876:	b580      	push	{r7, lr}
 8005878:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH4);
 800587a:	2003      	movs	r0, #3
 800587c:	f7ff ff5c 	bl	8005738 <dma_common_handler>
}
 8005880:	bf00      	nop
 8005882:	bd80      	pop	{r7, pc}

08005884 <dma5_handler>:

void dma5_handler(void){
 8005884:	b580      	push	{r7, lr}
 8005886:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH5);
 8005888:	2004      	movs	r0, #4
 800588a:	f7ff ff55 	bl	8005738 <dma_common_handler>
}
 800588e:	bf00      	nop
 8005890:	bd80      	pop	{r7, pc}

08005892 <dma6_handler>:

void dma6_handler(void){
 8005892:	b580      	push	{r7, lr}
 8005894:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH6);
 8005896:	2005      	movs	r0, #5
 8005898:	f7ff ff4e 	bl	8005738 <dma_common_handler>
}
 800589c:	bf00      	nop
 800589e:	bd80      	pop	{r7, pc}

080058a0 <dma7_handler>:

void dma7_handler(void){
 80058a0:	b580      	push	{r7, lr}
 80058a2:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH7);
 80058a4:	2006      	movs	r0, #6
 80058a6:	f7ff ff47 	bl	8005738 <dma_common_handler>
}
 80058aa:	bf00      	nop
 80058ac:	bd80      	pop	{r7, pc}
	...

080058b0 <dma_init>:

// 
// DMA
void dma_init(void)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b082      	sub	sp, #8
 80058b4:	af00      	add	r7, sp, #0
	uint32_t ch;
	DMA_CTL *this;
	
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 80058b6:	2300      	movs	r3, #0
 80058b8:	607b      	str	r3, [r7, #4]
 80058ba:	e028      	b.n	800590e <dma_init+0x5e>
		// 
		this = get_myself(ch);
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	4613      	mov	r3, r2
 80058c0:	00db      	lsls	r3, r3, #3
 80058c2:	4413      	add	r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	4a15      	ldr	r2, [pc, #84]	; (800591c <dma_init+0x6c>)
 80058c8:	4413      	add	r3, r2
 80058ca:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(DMA_CTL));
 80058cc:	2224      	movs	r2, #36	; 0x24
 80058ce:	2100      	movs	r1, #0
 80058d0:	6838      	ldr	r0, [r7, #0]
 80058d2:	f003 ffc2 	bl	800985a <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 80058d6:	4912      	ldr	r1, [pc, #72]	; (8005920 <dma_init+0x70>)
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	4613      	mov	r3, r2
 80058dc:	005b      	lsls	r3, r3, #1
 80058de:	4413      	add	r3, r2
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	440b      	add	r3, r1
 80058e4:	3308      	adds	r3, #8
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	b218      	sxth	r0, r3
 80058ea:	490d      	ldr	r1, [pc, #52]	; (8005920 <dma_init+0x70>)
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	4613      	mov	r3, r2
 80058f0:	005b      	lsls	r3, r3, #1
 80058f2:	4413      	add	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	440b      	add	r3, r1
 80058f8:	3304      	adds	r3, #4
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4619      	mov	r1, r3
 80058fe:	f003 fdec 	bl	80094da <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	2201      	movs	r2, #1
 8005906:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	3301      	adds	r3, #1
 800590c:	607b      	str	r3, [r7, #4]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2b06      	cmp	r3, #6
 8005912:	d9d3      	bls.n	80058bc <dma_init+0xc>
	}
	
	return;
 8005914:	bf00      	nop
}
 8005916:	3708      	adds	r7, #8
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}
 800591c:	20066a1c 	.word	0x20066a1c
 8005920:	0800a1e8 	.word	0x0800a1e8

08005924 <dma_open>:

// DMA
int32_t dma_open(DMA_CH ch, uint32_t resource, DMA_CALLBACK callback, void * callback_vp)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b086      	sub	sp, #24
 8005928:	af00      	add	r7, sp, #0
 800592a:	60b9      	str	r1, [r7, #8]
 800592c:	607a      	str	r2, [r7, #4]
 800592e:	603b      	str	r3, [r7, #0]
 8005930:	4603      	mov	r3, r0
 8005932:	73fb      	strb	r3, [r7, #15]
	DMA_CTL *this;
	volatile struct stm32l4_dmamux *dmamux = (struct stm32l4_dmamux*)DMAMUX1_BASE_ADDR;
 8005934:	4b2a      	ldr	r3, [pc, #168]	; (80059e0 <dma_open+0xbc>)
 8005936:	617b      	str	r3, [r7, #20]
	
	// 
	if (ch >= DMA_CH_MAX) {
 8005938:	7bfb      	ldrb	r3, [r7, #15]
 800593a:	2b06      	cmp	r3, #6
 800593c:	d902      	bls.n	8005944 <dma_open+0x20>
		return -1;
 800593e:	f04f 33ff 	mov.w	r3, #4294967295
 8005942:	e048      	b.n	80059d6 <dma_open+0xb2>
	}
	
	// 
	this = get_myself(ch);
 8005944:	7bfa      	ldrb	r2, [r7, #15]
 8005946:	4613      	mov	r3, r2
 8005948:	00db      	lsls	r3, r3, #3
 800594a:	4413      	add	r3, r2
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	4a25      	ldr	r2, [pc, #148]	; (80059e4 <dma_open+0xc0>)
 8005950:	4413      	add	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2b01      	cmp	r3, #1
 800595a:	d002      	beq.n	8005962 <dma_open+0x3e>
		return -1;
 800595c:	f04f 33ff 	mov.w	r3, #4294967295
 8005960:	e039      	b.n	80059d6 <dma_open+0xb2>
	}
	
	// 
	if (resource >= DMA_RESOURCE_MAX) {
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	2b09      	cmp	r3, #9
 8005966:	d902      	bls.n	800596e <dma_open+0x4a>
		return -1;
 8005968:	f04f 33ff 	mov.w	r3, #4294967295
 800596c:	e033      	b.n	80059d6 <dma_open+0xb2>
	}
	
	// 
	this = get_myself(ch);
 800596e:	7bfa      	ldrb	r2, [r7, #15]
 8005970:	4613      	mov	r3, r2
 8005972:	00db      	lsls	r3, r3, #3
 8005974:	4413      	add	r3, r2
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	4a1a      	ldr	r2, [pc, #104]	; (80059e4 <dma_open+0xc0>)
 800597a:	4413      	add	r3, r2
 800597c:	613b      	str	r3, [r7, #16]
	
	// 
	this->callback = callback;
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	605a      	str	r2, [r3, #4]
	this->callback_vp = callback_vp;
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	683a      	ldr	r2, [r7, #0]
 8005988:	609a      	str	r2, [r3, #8]
	
	// 
	dmamux->ccr[ch] = dma_resource_cnv_tbl[resource];
 800598a:	7bfa      	ldrb	r2, [r7, #15]
 800598c:	4916      	ldr	r1, [pc, #88]	; (80059e8 <dma_open+0xc4>)
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	
	// 
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 800599a:	7bfa      	ldrb	r2, [r7, #15]
 800599c:	4913      	ldr	r1, [pc, #76]	; (80059ec <dma_open+0xc8>)
 800599e:	4613      	mov	r3, r2
 80059a0:	005b      	lsls	r3, r3, #1
 80059a2:	4413      	add	r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	440b      	add	r3, r1
 80059a8:	f993 3000 	ldrsb.w	r3, [r3]
 80059ac:	2200      	movs	r2, #0
 80059ae:	2105      	movs	r1, #5
 80059b0:	4618      	mov	r0, r3
 80059b2:	f7fa fcde 	bl	8000372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 80059b6:	7bfa      	ldrb	r2, [r7, #15]
 80059b8:	490c      	ldr	r1, [pc, #48]	; (80059ec <dma_open+0xc8>)
 80059ba:	4613      	mov	r3, r2
 80059bc:	005b      	lsls	r3, r3, #1
 80059be:	4413      	add	r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	440b      	add	r3, r1
 80059c4:	f993 3000 	ldrsb.w	r3, [r3]
 80059c8:	4618      	mov	r0, r3
 80059ca:	f7fa fcee 	bl	80003aa <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	2202      	movs	r2, #2
 80059d2:	601a      	str	r2, [r3, #0]
	
	return 0;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3718      	adds	r7, #24
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	40020800 	.word	0x40020800
 80059e4:	20066a1c 	.word	0x20066a1c
 80059e8:	0800a23c 	.word	0x0800a23c
 80059ec:	0800a1e8 	.word	0x0800a1e8

080059f0 <dma_start_ex>:
}

// DMA
// (*) transfer_count17bit
int32_t dma_start_ex(DMA_CH ch, DMA_SEND *send_info)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b086      	sub	sp, #24
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	4603      	mov	r3, r0
 80059f8:	6039      	str	r1, [r7, #0]
 80059fa:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
 80059fc:	4b8a      	ldr	r3, [pc, #552]	; (8005c28 <dma_start_ex+0x238>)
 80059fe:	60fb      	str	r3, [r7, #12]
	DMA_CTL *this;
	DMA_TRANSFER_PTN trans_ptn;
	uint32_t transfer_count;
	
	// 
	if (ch >= DMA_CH_MAX) {
 8005a00:	79fb      	ldrb	r3, [r7, #7]
 8005a02:	2b06      	cmp	r3, #6
 8005a04:	d902      	bls.n	8005a0c <dma_start_ex+0x1c>
		return -1;
 8005a06:	f04f 33ff 	mov.w	r3, #4294967295
 8005a0a:	e18b      	b.n	8005d24 <dma_start_ex+0x334>
	}
	
	// 
	this = get_myself(ch);
 8005a0c:	79fa      	ldrb	r2, [r7, #7]
 8005a0e:	4613      	mov	r3, r2
 8005a10:	00db      	lsls	r3, r3, #3
 8005a12:	4413      	add	r3, r2
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	4a85      	ldr	r2, [pc, #532]	; (8005c2c <dma_start_ex+0x23c>)
 8005a18:	4413      	add	r3, r2
 8005a1a:	60bb      	str	r3, [r7, #8]
	
	// 
	if (this->status != ST_OPENED) {
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d002      	beq.n	8005a2a <dma_start_ex+0x3a>
		return -1;
 8005a24:	f04f 33ff 	mov.w	r3, #4294967295
 8005a28:	e17c      	b.n	8005d24 <dma_start_ex+0x334>
	}
	
	// 
	// RAM
	if (is_ram_addr(send_info->src_addr)) {
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f003 fe66 	bl	8009700 <is_ram_addr>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d018      	beq.n	8005a6c <dma_start_ex+0x7c>
		// RAM
		if (is_ram_addr(send_info->dst_addr)) {
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f003 fe5e 	bl	8009700 <is_ram_addr>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d002      	beq.n	8005a50 <dma_start_ex+0x60>
			trans_ptn = DMA_TRANSFER_PTN_M2M;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	75fb      	strb	r3, [r7, #23]
 8005a4e:	e031      	b.n	8005ab4 <dma_start_ex+0xc4>
		// 
		} else if (is_peri_addr(send_info->dst_addr)) {
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	4618      	mov	r0, r3
 8005a56:	f003 fe6b 	bl	8009730 <is_peri_addr>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d002      	beq.n	8005a66 <dma_start_ex+0x76>
			trans_ptn = DMA_TRANSFER_PTN_M2P;
 8005a60:	2302      	movs	r3, #2
 8005a62:	75fb      	strb	r3, [r7, #23]
 8005a64:	e026      	b.n	8005ab4 <dma_start_ex+0xc4>
		// RAM
		} else {
			return -1;
 8005a66:	f04f 33ff 	mov.w	r3, #4294967295
 8005a6a:	e15b      	b.n	8005d24 <dma_start_ex+0x334>
		}
	// 
	} else if (is_peri_addr(send_info->src_addr)) {
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4618      	mov	r0, r3
 8005a72:	f003 fe5d 	bl	8009730 <is_peri_addr>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d018      	beq.n	8005aae <dma_start_ex+0xbe>
		// RAM
		if (is_ram_addr(send_info->dst_addr)) {
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	4618      	mov	r0, r3
 8005a82:	f003 fe3d 	bl	8009700 <is_ram_addr>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d002      	beq.n	8005a92 <dma_start_ex+0xa2>
			trans_ptn = DMA_TRANSFER_PTN_P2M;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	75fb      	strb	r3, [r7, #23]
 8005a90:	e010      	b.n	8005ab4 <dma_start_ex+0xc4>
		// 
		} else if (is_peri_addr(send_info->dst_addr)) {
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	4618      	mov	r0, r3
 8005a98:	f003 fe4a 	bl	8009730 <is_peri_addr>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d002      	beq.n	8005aa8 <dma_start_ex+0xb8>
			trans_ptn = DMA_TRANSFER_PTN_P2P;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	75fb      	strb	r3, [r7, #23]
 8005aa6:	e005      	b.n	8005ab4 <dma_start_ex+0xc4>
		// RAM
		} else {
			return -1;
 8005aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8005aac:	e13a      	b.n	8005d24 <dma_start_ex+0x334>
		}
	// RAM
	} else {
		return -1;
 8005aae:	f04f 33ff 	mov.w	r3, #4294967295
 8005ab2:	e137      	b.n	8005d24 <dma_start_ex+0x334>
		5. Activate the channel by setting the EN bit in the DMA_CCRx register
	*/
	
	// /
	// 
	if ((trans_ptn == DMA_TRANSFER_PTN_M2M) || (trans_ptn == DMA_TRANSFER_PTN_M2P)) {
 8005ab4:	7dfb      	ldrb	r3, [r7, #23]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d002      	beq.n	8005ac0 <dma_start_ex+0xd0>
 8005aba:	7dfb      	ldrb	r3, [r7, #23]
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d116      	bne.n	8005aee <dma_start_ex+0xfe>
		// 
		dma->commonn_reg[ch].cmar = send_info->src_addr;
 8005ac0:	79fa      	ldrb	r2, [r7, #7]
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	6819      	ldr	r1, [r3, #0]
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	4613      	mov	r3, r2
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	4413      	add	r3, r2
 8005ace:	009b      	lsls	r3, r3, #2
 8005ad0:	4403      	add	r3, r0
 8005ad2:	3314      	adds	r3, #20
 8005ad4:	6019      	str	r1, [r3, #0]
		// 
		dma->commonn_reg[ch].cpar = send_info->dst_addr;
 8005ad6:	79fa      	ldrb	r2, [r7, #7]
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	6899      	ldr	r1, [r3, #8]
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	4613      	mov	r3, r2
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	4413      	add	r3, r2
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	4403      	add	r3, r0
 8005ae8:	3310      	adds	r3, #16
 8005aea:	6019      	str	r1, [r3, #0]
 8005aec:	e015      	b.n	8005b1a <dma_start_ex+0x12a>
	// periferal
	} else {
		// 
		dma->commonn_reg[ch].cpar = send_info->src_addr;
 8005aee:	79fa      	ldrb	r2, [r7, #7]
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	6819      	ldr	r1, [r3, #0]
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	4613      	mov	r3, r2
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	4413      	add	r3, r2
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	4403      	add	r3, r0
 8005b00:	3310      	adds	r3, #16
 8005b02:	6019      	str	r1, [r3, #0]
		// 
		dma->commonn_reg[ch].cmar = send_info->dst_addr;
 8005b04:	79fa      	ldrb	r2, [r7, #7]
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	6899      	ldr	r1, [r3, #8]
 8005b0a:	68f8      	ldr	r0, [r7, #12]
 8005b0c:	4613      	mov	r3, r2
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	4413      	add	r3, r2
 8005b12:	009b      	lsls	r3, r3, #2
 8005b14:	4403      	add	r3, r0
 8005b16:	3314      	adds	r3, #20
 8005b18:	6019      	str	r1, [r3, #0]
	}
	
	// 
	// 
	if (send_info->transfer_count > MAX_TRANSFER_COUNT) {
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b22:	d313      	bcc.n	8005b4c <dma_start_ex+0x15c>
		// 
		transfer_count = MAX_TRANSFER_COUNT;
 8005b24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b28:	613b      	str	r3, [r7, #16]
		// 
		this->remain_transfer_count = send_info->transfer_count - transfer_count;
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	691a      	ldr	r2, [r3, #16]
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	1ad2      	subs	r2, r2, r3
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	60da      	str	r2, [r3, #12]
		// 
		memcpy(&(this->send_info), send_info, sizeof(DMA_SEND));
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	3310      	adds	r3, #16
 8005b3a:	2214      	movs	r2, #20
 8005b3c:	6839      	ldr	r1, [r7, #0]
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f003 fe80 	bl	8009844 <memcpy>
		this->send_info.transfer_count = transfer_count;
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	693a      	ldr	r2, [r7, #16]
 8005b48:	621a      	str	r2, [r3, #32]
 8005b4a:	e005      	b.n	8005b58 <dma_start_ex+0x168>
	// 
	} else {
		this->remain_transfer_count = 0;
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	60da      	str	r2, [r3, #12]
		transfer_count = send_info->transfer_count;
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	691b      	ldr	r3, [r3, #16]
 8005b56:	613b      	str	r3, [r7, #16]
	}
	dma->commonn_reg[ch].cndtr = transfer_count;
 8005b58:	79fa      	ldrb	r2, [r7, #7]
 8005b5a:	68f9      	ldr	r1, [r7, #12]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	4413      	add	r3, r2
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	440b      	add	r3, r1
 8005b66:	330c      	adds	r3, #12
 8005b68:	693a      	ldr	r2, [r7, #16]
 8005b6a:	601a      	str	r2, [r3, #0]
	//                   0x05 0xCC
	//     0x03 0xDD --> 0x06 0x00
	//                   0x07 0xDD
	// 
	// Memory to Memory
	if (trans_ptn == DMA_TRANSFER_PTN_M2M) {
 8005b6c:	7dfb      	ldrb	r3, [r7, #23]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d10b      	bne.n	8005b8a <dma_start_ex+0x19a>
		dma->commonn_reg[ch].ccr = _CCR_MEM2MEM | _CCR_DIR;
 8005b72:	79fa      	ldrb	r2, [r7, #7]
 8005b74:	68f9      	ldr	r1, [r7, #12]
 8005b76:	4613      	mov	r3, r2
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	4413      	add	r3, r2
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	440b      	add	r3, r1
 8005b80:	3308      	adds	r3, #8
 8005b82:	f244 0210 	movw	r2, #16400	; 0x4010
 8005b86:	601a      	str	r2, [r3, #0]
 8005b88:	e016      	b.n	8005bb8 <dma_start_ex+0x1c8>
	// Memory to Periferal 
	} else if (trans_ptn == DMA_TRANSFER_PTN_M2P) {
 8005b8a:	7dfb      	ldrb	r3, [r7, #23]
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	d113      	bne.n	8005bb8 <dma_start_ex+0x1c8>
		dma->commonn_reg[ch].ccr |= _CCR_DIR;
 8005b90:	79fa      	ldrb	r2, [r7, #7]
 8005b92:	79f9      	ldrb	r1, [r7, #7]
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	460b      	mov	r3, r1
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	440b      	add	r3, r1
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	4403      	add	r3, r0
 8005ba0:	3308      	adds	r3, #8
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f043 0110 	orr.w	r1, r3, #16
 8005ba8:	68f8      	ldr	r0, [r7, #12]
 8005baa:	4613      	mov	r3, r2
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	4413      	add	r3, r2
 8005bb0:	009b      	lsls	r3, r3, #2
 8005bb2:	4403      	add	r3, r0
 8005bb4:	3308      	adds	r3, #8
 8005bb6:	6019      	str	r1, [r3, #0]
	} else {
		;
	}
	// 
	// Memory
	if ((trans_ptn == DMA_TRANSFER_PTN_M2M)||(trans_ptn == DMA_TRANSFER_PTN_M2P)) {
 8005bb8:	7dfb      	ldrb	r3, [r7, #23]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d002      	beq.n	8005bc4 <dma_start_ex+0x1d4>
 8005bbe:	7dfb      	ldrb	r3, [r7, #23]
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d135      	bne.n	8005c30 <dma_start_ex+0x240>
		// 
		
		if (send_info->src_addr_inc) {
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	791b      	ldrb	r3, [r3, #4]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d013      	beq.n	8005bf4 <dma_start_ex+0x204>
			dma->commonn_reg[ch].ccr |= _CCR_MINC;
 8005bcc:	79fa      	ldrb	r2, [r7, #7]
 8005bce:	79f9      	ldrb	r1, [r7, #7]
 8005bd0:	68f8      	ldr	r0, [r7, #12]
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	440b      	add	r3, r1
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	4403      	add	r3, r0
 8005bdc:	3308      	adds	r3, #8
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f043 0180 	orr.w	r1, r3, #128	; 0x80
 8005be4:	68f8      	ldr	r0, [r7, #12]
 8005be6:	4613      	mov	r3, r2
 8005be8:	009b      	lsls	r3, r3, #2
 8005bea:	4413      	add	r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	4403      	add	r3, r0
 8005bf0:	3308      	adds	r3, #8
 8005bf2:	6019      	str	r1, [r3, #0]
		}
		if (send_info->dst_addr_inc) {
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	7b1b      	ldrb	r3, [r3, #12]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d049      	beq.n	8005c90 <dma_start_ex+0x2a0>
			dma->commonn_reg[ch].ccr |= _CCR_PINC;
 8005bfc:	79fa      	ldrb	r2, [r7, #7]
 8005bfe:	79f9      	ldrb	r1, [r7, #7]
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	460b      	mov	r3, r1
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	440b      	add	r3, r1
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	4403      	add	r3, r0
 8005c0c:	3308      	adds	r3, #8
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 8005c14:	68f8      	ldr	r0, [r7, #12]
 8005c16:	4613      	mov	r3, r2
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	4413      	add	r3, r2
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	4403      	add	r3, r0
 8005c20:	3308      	adds	r3, #8
 8005c22:	6019      	str	r1, [r3, #0]
		if (send_info->dst_addr_inc) {
 8005c24:	e034      	b.n	8005c90 <dma_start_ex+0x2a0>
 8005c26:	bf00      	nop
 8005c28:	40020000 	.word	0x40020000
 8005c2c:	20066a1c 	.word	0x20066a1c
		}
	// 
	} else {
		if (send_info->src_addr_inc) {
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	791b      	ldrb	r3, [r3, #4]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d013      	beq.n	8005c60 <dma_start_ex+0x270>
			dma->commonn_reg[ch].ccr |= _CCR_PINC;
 8005c38:	79fa      	ldrb	r2, [r7, #7]
 8005c3a:	79f9      	ldrb	r1, [r7, #7]
 8005c3c:	68f8      	ldr	r0, [r7, #12]
 8005c3e:	460b      	mov	r3, r1
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	440b      	add	r3, r1
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	4403      	add	r3, r0
 8005c48:	3308      	adds	r3, #8
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	4613      	mov	r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	4413      	add	r3, r2
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	4403      	add	r3, r0
 8005c5c:	3308      	adds	r3, #8
 8005c5e:	6019      	str	r1, [r3, #0]
		}
		if (send_info->dst_addr_inc) {
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	7b1b      	ldrb	r3, [r3, #12]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d013      	beq.n	8005c90 <dma_start_ex+0x2a0>
			dma->commonn_reg[ch].ccr |= _CCR_MINC;
 8005c68:	79fa      	ldrb	r2, [r7, #7]
 8005c6a:	79f9      	ldrb	r1, [r7, #7]
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	460b      	mov	r3, r1
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	440b      	add	r3, r1
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	4403      	add	r3, r0
 8005c78:	3308      	adds	r3, #8
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f043 0180 	orr.w	r1, r3, #128	; 0x80
 8005c80:	68f8      	ldr	r0, [r7, #12]
 8005c82:	4613      	mov	r3, r2
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	4413      	add	r3, r2
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	4403      	add	r3, r0
 8005c8c:	3308      	adds	r3, #8
 8005c8e:	6019      	str	r1, [r3, #0]
		}
	}
	// 
	dma->commonn_reg[ch].ccr |= (_CCR_MSIZE(send_info->transfer_unit) | _CCR_PSIZE(send_info->transfer_unit));
 8005c90:	79fa      	ldrb	r2, [r7, #7]
 8005c92:	79f9      	ldrb	r1, [r7, #7]
 8005c94:	68f8      	ldr	r0, [r7, #12]
 8005c96:	460b      	mov	r3, r1
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	440b      	add	r3, r1
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	4403      	add	r3, r0
 8005ca0:	3308      	adds	r3, #8
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	6839      	ldr	r1, [r7, #0]
 8005ca6:	7b49      	ldrb	r1, [r1, #13]
 8005ca8:	0289      	lsls	r1, r1, #10
 8005caa:	f401 6040 	and.w	r0, r1, #3072	; 0xc00
 8005cae:	6839      	ldr	r1, [r7, #0]
 8005cb0:	7b49      	ldrb	r1, [r1, #13]
 8005cb2:	0209      	lsls	r1, r1, #8
 8005cb4:	f401 7140 	and.w	r1, r1, #768	; 0x300
 8005cb8:	4301      	orrs	r1, r0
 8005cba:	4319      	orrs	r1, r3
 8005cbc:	68f8      	ldr	r0, [r7, #12]
 8005cbe:	4613      	mov	r3, r2
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	4413      	add	r3, r2
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	4403      	add	r3, r0
 8005cc8:	3308      	adds	r3, #8
 8005cca:	6019      	str	r1, [r3, #0]
	// ()
	dma->commonn_reg[ch].ccr |= (_CCR_TEIE | _CCR_TCIE);
 8005ccc:	79fa      	ldrb	r2, [r7, #7]
 8005cce:	79f9      	ldrb	r1, [r7, #7]
 8005cd0:	68f8      	ldr	r0, [r7, #12]
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	440b      	add	r3, r1
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	4403      	add	r3, r0
 8005cdc:	3308      	adds	r3, #8
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f043 010a 	orr.w	r1, r3, #10
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	4613      	mov	r3, r2
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	4413      	add	r3, r2
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	4403      	add	r3, r0
 8005cf0:	3308      	adds	r3, #8
 8005cf2:	6019      	str	r1, [r3, #0]
	// 
	dma->commonn_reg[ch].ccr |= _CCR_EN;
 8005cf4:	79fa      	ldrb	r2, [r7, #7]
 8005cf6:	79f9      	ldrb	r1, [r7, #7]
 8005cf8:	68f8      	ldr	r0, [r7, #12]
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	440b      	add	r3, r1
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	4403      	add	r3, r0
 8005d04:	3308      	adds	r3, #8
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f043 0101 	orr.w	r1, r3, #1
 8005d0c:	68f8      	ldr	r0, [r7, #12]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	4413      	add	r3, r2
 8005d14:	009b      	lsls	r3, r3, #2
 8005d16:	4403      	add	r3, r0
 8005d18:	3308      	adds	r3, #8
 8005d1a:	6019      	str	r1, [r3, #0]
	
	// 
	this->status = ST_RUN;
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	2203      	movs	r2, #3
 8005d20:	601a      	str	r2, [r3, #0]
	
	return 0;
 8005d22:	2300      	movs	r3, #0
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3718      	adds	r7, #24
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <dma_stop>:

// DMA
int32_t dma_stop(DMA_CH ch) 
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b087      	sub	sp, #28
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	4603      	mov	r3, r0
 8005d34:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
 8005d36:	4b25      	ldr	r3, [pc, #148]	; (8005dcc <dma_stop+0xa0>)
 8005d38:	617b      	str	r3, [r7, #20]
	DMA_CTL *this;
	uint32_t err_bit_pos = ((ch * 4) + 3);
 8005d3a:	79fb      	ldrb	r3, [r7, #7]
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	3303      	adds	r3, #3
 8005d40:	613b      	str	r3, [r7, #16]
	
	// 
	if (ch >= DMA_CH_MAX) {
 8005d42:	79fb      	ldrb	r3, [r7, #7]
 8005d44:	2b06      	cmp	r3, #6
 8005d46:	d902      	bls.n	8005d4e <dma_stop+0x22>
		return -1;
 8005d48:	f04f 33ff 	mov.w	r3, #4294967295
 8005d4c:	e038      	b.n	8005dc0 <dma_stop+0x94>
	}
	
	// 
	this = get_myself(ch);
 8005d4e:	79fa      	ldrb	r2, [r7, #7]
 8005d50:	4613      	mov	r3, r2
 8005d52:	00db      	lsls	r3, r3, #3
 8005d54:	4413      	add	r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	4a1d      	ldr	r2, [pc, #116]	; (8005dd0 <dma_stop+0xa4>)
 8005d5a:	4413      	add	r3, r2
 8005d5c:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_RUN) {
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2b03      	cmp	r3, #3
 8005d64:	d002      	beq.n	8005d6c <dma_stop+0x40>
		return -1;
 8005d66:	f04f 33ff 	mov.w	r3, #4294967295
 8005d6a:	e029      	b.n	8005dc0 <dma_stop+0x94>
	}
	// 
	// (*) DMA
	if (dma->isr & (1UL << err_bit_pos)) {
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	fa22 f303 	lsr.w	r3, r2, r3
 8005d76:	f003 0301 	and.w	r3, r3, #1
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d008      	beq.n	8005d90 <dma_stop+0x64>
		// 
		dma->ifcr |= (1UL << err_bit_pos);
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	685a      	ldr	r2, [r3, #4]
 8005d82:	2101      	movs	r1, #1
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	fa01 f303 	lsl.w	r3, r1, r3
 8005d8a:	431a      	orrs	r2, r3
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	605a      	str	r2, [r3, #4]
	}
	dma->commonn_reg[ch].ccr &= ~_CCR_EN;
 8005d90:	79fa      	ldrb	r2, [r7, #7]
 8005d92:	79f9      	ldrb	r1, [r7, #7]
 8005d94:	6978      	ldr	r0, [r7, #20]
 8005d96:	460b      	mov	r3, r1
 8005d98:	009b      	lsls	r3, r3, #2
 8005d9a:	440b      	add	r3, r1
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	4403      	add	r3, r0
 8005da0:	3308      	adds	r3, #8
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f023 0101 	bic.w	r1, r3, #1
 8005da8:	6978      	ldr	r0, [r7, #20]
 8005daa:	4613      	mov	r3, r2
 8005dac:	009b      	lsls	r3, r3, #2
 8005dae:	4413      	add	r3, r2
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	4403      	add	r3, r0
 8005db4:	3308      	adds	r3, #8
 8005db6:	6019      	str	r1, [r3, #0]
	
	// 
	this->status = ST_OPENED;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2202      	movs	r2, #2
 8005dbc:	601a      	str	r2, [r3, #0]
	
	return 0;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	371c      	adds	r7, #28
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr
 8005dcc:	40020000 	.word	0x40020000
 8005dd0:	20066a1c 	.word	0x20066a1c

08005dd4 <I2C1_EV_IRQHandler>:
	while(1) {} ;
}

// 
static void I2C1_EV_IRQHandler(void)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 8005dda:	4b07      	ldr	r3, [pc, #28]	; (8005df8 <I2C1_EV_IRQHandler+0x24>)
 8005ddc:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	3304      	adds	r3, #4
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d004      	beq.n	8005df0 <I2C1_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	3304      	adds	r3, #4
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7fa fd28 	bl	8000840 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8005df0:	bf00      	nop
 8005df2:	3708      	adds	r7, #8
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}
 8005df8:	20066b18 	.word	0x20066b18

08005dfc <I2C1_ER_IRQHandler>:

static void I2C1_ER_IRQHandler(void)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 8005e02:	4b07      	ldr	r3, [pc, #28]	; (8005e20 <I2C1_ER_IRQHandler+0x24>)
 8005e04:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	3304      	adds	r3, #4
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d004      	beq.n	8005e18 <I2C1_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	3304      	adds	r3, #4
 8005e12:	4618      	mov	r0, r3
 8005e14:	f7fa fd2e 	bl	8000874 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8005e18:	bf00      	nop
 8005e1a:	3708      	adds	r7, #8
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}
 8005e20:	20066b18 	.word	0x20066b18

08005e24 <I2C2_EV_IRQHandler>:

static void I2C2_EV_IRQHandler(void)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8005e2a:	4b07      	ldr	r3, [pc, #28]	; (8005e48 <I2C2_EV_IRQHandler+0x24>)
 8005e2c:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	3304      	adds	r3, #4
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d004      	beq.n	8005e40 <I2C2_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	3304      	adds	r3, #4
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7fa fd00 	bl	8000840 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8005e40:	bf00      	nop
 8005e42:	3708      	adds	r7, #8
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	20066bac 	.word	0x20066bac

08005e4c <I2C2_ER_IRQHandler>:

static void I2C2_ER_IRQHandler(void)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8005e52:	4b07      	ldr	r3, [pc, #28]	; (8005e70 <I2C2_ER_IRQHandler+0x24>)
 8005e54:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	3304      	adds	r3, #4
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d004      	beq.n	8005e68 <I2C2_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	3304      	adds	r3, #4
 8005e62:	4618      	mov	r0, r3
 8005e64:	f7fa fd06 	bl	8000874 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8005e68:	bf00      	nop
 8005e6a:	3708      	adds	r7, #8
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	20066bac 	.word	0x20066bac

08005e74 <i2c_wrapper_init>:
}

// 
// I2C
void i2c_wrapper_init(void)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b082      	sub	sp, #8
 8005e78:	af00      	add	r7, sp, #0
	I2C_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	607b      	str	r3, [r7, #4]
 8005e7e:	e03d      	b.n	8005efc <i2c_wrapper_init+0x88>
		// 
		this = get_myself(ch);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2294      	movs	r2, #148	; 0x94
 8005e84:	fb02 f303 	mul.w	r3, r2, r3
 8005e88:	4a20      	ldr	r2, [pc, #128]	; (8005f0c <i2c_wrapper_init+0x98>)
 8005e8a:	4413      	add	r3, r2
 8005e8c:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(I2C_CTL));
 8005e8e:	2294      	movs	r2, #148	; 0x94
 8005e90:	2100      	movs	r1, #0
 8005e92:	6838      	ldr	r0, [r7, #0]
 8005e94:	f003 fce1 	bl	800985a <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005e98:	491d      	ldr	r1, [pc, #116]	; (8005f10 <i2c_wrapper_init+0x9c>)
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	4613      	mov	r3, r2
 8005e9e:	00db      	lsls	r3, r3, #3
 8005ea0:	1a9b      	subs	r3, r3, r2
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	440b      	add	r3, r1
 8005ea6:	330c      	adds	r3, #12
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	b218      	sxth	r0, r3
 8005eac:	4918      	ldr	r1, [pc, #96]	; (8005f10 <i2c_wrapper_init+0x9c>)
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	4613      	mov	r3, r2
 8005eb2:	00db      	lsls	r3, r3, #3
 8005eb4:	1a9b      	subs	r3, r3, r2
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	440b      	add	r3, r1
 8005eba:	3308      	adds	r3, #8
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4619      	mov	r1, r3
 8005ec0:	f003 fb0b 	bl	80094da <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 8005ec4:	4912      	ldr	r1, [pc, #72]	; (8005f10 <i2c_wrapper_init+0x9c>)
 8005ec6:	687a      	ldr	r2, [r7, #4]
 8005ec8:	4613      	mov	r3, r2
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	1a9b      	subs	r3, r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	440b      	add	r3, r1
 8005ed2:	3318      	adds	r3, #24
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	b218      	sxth	r0, r3
 8005ed8:	490d      	ldr	r1, [pc, #52]	; (8005f10 <i2c_wrapper_init+0x9c>)
 8005eda:	687a      	ldr	r2, [r7, #4]
 8005edc:	4613      	mov	r3, r2
 8005ede:	00db      	lsls	r3, r3, #3
 8005ee0:	1a9b      	subs	r3, r3, r2
 8005ee2:	009b      	lsls	r3, r3, #2
 8005ee4:	440b      	add	r3, r1
 8005ee6:	3314      	adds	r3, #20
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4619      	mov	r1, r3
 8005eec:	f003 faf5 	bl	80094da <kz_setintr>
		// 
		this->state = ST_INITIALIZED;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	3301      	adds	r3, #1
 8005efa:	607b      	str	r3, [r7, #4]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d9be      	bls.n	8005e80 <i2c_wrapper_init+0xc>
	}
}
 8005f02:	bf00      	nop
 8005f04:	3708      	adds	r7, #8
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
 8005f0a:	bf00      	nop
 8005f0c:	20066b18 	.word	0x20066b18
 8005f10:	0800a264 	.word	0x0800a264

08005f14 <opctspi_common_handler>:
static OCTSPI_CTL octspi_ctl[OCTOSPI_CH_MAX];
#define get_myself(n) (&octspi_ctl[(n)])

// 
void opctspi_common_handler(uint32_t ch)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
	// 
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <opctspi1_handler>:

//  CH1
static void opctspi1_handler(void) {
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	af00      	add	r7, sp, #0
	opctspi_common_handler(OCTOSPI_CH_1);
 8005f2c:	2000      	movs	r0, #0
 8005f2e:	f7ff fff1 	bl	8005f14 <opctspi_common_handler>
}
 8005f32:	bf00      	nop
 8005f34:	bd80      	pop	{r7, pc}

08005f36 <opctspi2_handler>:

//  CH2
static void opctspi2_handler(void) {
 8005f36:	b580      	push	{r7, lr}
 8005f38:	af00      	add	r7, sp, #0
	opctspi_common_handler(OCTOSPI_CH_2);
 8005f3a:	2001      	movs	r0, #1
 8005f3c:	f7ff ffea 	bl	8005f14 <opctspi_common_handler>
}
 8005f40:	bf00      	nop
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <get_expornent>:

// 
static uint8_t get_expornent(uint32_t value)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b087      	sub	sp, #28
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint32_t base = 1;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	613b      	str	r3, [r7, #16]
	uint8_t expornent = 0;
 8005f50:	2300      	movs	r3, #0
 8005f52:	73fb      	strb	r3, [r7, #15]
	
	/* 256 */
	for (i = 1; i < 256; i++) {
 8005f54:	2301      	movs	r3, #1
 8005f56:	75fb      	strb	r3, [r7, #23]
		base = base * 2;
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	005b      	lsls	r3, r3, #1
 8005f5c:	613b      	str	r3, [r7, #16]
		if (base >= value) {
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d302      	bcc.n	8005f6c <get_expornent+0x28>
			expornent = i;
 8005f66:	7dfb      	ldrb	r3, [r7, #23]
 8005f68:	73fb      	strb	r3, [r7, #15]
			break;
 8005f6a:	e003      	b.n	8005f74 <get_expornent+0x30>
	for (i = 1; i < 256; i++) {
 8005f6c:	7dfb      	ldrb	r3, [r7, #23]
 8005f6e:	3301      	adds	r3, #1
 8005f70:	75fb      	strb	r3, [r7, #23]
		base = base * 2;
 8005f72:	e7f1      	b.n	8005f58 <get_expornent+0x14>
		}
	}
	
	return expornent;
 8005f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	371c      	adds	r7, #28
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr
	...

08005f84 <set_clk>:

// 
static void set_clk(OCTOSPI_CH ch, uint32_t clk)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b086      	sub	sp, #24
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	6039      	str	r1, [r7, #0]
 8005f8e:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr = get_reg(ch);
 8005f90:	79fa      	ldrb	r2, [r7, #7]
 8005f92:	4913      	ldr	r1, [pc, #76]	; (8005fe0 <set_clk+0x5c>)
 8005f94:	4613      	mov	r3, r2
 8005f96:	005b      	lsls	r3, r3, #1
 8005f98:	4413      	add	r3, r2
 8005f9a:	00db      	lsls	r3, r3, #3
 8005f9c:	440b      	add	r3, r1
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	613b      	str	r3, [r7, #16]
	uint32_t octospi_clk;
	uint32_t prescale;
	
	// OCTOSPI
	octospi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8005fa2:	79fa      	ldrb	r2, [r7, #7]
 8005fa4:	490e      	ldr	r1, [pc, #56]	; (8005fe0 <set_clk+0x5c>)
 8005fa6:	4613      	mov	r3, r2
 8005fa8:	005b      	lsls	r3, r3, #1
 8005faa:	4413      	add	r3, r2
 8005fac:	00db      	lsls	r3, r3, #3
 8005fae:	440b      	add	r3, r1
 8005fb0:	3314      	adds	r3, #20
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f7fc fb7f 	bl	80026b8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005fba:	60f8      	str	r0, [r7, #12]
	// 
	prescale = octospi_clk/clk;
 8005fbc:	68fa      	ldr	r2, [r7, #12]
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fc4:	617b      	str	r3, [r7, #20]
	if (prescale == 0) {
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d101      	bne.n	8005fd0 <set_clk+0x4c>
		prescale = 1;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	617b      	str	r3, [r7, #20]
	}
	// 
	octspi_base_addr->dcr2 = DCR2_PRESCALER(prescale);
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	b2da      	uxtb	r2, r3
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	60da      	str	r2, [r3, #12]
}
 8005fd8:	bf00      	nop
 8005fda:	3718      	adds	r7, #24
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	0800a29c 	.word	0x0800a29c

08005fe4 <pin_config>:

// 
static void pin_config(OCTOSPI_CH ch, OCTOSPI_OPEN *par)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b087      	sub	sp, #28
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	4603      	mov	r3, r0
 8005fec:	6039      	str	r1, [r7, #0]
 8005fee:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspim *octspim_base_addr = (volatile struct stm32l4_octspim*)OCTSPIM_BASE_ADDR;
 8005ff0:	4b0d      	ldr	r3, [pc, #52]	; (8006028 <pin_config+0x44>)
 8005ff2:	617b      	str	r3, [r7, #20]
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
		(uint32_t)(&(octspim_base_addr->p1cr)),
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	3304      	adds	r3, #4
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 8005ff8:	60bb      	str	r3, [r7, #8]
		(uint32_t)(&(octspim_base_addr->p2cr)),
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	3308      	adds	r3, #8
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 8005ffe:	60fb      	str	r3, [r7, #12]
	// OCTOSPIM
	// 
	//octspim_base_addr->cr =
	
	// pcr
	pcr_reg = (uint32_t*)pcr_tbl[ch];
 8006000:	79fb      	ldrb	r3, [r7, #7]
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	f107 0218 	add.w	r2, r7, #24
 8006008:	4413      	add	r3, r2
 800600a:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800600e:	613b      	str	r3, [r7, #16]
	
	// 
	*pcr_reg |= (PCR_IOHEN | PCR_IOLEN | PCR_NCSEN | PCR_CLKEN);
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f043 3201 	orr.w	r2, r3, #16843009	; 0x1010101
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	601a      	str	r2, [r3, #0]
}
 800601c:	bf00      	nop
 800601e:	371c      	adds	r7, #28
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr
 8006028:	50061c00 	.word	0x50061c00

0800602c <wait_status>:

// 
static int32_t wait_status(OCTOSPI_CH ch, uint32_t flag, uint32_t timeout)
{
 800602c:	b480      	push	{r7}
 800602e:	b087      	sub	sp, #28
 8006030:	af00      	add	r7, sp, #0
 8006032:	4603      	mov	r3, r0
 8006034:	60b9      	str	r1, [r7, #8]
 8006036:	607a      	str	r2, [r7, #4]
 8006038:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	
	// 
	octspi_base_addr = get_reg(ch);
 800603a:	7bfa      	ldrb	r2, [r7, #15]
 800603c:	490e      	ldr	r1, [pc, #56]	; (8006078 <wait_status+0x4c>)
 800603e:	4613      	mov	r3, r2
 8006040:	005b      	lsls	r3, r3, #1
 8006042:	4413      	add	r3, r2
 8006044:	00db      	lsls	r3, r3, #3
 8006046:	440b      	add	r3, r1
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	617b      	str	r3, [r7, #20]
	
	while((octspi_base_addr->sr & flag) == 0) {
 800604c:	e007      	b.n	800605e <wait_status+0x32>
		// 
		if (timeout-- == 0) {
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	1e5a      	subs	r2, r3, #1
 8006052:	607a      	str	r2, [r7, #4]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d102      	bne.n	800605e <wait_status+0x32>
			return E_TMOUT;
 8006058:	f06f 0301 	mvn.w	r3, #1
 800605c:	e006      	b.n	800606c <wait_status+0x40>
	while((octspi_base_addr->sr & flag) == 0) {
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	6a1a      	ldr	r2, [r3, #32]
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	4013      	ands	r3, r2
 8006066:	2b00      	cmp	r3, #0
 8006068:	d0f1      	beq.n	800604e <wait_status+0x22>
		}
	}
	
	return E_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	371c      	adds	r7, #28
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr
 8006078:	0800a29c 	.word	0x0800a29c

0800607c <octospi_init>:

// 
void octospi_init(void)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b082      	sub	sp, #8
 8006080:	af00      	add	r7, sp, #0
	OCTSPI_CTL *this;
	uint8_t ch;
	
	for (ch = 0; ch < OCTOSPI_CH_MAX; ch++) {
 8006082:	2300      	movs	r3, #0
 8006084:	71fb      	strb	r3, [r7, #7]
 8006086:	e025      	b.n	80060d4 <octospi_init+0x58>
		// 
		this = get_myself(ch);
 8006088:	79fb      	ldrb	r3, [r7, #7]
 800608a:	011b      	lsls	r3, r3, #4
 800608c:	4a15      	ldr	r2, [pc, #84]	; (80060e4 <octospi_init+0x68>)
 800608e:	4413      	add	r3, r2
 8006090:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(OCTSPI_CTL));
 8006092:	2210      	movs	r2, #16
 8006094:	2100      	movs	r1, #0
 8006096:	6838      	ldr	r0, [r7, #0]
 8006098:	f003 fbdf 	bl	800985a <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 800609c:	79fa      	ldrb	r2, [r7, #7]
 800609e:	4912      	ldr	r1, [pc, #72]	; (80060e8 <octospi_init+0x6c>)
 80060a0:	4613      	mov	r3, r2
 80060a2:	005b      	lsls	r3, r3, #1
 80060a4:	4413      	add	r3, r2
 80060a6:	00db      	lsls	r3, r3, #3
 80060a8:	440b      	add	r3, r1
 80060aa:	330c      	adds	r3, #12
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	b218      	sxth	r0, r3
 80060b0:	79fa      	ldrb	r2, [r7, #7]
 80060b2:	490d      	ldr	r1, [pc, #52]	; (80060e8 <octospi_init+0x6c>)
 80060b4:	4613      	mov	r3, r2
 80060b6:	005b      	lsls	r3, r3, #1
 80060b8:	4413      	add	r3, r2
 80060ba:	00db      	lsls	r3, r3, #3
 80060bc:	440b      	add	r3, r1
 80060be:	3308      	adds	r3, #8
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4619      	mov	r1, r3
 80060c4:	f003 fa09 	bl	80094da <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	2201      	movs	r2, #1
 80060cc:	605a      	str	r2, [r3, #4]
	for (ch = 0; ch < OCTOSPI_CH_MAX; ch++) {
 80060ce:	79fb      	ldrb	r3, [r7, #7]
 80060d0:	3301      	adds	r3, #1
 80060d2:	71fb      	strb	r3, [r7, #7]
 80060d4:	79fb      	ldrb	r3, [r7, #7]
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d9d6      	bls.n	8006088 <octospi_init+0xc>
	}
}
 80060da:	bf00      	nop
 80060dc:	3708      	adds	r7, #8
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	20066c40 	.word	0x20066c40
 80060e8:	0800a29c 	.word	0x0800a29c

080060ec <octospi_open>:

// 
int32_t octospi_open(OCTOSPI_CH ch, OCTOSPI_OPEN *par)
{
 80060ec:	b590      	push	{r4, r7, lr}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	4603      	mov	r3, r0
 80060f4:	6039      	str	r1, [r7, #0]
 80060f6:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 80060f8:	79fb      	ldrb	r3, [r7, #7]
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d902      	bls.n	8006104 <octospi_open+0x18>
		return E_PAR;
 80060fe:	f04f 33ff 	mov.w	r3, #4294967295
 8006102:	e096      	b.n	8006232 <octospi_open+0x146>
	}
	
	// 
	if (par->mem_type >= OCTOSPI_MEM_MAX) {
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	799b      	ldrb	r3, [r3, #6]
 8006108:	2b05      	cmp	r3, #5
 800610a:	d902      	bls.n	8006112 <octospi_open+0x26>
		return E_PAR;
 800610c:	f04f 33ff 	mov.w	r3, #4294967295
 8006110:	e08f      	b.n	8006232 <octospi_open+0x146>
	}
	
	//  (*) OCTO
	if (par->interface >= OCTOSPI_IF_OCTO) {
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	795b      	ldrb	r3, [r3, #5]
 8006116:	2b03      	cmp	r3, #3
 8006118:	d902      	bls.n	8006120 <octospi_open+0x34>
		return E_PAR;
 800611a:	f04f 33ff 	mov.w	r3, #4294967295
 800611e:	e088      	b.n	8006232 <octospi_open+0x146>
	}
	
	// 
	this = get_myself(ch);
 8006120:	79fb      	ldrb	r3, [r7, #7]
 8006122:	011b      	lsls	r3, r3, #4
 8006124:	4a45      	ldr	r2, [pc, #276]	; (800623c <octospi_open+0x150>)
 8006126:	4413      	add	r3, r2
 8006128:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_INTIALIZED) {
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	2b01      	cmp	r3, #1
 8006130:	d002      	beq.n	8006138 <octospi_open+0x4c>
		return E_PAR;
 8006132:	f04f 33ff 	mov.w	r3, #4294967295
 8006136:	e07c      	b.n	8006232 <octospi_open+0x146>
	}
	
	// 
	octspi_base_addr = get_reg(ch);
 8006138:	79fa      	ldrb	r2, [r7, #7]
 800613a:	4941      	ldr	r1, [pc, #260]	; (8006240 <octospi_open+0x154>)
 800613c:	4613      	mov	r3, r2
 800613e:	005b      	lsls	r3, r3, #1
 8006140:	4413      	add	r3, r2
 8006142:	00db      	lsls	r3, r3, #3
 8006144:	440b      	add	r3, r1
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	60bb      	str	r3, [r7, #8]
		7. OCTOSPI_WIR
		8. OCTOSPI_WABRalternate
	*/
	
	// DCR1
	octspi_base_addr->dcr1 = DCR1_MTYP(par->mem_type) | DCR1_DEVSIZE(get_expornent(par->size) - 1) | (par->clk_mode & DCR1_CKMODE);
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	799b      	ldrb	r3, [r3, #6]
 800614e:	061b      	lsls	r3, r3, #24
 8006150:	f003 64e0 	and.w	r4, r3, #117440512	; 0x7000000
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	4618      	mov	r0, r3
 800615a:	f7ff fef3 	bl	8005f44 <get_expornent>
 800615e:	4603      	mov	r3, r0
 8006160:	3b01      	subs	r3, #1
 8006162:	041b      	lsls	r3, r3, #16
 8006164:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8006168:	4323      	orrs	r3, r4
 800616a:	461a      	mov	r2, r3
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	7bdb      	ldrb	r3, [r3, #15]
 8006170:	f003 0301 	and.w	r3, r3, #1
 8006174:	431a      	orrs	r2, r3
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	609a      	str	r2, [r3, #8]
	// CR
	// FTHRESFIFO
	//octspi_base_addr->cr |= CR_FTHRES(FIFO_SIZE/2);
	// 1FTF
	// 
	if (par->dual_mode != FALSE) {
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	7b1b      	ldrb	r3, [r3, #12]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d005      	beq.n	800618e <octospi_open+0xa2>
		octspi_base_addr->cr |= CR_DMM;
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	601a      	str	r2, [r3, #0]
	}
	
	// 
	// DCR2
	set_clk(ch, par->clk);
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	79fb      	ldrb	r3, [r7, #7]
 8006194:	4611      	mov	r1, r2
 8006196:	4618      	mov	r0, r3
 8006198:	f7ff fef4 	bl	8005f84 <set_clk>
	
	// DQSSSIO
	if (par->dqs_used != FALSE) {
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	7b5b      	ldrb	r3, [r3, #13]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d007      	beq.n	80061b4 <octospi_open+0xc8>
		octspi_base_addr->ccr |= CCR_SIOO;
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80061aa:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	if (par->ssio_used != FALSE) {
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	7c1b      	ldrb	r3, [r3, #16]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d007      	beq.n	80061cc <octospi_open+0xe0>
		octspi_base_addr->ccr |= CCR_DQSE;
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80061c2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	
	// 
	pin_config(ch, par);
 80061cc:	79fb      	ldrb	r3, [r7, #7]
 80061ce:	6839      	ldr	r1, [r7, #0]
 80061d0:	4618      	mov	r0, r3
 80061d2:	f7ff ff07 	bl	8005fe4 <pin_config>
	
	// OCTOSPI
	octspi_base_addr->cr |= CR_EN;
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f043 0201 	orr.w	r2, r3, #1
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	601a      	str	r2, [r3, #0]
	
    // 
	HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 80061e2:	79fa      	ldrb	r2, [r7, #7]
 80061e4:	4916      	ldr	r1, [pc, #88]	; (8006240 <octospi_open+0x154>)
 80061e6:	4613      	mov	r3, r2
 80061e8:	005b      	lsls	r3, r3, #1
 80061ea:	4413      	add	r3, r2
 80061ec:	00db      	lsls	r3, r3, #3
 80061ee:	440b      	add	r3, r1
 80061f0:	3304      	adds	r3, #4
 80061f2:	f993 0000 	ldrsb.w	r0, [r3]
 80061f6:	79fa      	ldrb	r2, [r7, #7]
 80061f8:	4911      	ldr	r1, [pc, #68]	; (8006240 <octospi_open+0x154>)
 80061fa:	4613      	mov	r3, r2
 80061fc:	005b      	lsls	r3, r3, #1
 80061fe:	4413      	add	r3, r2
 8006200:	00db      	lsls	r3, r3, #3
 8006202:	440b      	add	r3, r1
 8006204:	3310      	adds	r3, #16
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2200      	movs	r2, #0
 800620a:	4619      	mov	r1, r3
 800620c:	f7fa f8b1 	bl	8000372 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8006210:	79fa      	ldrb	r2, [r7, #7]
 8006212:	490b      	ldr	r1, [pc, #44]	; (8006240 <octospi_open+0x154>)
 8006214:	4613      	mov	r3, r2
 8006216:	005b      	lsls	r3, r3, #1
 8006218:	4413      	add	r3, r2
 800621a:	00db      	lsls	r3, r3, #3
 800621c:	440b      	add	r3, r1
 800621e:	3304      	adds	r3, #4
 8006220:	f993 3000 	ldrsb.w	r3, [r3]
 8006224:	4618      	mov	r0, r3
 8006226:	f7fa f8c0 	bl	80003aa <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2202      	movs	r2, #2
 800622e:	605a      	str	r2, [r3, #4]
	
	return E_OK;
 8006230:	2300      	movs	r3, #0
}
 8006232:	4618      	mov	r0, r3
 8006234:	3714      	adds	r7, #20
 8006236:	46bd      	mov	sp, r7
 8006238:	bd90      	pop	{r4, r7, pc}
 800623a:	bf00      	nop
 800623c:	20066c40 	.word	0x20066c40
 8006240:	0800a29c 	.word	0x0800a29c

08006244 <octospi_memory_mapped>:

//  (*)
int32_t octospi_memory_mapped(OCTOSPI_CH ch, OCTOSPI_COM_CFG *read_cfg, OCTOSPI_COM_CFG *write_cfg)
{
 8006244:	b480      	push	{r7}
 8006246:	b089      	sub	sp, #36	; 0x24
 8006248:	af00      	add	r7, sp, #0
 800624a:	4603      	mov	r3, r0
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
 8006250:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	uint32_t tmp_ccr = 0UL;
 8006252:	2300      	movs	r3, #0
 8006254:	61fb      	str	r3, [r7, #28]
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 8006256:	7bfb      	ldrb	r3, [r7, #15]
 8006258:	2b01      	cmp	r3, #1
 800625a:	d902      	bls.n	8006262 <octospi_memory_mapped+0x1e>
		return E_PAR;
 800625c:	f04f 33ff 	mov.w	r3, #4294967295
 8006260:	e0d0      	b.n	8006404 <octospi_memory_mapped+0x1c0>
	}
	
	// NULL
	if ((read_cfg == NULL) || (write_cfg == NULL)) {
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d002      	beq.n	800626e <octospi_memory_mapped+0x2a>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d102      	bne.n	8006274 <octospi_memory_mapped+0x30>
		return E_PAR;
 800626e:	f04f 33ff 	mov.w	r3, #4294967295
 8006272:	e0c7      	b.n	8006404 <octospi_memory_mapped+0x1c0>
	}
	
	// 
	this = get_myself(ch);
 8006274:	7bfb      	ldrb	r3, [r7, #15]
 8006276:	011b      	lsls	r3, r3, #4
 8006278:	4a65      	ldr	r2, [pc, #404]	; (8006410 <octospi_memory_mapped+0x1cc>)
 800627a:	4413      	add	r3, r2
 800627c:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	2b02      	cmp	r3, #2
 8006284:	d002      	beq.n	800628c <octospi_memory_mapped+0x48>
		return E_PAR;
 8006286:	f04f 33ff 	mov.w	r3, #4294967295
 800628a:	e0bb      	b.n	8006404 <octospi_memory_mapped+0x1c0>
	}
	
	// 
	octspi_base_addr = get_reg(ch);
 800628c:	7bfa      	ldrb	r2, [r7, #15]
 800628e:	4961      	ldr	r1, [pc, #388]	; (8006414 <octospi_memory_mapped+0x1d0>)
 8006290:	4613      	mov	r3, r2
 8006292:	005b      	lsls	r3, r3, #1
 8006294:	4413      	add	r3, r2
 8006296:	00db      	lsls	r3, r3, #3
 8006298:	440b      	add	r3, r1
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	617b      	str	r3, [r7, #20]
		7. Specify the instruction in OCTOSPI_WIR.
		8. Specify the optional alternate byte to be sent right after the address phase in OCTOSPI_WABR for read operation.
	*/
	
	// 
	octspi_base_addr->cr &= 0xCFFFFFFF;
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	601a      	str	r2, [r3, #0]
	octspi_base_addr->cr |= CR_FMODE(FMODE_MEMORY_MAPPED);
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f043 5240 	orr.w	r2, r3, #805306368	; 0x30000000
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	601a      	str	r2, [r3, #0]
	
	//  (*) IRCCR
	// TCR
	octspi_base_addr->tcr |= read_cfg->dummy_cycle;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	691b      	ldr	r3, [r3, #16]
 80062c0:	431a      	orrs	r2, r3
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	
	// CCR
	// 
	tmp_ccr |= CCR_DMODE(read_cfg->data_if);
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	7d1b      	ldrb	r3, [r3, #20]
 80062cc:	061b      	lsls	r3, r3, #24
 80062ce:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80062d2:	69fa      	ldr	r2, [r7, #28]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	61fb      	str	r3, [r7, #28]
	// 
	if (read_cfg->alternate_all_size > 0) {
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	699b      	ldr	r3, [r3, #24]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d013      	beq.n	8006308 <octospi_memory_mapped+0xc4>
		octspi_base_addr->abr = read_cfg->alternate_all_size;
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	699a      	ldr	r2, [r3, #24]
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
		tmp_ccr |= CCR_ABSIZE(read_cfg->alternate_size) | CCR_ABMODE(read_cfg->alternate_if);
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	7d5b      	ldrb	r3, [r3, #21]
 80062ee:	051b      	lsls	r3, r3, #20
 80062f0:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	7d9b      	ldrb	r3, [r3, #22]
 80062f8:	041b      	lsls	r3, r3, #16
 80062fa:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 80062fe:	4313      	orrs	r3, r2
 8006300:	461a      	mov	r2, r3
 8006302:	69fb      	ldr	r3, [r7, #28]
 8006304:	4313      	orrs	r3, r2
 8006306:	61fb      	str	r3, [r7, #28]
	}
	// 
	if ((read_cfg->addr_if != OCTOSPI_IF_NONE) && (read_cfg->addr_if != OCTOSPI_IF_MAX)) {
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	7b5b      	ldrb	r3, [r3, #13]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d012      	beq.n	8006336 <octospi_memory_mapped+0xf2>
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	7b5b      	ldrb	r3, [r3, #13]
 8006314:	2b05      	cmp	r3, #5
 8006316:	d00e      	beq.n	8006336 <octospi_memory_mapped+0xf2>
		tmp_ccr |= CCR_ADSIZE(read_cfg->addr_size) | CCR_ADMODE(read_cfg->addr_if);
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	7b1b      	ldrb	r3, [r3, #12]
 800631c:	031b      	lsls	r3, r3, #12
 800631e:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	7b5b      	ldrb	r3, [r3, #13]
 8006326:	021b      	lsls	r3, r3, #8
 8006328:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800632c:	4313      	orrs	r3, r2
 800632e:	461a      	mov	r2, r3
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	4313      	orrs	r3, r2
 8006334:	61fb      	str	r3, [r7, #28]
	}
	// 
	tmp_ccr |= CCR_ISIZE(read_cfg->inst_size) | CCR_IMODE(read_cfg->inst_if);
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	791b      	ldrb	r3, [r3, #4]
 800633a:	011b      	lsls	r3, r3, #4
 800633c:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	795b      	ldrb	r3, [r3, #5]
 8006344:	f003 0307 	and.w	r3, r3, #7
 8006348:	4313      	orrs	r3, r2
 800634a:	461a      	mov	r2, r3
 800634c:	69fb      	ldr	r3, [r7, #28]
 800634e:	4313      	orrs	r3, r2
 8006350:	61fb      	str	r3, [r7, #28]
	// 
	octspi_base_addr->ccr = tmp_ccr;
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	69fa      	ldr	r2, [r7, #28]
 8006356:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	
	// 
	tmp_ccr = 0UL;
 800635a:	2300      	movs	r3, #0
 800635c:	61fb      	str	r3, [r7, #28]
	
	//  (*) WIRWCCR
	// TCR
	octspi_base_addr->wtcr |= write_cfg->dummy_cycle;
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	f8d3 2188 	ldr.w	r2, [r3, #392]	; 0x188
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	691b      	ldr	r3, [r3, #16]
 8006368:	431a      	orrs	r2, r3
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	
	// 
	tmp_ccr |= CCR_DMODE(write_cfg->data_if);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	7d1b      	ldrb	r3, [r3, #20]
 8006374:	061b      	lsls	r3, r3, #24
 8006376:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800637a:	69fa      	ldr	r2, [r7, #28]
 800637c:	4313      	orrs	r3, r2
 800637e:	61fb      	str	r3, [r7, #28]
	// 
	if (write_cfg->alternate_all_size > 0) {
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d013      	beq.n	80063b0 <octospi_memory_mapped+0x16c>
		octspi_base_addr->wabr = write_cfg->alternate_all_size;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	699a      	ldr	r2, [r3, #24]
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
		tmp_ccr |= CCR_ABSIZE(write_cfg->alternate_size) | CCR_ABMODE(write_cfg->alternate_if);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	7d5b      	ldrb	r3, [r3, #21]
 8006396:	051b      	lsls	r3, r3, #20
 8006398:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	7d9b      	ldrb	r3, [r3, #22]
 80063a0:	041b      	lsls	r3, r3, #16
 80063a2:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 80063a6:	4313      	orrs	r3, r2
 80063a8:	461a      	mov	r2, r3
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	61fb      	str	r3, [r7, #28]
	}
	// 
	if ((write_cfg->addr_if != OCTOSPI_IF_NONE) && (write_cfg->addr_if != OCTOSPI_IF_MAX)) {
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	7b5b      	ldrb	r3, [r3, #13]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d012      	beq.n	80063de <octospi_memory_mapped+0x19a>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	7b5b      	ldrb	r3, [r3, #13]
 80063bc:	2b05      	cmp	r3, #5
 80063be:	d00e      	beq.n	80063de <octospi_memory_mapped+0x19a>
		tmp_ccr |= CCR_ADSIZE(write_cfg->addr_size) | CCR_ADMODE(write_cfg->addr_if);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	7b1b      	ldrb	r3, [r3, #12]
 80063c4:	031b      	lsls	r3, r3, #12
 80063c6:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	7b5b      	ldrb	r3, [r3, #13]
 80063ce:	021b      	lsls	r3, r3, #8
 80063d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80063d4:	4313      	orrs	r3, r2
 80063d6:	461a      	mov	r2, r3
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	4313      	orrs	r3, r2
 80063dc:	61fb      	str	r3, [r7, #28]
	}
	// 
	tmp_ccr |= CCR_ISIZE(write_cfg->inst_size) | CCR_IMODE(write_cfg->inst_if);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	791b      	ldrb	r3, [r3, #4]
 80063e2:	011b      	lsls	r3, r3, #4
 80063e4:	f003 0230 	and.w	r2, r3, #48	; 0x30
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	795b      	ldrb	r3, [r3, #5]
 80063ec:	f003 0307 	and.w	r3, r3, #7
 80063f0:	4313      	orrs	r3, r2
 80063f2:	461a      	mov	r2, r3
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	61fb      	str	r3, [r7, #28]
	// 
	octspi_base_addr->wccr = tmp_ccr;
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	69fa      	ldr	r2, [r7, #28]
 80063fe:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	
	return E_OK;
 8006402:	2300      	movs	r3, #0
}
 8006404:	4618      	mov	r0, r3
 8006406:	3724      	adds	r7, #36	; 0x24
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr
 8006410:	20066c40 	.word	0x20066c40
 8006414:	0800a29c 	.word	0x0800a29c

08006418 <octospi_close>:

// 
int32_t octospi_close(OCTOSPI_CH ch)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	4603      	mov	r3, r0
 8006420:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 8006422:	79fb      	ldrb	r3, [r7, #7]
 8006424:	2b01      	cmp	r3, #1
 8006426:	d902      	bls.n	800642e <octospi_close+0x16>
		return E_PAR;
 8006428:	f04f 33ff 	mov.w	r3, #4294967295
 800642c:	e02b      	b.n	8006486 <octospi_close+0x6e>
	}
	
	// 
	this = get_myself(ch);
 800642e:	79fb      	ldrb	r3, [r7, #7]
 8006430:	011b      	lsls	r3, r3, #4
 8006432:	4a17      	ldr	r2, [pc, #92]	; (8006490 <octospi_close+0x78>)
 8006434:	4413      	add	r3, r2
 8006436:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_OPENED) {
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	2b02      	cmp	r3, #2
 800643e:	d002      	beq.n	8006446 <octospi_close+0x2e>
		return E_PAR;
 8006440:	f04f 33ff 	mov.w	r3, #4294967295
 8006444:	e01f      	b.n	8006486 <octospi_close+0x6e>
	}
		
	// 
	octspi_base_addr = get_reg(ch);
 8006446:	79fa      	ldrb	r2, [r7, #7]
 8006448:	4912      	ldr	r1, [pc, #72]	; (8006494 <octospi_close+0x7c>)
 800644a:	4613      	mov	r3, r2
 800644c:	005b      	lsls	r3, r3, #1
 800644e:	4413      	add	r3, r2
 8006450:	00db      	lsls	r3, r3, #3
 8006452:	440b      	add	r3, r1
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	60bb      	str	r3, [r7, #8]
	
	// OCTOSPI
	octspi_base_addr->cr &= ~CR_EN;
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f023 0201 	bic.w	r2, r3, #1
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	601a      	str	r2, [r3, #0]
	
	// 
	HAL_NVIC_DisableIRQ(get_ire_type(ch));
 8006464:	79fa      	ldrb	r2, [r7, #7]
 8006466:	490b      	ldr	r1, [pc, #44]	; (8006494 <octospi_close+0x7c>)
 8006468:	4613      	mov	r3, r2
 800646a:	005b      	lsls	r3, r3, #1
 800646c:	4413      	add	r3, r2
 800646e:	00db      	lsls	r3, r3, #3
 8006470:	440b      	add	r3, r1
 8006472:	3304      	adds	r3, #4
 8006474:	f993 3000 	ldrsb.w	r3, [r3]
 8006478:	4618      	mov	r0, r3
 800647a:	f7f9 ffa4 	bl	80003c6 <HAL_NVIC_DisableIRQ>
	
	// 
	this->status = ST_INTIALIZED;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2201      	movs	r2, #1
 8006482:	605a      	str	r2, [r3, #4]
	
	return E_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3710      	adds	r7, #16
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
 800648e:	bf00      	nop
 8006490:	20066c40 	.word	0x20066c40
 8006494:	0800a29c 	.word	0x0800a29c

08006498 <octospi_proc>:

// 
static int32_t octospi_proc(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint32_t mode, uint8_t *data, uint32_t size)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b088      	sub	sp, #32
 800649c:	af00      	add	r7, sp, #0
 800649e:	60b9      	str	r1, [r7, #8]
 80064a0:	607a      	str	r2, [r7, #4]
 80064a2:	603b      	str	r3, [r7, #0]
 80064a4:	4603      	mov	r3, r0
 80064a6:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	uint32_t tmp_ccr = 0UL;
 80064a8:	2300      	movs	r3, #0
 80064aa:	61fb      	str	r3, [r7, #28]
	
	// 
	this = get_myself(ch);
 80064ac:	7bfb      	ldrb	r3, [r7, #15]
 80064ae:	011b      	lsls	r3, r3, #4
 80064b0:	4a7d      	ldr	r2, [pc, #500]	; (80066a8 <octospi_proc+0x210>)
 80064b2:	4413      	add	r3, r2
 80064b4:	61bb      	str	r3, [r7, #24]
		8. Read/write the data from/to the FIFO through OCTOSPI_DR (if no DMA usage).
		If neither the address register (OCTOSPI_AR) nor the data register (OCTOSPI_DR) need
	*/
	
	// 
	octspi_base_addr = get_reg(ch);
 80064b6:	7bfa      	ldrb	r2, [r7, #15]
 80064b8:	497c      	ldr	r1, [pc, #496]	; (80066ac <octospi_proc+0x214>)
 80064ba:	4613      	mov	r3, r2
 80064bc:	005b      	lsls	r3, r3, #1
 80064be:	4413      	add	r3, r2
 80064c0:	00db      	lsls	r3, r3, #3
 80064c2:	440b      	add	r3, r1
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	617b      	str	r3, [r7, #20]
	
	// 
	octspi_base_addr->cr &= 0xCFFFFFFF;
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	601a      	str	r2, [r3, #0]
	// 
	octspi_base_addr->cr |= CR_FMODE(mode);
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	071b      	lsls	r3, r3, #28
 80064dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80064e0:	431a      	orrs	r2, r3
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	601a      	str	r2, [r3, #0]
	
	// 
	if ((mode == FMODE_INDIRECT_WRITE)||(mode == FMODE_INDIRECT_READ)) {
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d003      	beq.n	80064f4 <octospi_proc+0x5c>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	f040 80d4 	bne.w	800669c <octospi_proc+0x204>
		// 
		octspi_base_addr->tcr = 0x00000000;
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		octspi_base_addr->ccr = 0x00000000;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	2200      	movs	r2, #0
 8006500:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		
		// 
		octspi_base_addr->tcr |= cfg->dummy_cycle;
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	431a      	orrs	r2, r3
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		
		// 
		// 
		if (size > 0) {
 8006516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006518:	2b00      	cmp	r3, #0
 800651a:	d00b      	beq.n	8006534 <octospi_proc+0x9c>
			// 
			octspi_base_addr->dlr = size - 1;
 800651c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800651e:	1e5a      	subs	r2, r3, #1
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	641a      	str	r2, [r3, #64]	; 0x40
			tmp_ccr |= CCR_DMODE(cfg->data_if);
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	7d1b      	ldrb	r3, [r3, #20]
 8006528:	061b      	lsls	r3, r3, #24
 800652a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800652e:	69fa      	ldr	r2, [r7, #28]
 8006530:	4313      	orrs	r3, r2
 8006532:	61fb      	str	r3, [r7, #28]
		}
		// 
		if (cfg->alternate_all_size > 0) {
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	699b      	ldr	r3, [r3, #24]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d013      	beq.n	8006564 <octospi_proc+0xcc>
			octspi_base_addr->abr = cfg->alternate_all_size;
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	699a      	ldr	r2, [r3, #24]
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			tmp_ccr |= CCR_ABSIZE(cfg->alternate_size) | CCR_ABMODE(cfg->alternate_if);
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	7d5b      	ldrb	r3, [r3, #21]
 800654a:	051b      	lsls	r3, r3, #20
 800654c:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	7d9b      	ldrb	r3, [r3, #22]
 8006554:	041b      	lsls	r3, r3, #16
 8006556:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800655a:	4313      	orrs	r3, r2
 800655c:	461a      	mov	r2, r3
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	4313      	orrs	r3, r2
 8006562:	61fb      	str	r3, [r7, #28]
		}
		// 
		if ((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) {
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	7b5b      	ldrb	r3, [r3, #13]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d012      	beq.n	8006592 <octospi_proc+0xfa>
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	7b5b      	ldrb	r3, [r3, #13]
 8006570:	2b05      	cmp	r3, #5
 8006572:	d00e      	beq.n	8006592 <octospi_proc+0xfa>
			tmp_ccr |= CCR_ADSIZE(cfg->addr_size) | CCR_ADMODE(cfg->addr_if);
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	7b1b      	ldrb	r3, [r3, #12]
 8006578:	031b      	lsls	r3, r3, #12
 800657a:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	7b5b      	ldrb	r3, [r3, #13]
 8006582:	021b      	lsls	r3, r3, #8
 8006584:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006588:	4313      	orrs	r3, r2
 800658a:	461a      	mov	r2, r3
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	4313      	orrs	r3, r2
 8006590:	61fb      	str	r3, [r7, #28]
		}
		
		// 
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	791b      	ldrb	r3, [r3, #4]
 8006596:	011b      	lsls	r3, r3, #4
 8006598:	f003 0230 	and.w	r2, r3, #48	; 0x30
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	795b      	ldrb	r3, [r3, #5]
 80065a0:	f003 0307 	and.w	r3, r3, #7
 80065a4:	4313      	orrs	r3, r2
 80065a6:	461a      	mov	r2, r3
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	61fb      	str	r3, [r7, #28]
		
		// CCR
		octspi_base_addr->ccr = tmp_ccr;
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	69fa      	ldr	r2, [r7, #28]
 80065b2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		
		// 
		octspi_base_addr->ir = cfg->inst;
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
		
		// 
		// (*) 
		if (((cfg->addr_if == OCTOSPI_IF_NONE) || (cfg->addr_if == OCTOSPI_IF_MAX)) && (size == 0)) {
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	7b5b      	ldrb	r3, [r3, #13]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d003      	beq.n	80065d0 <octospi_proc+0x138>
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	7b5b      	ldrb	r3, [r3, #13]
 80065cc:	2b05      	cmp	r3, #5
 80065ce:	d102      	bne.n	80065d6 <octospi_proc+0x13e>
 80065d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d062      	beq.n	800669c <octospi_proc+0x204>
			;
		// 
		} else {
			// 
			if ((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) {
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	7b5b      	ldrb	r3, [r3, #13]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d007      	beq.n	80065ee <octospi_proc+0x156>
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	7b5b      	ldrb	r3, [r3, #13]
 80065e2:	2b05      	cmp	r3, #5
 80065e4:	d003      	beq.n	80065ee <octospi_proc+0x156>
				// 
				octspi_base_addr->ar = cfg->addr;
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	689a      	ldr	r2, [r3, #8]
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	649a      	str	r2, [r3, #72]	; 0x48
			}
			// 
			if (size > 0) {
 80065ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d053      	beq.n	800669c <octospi_proc+0x204>
				// 
				this->data = data;
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	683a      	ldr	r2, [r7, #0]
 80065f8:	609a      	str	r2, [r3, #8]
				// 
				this->data_size = size;
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065fe:	60da      	str	r2, [r3, #12]
				
				// 
				while (this->data_size-- > 0) {
 8006600:	e023      	b.n	800664a <octospi_proc+0x1b2>
					// FIFO/
					if (wait_status(ch, SR_FTF, TIMEOUT) != E_OK) {
 8006602:	7bfb      	ldrb	r3, [r7, #15]
 8006604:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006608:	2104      	movs	r1, #4
 800660a:	4618      	mov	r0, r3
 800660c:	f7ff fd0e 	bl	800602c <wait_status>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d002      	beq.n	800661c <octospi_proc+0x184>
						return E_TMOUT;
 8006616:	f06f 0301 	mvn.w	r3, #1
 800661a:	e040      	b.n	800669e <octospi_proc+0x206>
					}
					// 
					if (mode == FMODE_INDIRECT_WRITE) {
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d109      	bne.n	8006636 <octospi_proc+0x19e>
						// 
						octspi_base_addr->dr.byte[0] = *(this->data++);
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	1c59      	adds	r1, r3, #1
 8006628:	69ba      	ldr	r2, [r7, #24]
 800662a:	6091      	str	r1, [r2, #8]
 800662c:	781a      	ldrb	r2, [r3, #0]
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8006634:	e009      	b.n	800664a <octospi_proc+0x1b2>
						
					// 
					} else {
						// 
						*(this->data++) = octspi_base_addr->dr.byte[0];
 8006636:	69bb      	ldr	r3, [r7, #24]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	1c59      	adds	r1, r3, #1
 800663c:	69ba      	ldr	r2, [r7, #24]
 800663e:	6091      	str	r1, [r2, #8]
 8006640:	697a      	ldr	r2, [r7, #20]
 8006642:	f892 2050 	ldrb.w	r2, [r2, #80]	; 0x50
 8006646:	b2d2      	uxtb	r2, r2
 8006648:	701a      	strb	r2, [r3, #0]
				while (this->data_size-- > 0) {
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	1e59      	subs	r1, r3, #1
 8006650:	69ba      	ldr	r2, [r7, #24]
 8006652:	60d1      	str	r1, [r2, #12]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d1d4      	bne.n	8006602 <octospi_proc+0x16a>
						
					}
				}
				
				// 
				if (wait_status(ch, SR_TCF, TIMEOUT) != 0) {
 8006658:	7bfb      	ldrb	r3, [r7, #15]
 800665a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800665e:	2102      	movs	r1, #2
 8006660:	4618      	mov	r0, r3
 8006662:	f7ff fce3 	bl	800602c <wait_status>
 8006666:	4603      	mov	r3, r0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d002      	beq.n	8006672 <octospi_proc+0x1da>
					return E_TMOUT;
 800666c:	f06f 0301 	mvn.w	r3, #1
 8006670:	e015      	b.n	800669e <octospi_proc+0x206>
				}
				// 
				octspi_base_addr->sr |= FCR_CTCF;
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	6a1b      	ldr	r3, [r3, #32]
 8006676:	f043 0202 	orr.w	r2, r3, #2
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	621a      	str	r2, [r3, #32]
				
				// 
				if ((octspi_base_addr->sr & SR_TEF) != 0) {
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	6a1b      	ldr	r3, [r3, #32]
 8006682:	f003 0301 	and.w	r3, r3, #1
 8006686:	2b00      	cmp	r3, #0
 8006688:	d008      	beq.n	800669c <octospi_proc+0x204>
					// 
					octspi_base_addr->sr |= FCR_CTEF;
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	6a1b      	ldr	r3, [r3, #32]
 800668e:	f043 0201 	orr.w	r2, r3, #1
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	621a      	str	r2, [r3, #32]
					return E_STS;
 8006696:	f06f 0302 	mvn.w	r3, #2
 800669a:	e000      	b.n	800669e <octospi_proc+0x206>
	}
	
	// 
	//octspi_base_addr->cr |= (CR_TCIE | CR_TEIE);
	
	return E_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3720      	adds	r7, #32
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
 80066a6:	bf00      	nop
 80066a8:	20066c40 	.word	0x20066c40
 80066ac:	0800a29c 	.word	0x0800a29c

080066b0 <octospi_send>:

int32_t octospi_send(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint8_t *data, uint32_t size)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b088      	sub	sp, #32
 80066b4:	af02      	add	r7, sp, #8
 80066b6:	60b9      	str	r1, [r7, #8]
 80066b8:	607a      	str	r2, [r7, #4]
 80066ba:	603b      	str	r3, [r7, #0]
 80066bc:	4603      	mov	r3, r0
 80066be:	73fb      	strb	r3, [r7, #15]
	OCTSPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 80066c0:	7bfb      	ldrb	r3, [r7, #15]
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d902      	bls.n	80066cc <octospi_send+0x1c>
		return -1;
 80066c6:	f04f 33ff 	mov.w	r3, #4294967295
 80066ca:	e01b      	b.n	8006704 <octospi_send+0x54>
	}
	
	// 
	this = get_myself(ch);
 80066cc:	7bfb      	ldrb	r3, [r7, #15]
 80066ce:	011b      	lsls	r3, r3, #4
 80066d0:	4a0e      	ldr	r2, [pc, #56]	; (800670c <octospi_send+0x5c>)
 80066d2:	4413      	add	r3, r2
 80066d4:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_OPENED) {
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	2b02      	cmp	r3, #2
 80066dc:	d002      	beq.n	80066e4 <octospi_send+0x34>
		return E_PAR;
 80066de:	f04f 33ff 	mov.w	r3, #4294967295
 80066e2:	e00f      	b.n	8006704 <octospi_send+0x54>
	}
	
	// 
	this->status = ST_RUN;
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	2203      	movs	r2, #3
 80066e8:	605a      	str	r2, [r3, #4]
	
	// 
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_WRITE, data, size);
 80066ea:	7bf8      	ldrb	r0, [r7, #15]
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	9300      	str	r3, [sp, #0]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	68b9      	ldr	r1, [r7, #8]
 80066f6:	f7ff fecf 	bl	8006498 <octospi_proc>
 80066fa:	6138      	str	r0, [r7, #16]
	
	// 
	this->status = ST_OPENED;
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	2202      	movs	r2, #2
 8006700:	605a      	str	r2, [r3, #4]
	
	return ret;
 8006702:	693b      	ldr	r3, [r7, #16]
}
 8006704:	4618      	mov	r0, r3
 8006706:	3718      	adds	r7, #24
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}
 800670c:	20066c40 	.word	0x20066c40

08006710 <octospi_recv>:

int32_t octospi_recv(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint8_t *data, uint32_t size)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b088      	sub	sp, #32
 8006714:	af02      	add	r7, sp, #8
 8006716:	60b9      	str	r1, [r7, #8]
 8006718:	607a      	str	r2, [r7, #4]
 800671a:	603b      	str	r3, [r7, #0]
 800671c:	4603      	mov	r3, r0
 800671e:	73fb      	strb	r3, [r7, #15]
	OCTSPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 8006720:	7bfb      	ldrb	r3, [r7, #15]
 8006722:	2b01      	cmp	r3, #1
 8006724:	d902      	bls.n	800672c <octospi_recv+0x1c>
		return -1;
 8006726:	f04f 33ff 	mov.w	r3, #4294967295
 800672a:	e01b      	b.n	8006764 <octospi_recv+0x54>
	}
	
	// 
	this = get_myself(ch);
 800672c:	7bfb      	ldrb	r3, [r7, #15]
 800672e:	011b      	lsls	r3, r3, #4
 8006730:	4a0e      	ldr	r2, [pc, #56]	; (800676c <octospi_recv+0x5c>)
 8006732:	4413      	add	r3, r2
 8006734:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_OPENED) {
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	2b02      	cmp	r3, #2
 800673c:	d002      	beq.n	8006744 <octospi_recv+0x34>
		return -1;
 800673e:	f04f 33ff 	mov.w	r3, #4294967295
 8006742:	e00f      	b.n	8006764 <octospi_recv+0x54>
	}
	
	// 
	this->status = ST_RUN;
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	2203      	movs	r2, #3
 8006748:	605a      	str	r2, [r3, #4]
	
	// 
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_READ, data, size);
 800674a:	7bf8      	ldrb	r0, [r7, #15]
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	9300      	str	r3, [sp, #0]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	68b9      	ldr	r1, [r7, #8]
 8006756:	f7ff fe9f 	bl	8006498 <octospi_proc>
 800675a:	6138      	str	r0, [r7, #16]
	
	// 
	this->status = ST_OPENED;
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	2202      	movs	r2, #2
 8006760:	605a      	str	r2, [r3, #4]
	
	return ret;
 8006762:	693b      	ldr	r3, [r7, #16]
}
 8006764:	4618      	mov	r0, r3
 8006766:	3718      	adds	r7, #24
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	20066c40 	.word	0x20066c40

08006770 <sai_common_handler>:
	}
}

// 
static void sai_common_handler(SAI_CH ch)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b088      	sub	sp, #32
 8006774:	af00      	add	r7, sp, #0
 8006776:	4603      	mov	r3, r0
 8006778:	71fb      	strb	r3, [r7, #7]
	SAI_TX_INFO *tx_info;
	RING_BUF *buf_info;
	uint8_t i;
	
	// 
	sai_base_addr = get_reg(ch);
 800677a:	79fa      	ldrb	r2, [r7, #7]
 800677c:	493a      	ldr	r1, [pc, #232]	; (8006868 <sai_common_handler+0xf8>)
 800677e:	4613      	mov	r3, r2
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	4413      	add	r3, r2
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	440b      	add	r3, r1
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	61bb      	str	r3, [r7, #24]
	
	// /
	sai_base_addr->aclrfr |= ACLRFR_COVRUDR;
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	69db      	ldr	r3, [r3, #28]
 8006790:	f043 0201 	orr.w	r2, r3, #1
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	61da      	str	r2, [r3, #28]
	
	// FIQ
	if ((sai_base_addr->aim & AIM_FRQIE) && (sai_base_addr->asr & ASR_FREQ)) {
 8006798:	69bb      	ldr	r3, [r7, #24]
 800679a:	695b      	ldr	r3, [r3, #20]
 800679c:	f003 0308 	and.w	r3, r3, #8
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d05d      	beq.n	8006860 <sai_common_handler+0xf0>
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	699b      	ldr	r3, [r3, #24]
 80067a8:	f003 0308 	and.w	r3, r3, #8
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d057      	beq.n	8006860 <sai_common_handler+0xf0>
		// 
		this = get_myself(ch);
 80067b0:	79fa      	ldrb	r2, [r7, #7]
 80067b2:	4613      	mov	r3, r2
 80067b4:	02db      	lsls	r3, r3, #11
 80067b6:	4413      	add	r3, r2
 80067b8:	015b      	lsls	r3, r3, #5
 80067ba:	4a2c      	ldr	r2, [pc, #176]	; (800686c <sai_common_handler+0xfc>)
 80067bc:	4413      	add	r3, r2
 80067be:	617b      	str	r3, [r7, #20]
		tx_info = &(this->tx_info);
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	3304      	adds	r3, #4
 80067c4:	613b      	str	r3, [r7, #16]
		buf_info = &(tx_info->s_buf);
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	3304      	adds	r3, #4
 80067ca:	60fb      	str	r3, [r7, #12]
		// FIFO
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 80067cc:	2300      	movs	r3, #0
 80067ce:	77fb      	strb	r3, [r7, #31]
 80067d0:	e041      	b.n	8006856 <sai_common_handler+0xe6>
			// 
			if (buf_info->w_idx != buf_info->r_idx) {
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80067d8:	3304      	adds	r3, #4
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d014      	beq.n	8006812 <sai_common_handler+0xa2>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80067f6:	69bb      	ldr	r3, [r7, #24]
 80067f8:	621a      	str	r2, [r3, #32]
				// 
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	3301      	adds	r3, #1
 8006804:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800680e:	601a      	str	r2, [r3, #0]
 8006810:	e01e      	b.n	8006850 <sai_common_handler+0xe0>
			// 
			} else {
				// 
				sai_base_addr->aim &= ~AIM_FRQIE;
 8006812:	69bb      	ldr	r3, [r7, #24]
 8006814:	695b      	ldr	r3, [r3, #20]
 8006816:	f023 0208 	bic.w	r2, r3, #8
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	615a      	str	r2, [r3, #20]
				// 
				if (tx_info->callback) {
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8006824:	3314      	adds	r3, #20
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d00c      	beq.n	8006846 <sai_common_handler+0xd6>
					tx_info->callback(ch, tx_info->callback_vp);
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8006832:	3314      	adds	r3, #20
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800683c:	3318      	adds	r3, #24
 800683e:	6819      	ldr	r1, [r3, #0]
 8006840:	79fb      	ldrb	r3, [r7, #7]
 8006842:	4618      	mov	r0, r3
 8006844:	4790      	blx	r2
				}
				// 
				this->status = ST_OPENED;
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	2202      	movs	r2, #2
 800684a:	705a      	strb	r2, [r3, #1]
				break;
 800684c:	bf00      	nop
			}
		}
	}
}
 800684e:	e007      	b.n	8006860 <sai_common_handler+0xf0>
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8006850:	7ffb      	ldrb	r3, [r7, #31]
 8006852:	3301      	adds	r3, #1
 8006854:	77fb      	strb	r3, [r7, #31]
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	789b      	ldrb	r3, [r3, #2]
 800685a:	7ffa      	ldrb	r2, [r7, #31]
 800685c:	429a      	cmp	r2, r3
 800685e:	d3b8      	bcc.n	80067d2 <sai_common_handler+0x62>
}
 8006860:	bf00      	nop
 8006862:	3720      	adds	r7, #32
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}
 8006868:	0800a2cc 	.word	0x0800a2cc
 800686c:	20066c60 	.word	0x20066c60

08006870 <sai1_handler>:

// 
void sai1_handler(void){
 8006870:	b580      	push	{r7, lr}
 8006872:	af00      	add	r7, sp, #0
	sai_common_handler(SAI_CH1);
 8006874:	2000      	movs	r0, #0
 8006876:	f7ff ff7b 	bl	8006770 <sai_common_handler>
}
 800687a:	bf00      	nop
 800687c:	bd80      	pop	{r7, pc}
	...

08006880 <sai_init>:
}

// 
// SAI
void sai_init(void)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b082      	sub	sp, #8
 8006884:	af00      	add	r7, sp, #0
	uint32_t ch;
	SAI_CTL *this;
	
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 8006886:	2300      	movs	r3, #0
 8006888:	607b      	str	r3, [r7, #4]
 800688a:	e02c      	b.n	80068e6 <sai_init+0x66>
		// 
		this = get_myself(ch);
 800688c:	687a      	ldr	r2, [r7, #4]
 800688e:	4613      	mov	r3, r2
 8006890:	02db      	lsls	r3, r3, #11
 8006892:	4413      	add	r3, r2
 8006894:	015b      	lsls	r3, r3, #5
 8006896:	4a17      	ldr	r2, [pc, #92]	; (80068f4 <sai_init+0x74>)
 8006898:	4413      	add	r3, r2
 800689a:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(SAI_CTL));
 800689c:	4a16      	ldr	r2, [pc, #88]	; (80068f8 <sai_init+0x78>)
 800689e:	2100      	movs	r1, #0
 80068a0:	6838      	ldr	r0, [r7, #0]
 80068a2:	f002 ffda 	bl	800985a <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 80068a6:	4915      	ldr	r1, [pc, #84]	; (80068fc <sai_init+0x7c>)
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	4613      	mov	r3, r2
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	4413      	add	r3, r2
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	440b      	add	r3, r1
 80068b4:	330c      	adds	r3, #12
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	b218      	sxth	r0, r3
 80068ba:	4910      	ldr	r1, [pc, #64]	; (80068fc <sai_init+0x7c>)
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	4613      	mov	r3, r2
 80068c0:	009b      	lsls	r3, r3, #2
 80068c2:	4413      	add	r3, r2
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	440b      	add	r3, r1
 80068c8:	3308      	adds	r3, #8
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4619      	mov	r1, r3
 80068ce:	f002 fe04 	bl	80094da <kz_setintr>
		// 
		this->ch = ch;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	b2da      	uxtb	r2, r3
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	701a      	strb	r2, [r3, #0]
		// 
		this->status = ST_INTIALIZED;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	2201      	movs	r2, #1
 80068de:	705a      	strb	r2, [r3, #1]
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	3301      	adds	r3, #1
 80068e4:	607b      	str	r3, [r7, #4]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d0cf      	beq.n	800688c <sai_init+0xc>
	}
	
	return;
 80068ec:	bf00      	nop
}
 80068ee:	3708      	adds	r7, #8
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	20066c60 	.word	0x20066c60
 80068f8:	00010020 	.word	0x00010020
 80068fc:	0800a2cc 	.word	0x0800a2cc

08006900 <spi_common_handler>:
	{DMA_CH5,	DMA_CH6,	DMA_RESOURCE_SPI3_TX,	DMA_RESOURCE_SPI3_RX},	// SPI3DMA
};

// 
static void spi_common_handler(DMA_CH ch)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b086      	sub	sp, #24
 8006904:	af00      	add	r7, sp, #0
 8006906:	4603      	mov	r3, r0
 8006908:	71fb      	strb	r3, [r7, #7]
	SPI_CTL *this = get_myself(ch);
 800690a:	79fa      	ldrb	r2, [r7, #7]
 800690c:	4613      	mov	r3, r2
 800690e:	00db      	lsls	r3, r3, #3
 8006910:	1a9b      	subs	r3, r3, r2
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	4a4a      	ldr	r2, [pc, #296]	; (8006a40 <spi_common_handler+0x140>)
 8006916:	4413      	add	r3, r2
 8006918:	617b      	str	r3, [r7, #20]
	volatile struct stm32l4_spi *spi_base_addr = get_reg(ch);
 800691a:	79fa      	ldrb	r2, [r7, #7]
 800691c:	4949      	ldr	r1, [pc, #292]	; (8006a44 <spi_common_handler+0x144>)
 800691e:	4613      	mov	r3, r2
 8006920:	00db      	lsls	r3, r3, #3
 8006922:	1a9b      	subs	r3, r3, r2
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	440b      	add	r3, r1
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	613b      	str	r3, [r7, #16]
	uint8_t dummy_data;
	int32_t *ret;
	
	// 
	if (spi_base_addr->sr & (SR_FRE | SR_OVR | SR_MODF)) {
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 8006934:	2b00      	cmp	r3, #0
 8006936:	d014      	beq.n	8006962 <spi_common_handler+0x62>
		// 
		spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE);
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	605a      	str	r2, [r3, #4]
		// 
		ret = kx_kmalloc(sizeof(int32_t));
 8006944:	2004      	movs	r0, #4
 8006946:	f002 fdff 	bl	8009548 <kx_kmalloc>
 800694a:	60f8      	str	r0, [r7, #12]
		*ret = E_OBJ;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f06f 0203 	mvn.w	r2, #3
 8006952:	601a      	str	r2, [r3, #0]
		kx_send(this->msg_id, sizeof(int32_t), ret);
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	7e1b      	ldrb	r3, [r3, #24]
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	2104      	movs	r1, #4
 800695c:	4618      	mov	r0, r3
 800695e:	f002 fe04 	bl	800956a <kx_send>
		
	}
	
	// 
	if (((spi_base_addr->cr2 & CR2_TXEIE) != 0) && (spi_base_addr->sr & SR_TXE) != 0) {
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800696a:	2b00      	cmp	r3, #0
 800696c:	d01d      	beq.n	80069aa <spi_common_handler+0xaa>
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	f003 0302 	and.w	r3, r3, #2
 8006976:	2b00      	cmp	r3, #0
 8006978:	d017      	beq.n	80069aa <spi_common_handler+0xaa>
		// 
		if (this->snd_sz != 0) {
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d00d      	beq.n	800699e <spi_common_handler+0x9e>
			// 
			spi_base_addr->dr[0] = *(this->p_snd_data++);
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	1c59      	adds	r1, r3, #1
 8006988:	697a      	ldr	r2, [r7, #20]
 800698a:	6091      	str	r1, [r2, #8]
 800698c:	781a      	ldrb	r2, [r3, #0]
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	731a      	strb	r2, [r3, #12]
			this->snd_sz--;
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	1e5a      	subs	r2, r3, #1
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	60da      	str	r2, [r3, #12]
 800699c:	e005      	b.n	80069aa <spi_common_handler+0xaa>
			
		// 
		} else {
			// 
			spi_base_addr->cr2 &= ~CR2_TXEIE;
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	605a      	str	r2, [r3, #4]
		}
	}
	// 
	if (((spi_base_addr->cr2 & CR2_RXNEIE) != 0) && (spi_base_addr->sr & SR_RXNE) != 0) {
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d023      	beq.n	80069fe <spi_common_handler+0xfe>
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	f003 0301 	and.w	r3, r3, #1
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d01d      	beq.n	80069fe <spi_common_handler+0xfe>
		// 
		// 
		if (this->rcv_sz != 0) {
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	695b      	ldr	r3, [r3, #20]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d013      	beq.n	80069f2 <spi_common_handler+0xf2>
			// 
			dummy_data = spi_base_addr->dr[0];
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	7b1b      	ldrb	r3, [r3, #12]
 80069ce:	72fb      	strb	r3, [r7, #11]
			if (this->p_rcv_data != NULL) {
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	691b      	ldr	r3, [r3, #16]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d006      	beq.n	80069e6 <spi_common_handler+0xe6>
				*(this->p_rcv_data++) = dummy_data;
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	691b      	ldr	r3, [r3, #16]
 80069dc:	1c59      	adds	r1, r3, #1
 80069de:	697a      	ldr	r2, [r7, #20]
 80069e0:	6111      	str	r1, [r2, #16]
 80069e2:	7afa      	ldrb	r2, [r7, #11]
 80069e4:	701a      	strb	r2, [r3, #0]
			}
			this->rcv_sz--;
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	695b      	ldr	r3, [r3, #20]
 80069ea:	1e5a      	subs	r2, r3, #1
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	615a      	str	r2, [r3, #20]
 80069f0:	e005      	b.n	80069fe <spi_common_handler+0xfe>
			
		// 
		} else {
			// 
			spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE);
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	605a      	str	r2, [r3, #4]
			
		}
	}
	// /
	if ((this->snd_sz == 0) && (this->rcv_sz == 0)) {
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d117      	bne.n	8006a36 <spi_common_handler+0x136>
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	695b      	ldr	r3, [r3, #20]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d113      	bne.n	8006a36 <spi_common_handler+0x136>
		// 
		spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE | CR2_ERRIE);
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	605a      	str	r2, [r3, #4]
		// 
		ret = kx_kmalloc(sizeof(int32_t));
 8006a1a:	2004      	movs	r0, #4
 8006a1c:	f002 fd94 	bl	8009548 <kx_kmalloc>
 8006a20:	60f8      	str	r0, [r7, #12]
		*ret = E_OK;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2200      	movs	r2, #0
 8006a26:	601a      	str	r2, [r3, #0]
		kx_send(this->msg_id, sizeof(int32_t), ret);
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	7e1b      	ldrb	r3, [r3, #24]
 8006a2c:	68fa      	ldr	r2, [r7, #12]
 8006a2e:	2104      	movs	r1, #4
 8006a30:	4618      	mov	r0, r3
 8006a32:	f002 fd9a 	bl	800956a <kx_send>
		
	}
}
 8006a36:	bf00      	nop
 8006a38:	3718      	adds	r7, #24
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	20076c80 	.word	0x20076c80
 8006a44:	0800a2e0 	.word	0x0800a2e0

08006a48 <spi1_handler>:

/*  */
void spi1_handler(void){
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	af00      	add	r7, sp, #0
	spi_common_handler(SPI_CH1);
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	f7ff ff57 	bl	8006900 <spi_common_handler>
}
 8006a52:	bf00      	nop
 8006a54:	bd80      	pop	{r7, pc}

08006a56 <spi2_handler>:

void spi2_handler(void){
 8006a56:	b580      	push	{r7, lr}
 8006a58:	af00      	add	r7, sp, #0
	spi_common_handler(SPI_CH2);
 8006a5a:	2001      	movs	r0, #1
 8006a5c:	f7ff ff50 	bl	8006900 <spi_common_handler>
}
 8006a60:	bf00      	nop
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <spi3_handler>:

void spi3_handler(void){
 8006a64:	b580      	push	{r7, lr}
 8006a66:	af00      	add	r7, sp, #0
	spi_common_handler(SPI_CH3);
 8006a68:	2002      	movs	r0, #2
 8006a6a:	f7ff ff49 	bl	8006900 <spi_common_handler>
}
 8006a6e:	bf00      	nop
 8006a70:	bd80      	pop	{r7, pc}

08006a72 <dma_callback>:

// DMA
static void dma_callback(DMA_CH ch, int32_t ret, void *vp)
{
 8006a72:	b580      	push	{r7, lr}
 8006a74:	b086      	sub	sp, #24
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	4603      	mov	r3, r0
 8006a7a:	60b9      	str	r1, [r7, #8]
 8006a7c:	607a      	str	r2, [r7, #4]
 8006a7e:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_spi *spi_base_addr;
	SPI_CTL *this = (SPI_CTL*)vp;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	617b      	str	r3, [r7, #20]
	int32_t *callback_ret;
	
	// 
	callback_ret = kx_kmalloc(sizeof(int32_t));
 8006a84:	2004      	movs	r0, #4
 8006a86:	f002 fd5f 	bl	8009548 <kx_kmalloc>
 8006a8a:	6138      	str	r0, [r7, #16]
	*callback_ret = ret;
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	68ba      	ldr	r2, [r7, #8]
 8006a90:	601a      	str	r2, [r3, #0]
	kx_send(this->msg_id, sizeof(int32_t), callback_ret);
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	7e1b      	ldrb	r3, [r3, #24]
 8006a96:	693a      	ldr	r2, [r7, #16]
 8006a98:	2104      	movs	r1, #4
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f002 fd65 	bl	800956a <kx_send>
}
 8006aa0:	bf00      	nop
 8006aa2:	3718      	adds	r7, #24
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}

08006aa8 <calc_br>:

// 
static uint32_t calc_br(SPI_CH ch, uint32_t baudrate)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b086      	sub	sp, #24
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	4603      	mov	r3, r0
 8006ab0:	6039      	str	r1, [r7, #0]
 8006ab2:	71fb      	strb	r3, [r7, #7]
	uint8_t power_of_2;
	uint8_t i;
	uint8_t br;
	
	// SPI
	spi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8006ab4:	79fa      	ldrb	r2, [r7, #7]
 8006ab6:	4917      	ldr	r1, [pc, #92]	; (8006b14 <calc_br+0x6c>)
 8006ab8:	4613      	mov	r3, r2
 8006aba:	00db      	lsls	r3, r3, #3
 8006abc:	1a9b      	subs	r3, r3, r2
 8006abe:	009b      	lsls	r3, r3, #2
 8006ac0:	440b      	add	r3, r1
 8006ac2:	3314      	adds	r3, #20
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f7fb fdf6 	bl	80026b8 <HAL_RCCEx_GetPeriphCLKFreq>
 8006acc:	6138      	str	r0, [r7, #16]
	
	// BR
	for(i = 0; i < 8; i++) {
 8006ace:	2300      	movs	r3, #0
 8006ad0:	75fb      	strb	r3, [r7, #23]
 8006ad2:	e00e      	b.n	8006af2 <calc_br+0x4a>
		power_of_2 = (1 << i);
 8006ad4:	7dfb      	ldrb	r3, [r7, #23]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8006adc:	73fb      	strb	r3, [r7, #15]
		if ((spi_clk/power_of_2) < baudrate) {
 8006ade:	7bfb      	ldrb	r3, [r7, #15]
 8006ae0:	693a      	ldr	r2, [r7, #16]
 8006ae2:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d306      	bcc.n	8006afa <calc_br+0x52>
	for(i = 0; i < 8; i++) {
 8006aec:	7dfb      	ldrb	r3, [r7, #23]
 8006aee:	3301      	adds	r3, #1
 8006af0:	75fb      	strb	r3, [r7, #23]
 8006af2:	7dfb      	ldrb	r3, [r7, #23]
 8006af4:	2b07      	cmp	r3, #7
 8006af6:	d9ed      	bls.n	8006ad4 <calc_br+0x2c>
 8006af8:	e000      	b.n	8006afc <calc_br+0x54>
			break;
 8006afa:	bf00      	nop
		}
	}
	
	// br
	if (i > 0) {
 8006afc:	7dfb      	ldrb	r3, [r7, #23]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d002      	beq.n	8006b08 <calc_br+0x60>
		br = i - 1;
 8006b02:	7dfb      	ldrb	r3, [r7, #23]
 8006b04:	3b01      	subs	r3, #1
 8006b06:	75bb      	strb	r3, [r7, #22]
	}
	
	return br;
 8006b08:	7dbb      	ldrb	r3, [r7, #22]
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3718      	adds	r7, #24
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	0800a2e0 	.word	0x0800a2e0

08006b18 <spi_disable>:

// SPI
static int32_t spi_disable(SPI_CH ch)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b086      	sub	sp, #24
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	4603      	mov	r3, r0
 8006b20:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_spi *spi_base_addr;
	uint32_t timeout = 10;
 8006b22:	230a      	movs	r3, #10
 8006b24:	617b      	str	r3, [r7, #20]
	int32_t ret = E_OK;
 8006b26:	2300      	movs	r3, #0
 8006b28:	613b      	str	r3, [r7, #16]
	uint8_t dummy_data;
	
	// 
	spi_base_addr = get_reg(ch);
 8006b2a:	79fa      	ldrb	r2, [r7, #7]
 8006b2c:	4922      	ldr	r1, [pc, #136]	; (8006bb8 <spi_disable+0xa0>)
 8006b2e:	4613      	mov	r3, r2
 8006b30:	00db      	lsls	r3, r3, #3
 8006b32:	1a9b      	subs	r3, r3, r2
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	440b      	add	r3, r1
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	60fb      	str	r3, [r7, #12]
	
	// FIFO0
	while(((spi_base_addr->sr >> 11) & 0x3) != 0) {
 8006b3c:	e00b      	b.n	8006b56 <spi_disable+0x3e>
		// 
		if (timeout-- == 0) {
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	1e5a      	subs	r2, r3, #1
 8006b42:	617a      	str	r2, [r7, #20]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d103      	bne.n	8006b50 <spi_disable+0x38>
			ret = E_TMOUT;
 8006b48:	f06f 0301 	mvn.w	r3, #1
 8006b4c:	613b      	str	r3, [r7, #16]
			goto SPI_DISABLE_EXIT;
 8006b4e:	e02d      	b.n	8006bac <spi_disable+0x94>
		}
		// 1ms
		kz_tsleep(1);
 8006b50:	2001      	movs	r0, #1
 8006b52:	f002 fcd7 	bl	8009504 <kz_tsleep>
	while(((spi_base_addr->sr >> 11) & 0x3) != 0) {
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	0adb      	lsrs	r3, r3, #11
 8006b5c:	f003 0303 	and.w	r3, r3, #3
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d1ec      	bne.n	8006b3e <spi_disable+0x26>
	}
	
	// BUSY
	while((spi_base_addr->sr & SR_BUSY) != 0) {
 8006b64:	e00b      	b.n	8006b7e <spi_disable+0x66>
		// 
		if (timeout-- == 0) {
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	1e5a      	subs	r2, r3, #1
 8006b6a:	617a      	str	r2, [r7, #20]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d103      	bne.n	8006b78 <spi_disable+0x60>
			ret = E_TMOUT;
 8006b70:	f06f 0301 	mvn.w	r3, #1
 8006b74:	613b      	str	r3, [r7, #16]
			goto SPI_DISABLE_EXIT;
 8006b76:	e019      	b.n	8006bac <spi_disable+0x94>
		}
		// 1ms
		kz_tsleep(1);
 8006b78:	2001      	movs	r0, #1
 8006b7a:	f002 fcc3 	bl	8009504 <kz_tsleep>
	while((spi_base_addr->sr & SR_BUSY) != 0) {
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1ed      	bne.n	8006b66 <spi_disable+0x4e>
	}
	
	// SPI
	spi_base_addr->cr1 &= ~CR1_SPE;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	601a      	str	r2, [r3, #0]
	
	// FIFO0
	while(((spi_base_addr->sr >> 9) & 0x3) != 0) {
 8006b96:	e002      	b.n	8006b9e <spi_disable+0x86>
		// 
		dummy_data = spi_base_addr->dr[0];
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	7b1b      	ldrb	r3, [r3, #12]
 8006b9c:	72fb      	strb	r3, [r7, #11]
	while(((spi_base_addr->sr >> 9) & 0x3) != 0) {
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	0a5b      	lsrs	r3, r3, #9
 8006ba4:	f003 0303 	and.w	r3, r3, #3
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1f5      	bne.n	8006b98 <spi_disable+0x80>
	}
	
SPI_DISABLE_EXIT:
	return ret;
 8006bac:	693b      	ldr	r3, [r7, #16]
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3718      	adds	r7, #24
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	0800a2e0 	.word	0x0800a2e0

08006bbc <set_config>:

// 
static void set_config(SPI_CH ch, SPI_OPEN *open_par)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	6039      	str	r1, [r7, #0]
 8006bc6:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_spi *spi_base_addr;
	
	// 
	spi_base_addr = get_reg(ch);
 8006bc8:	79fa      	ldrb	r2, [r7, #7]
 8006bca:	4922      	ldr	r1, [pc, #136]	; (8006c54 <set_config+0x98>)
 8006bcc:	4613      	mov	r3, r2
 8006bce:	00db      	lsls	r3, r3, #3
 8006bd0:	1a9b      	subs	r3, r3, r2
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	440b      	add	r3, r1
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	60fb      	str	r3, [r7, #12]
	// SSM=1:SSINSS
	// SSM=0:NSS
	//        SSOE=1:NSSSPE=1lowSPE=0HighNSSP=1
	//        SSOE=0:
	//spi_base_addr->cr1 = CR1_BIDIOE | CR1_BR(calc_br(ch, open_par->baudrate)) | CR1_MSTR;
	spi_base_addr->cr1 = CR1_BR(calc_br(ch, open_par->baudrate)) | CR1_MSTR;
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	79fb      	ldrb	r3, [r7, #7]
 8006be0:	4611      	mov	r1, r2
 8006be2:	4618      	mov	r0, r3
 8006be4:	f7ff ff60 	bl	8006aa8 <calc_br>
 8006be8:	4603      	mov	r3, r0
 8006bea:	00db      	lsls	r3, r3, #3
 8006bec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006bf0:	f043 0204 	orr.w	r2, r3, #4
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	601a      	str	r2, [r3, #0]
	if (open_par->fmt == SPI_FRAME_FMT_LSB_FIRST) {
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	799b      	ldrb	r3, [r3, #6]
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d105      	bne.n	8006c0c <set_config+0x50>
		spi_base_addr->cr1 |= CR1_LSBFIRST;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	601a      	str	r2, [r3, #0]
	}
	if (open_par->cpol == SPI_CPOL_NEGATIVE) {
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	791b      	ldrb	r3, [r3, #4]
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d105      	bne.n	8006c20 <set_config+0x64>
		spi_base_addr->cr1 |= CR1_CPOL;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f043 0202 	orr.w	r2, r3, #2
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	601a      	str	r2, [r3, #0]
	}
	if (open_par->cpha == SPI_CPHA_LAST_EDGE) {
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	795b      	ldrb	r3, [r3, #5]
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d105      	bne.n	8006c34 <set_config+0x78>
		spi_base_addr->cr1 |= CR1_CPHA;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f043 0201 	orr.w	r2, r3, #1
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	601a      	str	r2, [r3, #0]
	}
	
	// CR2
	//spi_base_addr->cr2 = CR2_DS(open_par->size) | CR2_NSSP | CR2_SSOE;
	spi_base_addr->cr2 = CR2_FRXTH | CR2_DS(open_par->size) | CR2_SSOE;
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	79db      	ldrb	r3, [r3, #7]
 8006c38:	021b      	lsls	r3, r3, #8
 8006c3a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006c3e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006c42:	f043 0304 	orr.w	r3, r3, #4
 8006c46:	461a      	mov	r2, r3
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	605a      	str	r2, [r3, #4]
	
}
 8006c4c:	bf00      	nop
 8006c4e:	3710      	adds	r7, #16
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}
 8006c54:	0800a2e0 	.word	0x0800a2e0

08006c58 <spi_init>:

// 
// 
void spi_init(void)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b082      	sub	sp, #8
 8006c5c:	af00      	add	r7, sp, #0
	SPI_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < SPI_CH_MAX; ch++) {
 8006c5e:	2300      	movs	r3, #0
 8006c60:	607b      	str	r3, [r7, #4]
 8006c62:	e037      	b.n	8006cd4 <spi_init+0x7c>
		// 
		this = get_myself(ch);
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	4613      	mov	r3, r2
 8006c68:	00db      	lsls	r3, r3, #3
 8006c6a:	1a9b      	subs	r3, r3, r2
 8006c6c:	009b      	lsls	r3, r3, #2
 8006c6e:	4a1d      	ldr	r2, [pc, #116]	; (8006ce4 <spi_init+0x8c>)
 8006c70:	4413      	add	r3, r2
 8006c72:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(SPI_CTL));
 8006c74:	221c      	movs	r2, #28
 8006c76:	2100      	movs	r1, #0
 8006c78:	6838      	ldr	r0, [r7, #0]
 8006c7a:	f002 fdee 	bl	800985a <memset>
		// 
		this->ch = ch;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	b2da      	uxtb	r2, r3
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	701a      	strb	r2, [r3, #0]
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8006c86:	4918      	ldr	r1, [pc, #96]	; (8006ce8 <spi_init+0x90>)
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	4613      	mov	r3, r2
 8006c8c:	00db      	lsls	r3, r3, #3
 8006c8e:	1a9b      	subs	r3, r3, r2
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	440b      	add	r3, r1
 8006c94:	330c      	adds	r3, #12
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	b218      	sxth	r0, r3
 8006c9a:	4913      	ldr	r1, [pc, #76]	; (8006ce8 <spi_init+0x90>)
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	4613      	mov	r3, r2
 8006ca0:	00db      	lsls	r3, r3, #3
 8006ca2:	1a9b      	subs	r3, r3, r2
 8006ca4:	009b      	lsls	r3, r3, #2
 8006ca6:	440b      	add	r3, r1
 8006ca8:	3308      	adds	r3, #8
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4619      	mov	r1, r3
 8006cae:	f002 fc14 	bl	80094da <kz_setintr>
		// ID
		this->msg_id = get_mbx_id(ch);
 8006cb2:	490d      	ldr	r1, [pc, #52]	; (8006ce8 <spi_init+0x90>)
 8006cb4:	687a      	ldr	r2, [r7, #4]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	00db      	lsls	r3, r3, #3
 8006cba:	1a9b      	subs	r3, r3, r2
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	440b      	add	r3, r1
 8006cc0:	3318      	adds	r3, #24
 8006cc2:	781a      	ldrb	r2, [r3, #0]
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	761a      	strb	r2, [r3, #24]
		// 
		this->status = ST_INTIALIZED;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	605a      	str	r2, [r3, #4]
	for (ch = 0; ch < SPI_CH_MAX; ch++) {
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	3301      	adds	r3, #1
 8006cd2:	607b      	str	r3, [r7, #4]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2b02      	cmp	r3, #2
 8006cd8:	d9c4      	bls.n	8006c64 <spi_init+0xc>
	}
	
	return;
 8006cda:	bf00      	nop
}
 8006cdc:	3708      	adds	r7, #8
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	20076c80 	.word	0x20076c80
 8006ce8:	0800a2e0 	.word	0x0800a2e0

08006cec <spi_open>:

// 
// (*) 
int32_t spi_open(SPI_CH ch, SPI_OPEN *open_par)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	6039      	str	r1, [r7, #0]
 8006cf6:	71fb      	strb	r3, [r7, #7]
	SPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= SPI_CH_MAX) {
 8006cf8:	79fb      	ldrb	r3, [r7, #7]
 8006cfa:	2b02      	cmp	r3, #2
 8006cfc:	d902      	bls.n	8006d04 <spi_open+0x18>
		return E_PAR;
 8006cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8006d02:	e059      	b.n	8006db8 <spi_open+0xcc>
	}
	
	// 
	this = get_myself(ch);
 8006d04:	79fa      	ldrb	r2, [r7, #7]
 8006d06:	4613      	mov	r3, r2
 8006d08:	00db      	lsls	r3, r3, #3
 8006d0a:	1a9b      	subs	r3, r3, r2
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	4a2c      	ldr	r2, [pc, #176]	; (8006dc0 <spi_open+0xd4>)
 8006d10:	4413      	add	r3, r2
 8006d12:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d002      	beq.n	8006d22 <spi_open+0x36>
		return -1;
 8006d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8006d20:	e04a      	b.n	8006db8 <spi_open+0xcc>
	}
	
	// 
	set_config(ch, open_par);
 8006d22:	79fb      	ldrb	r3, [r7, #7]
 8006d24:	6839      	ldr	r1, [r7, #0]
 8006d26:	4618      	mov	r0, r3
 8006d28:	f7ff ff48 	bl	8006bbc <set_config>
	
	// DMA (*) 
	if (spi_dma_info[ch].tx_ch != DMA_CH_MAX) {
 8006d2c:	79fa      	ldrb	r2, [r7, #7]
 8006d2e:	4925      	ldr	r1, [pc, #148]	; (8006dc4 <spi_open+0xd8>)
 8006d30:	4613      	mov	r3, r2
 8006d32:	005b      	lsls	r3, r3, #1
 8006d34:	4413      	add	r3, r2
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	440b      	add	r3, r1
 8006d3a:	781b      	ldrb	r3, [r3, #0]
 8006d3c:	2b07      	cmp	r3, #7
 8006d3e:	d01b      	beq.n	8006d78 <spi_open+0x8c>
		ret = dma_open(spi_dma_info[ch].tx_ch, spi_dma_info[ch].tx_resorce, dma_callback, this);
 8006d40:	79fa      	ldrb	r2, [r7, #7]
 8006d42:	4920      	ldr	r1, [pc, #128]	; (8006dc4 <spi_open+0xd8>)
 8006d44:	4613      	mov	r3, r2
 8006d46:	005b      	lsls	r3, r3, #1
 8006d48:	4413      	add	r3, r2
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	440b      	add	r3, r1
 8006d4e:	7818      	ldrb	r0, [r3, #0]
 8006d50:	79fa      	ldrb	r2, [r7, #7]
 8006d52:	491c      	ldr	r1, [pc, #112]	; (8006dc4 <spi_open+0xd8>)
 8006d54:	4613      	mov	r3, r2
 8006d56:	005b      	lsls	r3, r3, #1
 8006d58:	4413      	add	r3, r2
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	440b      	add	r3, r1
 8006d5e:	3304      	adds	r3, #4
 8006d60:	6819      	ldr	r1, [r3, #0]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	4a18      	ldr	r2, [pc, #96]	; (8006dc8 <spi_open+0xdc>)
 8006d66:	f7fe fddd 	bl	8005924 <dma_open>
 8006d6a:	60b8      	str	r0, [r7, #8]
		if (ret != 0) {
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d002      	beq.n	8006d78 <spi_open+0x8c>
			return -1;
 8006d72:	f04f 33ff 	mov.w	r3, #4294967295
 8006d76:	e01f      	b.n	8006db8 <spi_open+0xcc>
		}
	}
	
	// 
	HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 8006d78:	79fa      	ldrb	r2, [r7, #7]
 8006d7a:	4914      	ldr	r1, [pc, #80]	; (8006dcc <spi_open+0xe0>)
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	00db      	lsls	r3, r3, #3
 8006d80:	1a9b      	subs	r3, r3, r2
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	440b      	add	r3, r1
 8006d86:	3304      	adds	r3, #4
 8006d88:	f993 3000 	ldrsb.w	r3, [r3]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	2105      	movs	r1, #5
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7f9 faee 	bl	8000372 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8006d96:	79fa      	ldrb	r2, [r7, #7]
 8006d98:	490c      	ldr	r1, [pc, #48]	; (8006dcc <spi_open+0xe0>)
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	00db      	lsls	r3, r3, #3
 8006d9e:	1a9b      	subs	r3, r3, r2
 8006da0:	009b      	lsls	r3, r3, #2
 8006da2:	440b      	add	r3, r1
 8006da4:	3304      	adds	r3, #4
 8006da6:	f993 3000 	ldrsb.w	r3, [r3]
 8006daa:	4618      	mov	r0, r3
 8006dac:	f7f9 fafd 	bl	80003aa <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2202      	movs	r2, #2
 8006db4:	605a      	str	r2, [r3, #4]
	
	return 0;
 8006db6:	2300      	movs	r3, #0
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3710      	adds	r7, #16
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	20076c80 	.word	0x20076c80
 8006dc4:	0800a334 	.word	0x0800a334
 8006dc8:	08006a73 	.word	0x08006a73
 8006dcc:	0800a2e0 	.word	0x0800a2e0

08006dd0 <spi_send_recv>:

// 
// (*) 
int32_t spi_send_recv(SPI_CH ch, uint8_t *snd_data, uint8_t *rcv_data, uint32_t snd_sz)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b088      	sub	sp, #32
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60b9      	str	r1, [r7, #8]
 8006dd8:	607a      	str	r2, [r7, #4]
 8006dda:	603b      	str	r3, [r7, #0]
 8006ddc:	4603      	mov	r3, r0
 8006dde:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_spi *spi_base_addr;
	int32_t size;
	int32_t *ercd;
	
	// NULL
	if (snd_data == NULL) {
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d102      	bne.n	8006dec <spi_send_recv+0x1c>
		return E_PAR;
 8006de6:	f04f 33ff 	mov.w	r3, #4294967295
 8006dea:	e05d      	b.n	8006ea8 <spi_send_recv+0xd8>
	}
	
	// 
	if (ch >= SPI_CH_MAX) {
 8006dec:	7bfb      	ldrb	r3, [r7, #15]
 8006dee:	2b02      	cmp	r3, #2
 8006df0:	d902      	bls.n	8006df8 <spi_send_recv+0x28>
		return E_PAR;
 8006df2:	f04f 33ff 	mov.w	r3, #4294967295
 8006df6:	e057      	b.n	8006ea8 <spi_send_recv+0xd8>
	}
	
	// 
	this = get_myself(ch);
 8006df8:	7bfa      	ldrb	r2, [r7, #15]
 8006dfa:	4613      	mov	r3, r2
 8006dfc:	00db      	lsls	r3, r3, #3
 8006dfe:	1a9b      	subs	r3, r3, r2
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	4a2b      	ldr	r2, [pc, #172]	; (8006eb0 <spi_send_recv+0xe0>)
 8006e04:	4413      	add	r3, r2
 8006e06:	61fb      	str	r3, [r7, #28]
	
	// 
	if (this->status != ST_OPENED) {
 8006e08:	69fb      	ldr	r3, [r7, #28]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	2b02      	cmp	r3, #2
 8006e0e:	d002      	beq.n	8006e16 <spi_send_recv+0x46>
		return -1;
 8006e10:	f04f 33ff 	mov.w	r3, #4294967295
 8006e14:	e048      	b.n	8006ea8 <spi_send_recv+0xd8>
	}
	
	// 
	this->status = ST_RUN;
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	2203      	movs	r2, #3
 8006e1a:	605a      	str	r2, [r3, #4]
	
	// 
	this->p_snd_data = snd_data;
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	68ba      	ldr	r2, [r7, #8]
 8006e20:	609a      	str	r2, [r3, #8]
	this->snd_sz = snd_sz;
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	683a      	ldr	r2, [r7, #0]
 8006e26:	60da      	str	r2, [r3, #12]
	this->p_rcv_data = rcv_data;
 8006e28:	69fb      	ldr	r3, [r7, #28]
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	611a      	str	r2, [r3, #16]
	this->rcv_sz = snd_sz;
 8006e2e:	69fb      	ldr	r3, [r7, #28]
 8006e30:	683a      	ldr	r2, [r7, #0]
 8006e32:	615a      	str	r2, [r3, #20]
	
	// 
	spi_base_addr = get_reg(ch);
 8006e34:	7bfa      	ldrb	r2, [r7, #15]
 8006e36:	491f      	ldr	r1, [pc, #124]	; (8006eb4 <spi_send_recv+0xe4>)
 8006e38:	4613      	mov	r3, r2
 8006e3a:	00db      	lsls	r3, r3, #3
 8006e3c:	1a9b      	subs	r3, r3, r2
 8006e3e:	009b      	lsls	r3, r3, #2
 8006e40:	440b      	add	r3, r1
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	61bb      	str	r3, [r7, #24]
	
	// SPI
	spi_base_addr->cr1 |= CR1_SPE;
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	601a      	str	r2, [r3, #0]
	
	// 
	spi_base_addr->cr2 |= (CR2_TXEIE | CR2_RXNEIE | CR2_ERRIE);
 8006e52:	69bb      	ldr	r3, [r7, #24]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	f043 02e0 	orr.w	r2, r3, #224	; 0xe0
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	605a      	str	r2, [r3, #4]
	
	// 
	kz_recv(this->msg_id, &size, &ercd);
 8006e5e:	69fb      	ldr	r3, [r7, #28]
 8006e60:	7e1b      	ldrb	r3, [r3, #24]
 8006e62:	f107 0210 	add.w	r2, r7, #16
 8006e66:	f107 0114 	add.w	r1, r7, #20
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f002 fb1d 	bl	80094aa <kz_recv>
	// 
	kz_kmfree(ercd);
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	4618      	mov	r0, r3
 8006e74:	f002 faf0 	bl	8009458 <kz_kmfree>
	
	// 
	this->p_snd_data = NULL;
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	609a      	str	r2, [r3, #8]
	this->snd_sz = 0;
 8006e7e:	69fb      	ldr	r3, [r7, #28]
 8006e80:	2200      	movs	r2, #0
 8006e82:	60da      	str	r2, [r3, #12]
	this->p_rcv_data = NULL;
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	2200      	movs	r2, #0
 8006e88:	611a      	str	r2, [r3, #16]
	this->rcv_sz = 0;
 8006e8a:	69fb      	ldr	r3, [r7, #28]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	615a      	str	r2, [r3, #20]
	
	// SPI
	spi_disable(ch);
 8006e90:	7bfb      	ldrb	r3, [r7, #15]
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7ff fe40 	bl	8006b18 <spi_disable>
	
	// 1ms
	kz_tsleep(1);
 8006e98:	2001      	movs	r0, #1
 8006e9a:	f002 fb33 	bl	8009504 <kz_tsleep>
	
	// 
	this->status = ST_OPENED;
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	2202      	movs	r2, #2
 8006ea2:	605a      	str	r2, [r3, #4]
	
	return *ercd;
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	681b      	ldr	r3, [r3, #0]
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	3720      	adds	r7, #32
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}
 8006eb0:	20076c80 	.word	0x20076c80
 8006eb4:	0800a2e0 	.word	0x0800a2e0

08006eb8 <spi_send_dma>:

//  DMA
// (*) 
int32_t spi_send_dma(SPI_CH ch, uint8_t *data, uint32_t size)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b08e      	sub	sp, #56	; 0x38
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]
 8006ec4:	73fb      	strb	r3, [r7, #15]
	int32_t *ercd;
	DMA_SEND send_info;
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d102      	bne.n	8006ed2 <spi_send_dma+0x1a>
		return E_PAR;
 8006ecc:	f04f 33ff 	mov.w	r3, #4294967295
 8006ed0:	e08c      	b.n	8006fec <spi_send_dma+0x134>
	}
	
	// 
	if (ch >= SPI_CH_MAX) {
 8006ed2:	7bfb      	ldrb	r3, [r7, #15]
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	d902      	bls.n	8006ede <spi_send_dma+0x26>
		return E_PAR;
 8006ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8006edc:	e086      	b.n	8006fec <spi_send_dma+0x134>
	}
	
	// 
	this = get_myself(ch);
 8006ede:	7bfa      	ldrb	r2, [r7, #15]
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	00db      	lsls	r3, r3, #3
 8006ee4:	1a9b      	subs	r3, r3, r2
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	4a42      	ldr	r2, [pc, #264]	; (8006ff4 <spi_send_dma+0x13c>)
 8006eea:	4413      	add	r3, r2
 8006eec:	637b      	str	r3, [r7, #52]	; 0x34
	
	// 
	if (this->status != ST_OPENED) {
 8006eee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d002      	beq.n	8006efc <spi_send_dma+0x44>
		return -1;
 8006ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8006efa:	e077      	b.n	8006fec <spi_send_dma+0x134>
	}
	
	// 
	this->status = ST_RUN;
 8006efc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006efe:	2203      	movs	r2, #3
 8006f00:	605a      	str	r2, [r3, #4]
	
	// 
	spi_base_addr = get_reg(ch);
 8006f02:	7bfa      	ldrb	r2, [r7, #15]
 8006f04:	493c      	ldr	r1, [pc, #240]	; (8006ff8 <spi_send_dma+0x140>)
 8006f06:	4613      	mov	r3, r2
 8006f08:	00db      	lsls	r3, r3, #3
 8006f0a:	1a9b      	subs	r3, r3, r2
 8006f0c:	009b      	lsls	r3, r3, #2
 8006f0e:	440b      	add	r3, r1
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	633b      	str	r3, [r7, #48]	; 0x30
	
	// 
	send_info.src_addr       = (uint32_t)data;
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	613b      	str	r3, [r7, #16]
	send_info.src_addr_inc   = TRUE;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	753b      	strb	r3, [r7, #20]
	send_info.dst_addr       = (uint32_t)(&(spi_base_addr->dr[0]));
 8006f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f1e:	330c      	adds	r3, #12
 8006f20:	61bb      	str	r3, [r7, #24]
	send_info.dst_addr_inc   = FALSE;
 8006f22:	2300      	movs	r3, #0
 8006f24:	773b      	strb	r3, [r7, #28]
	send_info.transfer_unit  = DMA_TRANSFER_UNIT_8BIT;		// (*) 8bit
 8006f26:	2300      	movs	r3, #0
 8006f28:	777b      	strb	r3, [r7, #29]
	send_info.transfer_count = size;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	623b      	str	r3, [r7, #32]
	
	// DMA
	if (spi_dma_info[ch].tx_ch != DMA_CH_MAX) {
 8006f2e:	7bfa      	ldrb	r2, [r7, #15]
 8006f30:	4932      	ldr	r1, [pc, #200]	; (8006ffc <spi_send_dma+0x144>)
 8006f32:	4613      	mov	r3, r2
 8006f34:	005b      	lsls	r3, r3, #1
 8006f36:	4413      	add	r3, r2
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	440b      	add	r3, r1
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	2b07      	cmp	r3, #7
 8006f40:	d017      	beq.n	8006f72 <spi_send_dma+0xba>
		ret = dma_start_ex(spi_dma_info[ch].tx_ch, &send_info);
 8006f42:	7bfa      	ldrb	r2, [r7, #15]
 8006f44:	492d      	ldr	r1, [pc, #180]	; (8006ffc <spi_send_dma+0x144>)
 8006f46:	4613      	mov	r3, r2
 8006f48:	005b      	lsls	r3, r3, #1
 8006f4a:	4413      	add	r3, r2
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	440b      	add	r3, r1
 8006f50:	781b      	ldrb	r3, [r3, #0]
 8006f52:	f107 0210 	add.w	r2, r7, #16
 8006f56:	4611      	mov	r1, r2
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7fe fd49 	bl	80059f0 <dma_start_ex>
 8006f5e:	62f8      	str	r0, [r7, #44]	; 0x2c
		if (ret != 0) {
 8006f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00b      	beq.n	8006f7e <spi_send_dma+0xc6>
			this->status = ST_OPENED;
 8006f66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f68:	2202      	movs	r2, #2
 8006f6a:	605a      	str	r2, [r3, #4]
			return -1;
 8006f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8006f70:	e03c      	b.n	8006fec <spi_send_dma+0x134>
		}
	// DMA
	} else {
		this->status = ST_OPENED;
 8006f72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f74:	2202      	movs	r2, #2
 8006f76:	605a      	str	r2, [r3, #4]
		return -1;
 8006f78:	f04f 33ff 	mov.w	r3, #4294967295
 8006f7c:	e036      	b.n	8006fec <spi_send_dma+0x134>
	}
	
	// dma
	// TXEDMA
	// TXEFIFO(4byte)
	spi_base_addr->cr2 |= CR2_TXDMAEN;
 8006f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	f043 0202 	orr.w	r2, r3, #2
 8006f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f88:	605a      	str	r2, [r3, #4]
	
	// SPI
	spi_base_addr->cr1 |= CR1_SPE;
 8006f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f94:	601a      	str	r2, [r3, #0]
	
	// 
	kz_recv(this->msg_id, &msg_size, &ercd);
 8006f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f98:	7e1b      	ldrb	r3, [r3, #24]
 8006f9a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8006f9e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f002 fa81 	bl	80094aa <kz_recv>
	// 
	kz_kmfree(ercd);
 8006fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006faa:	4618      	mov	r0, r3
 8006fac:	f002 fa54 	bl	8009458 <kz_kmfree>
	
	// 
	this->p_snd_data = NULL;
 8006fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	609a      	str	r2, [r3, #8]
	this->snd_sz = 0;
 8006fb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fb8:	2200      	movs	r2, #0
 8006fba:	60da      	str	r2, [r3, #12]
	this->p_rcv_data = NULL;
 8006fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	611a      	str	r2, [r3, #16]
	this->rcv_sz = 0;
 8006fc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	615a      	str	r2, [r3, #20]
	
	// SPI
	//(*) DMAFIFOSPI
	spi_disable(ch);
 8006fc8:	7bfb      	ldrb	r3, [r7, #15]
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7ff fda4 	bl	8006b18 <spi_disable>
	
	// dma
	spi_base_addr->cr2 &= ~CR2_TXDMAEN;
 8006fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	f023 0202 	bic.w	r2, r3, #2
 8006fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fda:	605a      	str	r2, [r3, #4]
	
	// 1ms
	kz_tsleep(1);
 8006fdc:	2001      	movs	r0, #1
 8006fde:	f002 fa91 	bl	8009504 <kz_tsleep>
	
	// 
	this->status = ST_OPENED;
 8006fe2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fe4:	2202      	movs	r2, #2
 8006fe6:	605a      	str	r2, [r3, #4]
	
	return *ercd;
 8006fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fea:	681b      	ldr	r3, [r3, #0]
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3738      	adds	r7, #56	; 0x38
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	20076c80 	.word	0x20076c80
 8006ff8:	0800a2e0 	.word	0x0800a2e0
 8006ffc:	0800a334 	.word	0x0800a334

08007000 <get_fifo_empty_num>:
#define get_int_prio(ch)	(usart_cfg[ch].int_priority)		// 
#define get_clk_no(ch)		(usart_cfg[ch].clk)					// 

// fifo
static uint16_t get_fifo_empty_num(uint16_t r_idx, uint16_t w_idx)
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
 8007006:	4603      	mov	r3, r0
 8007008:	460a      	mov	r2, r1
 800700a:	80fb      	strh	r3, [r7, #6]
 800700c:	4613      	mov	r3, r2
 800700e:	80bb      	strh	r3, [r7, #4]
	uint16_t empty_num;
	
	if (r_idx > w_idx) {
 8007010:	88fa      	ldrh	r2, [r7, #6]
 8007012:	88bb      	ldrh	r3, [r7, #4]
 8007014:	429a      	cmp	r2, r3
 8007016:	d904      	bls.n	8007022 <get_fifo_empty_num+0x22>
		empty_num = r_idx - w_idx;
 8007018:	88fa      	ldrh	r2, [r7, #6]
 800701a:	88bb      	ldrh	r3, [r7, #4]
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	81fb      	strh	r3, [r7, #14]
 8007020:	e006      	b.n	8007030 <get_fifo_empty_num+0x30>
	} else {
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 8007022:	88fa      	ldrh	r2, [r7, #6]
 8007024:	88bb      	ldrh	r3, [r7, #4]
 8007026:	1ad3      	subs	r3, r2, r3
 8007028:	b29b      	uxth	r3, r3
 800702a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800702e:	81fb      	strh	r3, [r7, #14]
	}
	
	return empty_num;
 8007030:	89fb      	ldrh	r3, [r7, #14]
}
 8007032:	4618      	mov	r0, r3
 8007034:	3714      	adds	r7, #20
 8007036:	46bd      	mov	sp, r7
 8007038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703c:	4770      	bx	lr
	...

08007040 <usart_common_handler>:

/*  */
static void usart_common_handler(USART_CH ch){
 8007040:	b580      	push	{r7, lr}
 8007042:	b086      	sub	sp, #24
 8007044:	af00      	add	r7, sp, #0
 8007046:	4603      	mov	r3, r0
 8007048:	71fb      	strb	r3, [r7, #7]
	RING_BUF *buf_info;
	volatile struct stm32l4_usart *usart_base_addr;
	uint8_t data;
	
	// 
	usart_base_addr = get_reg(ch);
 800704a:	79fa      	ldrb	r2, [r7, #7]
 800704c:	4953      	ldr	r1, [pc, #332]	; (800719c <usart_common_handler+0x15c>)
 800704e:	4613      	mov	r3, r2
 8007050:	005b      	lsls	r3, r3, #1
 8007052:	4413      	add	r3, r2
 8007054:	00db      	lsls	r3, r3, #3
 8007056:	440b      	add	r3, r1
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	617b      	str	r3, [r7, #20]
	// 
	this = get_myself(ch);
 800705c:	79fb      	ldrb	r3, [r7, #7]
 800705e:	f640 022c 	movw	r2, #2092	; 0x82c
 8007062:	fb02 f303 	mul.w	r3, r2, r3
 8007066:	4a4e      	ldr	r2, [pc, #312]	; (80071a0 <usart_common_handler+0x160>)
 8007068:	4413      	add	r3, r2
 800706a:	613b      	str	r3, [r7, #16]
	
	// 
	if (usart_base_addr->isr & (ISR_ORE | ISR_FE | ISR_PE)) {
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	69db      	ldr	r3, [r3, #28]
		// 
		//while(1){};
	}
	
	// 
	if (usart_base_addr->isr & ISR_RXFNE) {
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	69db      	ldr	r3, [r3, #28]
 8007074:	f003 0320 	and.w	r3, r3, #32
 8007078:	2b00      	cmp	r3, #0
 800707a:	d03b      	beq.n	80070f4 <usart_common_handler+0xb4>
		// 
		data = usart_base_addr->rdr;
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007080:	73fb      	strb	r3, [r7, #15]
		// 
		buf_info = &(this->r_buf);
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	3314      	adds	r3, #20
 8007086:	60bb      	str	r3, [r7, #8]
		// ?
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800708e:	3301      	adds	r3, #1
 8007090:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007094:	68ba      	ldr	r2, [r7, #8]
 8007096:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	; 0x400
 800709a:	4293      	cmp	r3, r2
 800709c:	d02a      	beq.n	80070f4 <usart_common_handler+0xb4>
			// 
			buf_info->buf[buf_info->w_idx] = data;
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80070a4:	4619      	mov	r1, r3
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	7bfa      	ldrb	r2, [r7, #15]
 80070aa:	545a      	strb	r2, [r3, r1]
			// 
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80070b2:	3301      	adds	r3, #1
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070ba:	b29a      	uxth	r2, r3
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
			// 
			if (this->rcv_tsk_id != 0) {
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d014      	beq.n	80070f4 <usart_common_handler+0xb4>
				// 
				if ((buf_info->w_idx - buf_info->r_idx) >= this->read_size) {
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80070d0:	461a      	mov	r2, r3
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	461a      	mov	r2, r3
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	689b      	ldr	r3, [r3, #8]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d307      	bcc.n	80070f4 <usart_common_handler+0xb4>
					// 
					this->read_size = 0;
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	2200      	movs	r2, #0
 80070e8:	609a      	str	r2, [r3, #8]
					// 
					kx_wakeup(this->rcv_tsk_id);
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	4618      	mov	r0, r3
 80070f0:	f002 fa19 	bl	8009526 <kx_wakeup>
		}
	}
	
	// 
	// ?  ?
	if ((usart_base_addr->cr3 & CR3_TXFTIE) && (usart_base_addr->isr & ISR_TXFNF)) {
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d048      	beq.n	8007192 <usart_common_handler+0x152>
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	69db      	ldr	r3, [r3, #28]
 8007104:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007108:	2b00      	cmp	r3, #0
 800710a:	d042      	beq.n	8007192 <usart_common_handler+0x152>
		// 
		buf_info = &(this->s_buf);
 800710c:	693b      	ldr	r3, [r7, #16]
 800710e:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8007112:	60bb      	str	r3, [r7, #8]
		if (buf_info->w_idx != buf_info->r_idx) {
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8007120:	429a      	cmp	r2, r3
 8007122:	d030      	beq.n	8007186 <usart_common_handler+0x146>
			// 
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 800712a:	461a      	mov	r2, r3
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	5c9b      	ldrb	r3, [r3, r2]
 8007130:	461a      	mov	r2, r3
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	629a      	str	r2, [r3, #40]	; 0x28
			// 
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 800713c:	3301      	adds	r3, #1
 800713e:	b29b      	uxth	r3, r3
 8007140:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007144:	b29a      	uxth	r2, r3
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
			// 
			if (this->snd_tsk_id != 0) {
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d01e      	beq.n	8007192 <usart_common_handler+0x152>
				// 
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007160:	4619      	mov	r1, r3
 8007162:	4610      	mov	r0, r2
 8007164:	f7ff ff4c 	bl	8007000 <get_fifo_empty_num>
 8007168:	4603      	mov	r3, r0
 800716a:	461a      	mov	r2, r3
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	691b      	ldr	r3, [r3, #16]
 8007170:	429a      	cmp	r2, r3
 8007172:	d30e      	bcc.n	8007192 <usart_common_handler+0x152>
					// 
					this->send_size = 0;
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	2200      	movs	r2, #0
 8007178:	611a      	str	r2, [r3, #16]
					// 
					kx_wakeup(this->snd_tsk_id);
 800717a:	693b      	ldr	r3, [r7, #16]
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	4618      	mov	r0, r3
 8007180:	f002 f9d1 	bl	8009526 <kx_wakeup>
		} else {
			// 
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
		}
	}
}
 8007184:	e005      	b.n	8007192 <usart_common_handler+0x152>
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	609a      	str	r2, [r3, #8]
}
 8007192:	bf00      	nop
 8007194:	3718      	adds	r7, #24
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop
 800719c:	0800a358 	.word	0x0800a358
 80071a0:	20076cd4 	.word	0x20076cd4

080071a4 <usart1_handler>:

/*  */
void usart1_handler(void){
 80071a4:	b580      	push	{r7, lr}
 80071a6:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH1);
 80071a8:	2000      	movs	r0, #0
 80071aa:	f7ff ff49 	bl	8007040 <usart_common_handler>
}
 80071ae:	bf00      	nop
 80071b0:	bd80      	pop	{r7, pc}

080071b2 <usart2_handler>:

void usart2_handler(void){
 80071b2:	b580      	push	{r7, lr}
 80071b4:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH2);
 80071b6:	2001      	movs	r0, #1
 80071b8:	f7ff ff42 	bl	8007040 <usart_common_handler>
}
 80071bc:	bf00      	nop
 80071be:	bd80      	pop	{r7, pc}

080071c0 <usart3_handler>:

void usart3_handler(void){
 80071c0:	b580      	push	{r7, lr}
 80071c2:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH3);
 80071c4:	2002      	movs	r0, #2
 80071c6:	f7ff ff3b 	bl	8007040 <usart_common_handler>
}
 80071ca:	bf00      	nop
 80071cc:	bd80      	pop	{r7, pc}
	...

080071d0 <calc_brr>:

// 
static uint32_t calc_brr(USART_CH ch, uint32_t baudrate)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	4603      	mov	r3, r0
 80071d8:	6039      	str	r1, [r7, #0]
 80071da:	71fb      	strb	r3, [r7, #7]
	uint32_t clk;
	
	// 
	clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 80071dc:	79fa      	ldrb	r2, [r7, #7]
 80071de:	490a      	ldr	r1, [pc, #40]	; (8007208 <calc_brr+0x38>)
 80071e0:	4613      	mov	r3, r2
 80071e2:	005b      	lsls	r3, r3, #1
 80071e4:	4413      	add	r3, r2
 80071e6:	00db      	lsls	r3, r3, #3
 80071e8:	440b      	add	r3, r1
 80071ea:	3314      	adds	r3, #20
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7fb fa62 	bl	80026b8 <HAL_RCCEx_GetPeriphCLKFreq>
 80071f4:	60f8      	str	r0, [r7, #12]
	
	return (clk/baudrate);
 80071f6:	68fa      	ldr	r2, [r7, #12]
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3710      	adds	r7, #16
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}
 8007206:	bf00      	nop
 8007208:	0800a358 	.word	0x0800a358

0800720c <usart_init>:

// 
// USART
void usart_init(void)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b082      	sub	sp, #8
 8007210:	af00      	add	r7, sp, #0
	uint32_t ch;
	USART_CTL *this;
	
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8007212:	2300      	movs	r3, #0
 8007214:	607b      	str	r3, [r7, #4]
 8007216:	e029      	b.n	800726c <usart_init+0x60>
		// 
		this = get_myself(ch);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f640 022c 	movw	r2, #2092	; 0x82c
 800721e:	fb02 f303 	mul.w	r3, r2, r3
 8007222:	4a16      	ldr	r2, [pc, #88]	; (800727c <usart_init+0x70>)
 8007224:	4413      	add	r3, r2
 8007226:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(USART_CTL));
 8007228:	f640 022c 	movw	r2, #2092	; 0x82c
 800722c:	2100      	movs	r1, #0
 800722e:	6838      	ldr	r0, [r7, #0]
 8007230:	f002 fb13 	bl	800985a <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8007234:	4912      	ldr	r1, [pc, #72]	; (8007280 <usart_init+0x74>)
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	4613      	mov	r3, r2
 800723a:	005b      	lsls	r3, r3, #1
 800723c:	4413      	add	r3, r2
 800723e:	00db      	lsls	r3, r3, #3
 8007240:	440b      	add	r3, r1
 8007242:	330c      	adds	r3, #12
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	b218      	sxth	r0, r3
 8007248:	490d      	ldr	r1, [pc, #52]	; (8007280 <usart_init+0x74>)
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	4613      	mov	r3, r2
 800724e:	005b      	lsls	r3, r3, #1
 8007250:	4413      	add	r3, r2
 8007252:	00db      	lsls	r3, r3, #3
 8007254:	440b      	add	r3, r1
 8007256:	3308      	adds	r3, #8
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4619      	mov	r1, r3
 800725c:	f002 f93d 	bl	80094da <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	2201      	movs	r2, #1
 8007264:	701a      	strb	r2, [r3, #0]
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	3301      	adds	r3, #1
 800726a:	607b      	str	r3, [r7, #4]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2b02      	cmp	r3, #2
 8007270:	d9d2      	bls.n	8007218 <usart_init+0xc>
	}
	
	return;
 8007272:	bf00      	nop
}
 8007274:	3708      	adds	r7, #8
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
 800727a:	bf00      	nop
 800727c:	20076cd4 	.word	0x20076cd4
 8007280:	0800a358 	.word	0x0800a358

08007284 <usart_open>:

// USART
int32_t usart_open(USART_CH ch, uint32_t baudrate)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b084      	sub	sp, #16
 8007288:	af00      	add	r7, sp, #0
 800728a:	4603      	mov	r3, r0
 800728c:	6039      	str	r1, [r7, #0]
 800728e:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
 8007290:	79fb      	ldrb	r3, [r7, #7]
 8007292:	f640 022c 	movw	r2, #2092	; 0x82c
 8007296:	fb02 f303 	mul.w	r3, r2, r3
 800729a:	4a37      	ldr	r2, [pc, #220]	; (8007378 <usart_open+0xf4>)
 800729c:	4413      	add	r3, r2
 800729e:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch >= USART_CH_MAX) {
 80072a0:	79fb      	ldrb	r3, [r7, #7]
 80072a2:	2b02      	cmp	r3, #2
 80072a4:	d902      	bls.n	80072ac <usart_open+0x28>
		return -1;
 80072a6:	f04f 33ff 	mov.w	r3, #4294967295
 80072aa:	e061      	b.n	8007370 <usart_open+0xec>
	}
	
	// 
	if (this->status != ST_INTIALIZED) {
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	d002      	beq.n	80072ba <usart_open+0x36>
		return -1;
 80072b4:	f04f 33ff 	mov.w	r3, #4294967295
 80072b8:	e05a      	b.n	8007370 <usart_open+0xec>
	}
	
	// 
	usart_base_addr = get_reg(ch);
 80072ba:	79fa      	ldrb	r2, [r7, #7]
 80072bc:	492f      	ldr	r1, [pc, #188]	; (800737c <usart_open+0xf8>)
 80072be:	4613      	mov	r3, r2
 80072c0:	005b      	lsls	r3, r3, #1
 80072c2:	4413      	add	r3, r2
 80072c4:	00db      	lsls	r3, r3, #3
 80072c6:	440b      	add	r3, r1
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	60bb      	str	r3, [r7, #8]
	// 
	usart_base_addr->brr = calc_brr(ch, baudrate);
 80072cc:	79fb      	ldrb	r3, [r7, #7]
 80072ce:	6839      	ldr	r1, [r7, #0]
 80072d0:	4618      	mov	r0, r3
 80072d2:	f7ff ff7d 	bl	80071d0 <calc_brr>
 80072d6:	4602      	mov	r2, r0
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	60da      	str	r2, [r3, #12]
	// FIFO
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80072e4:	f043 030c 	orr.w	r3, r3, #12
 80072e8:	68ba      	ldr	r2, [r7, #8]
 80072ea:	6013      	str	r3, [r2, #0]
	// USART1
	usart_base_addr->cr1 |= CR1_UE ;
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f043 0201 	orr.w	r2, r3, #1
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	601a      	str	r2, [r3, #0]
	
	// FIFO
	// 
	usart_base_addr->cr3 &= (~CR3_TXFTCFG | ~CR3_RXFTCFG);
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	689a      	ldr	r2, [r3, #8]
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_TXFTCFG(5);
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_RXFTCFG(0);
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	689a      	ldr	r2, [r3, #8]
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	609a      	str	r2, [r3, #8]
	
	// 
	usart_base_addr->cr3 |= CR3_RXFTIE;
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	609a      	str	r2, [r3, #8]
	
	/*  */
    HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8007320:	79fa      	ldrb	r2, [r7, #7]
 8007322:	4916      	ldr	r1, [pc, #88]	; (800737c <usart_open+0xf8>)
 8007324:	4613      	mov	r3, r2
 8007326:	005b      	lsls	r3, r3, #1
 8007328:	4413      	add	r3, r2
 800732a:	00db      	lsls	r3, r3, #3
 800732c:	440b      	add	r3, r1
 800732e:	3304      	adds	r3, #4
 8007330:	f993 0000 	ldrsb.w	r0, [r3]
 8007334:	79fa      	ldrb	r2, [r7, #7]
 8007336:	4911      	ldr	r1, [pc, #68]	; (800737c <usart_open+0xf8>)
 8007338:	4613      	mov	r3, r2
 800733a:	005b      	lsls	r3, r3, #1
 800733c:	4413      	add	r3, r2
 800733e:	00db      	lsls	r3, r3, #3
 8007340:	440b      	add	r3, r1
 8007342:	3310      	adds	r3, #16
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	2200      	movs	r2, #0
 8007348:	4619      	mov	r1, r3
 800734a:	f7f9 f812 	bl	8000372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 800734e:	79fa      	ldrb	r2, [r7, #7]
 8007350:	490a      	ldr	r1, [pc, #40]	; (800737c <usart_open+0xf8>)
 8007352:	4613      	mov	r3, r2
 8007354:	005b      	lsls	r3, r3, #1
 8007356:	4413      	add	r3, r2
 8007358:	00db      	lsls	r3, r3, #3
 800735a:	440b      	add	r3, r1
 800735c:	3304      	adds	r3, #4
 800735e:	f993 3000 	ldrsb.w	r3, [r3]
 8007362:	4618      	mov	r0, r3
 8007364:	f7f9 f821 	bl	80003aa <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2202      	movs	r2, #2
 800736c:	701a      	strb	r2, [r3, #0]
	
	return 0;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}
 8007378:	20076cd4 	.word	0x20076cd4
 800737c:	0800a358 	.word	0x0800a358

08007380 <usart_send>:
	return 0;
}

// USART
int32_t usart_send(USART_CH ch, uint8_t *data, uint32_t size) 
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b088      	sub	sp, #32
 8007384:	af00      	add	r7, sp, #0
 8007386:	4603      	mov	r3, r0
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	607a      	str	r2, [r7, #4]
 800738c:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	if (ch >= USART_CH_MAX) {
 800738e:	7bfb      	ldrb	r3, [r7, #15]
 8007390:	2b02      	cmp	r3, #2
 8007392:	d902      	bls.n	800739a <usart_send+0x1a>
		return -1;
 8007394:	f04f 33ff 	mov.w	r3, #4294967295
 8007398:	e062      	b.n	8007460 <usart_send+0xe0>
	}
	
	// NULL
	if (data == NULL) {
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d102      	bne.n	80073a6 <usart_send+0x26>
		return -1;
 80073a0:	f04f 33ff 	mov.w	r3, #4294967295
 80073a4:	e05c      	b.n	8007460 <usart_send+0xe0>
	}
	
	// 
	this = get_myself(ch);
 80073a6:	7bfb      	ldrb	r3, [r7, #15]
 80073a8:	f640 022c 	movw	r2, #2092	; 0x82c
 80073ac:	fb02 f303 	mul.w	r3, r2, r3
 80073b0:	4a2d      	ldr	r2, [pc, #180]	; (8007468 <usart_send+0xe8>)
 80073b2:	4413      	add	r3, r2
 80073b4:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	2b02      	cmp	r3, #2
 80073bc:	d002      	beq.n	80073c4 <usart_send+0x44>
		return -1;
 80073be:	f04f 33ff 	mov.w	r3, #4294967295
 80073c2:	e04d      	b.n	8007460 <usart_send+0xe0>
	}
	
	// 
	buf_info = &(this->s_buf);
 80073c4:	69bb      	ldr	r3, [r7, #24]
 80073c6:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80073ca:	617b      	str	r3, [r7, #20]
	
	// 
	if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) < size) {
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80073d8:	4619      	mov	r1, r3
 80073da:	4610      	mov	r0, r2
 80073dc:	f7ff fe10 	bl	8007000 <get_fifo_empty_num>
 80073e0:	4603      	mov	r3, r0
 80073e2:	461a      	mov	r2, r3
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d209      	bcs.n	80073fe <usart_send+0x7e>
		// 
		this->send_size = size;
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	611a      	str	r2, [r3, #16]
		// ID
		this->snd_tsk_id = kz_getid();
 80073f0:	f001 fffd 	bl	80093ee <kz_getid>
 80073f4:	4602      	mov	r2, r0
 80073f6:	69bb      	ldr	r3, [r7, #24]
 80073f8:	60da      	str	r2, [r3, #12]
		// 
		kz_sleep();
 80073fa:	f001 ffeb 	bl	80093d4 <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 80073fe:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 8007400:	2300      	movs	r3, #0
 8007402:	61fb      	str	r3, [r7, #28]
 8007404:	e017      	b.n	8007436 <usart_send+0xb6>
		// 
		buf_info->buf[buf_info->w_idx] = *(data++);
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800740c:	4619      	mov	r1, r3
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	1c5a      	adds	r2, r3, #1
 8007412:	60ba      	str	r2, [r7, #8]
 8007414:	781a      	ldrb	r2, [r3, #0]
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	545a      	strb	r2, [r3, r1]
		// 
		buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007420:	3301      	adds	r3, #1
 8007422:	b29b      	uxth	r3, r3
 8007424:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007428:	b29a      	uxth	r2, r3
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	for (i = 0; i < size; i++) {
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	3301      	adds	r3, #1
 8007434:	61fb      	str	r3, [r7, #28]
 8007436:	69fa      	ldr	r2, [r7, #28]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	429a      	cmp	r2, r3
 800743c:	d3e3      	bcc.n	8007406 <usart_send+0x86>
	}
	
	// 
	INTR_ENABLE;
 800743e:	b662      	cpsie	i
	
	// USART
	usart_base_addr = get_reg(ch);
 8007440:	7bfa      	ldrb	r2, [r7, #15]
 8007442:	490a      	ldr	r1, [pc, #40]	; (800746c <usart_send+0xec>)
 8007444:	4613      	mov	r3, r2
 8007446:	005b      	lsls	r3, r3, #1
 8007448:	4413      	add	r3, r2
 800744a:	00db      	lsls	r3, r3, #3
 800744c:	440b      	add	r3, r1
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	613b      	str	r3, [r7, #16]
	usart_base_addr->cr3 |= CR3_TXFTIE;
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	609a      	str	r2, [r3, #8]
	
	return 0;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3720      	adds	r7, #32
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}
 8007468:	20076cd4 	.word	0x20076cd4
 800746c:	0800a358 	.word	0x0800a358

08007470 <usart_recv>:

// USART
int32_t usart_recv(USART_CH ch, uint8_t *data, uint32_t size) 
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b088      	sub	sp, #32
 8007474:	af00      	add	r7, sp, #0
 8007476:	4603      	mov	r3, r0
 8007478:	60b9      	str	r1, [r7, #8]
 800747a:	607a      	str	r2, [r7, #4]
 800747c:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	uint32_t cnt;
	
	// 
	if (ch >= USART_CH_MAX) {
 800747e:	7bfb      	ldrb	r3, [r7, #15]
 8007480:	2b02      	cmp	r3, #2
 8007482:	d902      	bls.n	800748a <usart_recv+0x1a>
		return -1;
 8007484:	f04f 33ff 	mov.w	r3, #4294967295
 8007488:	e056      	b.n	8007538 <usart_recv+0xc8>
	}
	
	// NULL
	if (data == NULL) {
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d102      	bne.n	8007496 <usart_recv+0x26>
		return -1;
 8007490:	f04f 33ff 	mov.w	r3, #4294967295
 8007494:	e050      	b.n	8007538 <usart_recv+0xc8>
	}
	
	// 
	this = get_myself(ch);
 8007496:	7bfb      	ldrb	r3, [r7, #15]
 8007498:	f640 022c 	movw	r2, #2092	; 0x82c
 800749c:	fb02 f303 	mul.w	r3, r2, r3
 80074a0:	4a27      	ldr	r2, [pc, #156]	; (8007540 <usart_recv+0xd0>)
 80074a2:	4413      	add	r3, r2
 80074a4:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	781b      	ldrb	r3, [r3, #0]
 80074aa:	2b02      	cmp	r3, #2
 80074ac:	d002      	beq.n	80074b4 <usart_recv+0x44>
		return -1;
 80074ae:	f04f 33ff 	mov.w	r3, #4294967295
 80074b2:	e041      	b.n	8007538 <usart_recv+0xc8>
	}
	
	// 
	buf_info = &(this->r_buf);
 80074b4:	69bb      	ldr	r3, [r7, #24]
 80074b6:	3314      	adds	r3, #20
 80074b8:	617b      	str	r3, [r7, #20]
	
	// FIFO
	cnt = buf_info->w_idx - buf_info->r_idx;
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80074c0:	461a      	mov	r2, r3
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80074c8:	1ad3      	subs	r3, r2, r3
 80074ca:	613b      	str	r3, [r7, #16]
	
	// 
	this->read_size = 0;
 80074cc:	69bb      	ldr	r3, [r7, #24]
 80074ce:	2200      	movs	r2, #0
 80074d0:	609a      	str	r2, [r3, #8]
	
	// sleep
	if (cnt < size) {
 80074d2:	693a      	ldr	r2, [r7, #16]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d20b      	bcs.n	80074f2 <usart_recv+0x82>
		// 
		this->read_size = size - cnt;
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	1ad2      	subs	r2, r2, r3
 80074e0:	69bb      	ldr	r3, [r7, #24]
 80074e2:	609a      	str	r2, [r3, #8]
		// ID
		this->rcv_tsk_id = kz_getid();
 80074e4:	f001 ff83 	bl	80093ee <kz_getid>
 80074e8:	4602      	mov	r2, r0
 80074ea:	69bb      	ldr	r3, [r7, #24]
 80074ec:	605a      	str	r2, [r3, #4]
		// 
		kz_sleep();
 80074ee:	f001 ff71 	bl	80093d4 <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 80074f2:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 80074f4:	2300      	movs	r3, #0
 80074f6:	61fb      	str	r3, [r7, #28]
 80074f8:	e018      	b.n	800752c <usart_recv+0xbc>
		// 
		*data = buf_info->buf[buf_info->r_idx];
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8007500:	461a      	mov	r2, r3
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	5c9a      	ldrb	r2, [r3, r2]
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	701a      	strb	r2, [r3, #0]
		// 
		buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8007510:	3301      	adds	r3, #1
 8007512:	b29b      	uxth	r3, r3
 8007514:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007518:	b29a      	uxth	r2, r3
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
		// 
		data++;
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	3301      	adds	r3, #1
 8007524:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < size; i++) {
 8007526:	69fb      	ldr	r3, [r7, #28]
 8007528:	3301      	adds	r3, #1
 800752a:	61fb      	str	r3, [r7, #28]
 800752c:	69fa      	ldr	r2, [r7, #28]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	429a      	cmp	r2, r3
 8007532:	d3e2      	bcc.n	80074fa <usart_recv+0x8a>
	}
	
	// 
	INTR_ENABLE;
 8007534:	b662      	cpsie	i
	
	return cnt;
 8007536:	693b      	ldr	r3, [r7, #16]
}
 8007538:	4618      	mov	r0, r3
 800753a:	3720      	adds	r7, #32
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}
 8007540:	20076cd4 	.word	0x20076cd4

08007544 <start_threads>:
}
#endif

/*  */
static int start_threads(int argc, char *argv[])
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
	// periferal initialize
	usart_init();
 800754e:	f7ff fe5d 	bl	800720c <usart_init>
	i2c_wrapper_init();
 8007552:	f7fe fc8f 	bl	8005e74 <i2c_wrapper_init>
	sai_init();
 8007556:	f7ff f993 	bl	8006880 <sai_init>
//	tim_init();
	dma_init();
 800755a:	f7fe f9a9 	bl	80058b0 <dma_init>
	octospi_init();
 800755e:	f7fe fd8d 	bl	800607c <octospi_init>
	spi_init();
 8007562:	f7ff fb79 	bl	8006c58 <spi_init>
	
	// device initialize
	//bt_dev_init();
	msp2807_init();
 8007566:	f7fd fa41 	bl	80049ec <msp2807_init>
	//pcm3060_init();
	//LCD_dev_init();
	//gysfdmaxb_init();
	
	// manager initialize
	wav_init();
 800756a:	f000 ffcb 	bl	8008504 <wav_init>
	cyc_init();
 800756e:	f000 fa21 	bl	80079b4 <cyc_init>
	flash_mng_init();
 8007572:	f000 fa45 	bl	8007a00 <flash_mng_init>
	ts_mng_init();
 8007576:	f000 ff13 	bl	80083a0 <ts_mng_init>
	
	// app initialize
	console_init();
 800757a:	f7fc fa6d 	bl	8003a58 <console_init>
	//sound_app_init();
	//lcd_apl_init();
	test_init();
 800757e:	f7fc ff29 	bl	80043d4 <test_init>
	
	// command setting
	//bt_dev_set_cmd();
	//sound_app_set_cmd();
	//pcm3060_set_cmd();
	w25q20ew_set_cmd();
 8007582:	f7fe f87d 	bl	8005680 <w25q20ew_set_cmd>
	//gysfdmaxb_set_cmd();
	flash_mng_set_cmd();
 8007586:	f000 fc87 	bl	8007e98 <flash_mng_set_cmd>
	
	// flash manager open
	flash_mng_open(FLASH_MNG_KIND_W25Q20EW);
 800758a:	2000      	movs	r0, #0
 800758c:	f000 fa6c 	bl	8007a68 <flash_mng_open>
	//kz_run(BTN_dev_main, "BTN_dev_main",  3, 0x1000, 0, NULL);
	//kz_run(test_tsk1, "test_tsk1",  3, 0x1000, 0, NULL);

	
	// deprioritize
	kz_chpri(15); 
 8007590:	200f      	movs	r0, #15
 8007592:	f001 ff39 	bl	8009408 <kz_chpri>
	
	//CTL_MSG_init();
	
	//INTR_ENABLE;
 	while (1) {
 8007596:	e7fe      	b.n	8007596 <start_threads+0x52>

08007598 <main>:
	
	return 0;
}

int main(void)
{	
 8007598:	b580      	push	{r7, lr}
 800759a:	b082      	sub	sp, #8
 800759c:	af02      	add	r7, sp, #8
	// clock
	periferal_clock_init();
 800759e:	f7fc ff97 	bl	80044d0 <periferal_clock_init>
	// 
	pin_function_init();
 80075a2:	f001 fffb 	bl	800959c <pin_function_init>
	
	// OS start
	kz_start(start_threads, "idle", 0, 0x1000, 0, NULL);
 80075a6:	2300      	movs	r3, #0
 80075a8:	9301      	str	r3, [sp, #4]
 80075aa:	2300      	movs	r3, #0
 80075ac:	9300      	str	r3, [sp, #0]
 80075ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80075b2:	2200      	movs	r2, #0
 80075b4:	4903      	ldr	r1, [pc, #12]	; (80075c4 <main+0x2c>)
 80075b6:	4804      	ldr	r0, [pc, #16]	; (80075c8 <main+0x30>)
 80075b8:	f001 fcd6 	bl	8008f68 <kz_start>
	
	// 
	
	return 0;
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	08009c5c 	.word	0x08009c5c
 80075c8:	08007545 	.word	0x08007545

080075cc <dbg_init>:
// ()
static DBG_TSK_INFO dbg_dispatch_tsk_info;

// 
void dbg_init(void)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b082      	sub	sp, #8
 80075d0:	af00      	add	r7, sp, #0
	DBG_INT_INFO *int_info = &dbg_int_info;
 80075d2:	4b0a      	ldr	r3, [pc, #40]	; (80075fc <dbg_init+0x30>)
 80075d4:	607b      	str	r3, [r7, #4]
	DBG_INT_INFO *tsk_info = &dbg_tsk_info;
 80075d6:	4b0a      	ldr	r3, [pc, #40]	; (8007600 <dbg_init+0x34>)
 80075d8:	603b      	str	r3, [r7, #0]
	
	memset(int_info, 0, sizeof(DBG_INT_INFO));
 80075da:	f44f 724d 	mov.w	r2, #820	; 0x334
 80075de:	2100      	movs	r1, #0
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f002 f93a 	bl	800985a <memset>
	memset(tsk_info, 0, sizeof(DBG_TSK_INFO));
 80075e6:	f44f 72a4 	mov.w	r2, #328	; 0x148
 80075ea:	2100      	movs	r1, #0
 80075ec:	6838      	ldr	r0, [r7, #0]
 80075ee:	f002 f934 	bl	800985a <memset>
}
 80075f2:	bf00      	nop
 80075f4:	3708      	adds	r7, #8
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	20078558 	.word	0x20078558
 8007600:	2007888c 	.word	0x2007888c

08007604 <dbg_save_int_info>:

// 
void dbg_save_int_info(softvec_type_t type, uint32_t svc_type, uint32_t sp)
{
 8007604:	b5b0      	push	{r4, r5, r7, lr}
 8007606:	b086      	sub	sp, #24
 8007608:	af00      	add	r7, sp, #0
 800760a:	4603      	mov	r3, r0
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]
 8007610:	81fb      	strh	r3, [r7, #14]
	DBG_INT_INFO *int_info = &dbg_int_info;
 8007612:	4b58      	ldr	r3, [pc, #352]	; (8007774 <dbg_save_int_info+0x170>)
 8007614:	617b      	str	r3, [r7, #20]
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	613b      	str	r3, [r7, #16]
	
	// 
	int_info->last_hist_idx = int_info->all_cnt & (DBG_INT_HIST_NUM - 1);
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8007620:	b2db      	uxtb	r3, r3
 8007622:	f003 030f 	and.w	r3, r3, #15
 8007626:	b2da      	uxtb	r2, r3
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
	int_info->int_hist[int_info->last_hist_idx].int_type = type;
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8007634:	4619      	mov	r1, r3
 8007636:	697a      	ldr	r2, [r7, #20]
 8007638:	460b      	mov	r3, r1
 800763a:	009b      	lsls	r3, r3, #2
 800763c:	440b      	add	r3, r1
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	4413      	add	r3, r2
 8007642:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007646:	89fa      	ldrh	r2, [r7, #14]
 8007648:	801a      	strh	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8007650:	4618      	mov	r0, r3
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007656:	6979      	ldr	r1, [r7, #20]
 8007658:	4603      	mov	r3, r0
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	4403      	add	r3, r0
 800765e:	009b      	lsls	r3, r3, #2
 8007660:	440b      	add	r3, r1
 8007662:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007666:	601a      	str	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800766e:	4618      	mov	r0, r3
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007674:	6979      	ldr	r1, [r7, #20]
 8007676:	4603      	mov	r3, r0
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	4403      	add	r3, r0
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	440b      	add	r3, r1
 8007680:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8007684:	601a      	str	r2, [r3, #0]
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 8007686:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800768a:	2b0b      	cmp	r3, #11
 800768c:	d003      	beq.n	8007696 <dbg_save_int_info+0x92>
 800768e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007692:	2b0e      	cmp	r3, #14
 8007694:	d110      	bne.n	80076b8 <dbg_save_int_info+0xb4>
		int_info->int_hist[int_info->last_hist_idx].svc_type = svc_type;
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800769c:	4619      	mov	r1, r3
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	b2d8      	uxtb	r0, r3
 80076a2:	697a      	ldr	r2, [r7, #20]
 80076a4:	460b      	mov	r3, r1
 80076a6:	009b      	lsls	r3, r3, #2
 80076a8:	440b      	add	r3, r1
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	4413      	add	r3, r2
 80076ae:	f503 73fb 	add.w	r3, r3, #502	; 0x1f6
 80076b2:	4602      	mov	r2, r0
 80076b4:	701a      	strb	r2, [r3, #0]
 80076b6:	e00d      	b.n	80076d4 <dbg_save_int_info+0xd0>
	} else {
		int_info->int_hist[int_info->last_hist_idx].svc_type = KZ_SYSCALL_TYPE_MAX;
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80076be:	4619      	mov	r1, r3
 80076c0:	697a      	ldr	r2, [r7, #20]
 80076c2:	460b      	mov	r3, r1
 80076c4:	009b      	lsls	r3, r3, #2
 80076c6:	440b      	add	r3, r1
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	4413      	add	r3, r2
 80076cc:	f503 73fb 	add.w	r3, r3, #502	; 0x1f6
 80076d0:	220d      	movs	r2, #13
 80076d2:	701a      	strb	r2, [r3, #0]
	}
	int_info->int_hist[int_info->last_hist_idx].icsr = SCB->ICSR;
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80076da:	4618      	mov	r0, r3
 80076dc:	4b26      	ldr	r3, [pc, #152]	; (8007778 <dbg_save_int_info+0x174>)
 80076de:	685a      	ldr	r2, [r3, #4]
 80076e0:	6979      	ldr	r1, [r7, #20]
 80076e2:	4603      	mov	r3, r0
 80076e4:	009b      	lsls	r3, r3, #2
 80076e6:	4403      	add	r3, r0
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	440b      	add	r3, r1
 80076ec:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80076f0:	601a      	str	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80076f8:	461d      	mov	r5, r3
 80076fa:	f001 fcdb 	bl	80090b4 <kz_get_time_s>
 80076fe:	4602      	mov	r2, r0
 8007700:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007704:	fb03 f402 	mul.w	r4, r3, r2
 8007708:	f001 fcc8 	bl	800909c <kz_get_time_ms>
 800770c:	4603      	mov	r3, r0
 800770e:	4423      	add	r3, r4
 8007710:	4619      	mov	r1, r3
 8007712:	697a      	ldr	r2, [r7, #20]
 8007714:	462b      	mov	r3, r5
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	442b      	add	r3, r5
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	4413      	add	r3, r2
 800771e:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8007722:	6019      	str	r1, [r3, #0]
	
	
	// 
	int_info->all_cnt++;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800772a:	1c5a      	adds	r2, r3, #1
 800772c:	697b      	ldr	r3, [r7, #20]
 800772e:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	
	// 
	int_info->int_cnt[type]++;
 8007732:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007736:	697a      	ldr	r2, [r7, #20]
 8007738:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800773c:	1c51      	adds	r1, r2, #1
 800773e:	697a      	ldr	r2, [r7, #20]
 8007740:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	
	// SVC or PendSV
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 8007744:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007748:	2b0b      	cmp	r3, #11
 800774a:	d003      	beq.n	8007754 <dbg_save_int_info+0x150>
 800774c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007750:	2b0e      	cmp	r3, #14
 8007752:	d10a      	bne.n	800776a <dbg_save_int_info+0x166>
		int_info->svc_type[svc_type]++;
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	68ba      	ldr	r2, [r7, #8]
 8007758:	326e      	adds	r2, #110	; 0x6e
 800775a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800775e:	1c59      	adds	r1, r3, #1
 8007760:	697b      	ldr	r3, [r7, #20]
 8007762:	68ba      	ldr	r2, [r7, #8]
 8007764:	326e      	adds	r2, #110	; 0x6e
 8007766:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800776a:	bf00      	nop
 800776c:	3718      	adds	r7, #24
 800776e:	46bd      	mov	sp, r7
 8007770:	bdb0      	pop	{r4, r5, r7, pc}
 8007772:	bf00      	nop
 8007774:	20078558 	.word	0x20078558
 8007778:	e000ed00 	.word	0xe000ed00

0800777c <dbg_save_tsk_info>:

// 
void dbg_save_tsk_info(char *tsk_name)
{
 800777c:	b5b0      	push	{r4, r5, r7, lr}
 800777e:	b084      	sub	sp, #16
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
	DBG_TSK_INFO *tsk_info = &dbg_tsk_info;
 8007784:	4b23      	ldr	r3, [pc, #140]	; (8007814 <dbg_save_tsk_info+0x98>)
 8007786:	60fb      	str	r3, [r7, #12]
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	b2db      	uxtb	r3, r3
 800778e:	f003 030f 	and.w	r3, r3, #15
 8007792:	b2da      	uxtb	r2, r3
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 80077a0:	4619      	mov	r1, r3
 80077a2:	68fa      	ldr	r2, [r7, #12]
 80077a4:	460b      	mov	r3, r1
 80077a6:	009b      	lsls	r3, r3, #2
 80077a8:	440b      	add	r3, r1
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	4413      	add	r3, r2
 80077ae:	3308      	adds	r3, #8
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 80077ba:	4618      	mov	r0, r3
 80077bc:	4b16      	ldr	r3, [pc, #88]	; (8007818 <dbg_save_tsk_info+0x9c>)
 80077be:	685a      	ldr	r2, [r3, #4]
 80077c0:	68f9      	ldr	r1, [r7, #12]
 80077c2:	4603      	mov	r3, r0
 80077c4:	009b      	lsls	r3, r3, #2
 80077c6:	4403      	add	r3, r0
 80077c8:	009b      	lsls	r3, r3, #2
 80077ca:	440b      	add	r3, r1
 80077cc:	3314      	adds	r3, #20
 80077ce:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 80077d6:	461d      	mov	r5, r3
 80077d8:	f001 fc6c 	bl	80090b4 <kz_get_time_s>
 80077dc:	4602      	mov	r2, r0
 80077de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80077e2:	fb03 f402 	mul.w	r4, r3, r2
 80077e6:	f001 fc59 	bl	800909c <kz_get_time_ms>
 80077ea:	4603      	mov	r3, r0
 80077ec:	4423      	add	r3, r4
 80077ee:	4619      	mov	r1, r3
 80077f0:	68fa      	ldr	r2, [r7, #12]
 80077f2:	462b      	mov	r3, r5
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	442b      	add	r3, r5
 80077f8:	009b      	lsls	r3, r3, #2
 80077fa:	4413      	add	r3, r2
 80077fc:	3304      	adds	r3, #4
 80077fe:	6019      	str	r1, [r3, #0]
	
	tsk_info->all_cnt++;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	1c5a      	adds	r2, r3, #1
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	601a      	str	r2, [r3, #0]
}
 800780a:	bf00      	nop
 800780c:	3710      	adds	r7, #16
 800780e:	46bd      	mov	sp, r7
 8007810:	bdb0      	pop	{r4, r5, r7, pc}
 8007812:	bf00      	nop
 8007814:	2007888c 	.word	0x2007888c
 8007818:	e000ed00 	.word	0xe000ed00

0800781c <dbg_save_dispatch_tsk_info>:

// 
void dbg_save_dispatch_tsk_info(char *tsk_name, uint32_t sp)
{
 800781c:	b5b0      	push	{r4, r5, r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
	DBG_TSK_INFO *tsk_info = &dbg_dispatch_tsk_info;
 8007826:	4b32      	ldr	r3, [pc, #200]	; (80078f0 <dbg_save_dispatch_tsk_info+0xd4>)
 8007828:	60fb      	str	r3, [r7, #12]
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	60bb      	str	r3, [r7, #8]
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	b2db      	uxtb	r3, r3
 8007834:	f003 030f 	and.w	r3, r3, #15
 8007838:	b2da      	uxtb	r2, r3
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8007846:	4619      	mov	r1, r3
 8007848:	68fa      	ldr	r2, [r7, #12]
 800784a:	460b      	mov	r3, r1
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	440b      	add	r3, r1
 8007850:	009b      	lsls	r3, r3, #2
 8007852:	4413      	add	r3, r2
 8007854:	3308      	adds	r3, #8
 8007856:	687a      	ldr	r2, [r7, #4]
 8007858:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8007860:	4618      	mov	r0, r3
 8007862:	4b24      	ldr	r3, [pc, #144]	; (80078f4 <dbg_save_dispatch_tsk_info+0xd8>)
 8007864:	685a      	ldr	r2, [r3, #4]
 8007866:	68f9      	ldr	r1, [r7, #12]
 8007868:	4603      	mov	r3, r0
 800786a:	009b      	lsls	r3, r3, #2
 800786c:	4403      	add	r3, r0
 800786e:	009b      	lsls	r3, r3, #2
 8007870:	440b      	add	r3, r1
 8007872:	3314      	adds	r3, #20
 8007874:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 800787c:	461d      	mov	r5, r3
 800787e:	f001 fc19 	bl	80090b4 <kz_get_time_s>
 8007882:	4602      	mov	r2, r0
 8007884:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007888:	fb03 f402 	mul.w	r4, r3, r2
 800788c:	f001 fc06 	bl	800909c <kz_get_time_ms>
 8007890:	4603      	mov	r3, r0
 8007892:	4423      	add	r3, r4
 8007894:	4619      	mov	r1, r3
 8007896:	68fa      	ldr	r2, [r7, #12]
 8007898:	462b      	mov	r3, r5
 800789a:	009b      	lsls	r3, r3, #2
 800789c:	442b      	add	r3, r5
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	4413      	add	r3, r2
 80078a2:	3304      	adds	r3, #4
 80078a4:	6019      	str	r1, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 80078ac:	4618      	mov	r0, r3
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80078b2:	68f9      	ldr	r1, [r7, #12]
 80078b4:	4603      	mov	r3, r0
 80078b6:	009b      	lsls	r3, r3, #2
 80078b8:	4403      	add	r3, r0
 80078ba:	009b      	lsls	r3, r3, #2
 80078bc:	440b      	add	r3, r1
 80078be:	330c      	adds	r3, #12
 80078c0:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 80078c8:	4618      	mov	r0, r3
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078ce:	68f9      	ldr	r1, [r7, #12]
 80078d0:	4603      	mov	r3, r0
 80078d2:	009b      	lsls	r3, r3, #2
 80078d4:	4403      	add	r3, r0
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	440b      	add	r3, r1
 80078da:	3310      	adds	r3, #16
 80078dc:	601a      	str	r2, [r3, #0]
	
	tsk_info->all_cnt++;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	1c5a      	adds	r2, r3, #1
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	601a      	str	r2, [r3, #0]
}
 80078e8:	bf00      	nop
 80078ea:	3710      	adds	r7, #16
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bdb0      	pop	{r4, r5, r7, pc}
 80078f0:	200789d4 	.word	0x200789d4
 80078f4:	e000ed00 	.word	0xe000ed00

080078f8 <cycmsg_main>:
 @brief bZ[WM^XN
 @param [in] argc
 @param [in] *argv[]
 */
int cycmsg_main(int argc, char *argv[])
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	6039      	str	r1, [r7, #0]
	LIST *node;
	LIST *prev_node;
	
	while(1){
		// TASK_PERIODX[v
		kz_tsleep(CYC_TASK_PERIOD);
 8007902:	2005      	movs	r0, #5
 8007904:	f001 fdfe 	bl	8009504 <kz_tsleep>

		node = cycmsg_que[0].head;
 8007908:	4b10      	ldr	r3, [pc, #64]	; (800794c <cycmsg_main+0x54>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	60fb      	str	r3, [r7, #12]
		prev_node = cycmsg_que[0].head;
 800790e:	4b0f      	ldr	r3, [pc, #60]	; (800794c <cycmsg_main+0x54>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	60bb      	str	r3, [r7, #8]

		// R[^C~ObZ[W
		while (node != NULL) {
 8007914:	e015      	b.n	8007942 <cycmsg_main+0x4a>
			// w
			if (node->remain_period <= CYC_TASK_PERIOD) {
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	68db      	ldr	r3, [r3, #12]
 800791a:	2b05      	cmp	r3, #5
 800791c:	d807      	bhi.n	800792e <cycmsg_main+0x36>
				// wbZ[WR[
				node->cyc_msg();
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	4798      	blx	r3
				// Xg
				//prev_node->next = node->next;
				// m[h
				//kz_kmfree(node);
				node->remain_period = node->period;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	689a      	ldr	r2, [r3, #8]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	60da      	str	r2, [r3, #12]
 800792c:	e004      	b.n	8007938 <cycmsg_main+0x40>
			// w
			} else {
				// w^XN
				node->remain_period -= CYC_TASK_PERIOD;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	68db      	ldr	r3, [r3, #12]
 8007932:	1f5a      	subs	r2, r3, #5
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	60da      	str	r2, [r3, #12]
			}
			// XV
			prev_node = node;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	60bb      	str	r3, [r7, #8]
			node = node->next;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	60fb      	str	r3, [r7, #12]
		while (node != NULL) {
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d1e6      	bne.n	8007916 <cycmsg_main+0x1e>
		kz_tsleep(CYC_TASK_PERIOD);
 8007948:	e7db      	b.n	8007902 <cycmsg_main+0xa>
 800794a:	bf00      	nop
 800794c:	20078b1c 	.word	0x20078b1c

08007950 <set_cyclic_message>:
 @param [in] period         
 @return     -1             o^
 @return      0             o^
*/
uint32_t set_cyclic_message(CYC_MSG cyclic_message, uint32_t period)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b084      	sub	sp, #16
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
	LIST *new_node;
	LIST *node;
	
	// p[^`FbN
	// bZ[WNULLAG[I
	if (cyclic_message == NULL) {
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d102      	bne.n	8007966 <set_cyclic_message+0x16>
		return -1;
 8007960:	f04f 33ff 	mov.w	r3, #4294967295
 8007964:	e01f      	b.n	80079a6 <set_cyclic_message+0x56>
	}
	
	// Vm[h
	new_node = kz_kmalloc(sizeof(LIST));
 8007966:	2010      	movs	r0, #16
 8007968:	f001 fd5f 	bl	800942a <kz_kmalloc>
 800796c:	60f8      	str	r0, [r7, #12]
	
	// bZ[W
	new_node->cyc_msg       = cyclic_message;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	605a      	str	r2, [r3, #4]
	new_node->period        = period;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	683a      	ldr	r2, [r7, #0]
 8007978:	609a      	str	r2, [r3, #8]
	new_node->remain_period = period;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	683a      	ldr	r2, [r7, #0]
 800797e:	60da      	str	r2, [r3, #12]
	new_node->next          = NULL;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2200      	movs	r2, #0
 8007984:	601a      	str	r2, [r3, #0]
	
	if (cycmsg_que[0].tail) {
 8007986:	4b0a      	ldr	r3, [pc, #40]	; (80079b0 <set_cyclic_message+0x60>)
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d004      	beq.n	8007998 <set_cyclic_message+0x48>
		cycmsg_que[0].tail->next = new_node;
 800798e:	4b08      	ldr	r3, [pc, #32]	; (80079b0 <set_cyclic_message+0x60>)
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	68fa      	ldr	r2, [r7, #12]
 8007994:	601a      	str	r2, [r3, #0]
 8007996:	e002      	b.n	800799e <set_cyclic_message+0x4e>
	} else {
		cycmsg_que[0].head = new_node;
 8007998:	4a05      	ldr	r2, [pc, #20]	; (80079b0 <set_cyclic_message+0x60>)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	6013      	str	r3, [r2, #0]
	}
	cycmsg_que[0].tail = new_node;
 800799e:	4a04      	ldr	r2, [pc, #16]	; (80079b0 <set_cyclic_message+0x60>)
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	6053      	str	r3, [r2, #4]
	
	return 0;
 80079a4:	2300      	movs	r3, #0
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	3710      	adds	r7, #16
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}
 80079ae:	bf00      	nop
 80079b0:	20078b1c 	.word	0x20078b1c

080079b4 <cyc_init>:
 @brief 
 @param [in] 
 @return     
*/
void cyc_init(void)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b084      	sub	sp, #16
 80079b8:	af02      	add	r7, sp, #8
	CYC_CTL *this = &cyc_ctl;
 80079ba:	4b0e      	ldr	r3, [pc, #56]	; (80079f4 <cyc_init+0x40>)
 80079bc:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// ubN
	memset(this, 0, sizeof(CYC_CTL));
 80079be:	2208      	movs	r2, #8
 80079c0:	2100      	movs	r1, #0
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f001 ff49 	bl	800985a <memset>
	
	// ^XN
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 80079c8:	2300      	movs	r3, #0
 80079ca:	9301      	str	r3, [sp, #4]
 80079cc:	2300      	movs	r3, #0
 80079ce:	9300      	str	r3, [sp, #0]
 80079d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80079d4:	2209      	movs	r2, #9
 80079d6:	4908      	ldr	r1, [pc, #32]	; (80079f8 <cyc_init+0x44>)
 80079d8:	4808      	ldr	r0, [pc, #32]	; (80079fc <cyc_init+0x48>)
 80079da:	f001 fcd5 	bl	8009388 <kz_run>
 80079de:	4602      	mov	r2, r0
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	605a      	str	r2, [r3, #4]
	
	// XV
	this->state = ST_INITIALIZED;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2201      	movs	r2, #1
 80079e8:	601a      	str	r2, [r3, #0]
}
 80079ea:	bf00      	nop
 80079ec:	3708      	adds	r7, #8
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	20078b24 	.word	0x20078b24
 80079f8:	08009c64 	.word	0x08009c64
 80079fc:	080078f9 	.word	0x080078f9

08007a00 <flash_mng_init>:
#define FLASH_MNG_BUFF_SIZE		(4*1024)
static uint8_t flash_mng_buff[FLASH_MNG_BUFF_SIZE];

// 
int32_t flash_mng_init(void)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b084      	sub	sp, #16
 8007a04:	af00      	add	r7, sp, #0
	const FLASH_MNG_FUNC *func;
	uint8_t i;
	int32_t ret;
	
	// Flash
	for (i = 0; i < FLASH_MNG_KIND_MAX; i++) {
 8007a06:	2300      	movs	r3, #0
 8007a08:	73fb      	strb	r3, [r7, #15]
 8007a0a:	e021      	b.n	8007a50 <flash_mng_init+0x50>
		// this
		this = &(fls_mng_ctl[i]);
 8007a0c:	7bfb      	ldrb	r3, [r7, #15]
 8007a0e:	009b      	lsls	r3, r3, #2
 8007a10:	4a13      	ldr	r2, [pc, #76]	; (8007a60 <flash_mng_init+0x60>)
 8007a12:	4413      	add	r3, r2
 8007a14:	60bb      	str	r3, [r7, #8]
		memset(this, 0, sizeof(FLASH_MNG_CTL));
 8007a16:	2204      	movs	r2, #4
 8007a18:	2100      	movs	r1, #0
 8007a1a:	68b8      	ldr	r0, [r7, #8]
 8007a1c:	f001 ff1d 	bl	800985a <memset>
		
		// 
		func = &(fls_mng_func_tbl[i]);
 8007a20:	7bfa      	ldrb	r2, [r7, #15]
 8007a22:	4613      	mov	r3, r2
 8007a24:	00db      	lsls	r3, r3, #3
 8007a26:	1a9b      	subs	r3, r3, r2
 8007a28:	009b      	lsls	r3, r3, #2
 8007a2a:	4a0e      	ldr	r2, [pc, #56]	; (8007a64 <flash_mng_init+0x64>)
 8007a2c:	4413      	add	r3, r2
 8007a2e:	607b      	str	r3, [r7, #4]
		
		// 
		ret = func->init();
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4798      	blx	r3
 8007a36:	6038      	str	r0, [r7, #0]
		if (ret != 0) {
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d002      	beq.n	8007a44 <flash_mng_init+0x44>
			return -1;
 8007a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8007a42:	e009      	b.n	8007a58 <flash_mng_init+0x58>
		}
		
		// 
		this->state = ST_INITIALIZED;
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	2201      	movs	r2, #1
 8007a48:	601a      	str	r2, [r3, #0]
	for (i = 0; i < FLASH_MNG_KIND_MAX; i++) {
 8007a4a:	7bfb      	ldrb	r3, [r7, #15]
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	73fb      	strb	r3, [r7, #15]
 8007a50:	7bfb      	ldrb	r3, [r7, #15]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d0da      	beq.n	8007a0c <flash_mng_init+0xc>
	}
	
	return 0;
 8007a56:	2300      	movs	r3, #0
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3710      	adds	r7, #16
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}
 8007a60:	20078b2c 	.word	0x20078b2c
 8007a64:	0800a3a0 	.word	0x0800a3a0

08007a68 <flash_mng_open>:

// 
int32_t flash_mng_open(uint32_t kind)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b086      	sub	sp, #24
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
	FLASH_MNG_CTL *this;
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d002      	beq.n	8007a7c <flash_mng_open+0x14>
		return -1;
 8007a76:	f04f 33ff 	mov.w	r3, #4294967295
 8007a7a:	e021      	b.n	8007ac0 <flash_mng_open+0x58>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	009b      	lsls	r3, r3, #2
 8007a80:	4a11      	ldr	r2, [pc, #68]	; (8007ac8 <flash_mng_open+0x60>)
 8007a82:	4413      	add	r3, r2
 8007a84:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->state != ST_INITIALIZED) {
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d002      	beq.n	8007a94 <flash_mng_open+0x2c>
		return -1;
 8007a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8007a92:	e015      	b.n	8007ac0 <flash_mng_open+0x58>
	}
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	4613      	mov	r3, r2
 8007a98:	00db      	lsls	r3, r3, #3
 8007a9a:	1a9b      	subs	r3, r3, r2
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	4a0b      	ldr	r2, [pc, #44]	; (8007acc <flash_mng_open+0x64>)
 8007aa0:	4413      	add	r3, r2
 8007aa2:	613b      	str	r3, [r7, #16]
	
	// 
	ret = func->open();
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	4798      	blx	r3
 8007aaa:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d002      	beq.n	8007ab8 <flash_mng_open+0x50>
		return -1;
 8007ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ab6:	e003      	b.n	8007ac0 <flash_mng_open+0x58>
	}
	
	// 
	this->state = ST_IDLE;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	2202      	movs	r2, #2
 8007abc:	601a      	str	r2, [r3, #0]
	
	return 0;
 8007abe:	2300      	movs	r3, #0
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3718      	adds	r7, #24
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	20078b2c 	.word	0x20078b2c
 8007acc:	0800a3a0 	.word	0x0800a3a0

08007ad0 <flash_mng_erace>:

// 
int32_t flash_mng_erace(uint32_t kind, uint32_t addr)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b086      	sub	sp, #24
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
 8007ad8:	6039      	str	r1, [r7, #0]
	FLASH_MNG_CTL *this;
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d002      	beq.n	8007ae6 <flash_mng_erace+0x16>
		return -1;
 8007ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ae4:	e022      	b.n	8007b2c <flash_mng_erace+0x5c>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	009b      	lsls	r3, r3, #2
 8007aea:	4a12      	ldr	r2, [pc, #72]	; (8007b34 <flash_mng_erace+0x64>)
 8007aec:	4413      	add	r3, r2
 8007aee:	617b      	str	r3, [r7, #20]
	
	//  (*) 
	INTR_DISABLE;
 8007af0:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	2b02      	cmp	r3, #2
 8007af8:	d003      	beq.n	8007b02 <flash_mng_erace+0x32>
		// 
		INTR_ENABLE;
 8007afa:	b662      	cpsie	i
		return -1;
 8007afc:	f04f 33ff 	mov.w	r3, #4294967295
 8007b00:	e014      	b.n	8007b2c <flash_mng_erace+0x5c>
	}
	// 
	this->state = ST_RUNNING;
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	2203      	movs	r2, #3
 8007b06:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 8007b08:	b662      	cpsie	i
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	4613      	mov	r3, r2
 8007b0e:	00db      	lsls	r3, r3, #3
 8007b10:	1a9b      	subs	r3, r3, r2
 8007b12:	009b      	lsls	r3, r3, #2
 8007b14:	4a08      	ldr	r2, [pc, #32]	; (8007b38 <flash_mng_erace+0x68>)
 8007b16:	4413      	add	r3, r2
 8007b18:	613b      	str	r3, [r7, #16]
	
	// 
	ret = func->erase(addr);
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	691b      	ldr	r3, [r3, #16]
 8007b1e:	6838      	ldr	r0, [r7, #0]
 8007b20:	4798      	blx	r3
 8007b22:	60f8      	str	r0, [r7, #12]
	
	// 
	this->state = ST_IDLE;
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	2202      	movs	r2, #2
 8007b28:	601a      	str	r2, [r3, #0]
	
	return ret;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3718      	adds	r7, #24
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}
 8007b34:	20078b2c 	.word	0x20078b2c
 8007b38:	0800a3a0 	.word	0x0800a3a0

08007b3c <flash_mng_write>:

// 
int32_t flash_mng_write(uint32_t kind, uint32_t addr, uint8_t *data, uint32_t size)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b088      	sub	sp, #32
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	60f8      	str	r0, [r7, #12]
 8007b44:	60b9      	str	r1, [r7, #8]
 8007b46:	607a      	str	r2, [r7, #4]
 8007b48:	603b      	str	r3, [r7, #0]
	FLASH_MNG_CTL *this;
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d102      	bne.n	8007b56 <flash_mng_write+0x1a>
		return -1;
 8007b50:	f04f 33ff 	mov.w	r3, #4294967295
 8007b54:	e02b      	b.n	8007bae <flash_mng_write+0x72>
	}
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d002      	beq.n	8007b62 <flash_mng_write+0x26>
		return -1;
 8007b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8007b60:	e025      	b.n	8007bae <flash_mng_write+0x72>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	4a14      	ldr	r2, [pc, #80]	; (8007bb8 <flash_mng_write+0x7c>)
 8007b68:	4413      	add	r3, r2
 8007b6a:	61fb      	str	r3, [r7, #28]
	
	//  (*) 
	INTR_DISABLE;
 8007b6c:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	2b02      	cmp	r3, #2
 8007b74:	d003      	beq.n	8007b7e <flash_mng_write+0x42>
		// 
		INTR_ENABLE;
 8007b76:	b662      	cpsie	i
		return -1;
 8007b78:	f04f 33ff 	mov.w	r3, #4294967295
 8007b7c:	e017      	b.n	8007bae <flash_mng_write+0x72>
	}
	// 
	this->state = ST_RUNNING;
 8007b7e:	69fb      	ldr	r3, [r7, #28]
 8007b80:	2203      	movs	r2, #3
 8007b82:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 8007b84:	b662      	cpsie	i
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 8007b86:	68fa      	ldr	r2, [r7, #12]
 8007b88:	4613      	mov	r3, r2
 8007b8a:	00db      	lsls	r3, r3, #3
 8007b8c:	1a9b      	subs	r3, r3, r2
 8007b8e:	009b      	lsls	r3, r3, #2
 8007b90:	4a0a      	ldr	r2, [pc, #40]	; (8007bbc <flash_mng_write+0x80>)
 8007b92:	4413      	add	r3, r2
 8007b94:	61bb      	str	r3, [r7, #24]
	
	// 
	ret = func->write(addr, data, size);
 8007b96:	69bb      	ldr	r3, [r7, #24]
 8007b98:	68db      	ldr	r3, [r3, #12]
 8007b9a:	683a      	ldr	r2, [r7, #0]
 8007b9c:	b2d2      	uxtb	r2, r2
 8007b9e:	6879      	ldr	r1, [r7, #4]
 8007ba0:	68b8      	ldr	r0, [r7, #8]
 8007ba2:	4798      	blx	r3
 8007ba4:	6178      	str	r0, [r7, #20]
	
	// 
	this->state = ST_IDLE;
 8007ba6:	69fb      	ldr	r3, [r7, #28]
 8007ba8:	2202      	movs	r2, #2
 8007baa:	601a      	str	r2, [r3, #0]
	
	return ret;
 8007bac:	697b      	ldr	r3, [r7, #20]
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3720      	adds	r7, #32
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}
 8007bb6:	bf00      	nop
 8007bb8:	20078b2c 	.word	0x20078b2c
 8007bbc:	0800a3a0 	.word	0x0800a3a0

08007bc0 <flash_mng_read>:

// 
int32_t flash_mng_read(uint32_t kind, uint32_t addr, uint8_t *data, uint32_t size)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b088      	sub	sp, #32
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	60f8      	str	r0, [r7, #12]
 8007bc8:	60b9      	str	r1, [r7, #8]
 8007bca:	607a      	str	r2, [r7, #4]
 8007bcc:	603b      	str	r3, [r7, #0]
	FLASH_MNG_CTL *this = (FLASH_MNG_CTL*)&fls_mng_ctl;
 8007bce:	4b1c      	ldr	r3, [pc, #112]	; (8007c40 <flash_mng_read+0x80>)
 8007bd0:	61fb      	str	r3, [r7, #28]
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d102      	bne.n	8007bde <flash_mng_read+0x1e>
		return -1;
 8007bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bdc:	e02b      	b.n	8007c36 <flash_mng_read+0x76>
	}
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d002      	beq.n	8007bea <flash_mng_read+0x2a>
		return -1;
 8007be4:	f04f 33ff 	mov.w	r3, #4294967295
 8007be8:	e025      	b.n	8007c36 <flash_mng_read+0x76>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4a14      	ldr	r2, [pc, #80]	; (8007c40 <flash_mng_read+0x80>)
 8007bf0:	4413      	add	r3, r2
 8007bf2:	61fb      	str	r3, [r7, #28]
	
	//  (*) 
	INTR_DISABLE;
 8007bf4:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 8007bf6:	69fb      	ldr	r3, [r7, #28]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d003      	beq.n	8007c06 <flash_mng_read+0x46>
		// 
		INTR_ENABLE;
 8007bfe:	b662      	cpsie	i
		return -1;
 8007c00:	f04f 33ff 	mov.w	r3, #4294967295
 8007c04:	e017      	b.n	8007c36 <flash_mng_read+0x76>
	}
	// 
	this->state = ST_RUNNING;
 8007c06:	69fb      	ldr	r3, [r7, #28]
 8007c08:	2203      	movs	r2, #3
 8007c0a:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 8007c0c:	b662      	cpsie	i
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 8007c0e:	68fa      	ldr	r2, [r7, #12]
 8007c10:	4613      	mov	r3, r2
 8007c12:	00db      	lsls	r3, r3, #3
 8007c14:	1a9b      	subs	r3, r3, r2
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	4a0a      	ldr	r2, [pc, #40]	; (8007c44 <flash_mng_read+0x84>)
 8007c1a:	4413      	add	r3, r2
 8007c1c:	61bb      	str	r3, [r7, #24]
	
	// 
	ret = func->read(addr, data, size);
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	695b      	ldr	r3, [r3, #20]
 8007c22:	683a      	ldr	r2, [r7, #0]
 8007c24:	b2d2      	uxtb	r2, r2
 8007c26:	6879      	ldr	r1, [r7, #4]
 8007c28:	68b8      	ldr	r0, [r7, #8]
 8007c2a:	4798      	blx	r3
 8007c2c:	6178      	str	r0, [r7, #20]
	
	// 
	this->state = ST_IDLE;
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	2202      	movs	r2, #2
 8007c32:	601a      	str	r2, [r3, #0]
	
	return ret;
 8007c34:	697b      	ldr	r3, [r7, #20]
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3720      	adds	r7, #32
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	20078b2c 	.word	0x20078b2c
 8007c44:	0800a3a0 	.word	0x0800a3a0

08007c48 <flash_mng_set_memory_mapped>:

// 
int32_t flash_mng_set_memory_mapped(uint32_t kind)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
	FLASH_MNG_CTL *this = (FLASH_MNG_CTL*)&fls_mng_ctl;
 8007c50:	4b16      	ldr	r3, [pc, #88]	; (8007cac <flash_mng_set_memory_mapped+0x64>)
 8007c52:	617b      	str	r3, [r7, #20]
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d002      	beq.n	8007c60 <flash_mng_set_memory_mapped+0x18>
		return -1;
 8007c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8007c5e:	e021      	b.n	8007ca4 <flash_mng_set_memory_mapped+0x5c>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	4a11      	ldr	r2, [pc, #68]	; (8007cac <flash_mng_set_memory_mapped+0x64>)
 8007c66:	4413      	add	r3, r2
 8007c68:	617b      	str	r3, [r7, #20]
	
	//  (*) 
	INTR_DISABLE;
 8007c6a:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2b02      	cmp	r3, #2
 8007c72:	d003      	beq.n	8007c7c <flash_mng_set_memory_mapped+0x34>
		// 
		INTR_ENABLE;
 8007c74:	b662      	cpsie	i
		return -1;
 8007c76:	f04f 33ff 	mov.w	r3, #4294967295
 8007c7a:	e013      	b.n	8007ca4 <flash_mng_set_memory_mapped+0x5c>
	}
	// 
	this->state = ST_RUNNING;
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	2203      	movs	r2, #3
 8007c80:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 8007c82:	b662      	cpsie	i
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 8007c84:	687a      	ldr	r2, [r7, #4]
 8007c86:	4613      	mov	r3, r2
 8007c88:	00db      	lsls	r3, r3, #3
 8007c8a:	1a9b      	subs	r3, r3, r2
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	4a08      	ldr	r2, [pc, #32]	; (8007cb0 <flash_mng_set_memory_mapped+0x68>)
 8007c90:	4413      	add	r3, r2
 8007c92:	613b      	str	r3, [r7, #16]
	
	// 
	ret = func->set_mem_mapped();
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	699b      	ldr	r3, [r3, #24]
 8007c98:	4798      	blx	r3
 8007c9a:	60f8      	str	r0, [r7, #12]
	
	// 
	this->state = ST_IDLE;
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	2202      	movs	r2, #2
 8007ca0:	601a      	str	r2, [r3, #0]
	
	return ret;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
}
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	3718      	adds	r7, #24
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd80      	pop	{r7, pc}
 8007cac:	20078b2c 	.word	0x20078b2c
 8007cb0:	0800a3a0 	.word	0x0800a3a0

08007cb4 <flash_mng_cmd_write>:

// 
static void flash_mng_cmd_write(void)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b082      	sub	sp, #8
 8007cb8:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	memset(flash_mng_buff, 0x5A, sizeof(flash_mng_buff));
 8007cba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007cbe:	215a      	movs	r1, #90	; 0x5a
 8007cc0:	480a      	ldr	r0, [pc, #40]	; (8007cec <flash_mng_cmd_write+0x38>)
 8007cc2:	f001 fdca 	bl	800985a <memset>
	
	ret = flash_mng_write(FLASH_MNG_KIND_W25Q20EW, 0, flash_mng_buff, FLASH_MNG_BUFF_SIZE);
 8007cc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007cca:	4a08      	ldr	r2, [pc, #32]	; (8007cec <flash_mng_cmd_write+0x38>)
 8007ccc:	2100      	movs	r1, #0
 8007cce:	2000      	movs	r0, #0
 8007cd0:	f7ff ff34 	bl	8007b3c <flash_mng_write>
 8007cd4:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d002      	beq.n	8007ce2 <flash_mng_cmd_write+0x2e>
		console_str_send("flash_mng_write error\n");
 8007cdc:	4804      	ldr	r0, [pc, #16]	; (8007cf0 <flash_mng_cmd_write+0x3c>)
 8007cde:	f7fb fee7 	bl	8003ab0 <console_str_send>
	}
}
 8007ce2:	bf00      	nop
 8007ce4:	3708      	adds	r7, #8
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	20078b30 	.word	0x20078b30
 8007cf0:	08009c70 	.word	0x08009c70

08007cf4 <flash_mng_cmd_erace>:

static void flash_mng_cmd_erace(void)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	af00      	add	r7, sp, #0
	int32_t ret;
	
	ret = flash_mng_erace(FLASH_MNG_KIND_W25Q20EW, 0);
 8007cfa:	2100      	movs	r1, #0
 8007cfc:	2000      	movs	r0, #0
 8007cfe:	f7ff fee7 	bl	8007ad0 <flash_mng_erace>
 8007d02:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d002      	beq.n	8007d10 <flash_mng_cmd_erace+0x1c>
		console_str_send("flash_mng_erace error\n");
 8007d0a:	4803      	ldr	r0, [pc, #12]	; (8007d18 <flash_mng_cmd_erace+0x24>)
 8007d0c:	f7fb fed0 	bl	8003ab0 <console_str_send>
	}
}
 8007d10:	bf00      	nop
 8007d12:	3708      	adds	r7, #8
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}
 8007d18:	08009c88 	.word	0x08009c88

08007d1c <flash_mng_cmd_read>:

static void flash_mng_cmd_read(void)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
	int32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(flash_mng_buff, 0, sizeof(flash_mng_buff));
 8007d22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007d26:	2100      	movs	r1, #0
 8007d28:	4824      	ldr	r0, [pc, #144]	; (8007dbc <flash_mng_cmd_read+0xa0>)
 8007d2a:	f001 fd96 	bl	800985a <memset>
	
	ret = flash_mng_read(FLASH_MNG_KIND_W25Q20EW, 0, flash_mng_buff, FLASH_MNG_BUFF_SIZE);
 8007d2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d32:	4a22      	ldr	r2, [pc, #136]	; (8007dbc <flash_mng_cmd_read+0xa0>)
 8007d34:	2100      	movs	r1, #0
 8007d36:	2000      	movs	r0, #0
 8007d38:	f7ff ff42 	bl	8007bc0 <flash_mng_read>
 8007d3c:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d003      	beq.n	8007d4c <flash_mng_cmd_read+0x30>
		console_str_send("flash_mng_erace error\n");
 8007d44:	481e      	ldr	r0, [pc, #120]	; (8007dc0 <flash_mng_cmd_read+0xa4>)
 8007d46:	f7fb feb3 	bl	8003ab0 <console_str_send>
		return;
 8007d4a:	e033      	b.n	8007db4 <flash_mng_cmd_read+0x98>
	}
	// 
	console_str_send("==================== read ============================\n");
 8007d4c:	481d      	ldr	r0, [pc, #116]	; (8007dc4 <flash_mng_cmd_read+0xa8>)
 8007d4e:	f7fb feaf 	bl	8003ab0 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 8007d52:	481d      	ldr	r0, [pc, #116]	; (8007dc8 <flash_mng_cmd_read+0xac>)
 8007d54:	f7fb feac 	bl	8003ab0 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 8007d58:	481c      	ldr	r0, [pc, #112]	; (8007dcc <flash_mng_cmd_read+0xb0>)
 8007d5a:	f7fb fea9 	bl	8003ab0 <console_str_send>
	for (i = 0; i < 16; i++) {
 8007d5e:	2300      	movs	r3, #0
 8007d60:	60fb      	str	r3, [r7, #12]
 8007d62:	e024      	b.n	8007dae <flash_mng_cmd_read+0x92>
		for (j = 0; j < FLASH_MNG_BUFF_SIZE/16; j++) {
 8007d64:	2300      	movs	r3, #0
 8007d66:	60bb      	str	r3, [r7, #8]
 8007d68:	e018      	b.n	8007d9c <flash_mng_cmd_read+0x80>
			k = i*16+j;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	011a      	lsls	r2, r3, #4
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	4413      	add	r3, r2
 8007d72:	603b      	str	r3, [r7, #0]
			if (j == 0) {
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d102      	bne.n	8007d80 <flash_mng_cmd_read+0x64>
				// 
				console_str_send(" |");
 8007d7a:	4815      	ldr	r0, [pc, #84]	; (8007dd0 <flash_mng_cmd_read+0xb4>)
 8007d7c:	f7fb fe98 	bl	8003ab0 <console_str_send>
			}
			console_str_send(" ");
 8007d80:	4814      	ldr	r0, [pc, #80]	; (8007dd4 <flash_mng_cmd_read+0xb8>)
 8007d82:	f7fb fe95 	bl	8003ab0 <console_str_send>
			console_val_send_hex(flash_mng_buff[k], 2);
 8007d86:	4a0d      	ldr	r2, [pc, #52]	; (8007dbc <flash_mng_cmd_read+0xa0>)
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	4413      	add	r3, r2
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	2102      	movs	r1, #2
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7fb ff97 	bl	8003cc4 <console_val_send_hex>
		for (j = 0; j < FLASH_MNG_BUFF_SIZE/16; j++) {
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	3301      	adds	r3, #1
 8007d9a:	60bb      	str	r3, [r7, #8]
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	2bff      	cmp	r3, #255	; 0xff
 8007da0:	d9e3      	bls.n	8007d6a <flash_mng_cmd_read+0x4e>
		}
		console_str_send("\n");
 8007da2:	480d      	ldr	r0, [pc, #52]	; (8007dd8 <flash_mng_cmd_read+0xbc>)
 8007da4:	f7fb fe84 	bl	8003ab0 <console_str_send>
	for (i = 0; i < 16; i++) {
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	3301      	adds	r3, #1
 8007dac:	60fb      	str	r3, [r7, #12]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2b0f      	cmp	r3, #15
 8007db2:	d9d7      	bls.n	8007d64 <flash_mng_cmd_read+0x48>
	}
}
 8007db4:	3710      	adds	r7, #16
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	20078b30 	.word	0x20078b30
 8007dc0:	08009c88 	.word	0x08009c88
 8007dc4:	08009ca0 	.word	0x08009ca0
 8007dc8:	08009cd8 	.word	0x08009cd8
 8007dcc:	08009d10 	.word	0x08009d10
 8007dd0:	08009d48 	.word	0x08009d48
 8007dd4:	08009d4c 	.word	0x08009d4c
 8007dd8:	08009d50 	.word	0x08009d50

08007ddc <flash_mng_cmd_set_mem_mapped>:

static void flash_mng_cmd_set_mem_mapped(void)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b082      	sub	sp, #8
 8007de0:	af00      	add	r7, sp, #0
	int32_t ret;
	
	ret = flash_mng_set_memory_mapped(FLASH_MNG_KIND_W25Q20EW);
 8007de2:	2000      	movs	r0, #0
 8007de4:	f7ff ff30 	bl	8007c48 <flash_mng_set_memory_mapped>
 8007de8:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d002      	beq.n	8007df6 <flash_mng_cmd_set_mem_mapped+0x1a>
		console_str_send("flash_mng_set_memory_mapped error\n");
 8007df0:	4803      	ldr	r0, [pc, #12]	; (8007e00 <flash_mng_cmd_set_mem_mapped+0x24>)
 8007df2:	f7fb fe5d 	bl	8003ab0 <console_str_send>
	}
}
 8007df6:	bf00      	nop
 8007df8:	3708      	adds	r7, #8
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
 8007dfe:	bf00      	nop
 8007e00:	08009d54 	.word	0x08009d54

08007e04 <flash_mng_cmdt_mem_mapped_read>:

static void flash_mng_cmdt_mem_mapped_read(void)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b084      	sub	sp, #16
 8007e08:	af00      	add	r7, sp, #0
	uint8_t *base_addr = (uint8_t*)0x90000000;
 8007e0a:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 8007e0e:	607b      	str	r3, [r7, #4]
	uint32_t i, j, k;
	
	// 
	console_str_send("==================== read ============================\n");
 8007e10:	481b      	ldr	r0, [pc, #108]	; (8007e80 <flash_mng_cmdt_mem_mapped_read+0x7c>)
 8007e12:	f7fb fe4d 	bl	8003ab0 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 8007e16:	481b      	ldr	r0, [pc, #108]	; (8007e84 <flash_mng_cmdt_mem_mapped_read+0x80>)
 8007e18:	f7fb fe4a 	bl	8003ab0 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 8007e1c:	481a      	ldr	r0, [pc, #104]	; (8007e88 <flash_mng_cmdt_mem_mapped_read+0x84>)
 8007e1e:	f7fb fe47 	bl	8003ab0 <console_str_send>
	for (i = 0; i < 16; i++) {
 8007e22:	2300      	movs	r3, #0
 8007e24:	60fb      	str	r3, [r7, #12]
 8007e26:	e024      	b.n	8007e72 <flash_mng_cmdt_mem_mapped_read+0x6e>
		for (j = 0; j < FLASH_MNG_BUFF_SIZE/16; j++) {
 8007e28:	2300      	movs	r3, #0
 8007e2a:	60bb      	str	r3, [r7, #8]
 8007e2c:	e018      	b.n	8007e60 <flash_mng_cmdt_mem_mapped_read+0x5c>
			k = i*16+j;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	011a      	lsls	r2, r3, #4
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	4413      	add	r3, r2
 8007e36:	603b      	str	r3, [r7, #0]
			if (j == 0) {
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d102      	bne.n	8007e44 <flash_mng_cmdt_mem_mapped_read+0x40>
				// 
				console_str_send(" |");
 8007e3e:	4813      	ldr	r0, [pc, #76]	; (8007e8c <flash_mng_cmdt_mem_mapped_read+0x88>)
 8007e40:	f7fb fe36 	bl	8003ab0 <console_str_send>
			}
			console_str_send(" ");
 8007e44:	4812      	ldr	r0, [pc, #72]	; (8007e90 <flash_mng_cmdt_mem_mapped_read+0x8c>)
 8007e46:	f7fb fe33 	bl	8003ab0 <console_str_send>
			console_val_send_hex(*(base_addr+k), 2);
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	4413      	add	r3, r2
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	2102      	movs	r1, #2
 8007e54:	4618      	mov	r0, r3
 8007e56:	f7fb ff35 	bl	8003cc4 <console_val_send_hex>
		for (j = 0; j < FLASH_MNG_BUFF_SIZE/16; j++) {
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	3301      	adds	r3, #1
 8007e5e:	60bb      	str	r3, [r7, #8]
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	2bff      	cmp	r3, #255	; 0xff
 8007e64:	d9e3      	bls.n	8007e2e <flash_mng_cmdt_mem_mapped_read+0x2a>
		}
		console_str_send("\n");
 8007e66:	480b      	ldr	r0, [pc, #44]	; (8007e94 <flash_mng_cmdt_mem_mapped_read+0x90>)
 8007e68:	f7fb fe22 	bl	8003ab0 <console_str_send>
	for (i = 0; i < 16; i++) {
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	3301      	adds	r3, #1
 8007e70:	60fb      	str	r3, [r7, #12]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2b0f      	cmp	r3, #15
 8007e76:	d9d7      	bls.n	8007e28 <flash_mng_cmdt_mem_mapped_read+0x24>
	}
}
 8007e78:	bf00      	nop
 8007e7a:	3710      	adds	r7, #16
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}
 8007e80:	08009ca0 	.word	0x08009ca0
 8007e84:	08009cd8 	.word	0x08009cd8
 8007e88:	08009d10 	.word	0x08009d10
 8007e8c:	08009d48 	.word	0x08009d48
 8007e90:	08009d4c 	.word	0x08009d4c
 8007e94:	08009d50 	.word	0x08009d50

08007e98 <flash_mng_set_cmd>:

// 
void flash_mng_set_cmd(void)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b082      	sub	sp, #8
 8007e9c:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "flash_mng erace";
 8007e9e:	4b16      	ldr	r3, [pc, #88]	; (8007ef8 <flash_mng_set_cmd+0x60>)
 8007ea0:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmd_erace;
 8007ea2:	4b16      	ldr	r3, [pc, #88]	; (8007efc <flash_mng_set_cmd+0x64>)
 8007ea4:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8007ea6:	463b      	mov	r3, r7
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f7fb ff9b 	bl	8003de4 <console_set_command>
	// 
	cmd.input = "flash_mng read";
 8007eae:	4b14      	ldr	r3, [pc, #80]	; (8007f00 <flash_mng_set_cmd+0x68>)
 8007eb0:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmd_read;
 8007eb2:	4b14      	ldr	r3, [pc, #80]	; (8007f04 <flash_mng_set_cmd+0x6c>)
 8007eb4:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8007eb6:	463b      	mov	r3, r7
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f7fb ff93 	bl	8003de4 <console_set_command>
	// 
	cmd.input = "flash_mng write";
 8007ebe:	4b12      	ldr	r3, [pc, #72]	; (8007f08 <flash_mng_set_cmd+0x70>)
 8007ec0:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmd_write;
 8007ec2:	4b12      	ldr	r3, [pc, #72]	; (8007f0c <flash_mng_set_cmd+0x74>)
 8007ec4:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8007ec6:	463b      	mov	r3, r7
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f7fb ff8b 	bl	8003de4 <console_set_command>
	// 
	cmd.input = "flash_mng set_mem_mapped";
 8007ece:	4b10      	ldr	r3, [pc, #64]	; (8007f10 <flash_mng_set_cmd+0x78>)
 8007ed0:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmd_set_mem_mapped;
 8007ed2:	4b10      	ldr	r3, [pc, #64]	; (8007f14 <flash_mng_set_cmd+0x7c>)
 8007ed4:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8007ed6:	463b      	mov	r3, r7
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f7fb ff83 	bl	8003de4 <console_set_command>
	// 
	cmd.input = "flash_mng mem_mapped_read";
 8007ede:	4b0e      	ldr	r3, [pc, #56]	; (8007f18 <flash_mng_set_cmd+0x80>)
 8007ee0:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmdt_mem_mapped_read;
 8007ee2:	4b0e      	ldr	r3, [pc, #56]	; (8007f1c <flash_mng_set_cmd+0x84>)
 8007ee4:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8007ee6:	463b      	mov	r3, r7
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f7fb ff7b 	bl	8003de4 <console_set_command>
}
 8007eee:	bf00      	nop
 8007ef0:	3708      	adds	r7, #8
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}
 8007ef6:	bf00      	nop
 8007ef8:	08009d78 	.word	0x08009d78
 8007efc:	08007cf5 	.word	0x08007cf5
 8007f00:	08009d88 	.word	0x08009d88
 8007f04:	08007d1d 	.word	0x08007d1d
 8007f08:	08009d98 	.word	0x08009d98
 8007f0c:	08007cb5 	.word	0x08007cb5
 8007f10:	08009da8 	.word	0x08009da8
 8007f14:	08007ddd 	.word	0x08007ddd
 8007f18:	08009dc4 	.word	0x08009dc4
 8007f1c:	08007e05 	.word	0x08007e05

08007f20 <do_callback>:
	uint32_t	msg_data;
}TS_MNG_MSG;

// 
static void do_callback(TS_CALLBACK_TYPE type, uint16_t x, uint16_t y)
{
 8007f20:	b590      	push	{r4, r7, lr}
 8007f22:	b087      	sub	sp, #28
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	4603      	mov	r3, r0
 8007f28:	71fb      	strb	r3, [r7, #7]
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	80bb      	strh	r3, [r7, #4]
 8007f2e:	4613      	mov	r3, r2
 8007f30:	807b      	strh	r3, [r7, #2]
	TOUCH_SCREEN_CTL *this = &ts_ctl;
 8007f32:	4b15      	ldr	r3, [pc, #84]	; (8007f88 <do_callback+0x68>)
 8007f34:	613b      	str	r3, [r7, #16]
	uint8_t i;
	CALLBACK_INFO *cb_info;
	
	// 
	for (i = 0; i < CALLBACK_MAX; i++) {
 8007f36:	2300      	movs	r3, #0
 8007f38:	75fb      	strb	r3, [r7, #23]
 8007f3a:	e01e      	b.n	8007f7a <do_callback+0x5a>
		cb_info = &(this->callback_info[i]);
 8007f3c:	7dfa      	ldrb	r2, [r7, #23]
 8007f3e:	4613      	mov	r3, r2
 8007f40:	005b      	lsls	r3, r3, #1
 8007f42:	4413      	add	r3, r2
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	3320      	adds	r3, #32
 8007f48:	693a      	ldr	r2, [r7, #16]
 8007f4a:	4413      	add	r3, r2
 8007f4c:	3304      	adds	r3, #4
 8007f4e:	60fb      	str	r3, [r7, #12]
		if ((type == cb_info->type) && (cb_info->callback_fp != NULL)) {
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	79fa      	ldrb	r2, [r7, #7]
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d10c      	bne.n	8007f74 <do_callback+0x54>
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d008      	beq.n	8007f74 <do_callback+0x54>
			cb_info->callback_fp(cb_info->type, x, y, cb_info->callback_vp);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	685c      	ldr	r4, [r3, #4]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	7818      	ldrb	r0, [r3, #0]
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	689b      	ldr	r3, [r3, #8]
 8007f6e:	887a      	ldrh	r2, [r7, #2]
 8007f70:	88b9      	ldrh	r1, [r7, #4]
 8007f72:	47a0      	blx	r4
	for (i = 0; i < CALLBACK_MAX; i++) {
 8007f74:	7dfb      	ldrb	r3, [r7, #23]
 8007f76:	3301      	adds	r3, #1
 8007f78:	75fb      	strb	r3, [r7, #23]
 8007f7a:	7dfb      	ldrb	r3, [r7, #23]
 8007f7c:	2b07      	cmp	r3, #7
 8007f7e:	d9dd      	bls.n	8007f3c <do_callback+0x1c>
		}
	}
}
 8007f80:	bf00      	nop
 8007f82:	371c      	adds	r7, #28
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd90      	pop	{r4, r7, pc}
 8007f88:	20079b30 	.word	0x20079b30

08007f8c <conv_touch2lcd>:

// LCD
static void conv_touch2lcd(uint16_t touch_x, uint16_t touch_y, uint16_t *lcd_x, uint16_t *lcd_y)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b089      	sub	sp, #36	; 0x24
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	60ba      	str	r2, [r7, #8]
 8007f94:	607b      	str	r3, [r7, #4]
 8007f96:	4603      	mov	r3, r0
 8007f98:	81fb      	strh	r3, [r7, #14]
 8007f9a:	460b      	mov	r3, r1
 8007f9c:	81bb      	strh	r3, [r7, #12]
	TOUCH_SCREEN_CTL *this = &ts_ctl;
 8007f9e:	4b3f      	ldr	r3, [pc, #252]	; (800809c <conv_touch2lcd+0x110>)
 8007fa0:	61bb      	str	r3, [r7, #24]
	CALIB_INFO *calib_info = &(this->calib_info);
 8007fa2:	69bb      	ldr	r3, [r7, #24]
 8007fa4:	3384      	adds	r3, #132	; 0x84
 8007fa6:	617b      	str	r3, [r7, #20]
	uint16_t adj_touch_x, adj_touch_y;
	float ratio;
	
	// 
	if (touch_x < calib_info->start_x) {
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	881b      	ldrh	r3, [r3, #0]
 8007fac:	89fa      	ldrh	r2, [r7, #14]
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d202      	bcs.n	8007fb8 <conv_touch2lcd+0x2c>
		adj_touch_x = 0;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	83fb      	strh	r3, [r7, #30]
 8007fb6:	e010      	b.n	8007fda <conv_touch2lcd+0x4e>
	} else if (touch_x > calib_info->end_x){
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	885b      	ldrh	r3, [r3, #2]
 8007fbc:	89fa      	ldrh	r2, [r7, #14]
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d906      	bls.n	8007fd0 <conv_touch2lcd+0x44>
		adj_touch_x = calib_info->end_x - calib_info->start_x;
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	885a      	ldrh	r2, [r3, #2]
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	881b      	ldrh	r3, [r3, #0]
 8007fca:	1ad3      	subs	r3, r2, r3
 8007fcc:	83fb      	strh	r3, [r7, #30]
 8007fce:	e004      	b.n	8007fda <conv_touch2lcd+0x4e>
	} else {
		adj_touch_x = touch_x - calib_info->start_x;
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	881b      	ldrh	r3, [r3, #0]
 8007fd4:	89fa      	ldrh	r2, [r7, #14]
 8007fd6:	1ad3      	subs	r3, r2, r3
 8007fd8:	83fb      	strh	r3, [r7, #30]
	}
	if (touch_y < calib_info->start_y) {
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	889b      	ldrh	r3, [r3, #4]
 8007fde:	89ba      	ldrh	r2, [r7, #12]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d202      	bcs.n	8007fea <conv_touch2lcd+0x5e>
		adj_touch_y = 0;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	83bb      	strh	r3, [r7, #28]
 8007fe8:	e010      	b.n	800800c <conv_touch2lcd+0x80>
	} else if (touch_y > calib_info->end_y){
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	88db      	ldrh	r3, [r3, #6]
 8007fee:	89ba      	ldrh	r2, [r7, #12]
 8007ff0:	429a      	cmp	r2, r3
 8007ff2:	d906      	bls.n	8008002 <conv_touch2lcd+0x76>
		adj_touch_y = calib_info->end_y - calib_info->start_y;
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	88da      	ldrh	r2, [r3, #6]
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	889b      	ldrh	r3, [r3, #4]
 8007ffc:	1ad3      	subs	r3, r2, r3
 8007ffe:	83bb      	strh	r3, [r7, #28]
 8008000:	e004      	b.n	800800c <conv_touch2lcd+0x80>
	} else {
		adj_touch_y = touch_y - calib_info->start_y;
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	889b      	ldrh	r3, [r3, #4]
 8008006:	89ba      	ldrh	r2, [r7, #12]
 8008008:	1ad3      	subs	r3, r2, r3
 800800a:	83bb      	strh	r3, [r7, #28]
	}
	
	// x
	ratio = (float)((float)adj_touch_x/(float)calib_info->width);
 800800c:	8bfb      	ldrh	r3, [r7, #30]
 800800e:	ee07 3a90 	vmov	s15, r3
 8008012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	891b      	ldrh	r3, [r3, #8]
 800801a:	ee07 3a90 	vmov	s15, r3
 800801e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008022:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008026:	edc7 7a04 	vstr	s15, [r7, #16]
	*lcd_x = (uint16_t)((float)(calib_info->lcd_width) * ratio);
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	899b      	ldrh	r3, [r3, #12]
 800802e:	ee07 3a90 	vmov	s15, r3
 8008032:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008036:	edd7 7a04 	vldr	s15, [r7, #16]
 800803a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800803e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008042:	edc7 7a00 	vstr	s15, [r7]
 8008046:	883b      	ldrh	r3, [r7, #0]
 8008048:	b29a      	uxth	r2, r3
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	801a      	strh	r2, [r3, #0]
	// y
	ratio = (float)((float)adj_touch_y/(float)calib_info->height);
 800804e:	8bbb      	ldrh	r3, [r7, #28]
 8008050:	ee07 3a90 	vmov	s15, r3
 8008054:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	895b      	ldrh	r3, [r3, #10]
 800805c:	ee07 3a90 	vmov	s15, r3
 8008060:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008064:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008068:	edc7 7a04 	vstr	s15, [r7, #16]
	*lcd_y = (uint16_t)((float)(calib_info->lcd_height) * ratio);
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	89db      	ldrh	r3, [r3, #14]
 8008070:	ee07 3a90 	vmov	s15, r3
 8008074:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008078:	edd7 7a04 	vldr	s15, [r7, #16]
 800807c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008080:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008084:	edc7 7a00 	vstr	s15, [r7]
 8008088:	883b      	ldrh	r3, [r7, #0]
 800808a:	b29a      	uxth	r2, r3
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	801a      	strh	r2, [r3, #0]
}
 8008090:	bf00      	nop
 8008092:	3724      	adds	r7, #36	; 0x24
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr
 800809c:	20079b30 	.word	0x20079b30

080080a0 <ts_msg_check_touch_state>:

// 
static void ts_msg_check_touch_state(uint32_t par)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b08a      	sub	sp, #40	; 0x28
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
	TOUCH_SCREEN_CTL *this = &ts_ctl;
 80080a8:	4b65      	ldr	r3, [pc, #404]	; (8008240 <ts_msg_check_touch_state+0x1a0>)
 80080aa:	61fb      	str	r3, [r7, #28]
	uint16_t lcd_x, lcd_y;
	uint8_t i;
	uint16_t sum_x, sum_y, ave_x, ave_y;
	
	// 
	this->touch_state_bmp |= (msp2807_get_touch_state() << this->check_touch_state_cnt++);
 80080ac:	f7fc fe4e 	bl	8004d4c <msp2807_get_touch_state>
 80080b0:	4603      	mov	r3, r0
 80080b2:	4619      	mov	r1, r3
 80080b4:	69fb      	ldr	r3, [r7, #28]
 80080b6:	7adb      	ldrb	r3, [r3, #11]
 80080b8:	1c5a      	adds	r2, r3, #1
 80080ba:	b2d0      	uxtb	r0, r2
 80080bc:	69fa      	ldr	r2, [r7, #28]
 80080be:	72d0      	strb	r0, [r2, #11]
 80080c0:	4099      	lsls	r1, r3
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	7a9b      	ldrb	r3, [r3, #10]
 80080c6:	b25a      	sxtb	r2, r3
 80080c8:	b24b      	sxtb	r3, r1
 80080ca:	4313      	orrs	r3, r2
 80080cc:	b25b      	sxtb	r3, r3
 80080ce:	b2da      	uxtb	r2, r3
 80080d0:	69fb      	ldr	r3, [r7, #28]
 80080d2:	729a      	strb	r2, [r3, #10]
	
	// 
	if (this->check_touch_state_cnt < CHECK_TOUCH_STATE_CNT) {
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	7adb      	ldrb	r3, [r3, #11]
 80080d8:	2b02      	cmp	r3, #2
 80080da:	f240 80ad 	bls.w	8008238 <ts_msg_check_touch_state+0x198>
		return;
	}
	
	// 
	this->check_touch_state_cnt = 0;
 80080de:	69fb      	ldr	r3, [r7, #28]
 80080e0:	2200      	movs	r2, #0
 80080e2:	72da      	strb	r2, [r3, #11]
	
	// 
	if (this->touch_state_bmp == TS_TOUCHED) {
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	7a9b      	ldrb	r3, [r3, #10]
 80080e8:	2b07      	cmp	r3, #7
 80080ea:	d17d      	bne.n	80081e8 <ts_msg_check_touch_state+0x148>
		if (this->click_state == TOUCH_NONE) {
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	68db      	ldr	r3, [r3, #12]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d107      	bne.n	8008104 <ts_msg_check_touch_state+0x64>
			// 
			this->click_state = TOUCH_START;
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	2201      	movs	r2, #1
 80080f8:	60da      	str	r2, [r3, #12]
			// 
			do_callback(TS_CALLBACK_TYPE_TOUCH_START, 0, 0);
 80080fa:	2200      	movs	r2, #0
 80080fc:	2100      	movs	r1, #0
 80080fe:	2000      	movs	r0, #0
 8008100:	f7ff ff0e 	bl	8007f20 <do_callback>
		}
		
		// 
		if (this->touch_cnt++ < SINGLE_CLICK_CNT) {
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	691b      	ldr	r3, [r3, #16]
 8008108:	1c59      	adds	r1, r3, #1
 800810a:	69fa      	ldr	r2, [r7, #28]
 800810c:	6111      	str	r1, [r2, #16]
 800810e:	2b08      	cmp	r3, #8
 8008110:	f240 808d 	bls.w	800822e <ts_msg_check_touch_state+0x18e>
		}
		
		// 
		
		// 
		this->click_state = TOUCHING;
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	2202      	movs	r2, #2
 8008118:	60da      	str	r2, [r3, #12]
		
		// 
		ret = msp2807_get_touch_pos(&x, &y);
 800811a:	f107 0210 	add.w	r2, r7, #16
 800811e:	f107 0312 	add.w	r3, r7, #18
 8008122:	4611      	mov	r1, r2
 8008124:	4618      	mov	r0, r3
 8008126:	f7fc fda7 	bl	8004c78 <msp2807_get_touch_pos>
 800812a:	61b8      	str	r0, [r7, #24]
		if (ret != E_OK) {
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d003      	beq.n	800813a <ts_msg_check_touch_state+0x9a>
			console_str_send("msp2807_get_touch_pos error\n");
 8008132:	4844      	ldr	r0, [pc, #272]	; (8008244 <ts_msg_check_touch_state+0x1a4>)
 8008134:	f7fb fcbc 	bl	8003ab0 <console_str_send>
			goto CHECK_STATE_END;
 8008138:	e07a      	b.n	8008230 <ts_msg_check_touch_state+0x190>
			
		}
		
		// 
		this->touch_x_val[this->get_touch_val_cnt] = x;
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	8c1b      	ldrh	r3, [r3, #32]
 800813e:	461a      	mov	r2, r3
 8008140:	8a79      	ldrh	r1, [r7, #18]
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	320c      	adds	r2, #12
 8008146:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		this->touch_y_val[this->get_touch_val_cnt] = y;
 800814a:	69fb      	ldr	r3, [r7, #28]
 800814c:	8c1b      	ldrh	r3, [r3, #32]
 800814e:	8a39      	ldrh	r1, [r7, #16]
 8008150:	69fa      	ldr	r2, [r7, #28]
 8008152:	330c      	adds	r3, #12
 8008154:	005b      	lsls	r3, r3, #1
 8008156:	4413      	add	r3, r2
 8008158:	460a      	mov	r2, r1
 800815a:	809a      	strh	r2, [r3, #4]
		
		// 
		if (++this->get_touch_val_cnt >= AVERAGE_CNT) {
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	8c1b      	ldrh	r3, [r3, #32]
 8008160:	3301      	adds	r3, #1
 8008162:	b29a      	uxth	r2, r3
 8008164:	69fb      	ldr	r3, [r7, #28]
 8008166:	841a      	strh	r2, [r3, #32]
 8008168:	69fb      	ldr	r3, [r7, #28]
 800816a:	8c1b      	ldrh	r3, [r3, #32]
 800816c:	2b01      	cmp	r3, #1
 800816e:	d95f      	bls.n	8008230 <ts_msg_check_touch_state+0x190>
			// 
			sum_x = 0;
 8008170:	2300      	movs	r3, #0
 8008172:	84bb      	strh	r3, [r7, #36]	; 0x24
			sum_y = 0;
 8008174:	2300      	movs	r3, #0
 8008176:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < AVERAGE_CNT; i++) {
 8008178:	2300      	movs	r3, #0
 800817a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800817e:	e017      	b.n	80081b0 <ts_msg_check_touch_state+0x110>
				sum_x += this->touch_x_val[i];
 8008180:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8008184:	69fb      	ldr	r3, [r7, #28]
 8008186:	320c      	adds	r2, #12
 8008188:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800818c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800818e:	4413      	add	r3, r2
 8008190:	84bb      	strh	r3, [r7, #36]	; 0x24
				sum_y += this->touch_y_val[i];
 8008192:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008196:	69fa      	ldr	r2, [r7, #28]
 8008198:	330c      	adds	r3, #12
 800819a:	005b      	lsls	r3, r3, #1
 800819c:	4413      	add	r3, r2
 800819e:	889a      	ldrh	r2, [r3, #4]
 80081a0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80081a2:	4413      	add	r3, r2
 80081a4:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < AVERAGE_CNT; i++) {
 80081a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80081aa:	3301      	adds	r3, #1
 80081ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80081b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d9e3      	bls.n	8008180 <ts_msg_check_touch_state+0xe0>
			}
			ave_x = sum_x/AVERAGE_CNT;
 80081b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80081ba:	085b      	lsrs	r3, r3, #1
 80081bc:	82fb      	strh	r3, [r7, #22]
			ave_y = sum_y/AVERAGE_CNT;
 80081be:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80081c0:	085b      	lsrs	r3, r3, #1
 80081c2:	82bb      	strh	r3, [r7, #20]
			
			// LCD
			conv_touch2lcd(ave_x, ave_y, &lcd_x, &lcd_y);
 80081c4:	f107 030c 	add.w	r3, r7, #12
 80081c8:	f107 020e 	add.w	r2, r7, #14
 80081cc:	8ab9      	ldrh	r1, [r7, #20]
 80081ce:	8af8      	ldrh	r0, [r7, #22]
 80081d0:	f7ff fedc 	bl	8007f8c <conv_touch2lcd>
			
			// 
			do_callback(TS_CALLBACK_TYPE_TOUCHING, lcd_x, lcd_y);
 80081d4:	89fb      	ldrh	r3, [r7, #14]
 80081d6:	89ba      	ldrh	r2, [r7, #12]
 80081d8:	4619      	mov	r1, r3
 80081da:	2001      	movs	r0, #1
 80081dc:	f7ff fea0 	bl	8007f20 <do_callback>
			
			// 
			this->get_touch_val_cnt = 0;
 80081e0:	69fb      	ldr	r3, [r7, #28]
 80081e2:	2200      	movs	r2, #0
 80081e4:	841a      	strh	r2, [r3, #32]
 80081e6:	e023      	b.n	8008230 <ts_msg_check_touch_state+0x190>
		}
		
	// 	
	} else {
		// 
		if ((this->click_state == TOUCH_START) && 		// 
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	68db      	ldr	r3, [r3, #12]
 80081ec:	2b01      	cmp	r3, #1
 80081ee:	d10a      	bne.n	8008206 <ts_msg_check_touch_state+0x166>
			(this->touch_cnt <= SINGLE_CLICK_CNT)) {	// 
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	691b      	ldr	r3, [r3, #16]
		if ((this->click_state == TOUCH_START) && 		// 
 80081f4:	2b09      	cmp	r3, #9
 80081f6:	d806      	bhi.n	8008206 <ts_msg_check_touch_state+0x166>
			// 
			do_callback(TS_CALLBACK_TYPE_SINGLE_CLICK, lcd_x, lcd_y);
 80081f8:	89fb      	ldrh	r3, [r7, #14]
 80081fa:	89ba      	ldrh	r2, [r7, #12]
 80081fc:	4619      	mov	r1, r3
 80081fe:	2003      	movs	r0, #3
 8008200:	f7ff fe8e 	bl	8007f20 <do_callback>
 8008204:	e009      	b.n	800821a <ts_msg_check_touch_state+0x17a>
			
		// 
		} else if (this->click_state == TOUCHING) {
 8008206:	69fb      	ldr	r3, [r7, #28]
 8008208:	68db      	ldr	r3, [r3, #12]
 800820a:	2b02      	cmp	r3, #2
 800820c:	d105      	bne.n	800821a <ts_msg_check_touch_state+0x17a>
			// 
			do_callback(TS_CALLBACK_TYPE_RELEASE, lcd_x, lcd_y);
 800820e:	89fb      	ldrh	r3, [r7, #14]
 8008210:	89ba      	ldrh	r2, [r7, #12]
 8008212:	4619      	mov	r1, r3
 8008214:	2002      	movs	r0, #2
 8008216:	f7ff fe83 	bl	8007f20 <do_callback>
		} else {
			;
		}
		
		// 
		this->touch_cnt = 0;
 800821a:	69fb      	ldr	r3, [r7, #28]
 800821c:	2200      	movs	r2, #0
 800821e:	611a      	str	r2, [r3, #16]
		
		// 
		this->click_state = TOUCH_NONE;
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	2200      	movs	r2, #0
 8008224:	60da      	str	r2, [r3, #12]
		
		// 
		this->get_touch_val_cnt = 0;
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	2200      	movs	r2, #0
 800822a:	841a      	strh	r2, [r3, #32]
 800822c:	e000      	b.n	8008230 <ts_msg_check_touch_state+0x190>
			goto CHECK_STATE_END;
 800822e:	bf00      	nop
		
	}
	
CHECK_STATE_END:
	// 
	this->touch_state_bmp = 0;
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	2200      	movs	r2, #0
 8008234:	729a      	strb	r2, [r3, #10]
 8008236:	e000      	b.n	800823a <ts_msg_check_touch_state+0x19a>
		return;
 8008238:	bf00      	nop
}
 800823a:	3728      	adds	r7, #40	; 0x28
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}
 8008240:	20079b30 	.word	0x20079b30
 8008244:	08009de0 	.word	0x08009de0

08008248 <ts_msg_write>:

// 
static void ts_msg_write(uint32_t par)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b086      	sub	sp, #24
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
	TOUCH_SCREEN_CTL *this = &ts_ctl;
 8008250:	4b0d      	ldr	r3, [pc, #52]	; (8008288 <ts_msg_write+0x40>)
 8008252:	617b      	str	r3, [r7, #20]
	int32_t *write_ret;
	int32_t ret;
	uint32_t disp_data_addr = par;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	613b      	str	r3, [r7, #16]
	
	// 
	ret = msp2807_write((uint16_t*)disp_data_addr);
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	4618      	mov	r0, r3
 800825c:	f7fc fc38 	bl	8004ad0 <msp2807_write>
 8008260:	60f8      	str	r0, [r7, #12]
	
	// 
	write_ret = kz_kmalloc(sizeof(int32_t));
 8008262:	2004      	movs	r0, #4
 8008264:	f001 f8e1 	bl	800942a <kz_kmalloc>
 8008268:	60b8      	str	r0, [r7, #8]
	*write_ret = ret;
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	68fa      	ldr	r2, [r7, #12]
 800826e:	601a      	str	r2, [r3, #0]
	kz_send(this->slp_msg_id, sizeof(int32_t), write_ret);
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	7a5b      	ldrb	r3, [r3, #9]
 8008274:	68ba      	ldr	r2, [r7, #8]
 8008276:	2104      	movs	r1, #4
 8008278:	4618      	mov	r0, r3
 800827a:	f001 f8fe 	bl	800947a <kz_send>
}
 800827e:	bf00      	nop
 8008280:	3718      	adds	r7, #24
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}
 8008286:	bf00      	nop
 8008288:	20079b30 	.word	0x20079b30

0800828c <calib>:

// 
static void calib(void)
{
 800828c:	b480      	push	{r7}
 800828e:	b083      	sub	sp, #12
 8008290:	af00      	add	r7, sp, #0
	TOUCH_SCREEN_CTL *this = &ts_ctl;
 8008292:	4b1c      	ldr	r3, [pc, #112]	; (8008304 <calib+0x78>)
 8008294:	607b      	str	r3, [r7, #4]
	
	// 
	// (*) 
	this->calib_info.start_x = 200;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	22c8      	movs	r2, #200	; 0xc8
 800829a:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	this->calib_info.end_x = 3900;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f640 723c 	movw	r2, #3900	; 0xf3c
 80082a4:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
	this->calib_info.start_y = 200;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	22c8      	movs	r2, #200	; 0xc8
 80082ac:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
	this->calib_info.end_y = 3900;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f640 723c 	movw	r2, #3900	; 0xf3c
 80082b6:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
	this->calib_info.width = this->calib_info.end_x - this->calib_info.start_x;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f8b3 2086 	ldrh.w	r2, [r3, #134]	; 0x86
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 80082c6:	1ad3      	subs	r3, r2, r3
 80082c8:	b29a      	uxth	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
	this->calib_info.height = this->calib_info.end_y - this->calib_info.start_y;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f8b3 208a 	ldrh.w	r2, [r3, #138]	; 0x8a
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80082dc:	1ad3      	subs	r3, r2, r3
 80082de:	b29a      	uxth	r2, r3
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
	this->calib_info.lcd_width = MSP2807_DISPLAY_WIDTH;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	22f0      	movs	r2, #240	; 0xf0
 80082ea:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	this->calib_info.lcd_height = MSP2807_DISPLAY_HEIGHT;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80082f4:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
	
}
 80082f8:	bf00      	nop
 80082fa:	370c      	adds	r7, #12
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr
 8008304:	20079b30 	.word	0x20079b30

08008308 <touch_screen_main>:
	{{NULL,	ST_UNDEIFNED},						{NULL,	ST_UNDEIFNED},			},	// ST_UNDEIFNED
};

// 
static int touch_screen_main(int argc, char *argv[])
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b088      	sub	sp, #32
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
 8008310:	6039      	str	r1, [r7, #0]
	TOUCH_SCREEN_CTL *this = &ts_ctl;
 8008312:	4b21      	ldr	r3, [pc, #132]	; (8008398 <touch_screen_main+0x90>)
 8008314:	61fb      	str	r3, [r7, #28]
	TS_MNG_MSG tmp_msg;
	int32_t size;
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 8008316:	69fb      	ldr	r3, [r7, #28]
 8008318:	7a1b      	ldrb	r3, [r3, #8]
 800831a:	f107 0218 	add.w	r2, r7, #24
 800831e:	f107 010c 	add.w	r1, r7, #12
 8008322:	4618      	mov	r0, r3
 8008324:	f001 f8c1 	bl	80094aa <kz_recv>
		// 
		memcpy(&tmp_msg, msg, sizeof(TS_MNG_MSG));
 8008328:	69b9      	ldr	r1, [r7, #24]
 800832a:	f107 0310 	add.w	r3, r7, #16
 800832e:	2208      	movs	r2, #8
 8008330:	4618      	mov	r0, r3
 8008332:	f001 fa87 	bl	8009844 <memcpy>
		// 
		kz_kmfree(msg);
 8008336:	69bb      	ldr	r3, [r7, #24]
 8008338:	4618      	mov	r0, r3
 800833a:	f001 f88d 	bl	8009458 <kz_kmfree>
		// 
		if (fsm[this->state][tmp_msg.msg_type].func != NULL) {
 800833e:	69fb      	ldr	r3, [r7, #28]
 8008340:	681a      	ldr	r2, [r3, #0]
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	4915      	ldr	r1, [pc, #84]	; (800839c <touch_screen_main+0x94>)
 8008346:	0052      	lsls	r2, r2, #1
 8008348:	4413      	add	r3, r2
 800834a:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00a      	beq.n	8008368 <touch_screen_main+0x60>
			fsm[this->state][tmp_msg.msg_type].func(tmp_msg.msg_data);
 8008352:	69fb      	ldr	r3, [r7, #28]
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	4910      	ldr	r1, [pc, #64]	; (800839c <touch_screen_main+0x94>)
 800835a:	0052      	lsls	r2, r2, #1
 800835c:	4413      	add	r3, r2
 800835e:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8008362:	697a      	ldr	r2, [r7, #20]
 8008364:	4610      	mov	r0, r2
 8008366:	4798      	blx	r3
		}
		// 
		if (fsm[this->state][tmp_msg.msg_type].nxt_state != ST_UNDEIFNED) {
 8008368:	69fb      	ldr	r3, [r7, #28]
 800836a:	681a      	ldr	r2, [r3, #0]
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	490b      	ldr	r1, [pc, #44]	; (800839c <touch_screen_main+0x94>)
 8008370:	0052      	lsls	r2, r2, #1
 8008372:	4413      	add	r3, r2
 8008374:	00db      	lsls	r3, r3, #3
 8008376:	440b      	add	r3, r1
 8008378:	791b      	ldrb	r3, [r3, #4]
 800837a:	2b02      	cmp	r3, #2
 800837c:	d0cb      	beq.n	8008316 <touch_screen_main+0xe>
			this->state = fsm[this->state][tmp_msg.msg_type].nxt_state;
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	4905      	ldr	r1, [pc, #20]	; (800839c <touch_screen_main+0x94>)
 8008386:	0052      	lsls	r2, r2, #1
 8008388:	4413      	add	r3, r2
 800838a:	00db      	lsls	r3, r3, #3
 800838c:	440b      	add	r3, r1
 800838e:	791b      	ldrb	r3, [r3, #4]
 8008390:	461a      	mov	r2, r3
 8008392:	69fb      	ldr	r3, [r7, #28]
 8008394:	601a      	str	r2, [r3, #0]
		kz_recv(this->msg_id, &size, &msg);
 8008396:	e7be      	b.n	8008316 <touch_screen_main+0xe>
 8008398:	20079b30 	.word	0x20079b30
 800839c:	0800a3bc 	.word	0x0800a3bc

080083a0 <ts_mng_init>:
	return 0;
}

// 
void ts_mng_init(void)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af02      	add	r7, sp, #8
	TOUCH_SCREEN_CTL *this = &ts_ctl;
 80083a6:	4b12      	ldr	r3, [pc, #72]	; (80083f0 <ts_mng_init+0x50>)
 80083a8:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(TOUCH_SCREEN_CTL));
 80083aa:	2294      	movs	r2, #148	; 0x94
 80083ac:	2100      	movs	r1, #0
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f001 fa53 	bl	800985a <memset>
	
	// ID
	this->msg_id = MSGBOX_ID_TOUCH_SCREEN;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	220b      	movs	r2, #11
 80083b8:	721a      	strb	r2, [r3, #8]
	
	// 
	set_cyclic_message(ts_mng_proc_cyc, CHECK_TOUCH_STATE_PERIOD);
 80083ba:	211e      	movs	r1, #30
 80083bc:	480d      	ldr	r0, [pc, #52]	; (80083f4 <ts_mng_init+0x54>)
 80083be:	f7ff fac7 	bl	8007950 <set_cyclic_message>
	
	// 
	this->tsk_id = kz_run(touch_screen_main, "touch_screen_main",  TOUCH_SCREEN_PRI, TOUCH_SCREEN_STACK, 0, NULL);
 80083c2:	2300      	movs	r3, #0
 80083c4:	9301      	str	r3, [sp, #4]
 80083c6:	2300      	movs	r3, #0
 80083c8:	9300      	str	r3, [sp, #0]
 80083ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80083ce:	2209      	movs	r2, #9
 80083d0:	4909      	ldr	r1, [pc, #36]	; (80083f8 <ts_mng_init+0x58>)
 80083d2:	480a      	ldr	r0, [pc, #40]	; (80083fc <ts_mng_init+0x5c>)
 80083d4:	f000 ffd8 	bl	8009388 <kz_run>
 80083d8:	4602      	mov	r2, r0
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	605a      	str	r2, [r3, #4]
	
	// 
	calib();
 80083de:	f7ff ff55 	bl	800828c <calib>
	
	// 
	this->state = ST_INITIALIZED;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2201      	movs	r2, #1
 80083e6:	601a      	str	r2, [r3, #0]
}
 80083e8:	bf00      	nop
 80083ea:	3708      	adds	r7, #8
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}
 80083f0:	20079b30 	.word	0x20079b30
 80083f4:	08008401 	.word	0x08008401
 80083f8:	08009e00 	.word	0x08009e00
 80083fc:	08008309 	.word	0x08008309

08008400 <ts_mng_proc_cyc>:

// 
void ts_mng_proc_cyc(void)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b082      	sub	sp, #8
 8008404:	af00      	add	r7, sp, #0
	TOUCH_SCREEN_CTL *this = &ts_ctl;
 8008406:	4b0b      	ldr	r3, [pc, #44]	; (8008434 <ts_mng_proc_cyc+0x34>)
 8008408:	607b      	str	r3, [r7, #4]
	TS_MNG_MSG *msg;
	
	msg = kz_kmalloc(sizeof(TS_MNG_MSG));
 800840a:	2008      	movs	r0, #8
 800840c:	f001 f80d 	bl	800942a <kz_kmalloc>
 8008410:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_CYC;
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	2200      	movs	r2, #0
 8008416:	601a      	str	r2, [r3, #0]
	msg->msg_data = 0;
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	2200      	movs	r2, #0
 800841c:	605a      	str	r2, [r3, #4]
	kz_send(this->msg_id, sizeof(TS_MNG_MSG), msg);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	7a1b      	ldrb	r3, [r3, #8]
 8008422:	683a      	ldr	r2, [r7, #0]
 8008424:	2108      	movs	r1, #8
 8008426:	4618      	mov	r0, r3
 8008428:	f001 f827 	bl	800947a <kz_send>
}
 800842c:	bf00      	nop
 800842e:	3708      	adds	r7, #8
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}
 8008434:	20079b30 	.word	0x20079b30

08008438 <ts_mng_write>:

// 
int32_t ts_mng_write(uint16_t *disp_data)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b088      	sub	sp, #32
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
	TOUCH_SCREEN_CTL *this = &ts_ctl;
 8008440:	4b13      	ldr	r3, [pc, #76]	; (8008490 <ts_mng_write+0x58>)
 8008442:	61fb      	str	r3, [r7, #28]
	int32_t size;
	int32_t *rcv_ercd;
	int32_t ercd;
	
	// 
	msg = kz_kmalloc(sizeof(TS_MNG_MSG));
 8008444:	2008      	movs	r0, #8
 8008446:	f000 fff0 	bl	800942a <kz_kmalloc>
 800844a:	61b8      	str	r0, [r7, #24]
	msg->msg_type = EVENT_WRITE;
 800844c:	69bb      	ldr	r3, [r7, #24]
 800844e:	2201      	movs	r2, #1
 8008450:	601a      	str	r2, [r3, #0]
	msg->msg_data = (uint32_t)disp_data;
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	69bb      	ldr	r3, [r7, #24]
 8008456:	605a      	str	r2, [r3, #4]
	kz_send(this->msg_id, sizeof(TS_MNG_MSG), msg);
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	7a1b      	ldrb	r3, [r3, #8]
 800845c:	69ba      	ldr	r2, [r7, #24]
 800845e:	2108      	movs	r1, #8
 8008460:	4618      	mov	r0, r3
 8008462:	f001 f80a 	bl	800947a <kz_send>
	
	// 
	kz_recv(this->slp_msg_id, &size, &rcv_ercd);
 8008466:	69fb      	ldr	r3, [r7, #28]
 8008468:	7a5b      	ldrb	r3, [r3, #9]
 800846a:	f107 020c 	add.w	r2, r7, #12
 800846e:	f107 0110 	add.w	r1, r7, #16
 8008472:	4618      	mov	r0, r3
 8008474:	f001 f819 	bl	80094aa <kz_recv>
	ercd = *rcv_ercd;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	617b      	str	r3, [r7, #20]
	// 
	kz_kmfree(rcv_ercd);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	4618      	mov	r0, r3
 8008482:	f000 ffe9 	bl	8009458 <kz_kmfree>
	
	return ercd;
 8008486:	697b      	ldr	r3, [r7, #20]
}
 8008488:	4618      	mov	r0, r3
 800848a:	3720      	adds	r7, #32
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	20079b30 	.word	0x20079b30

08008494 <ts_mng_reg_callback>:

// 
int32_t ts_mng_reg_callback(TS_CALLBACK_TYPE type, TS_MNG_CALLBACK callback_fp, void *callback_vp)
{
 8008494:	b480      	push	{r7}
 8008496:	b089      	sub	sp, #36	; 0x24
 8008498:	af00      	add	r7, sp, #0
 800849a:	4603      	mov	r3, r0
 800849c:	60b9      	str	r1, [r7, #8]
 800849e:	607a      	str	r2, [r7, #4]
 80084a0:	73fb      	strb	r3, [r7, #15]
	TOUCH_SCREEN_CTL *this = &ts_ctl;
 80084a2:	4b17      	ldr	r3, [pc, #92]	; (8008500 <ts_mng_reg_callback+0x6c>)
 80084a4:	617b      	str	r3, [r7, #20]
	uint8_t i;
	CALLBACK_INFO *cb_info;
	int32_t ret = E_OBJ;
 80084a6:	f06f 0303 	mvn.w	r3, #3
 80084aa:	61bb      	str	r3, [r7, #24]
	
	for (i = 0; i < CALLBACK_MAX; i++) {
 80084ac:	2300      	movs	r3, #0
 80084ae:	77fb      	strb	r3, [r7, #31]
 80084b0:	e01c      	b.n	80084ec <ts_mng_reg_callback+0x58>
		cb_info = &(this->callback_info[i]);
 80084b2:	7ffa      	ldrb	r2, [r7, #31]
 80084b4:	4613      	mov	r3, r2
 80084b6:	005b      	lsls	r3, r3, #1
 80084b8:	4413      	add	r3, r2
 80084ba:	009b      	lsls	r3, r3, #2
 80084bc:	3320      	adds	r3, #32
 80084be:	697a      	ldr	r2, [r7, #20]
 80084c0:	4413      	add	r3, r2
 80084c2:	3304      	adds	r3, #4
 80084c4:	613b      	str	r3, [r7, #16]
		// 
		if (cb_info->callback_fp == NULL) {
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d10b      	bne.n	80084e6 <ts_mng_reg_callback+0x52>
			cb_info->type = type;
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	7bfa      	ldrb	r2, [r7, #15]
 80084d2:	701a      	strb	r2, [r3, #0]
			cb_info->callback_fp = callback_fp;
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	68ba      	ldr	r2, [r7, #8]
 80084d8:	605a      	str	r2, [r3, #4]
			cb_info->callback_vp = callback_vp;
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	687a      	ldr	r2, [r7, #4]
 80084de:	609a      	str	r2, [r3, #8]
			ret = E_OK;
 80084e0:	2300      	movs	r3, #0
 80084e2:	61bb      	str	r3, [r7, #24]
			break;
 80084e4:	e005      	b.n	80084f2 <ts_mng_reg_callback+0x5e>
	for (i = 0; i < CALLBACK_MAX; i++) {
 80084e6:	7ffb      	ldrb	r3, [r7, #31]
 80084e8:	3301      	adds	r3, #1
 80084ea:	77fb      	strb	r3, [r7, #31]
 80084ec:	7ffb      	ldrb	r3, [r7, #31]
 80084ee:	2b07      	cmp	r3, #7
 80084f0:	d9df      	bls.n	80084b2 <ts_mng_reg_callback+0x1e>
		}
	}
	
	return ret;
 80084f2:	69bb      	ldr	r3, [r7, #24]
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3724      	adds	r7, #36	; 0x24
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr
 8008500:	20079b30 	.word	0x20079b30

08008504 <wav_init>:
}

// OJ
// 
void wav_init(void)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b082      	sub	sp, #8
 8008508:	af00      	add	r7, sp, #0
	WAV_CTL *this = &wav_ctl;
 800850a:	4b07      	ldr	r3, [pc, #28]	; (8008528 <wav_init+0x24>)
 800850c:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(WAV_CTL));
 800850e:	2264      	movs	r2, #100	; 0x64
 8008510:	2100      	movs	r1, #0
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f001 f9a1 	bl	800985a <memset>
	
	// XV
	this->status = ST_INITIALIZED;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2201      	movs	r2, #1
 800851c:	701a      	strb	r2, [r3, #0]
	
	return;
 800851e:	bf00      	nop
}
 8008520:	3708      	adds	r7, #8
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}
 8008526:	bf00      	nop
 8008528:	20079bc4 	.word	0x20079bc4

0800852c <_dispatch>:

    .section	.text._dispatch
	.weak	_dispatch
	.type	_dispatch, %function
_dispatch:
    MOV   R13, R0
 800852c:	4685      	mov	sp, r0
    LDR   R0,  [R13, #0]
 800852e:	9800      	ldr	r0, [sp, #0]
	LDR   R1,  [R13, #4]
 8008530:	9901      	ldr	r1, [sp, #4]
	LDR   R2,  [R13, #8]
 8008532:	9a02      	ldr	r2, [sp, #8]
	LDR   R3,  [R13, #12]
 8008534:	9b03      	ldr	r3, [sp, #12]
	LDR   R4,  [R13, #16]
 8008536:	9c04      	ldr	r4, [sp, #16]
	LDR   R5,  [R13, #20]
 8008538:	9d05      	ldr	r5, [sp, #20]
	LDR   R6,  [R13, #24]
 800853a:	9e06      	ldr	r6, [sp, #24]
	LDR   R7,  [R13, #28]
 800853c:	9f07      	ldr	r7, [sp, #28]
	LDR   R8,  [R13, #32]
 800853e:	f8dd 8020 	ldr.w	r8, [sp, #32]
	LDR   R9,  [R13, #36]
 8008542:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
	LDR   R10, [R13, #40]
 8008546:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
	LDR   R11, [R13, #44]
 800854a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
	LDR   R12, [R13, #48]
 800854e:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
	ADD   R13, #52
 8008552:	b00d      	add	sp, #52	; 0x34
	pop {pc}
 8008554:	bd00      	pop	{pc}

08008556 <_dispatch_int>:

    .section	.text._dispatch_int
	.weak	_dispatch_int
	.type	_dispatch_int, %function
_dispatch_int:
    MOV   R13, R0
 8008556:	4685      	mov	sp, r0
    pop {r4-r11,pc}
 8008558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800855c <vec_common>:
//.extern interrput
    .section	.text.vec_common
	.weak	vec_common
	.type	vec_common, %function
vec_common:
  push {r4-r11,LR}  /* Save all registers that are not saved */
 800855c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MRS   r0, IPSR    /* first argument = interrupt no         */
 8008560:	f3ef 8005 	mrs	r0, IPSR
  MRS   r1, MSP     /* second argument = stack pointer       */
 8008564:	f3ef 8108 	mrs	r1, MSP
  bl    thread_intr /* jump to thread_intr                   */
 8008568:	f000 fcbc 	bl	8008ee4 <thread_intr>
  pop  {r4-r11,PC}
 800856c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008570 <NVIC_SetPriority>:
{
 8008570:	b480      	push	{r7}
 8008572:	b083      	sub	sp, #12
 8008574:	af00      	add	r7, sp, #0
 8008576:	4603      	mov	r3, r0
 8008578:	6039      	str	r1, [r7, #0]
 800857a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800857c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008580:	2b00      	cmp	r3, #0
 8008582:	da0b      	bge.n	800859c <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008584:	490d      	ldr	r1, [pc, #52]	; (80085bc <NVIC_SetPriority+0x4c>)
 8008586:	79fb      	ldrb	r3, [r7, #7]
 8008588:	f003 030f 	and.w	r3, r3, #15
 800858c:	3b04      	subs	r3, #4
 800858e:	683a      	ldr	r2, [r7, #0]
 8008590:	b2d2      	uxtb	r2, r2
 8008592:	0112      	lsls	r2, r2, #4
 8008594:	b2d2      	uxtb	r2, r2
 8008596:	440b      	add	r3, r1
 8008598:	761a      	strb	r2, [r3, #24]
}
 800859a:	e009      	b.n	80085b0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800859c:	4908      	ldr	r1, [pc, #32]	; (80085c0 <NVIC_SetPriority+0x50>)
 800859e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085a2:	683a      	ldr	r2, [r7, #0]
 80085a4:	b2d2      	uxtb	r2, r2
 80085a6:	0112      	lsls	r2, r2, #4
 80085a8:	b2d2      	uxtb	r2, r2
 80085aa:	440b      	add	r3, r1
 80085ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80085b0:	bf00      	nop
 80085b2:	370c      	adds	r7, #12
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr
 80085bc:	e000ed00 	.word	0xe000ed00
 80085c0:	e000e100 	.word	0xe000e100

080085c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b082      	sub	sp, #8
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	3b01      	subs	r3, #1
 80085d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80085d4:	d301      	bcc.n	80085da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80085d6:	2301      	movs	r3, #1
 80085d8:	e00f      	b.n	80085fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80085da:	4a0a      	ldr	r2, [pc, #40]	; (8008604 <SysTick_Config+0x40>)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	3b01      	subs	r3, #1
 80085e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, 5); /* set Priority for Systick Interrupt */
 80085e2:	2105      	movs	r1, #5
 80085e4:	f04f 30ff 	mov.w	r0, #4294967295
 80085e8:	f7ff ffc2 	bl	8008570 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80085ec:	4b05      	ldr	r3, [pc, #20]	; (8008604 <SysTick_Config+0x40>)
 80085ee:	2200      	movs	r2, #0
 80085f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80085f2:	4b04      	ldr	r3, [pc, #16]	; (8008604 <SysTick_Config+0x40>)
 80085f4:	2207      	movs	r2, #7
 80085f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80085f8:	2300      	movs	r3, #0
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3708      	adds	r7, #8
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	e000e010 	.word	0xe000e010

08008608 <getcurrent>:
void static SysTick_init(void);
static void mng_tsleep(void);

/* JgEXbhfB[EL[o */
static int getcurrent(void)
{
 8008608:	b480      	push	{r7}
 800860a:	af00      	add	r7, sp, #0
	if (current == NULL) {
 800860c:	4b1d      	ldr	r3, [pc, #116]	; (8008684 <getcurrent+0x7c>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d102      	bne.n	800861a <getcurrent+0x12>
		return -1;
 8008614:	f04f 33ff 	mov.w	r3, #4294967295
 8008618:	e02e      	b.n	8008678 <getcurrent+0x70>
	}
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 800861a:	4b1a      	ldr	r3, [pc, #104]	; (8008684 <getcurrent+0x7c>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008620:	f003 0301 	and.w	r3, r3, #1
 8008624:	2b00      	cmp	r3, #0
 8008626:	d101      	bne.n	800862c <getcurrent+0x24>
		/*  */
		return 1;
 8008628:	2301      	movs	r3, #1
 800862a:	e025      	b.n	8008678 <getcurrent+0x70>
	}
	
	/* JgEXbhKCo */
	readyque[current->priority].head = current->next;
 800862c:	4b15      	ldr	r3, [pc, #84]	; (8008684 <getcurrent+0x7c>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	69db      	ldr	r3, [r3, #28]
 8008632:	4a14      	ldr	r2, [pc, #80]	; (8008684 <getcurrent+0x7c>)
 8008634:	6812      	ldr	r2, [r2, #0]
 8008636:	6812      	ldr	r2, [r2, #0]
 8008638:	4913      	ldr	r1, [pc, #76]	; (8008688 <getcurrent+0x80>)
 800863a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	if (readyque[current->priority].head == NULL) {
 800863e:	4b11      	ldr	r3, [pc, #68]	; (8008684 <getcurrent+0x7c>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	69db      	ldr	r3, [r3, #28]
 8008644:	4a10      	ldr	r2, [pc, #64]	; (8008688 <getcurrent+0x80>)
 8008646:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d107      	bne.n	800865e <getcurrent+0x56>
		readyque[current->priority].tail = NULL;
 800864e:	4b0d      	ldr	r3, [pc, #52]	; (8008684 <getcurrent+0x7c>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	69db      	ldr	r3, [r3, #28]
 8008654:	4a0c      	ldr	r2, [pc, #48]	; (8008688 <getcurrent+0x80>)
 8008656:	00db      	lsls	r3, r3, #3
 8008658:	4413      	add	r3, r2
 800865a:	2200      	movs	r2, #0
 800865c:	605a      	str	r2, [r3, #4]
	}
	current->flags &= ~KZ_THREAD_FLAG_READY;
 800865e:	4b09      	ldr	r3, [pc, #36]	; (8008684 <getcurrent+0x7c>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a08      	ldr	r2, [pc, #32]	; (8008684 <getcurrent+0x7c>)
 8008664:	6812      	ldr	r2, [r2, #0]
 8008666:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008668:	f022 0201 	bic.w	r2, r2, #1
 800866c:	629a      	str	r2, [r3, #40]	; 0x28
	current->next = NULL;
 800866e:	4b05      	ldr	r3, [pc, #20]	; (8008684 <getcurrent+0x7c>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	2200      	movs	r2, #0
 8008674:	601a      	str	r2, [r3, #0]
	
	return 0;
 8008676:	2300      	movs	r3, #0
}
 8008678:	4618      	mov	r0, r3
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
 8008682:	bf00      	nop
 8008684:	20079c28 	.word	0x20079c28
 8008688:	2007a2c8 	.word	0x2007a2c8

0800868c <putcurrent>:

/* JgEXbhfB[EL[q */
static int putcurrent(void)
{
 800868c:	b480      	push	{r7}
 800868e:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8008690:	4b21      	ldr	r3, [pc, #132]	; (8008718 <putcurrent+0x8c>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d102      	bne.n	800869e <putcurrent+0x12>
		return -1;
 8008698:	f04f 33ff 	mov.w	r3, #4294967295
 800869c:	e036      	b.n	800870c <putcurrent+0x80>
	}
	if (current->flags & KZ_THREAD_FLAG_READY) {
 800869e:	4b1e      	ldr	r3, [pc, #120]	; (8008718 <putcurrent+0x8c>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086a4:	f003 0301 	and.w	r3, r3, #1
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d001      	beq.n	80086b0 <putcurrent+0x24>
		/* L */
		return 1;
 80086ac:	2301      	movs	r3, #1
 80086ae:	e02d      	b.n	800870c <putcurrent+0x80>
	}

	/* fB[EL[ */
	if (readyque[current->priority].tail) {
 80086b0:	4b19      	ldr	r3, [pc, #100]	; (8008718 <putcurrent+0x8c>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	69db      	ldr	r3, [r3, #28]
 80086b6:	4a19      	ldr	r2, [pc, #100]	; (800871c <putcurrent+0x90>)
 80086b8:	00db      	lsls	r3, r3, #3
 80086ba:	4413      	add	r3, r2
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d00a      	beq.n	80086d8 <putcurrent+0x4c>
		readyque[current->priority].tail->next = current;
 80086c2:	4b15      	ldr	r3, [pc, #84]	; (8008718 <putcurrent+0x8c>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	69db      	ldr	r3, [r3, #28]
 80086c8:	4a14      	ldr	r2, [pc, #80]	; (800871c <putcurrent+0x90>)
 80086ca:	00db      	lsls	r3, r3, #3
 80086cc:	4413      	add	r3, r2
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	4a11      	ldr	r2, [pc, #68]	; (8008718 <putcurrent+0x8c>)
 80086d2:	6812      	ldr	r2, [r2, #0]
 80086d4:	601a      	str	r2, [r3, #0]
 80086d6:	e007      	b.n	80086e8 <putcurrent+0x5c>
	} else {
		readyque[current->priority].head = current;
 80086d8:	4b0f      	ldr	r3, [pc, #60]	; (8008718 <putcurrent+0x8c>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	69db      	ldr	r3, [r3, #28]
 80086de:	4a0e      	ldr	r2, [pc, #56]	; (8008718 <putcurrent+0x8c>)
 80086e0:	6812      	ldr	r2, [r2, #0]
 80086e2:	490e      	ldr	r1, [pc, #56]	; (800871c <putcurrent+0x90>)
 80086e4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	}
	readyque[current->priority].tail = current;
 80086e8:	4b0b      	ldr	r3, [pc, #44]	; (8008718 <putcurrent+0x8c>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	69db      	ldr	r3, [r3, #28]
 80086ee:	4a0a      	ldr	r2, [pc, #40]	; (8008718 <putcurrent+0x8c>)
 80086f0:	6812      	ldr	r2, [r2, #0]
 80086f2:	490a      	ldr	r1, [pc, #40]	; (800871c <putcurrent+0x90>)
 80086f4:	00db      	lsls	r3, r3, #3
 80086f6:	440b      	add	r3, r1
 80086f8:	605a      	str	r2, [r3, #4]
	current->flags |= KZ_THREAD_FLAG_READY;
 80086fa:	4b07      	ldr	r3, [pc, #28]	; (8008718 <putcurrent+0x8c>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a06      	ldr	r2, [pc, #24]	; (8008718 <putcurrent+0x8c>)
 8008700:	6812      	ldr	r2, [r2, #0]
 8008702:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008704:	f042 0201 	orr.w	r2, r2, #1
 8008708:	629a      	str	r2, [r3, #40]	; 0x28

	return 0;
 800870a:	2300      	movs	r3, #0
}
 800870c:	4618      	mov	r0, r3
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop
 8008718:	20079c28 	.word	0x20079c28
 800871c:	2007a2c8 	.word	0x2007a2c8

08008720 <thread_end>:

static void thread_end(void)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	af00      	add	r7, sp, #0
	kz_exit();
 8008724:	f000 fe4e 	bl	80093c4 <kz_exit>
}
 8008728:	bf00      	nop
 800872a:	bd80      	pop	{r7, pc}

0800872c <thread_init>:

/* XbhX^[gEAbv */
static void thread_init(kz_thread *thp)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b082      	sub	sp, #8
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
	/* XbhCo */
	thp->init.func(thp->init.argc, thp->init.argv);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	6b10      	ldr	r0, [r2, #48]	; 0x30
 800873c:	687a      	ldr	r2, [r7, #4]
 800873e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008740:	4611      	mov	r1, r2
 8008742:	4798      	blx	r3
	thread_end();
 8008744:	f7ff ffec 	bl	8008720 <thread_end>
}
 8008748:	bf00      	nop
 800874a:	3708      	adds	r7, #8
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <thread_run>:

/* VXeER[(kz_run():XbhN) */
static kz_thread_id_t thread_run(kz_func_t func, char *name, int priority,
				 int stacksize, int argc, char *argv[])
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b088      	sub	sp, #32
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	607a      	str	r2, [r7, #4]
 800875c:	603b      	str	r3, [r7, #0]
	extern char _task_stack_end;   /* JEXNvg`X^bN */
	static char *thread_stack = &_task_stack_start;
	static int init_dispatch = 0;
	
	/* ^XNERg[EubN */
	for (i = 0; i < THREAD_NUM; i++) {
 800875e:	2300      	movs	r3, #0
 8008760:	61fb      	str	r3, [r7, #28]
 8008762:	e00e      	b.n	8008782 <thread_run+0x32>
		thp = &threads[i];
 8008764:	69fa      	ldr	r2, [r7, #28]
 8008766:	4613      	mov	r3, r2
 8008768:	011b      	lsls	r3, r3, #4
 800876a:	4413      	add	r3, r2
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	4a94      	ldr	r2, [pc, #592]	; (80089c0 <thread_run+0x270>)
 8008770:	4413      	add	r3, r2
 8008772:	61bb      	str	r3, [r7, #24]
		if (!thp->init.func) /*  */
 8008774:	69bb      	ldr	r3, [r7, #24]
 8008776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008778:	2b00      	cmp	r3, #0
 800877a:	d006      	beq.n	800878a <thread_run+0x3a>
	for (i = 0; i < THREAD_NUM; i++) {
 800877c:	69fb      	ldr	r3, [r7, #28]
 800877e:	3301      	adds	r3, #1
 8008780:	61fb      	str	r3, [r7, #28]
 8008782:	69fb      	ldr	r3, [r7, #28]
 8008784:	2b0e      	cmp	r3, #14
 8008786:	dded      	ble.n	8008764 <thread_run+0x14>
 8008788:	e000      	b.n	800878c <thread_run+0x3c>
			break;
 800878a:	bf00      	nop
	}
	
	if (i == THREAD_NUM) /*  */
 800878c:	69fb      	ldr	r3, [r7, #28]
 800878e:	2b0f      	cmp	r3, #15
 8008790:	d102      	bne.n	8008798 <thread_run+0x48>
	return -1;
 8008792:	f04f 33ff 	mov.w	r3, #4294967295
 8008796:	e10f      	b.n	80089b8 <thread_run+0x268>
	
	memset(thp, 0, sizeof(*thp));
 8008798:	2244      	movs	r2, #68	; 0x44
 800879a:	2100      	movs	r1, #0
 800879c:	69b8      	ldr	r0, [r7, #24]
 800879e:	f001 f85c 	bl	800985a <memset>
	
	/* ^XNERg[EubN(TCB) */
	strcpy(thp->name, name);
 80087a2:	69bb      	ldr	r3, [r7, #24]
 80087a4:	330c      	adds	r3, #12
 80087a6:	68b9      	ldr	r1, [r7, #8]
 80087a8:	4618      	mov	r0, r3
 80087aa:	f001 f85e 	bl	800986a <strcpy>
	thp->next     = NULL;
 80087ae:	69bb      	ldr	r3, [r7, #24]
 80087b0:	2200      	movs	r2, #0
 80087b2:	601a      	str	r2, [r3, #0]
	thp->priority = priority;
 80087b4:	69bb      	ldr	r3, [r7, #24]
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	61da      	str	r2, [r3, #28]
	thp->flags    = 0;
 80087ba:	69bb      	ldr	r3, [r7, #24]
 80087bc:	2200      	movs	r2, #0
 80087be:	629a      	str	r2, [r3, #40]	; 0x28
	
	thp->init.func = func;
 80087c0:	69bb      	ldr	r3, [r7, #24]
 80087c2:	68fa      	ldr	r2, [r7, #12]
 80087c4:	62da      	str	r2, [r3, #44]	; 0x2c
	thp->init.argc = argc;
 80087c6:	69bb      	ldr	r3, [r7, #24]
 80087c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087ca:	631a      	str	r2, [r3, #48]	; 0x30
	thp->init.argv = argv;
 80087cc:	69bb      	ldr	r3, [r7, #24]
 80087ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087d0:	635a      	str	r2, [r3, #52]	; 0x34
	
	/* X^bNl */
	memset(thread_stack, 0, stacksize);
 80087d2:	4b7c      	ldr	r3, [pc, #496]	; (80089c4 <thread_run+0x274>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	683a      	ldr	r2, [r7, #0]
 80087d8:	2100      	movs	r1, #0
 80087da:	4618      	mov	r0, r3
 80087dc:	f001 f83d 	bl	800985a <memset>
	thread_stack += stacksize;
 80087e0:	4b78      	ldr	r3, [pc, #480]	; (80089c4 <thread_run+0x274>)
 80087e2:	681a      	ldr	r2, [r3, #0]
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	4413      	add	r3, r2
 80087e8:	4a76      	ldr	r2, [pc, #472]	; (80089c4 <thread_run+0x274>)
 80087ea:	6013      	str	r3, [r2, #0]
	
	thp->stack_size = stacksize;
 80087ec:	683a      	ldr	r2, [r7, #0]
 80087ee:	69bb      	ldr	r3, [r7, #24]
 80087f0:	625a      	str	r2, [r3, #36]	; 0x24
	
	thp->stack = thread_stack; /* X^bN */
 80087f2:	4b74      	ldr	r3, [pc, #464]	; (80089c4 <thread_run+0x274>)
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	69bb      	ldr	r3, [r7, #24]
 80087f8:	621a      	str	r2, [r3, #32]
	
	/* X^bN */
	sp = (uint32 *)thp->stack;
 80087fa:	69bb      	ldr	r3, [r7, #24]
 80087fc:	6a1b      	ldr	r3, [r3, #32]
 80087fe:	617b      	str	r3, [r7, #20]
	
	/*
	* vOEJE^D
	* XbhDx[C~XbhD
	*/
	if(init_dispatch==0){
 8008800:	4b71      	ldr	r3, [pc, #452]	; (80089c8 <thread_run+0x278>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d15d      	bne.n	80088c4 <thread_run+0x174>
		*(--sp) = (uint32_t)thread_end;
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	3b04      	subs	r3, #4
 800880c:	617b      	str	r3, [r7, #20]
 800880e:	4a6f      	ldr	r2, [pc, #444]	; (80089cc <thread_run+0x27c>)
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init;
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	3b04      	subs	r3, #4
 8008818:	617b      	str	r3, [r7, #20]
 800881a:	4a6d      	ldr	r2, [pc, #436]	; (80089d0 <thread_run+0x280>)
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r12 */
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	3b04      	subs	r3, #4
 8008824:	617b      	str	r3, [r7, #20]
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	2200      	movs	r2, #0
 800882a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r11 */
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	3b04      	subs	r3, #4
 8008830:	617b      	str	r3, [r7, #20]
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	2200      	movs	r2, #0
 8008836:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r10 */
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	3b04      	subs	r3, #4
 800883c:	617b      	str	r3, [r7, #20]
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	2200      	movs	r2, #0
 8008842:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r9  */
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	3b04      	subs	r3, #4
 8008848:	617b      	str	r3, [r7, #20]
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	2200      	movs	r2, #0
 800884e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r8  */
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	3b04      	subs	r3, #4
 8008854:	617b      	str	r3, [r7, #20]
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	2200      	movs	r2, #0
 800885a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r7  */
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	3b04      	subs	r3, #4
 8008860:	617b      	str	r3, [r7, #20]
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	2200      	movs	r2, #0
 8008866:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r6  */
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	3b04      	subs	r3, #4
 800886c:	617b      	str	r3, [r7, #20]
 800886e:	697b      	ldr	r3, [r7, #20]
 8008870:	2200      	movs	r2, #0
 8008872:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r5  */
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	3b04      	subs	r3, #4
 8008878:	617b      	str	r3, [r7, #20]
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	2200      	movs	r2, #0
 800887e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r4  */
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	3b04      	subs	r3, #4
 8008884:	617b      	str	r3, [r7, #20]
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	2200      	movs	r2, #0
 800888a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r3  */
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	3b04      	subs	r3, #4
 8008890:	617b      	str	r3, [r7, #20]
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	2200      	movs	r2, #0
 8008896:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r2  */
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	3b04      	subs	r3, #4
 800889c:	617b      	str	r3, [r7, #20]
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	2200      	movs	r2, #0
 80088a2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r1  */
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	3b04      	subs	r3, #4
 80088a8:	617b      	str	r3, [r7, #20]
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	2200      	movs	r2, #0
 80088ae:	601a      	str	r2, [r3, #0]
		/* XbhX^[gAbv(thread_init())n@*/
		*(--sp) = (uint32_t)thp; /* r0  */
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	3b04      	subs	r3, #4
 80088b4:	617b      	str	r3, [r7, #20]
 80088b6:	69ba      	ldr	r2, [r7, #24]
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	601a      	str	r2, [r3, #0]
		init_dispatch = 1;
 80088bc:	4b42      	ldr	r3, [pc, #264]	; (80089c8 <thread_run+0x278>)
 80088be:	2201      	movs	r2, #1
 80088c0:	601a      	str	r2, [r3, #0]
 80088c2:	e06d      	b.n	80089a0 <thread_run+0x250>
	}else{
		*(--sp) = (uint32_t)thread_end;
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	3b04      	subs	r3, #4
 80088c8:	617b      	str	r3, [r7, #20]
 80088ca:	4a40      	ldr	r2, [pc, #256]	; (80089cc <thread_run+0x27c>)
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	601a      	str	r2, [r3, #0]
		*(--sp) = 0x1000000;             /* APSR */
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	3b04      	subs	r3, #4
 80088d4:	617b      	str	r3, [r7, #20]
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80088dc:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	3b04      	subs	r3, #4
 80088e2:	617b      	str	r3, [r7, #20]
 80088e4:	4a3a      	ldr	r2, [pc, #232]	; (80089d0 <thread_run+0x280>)
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* lr(Kv) */
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	3b04      	subs	r3, #4
 80088ee:	617b      	str	r3, [r7, #20]
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	2200      	movs	r2, #0
 80088f4:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r12  */
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	3b04      	subs	r3, #4
 80088fa:	617b      	str	r3, [r7, #20]
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	2200      	movs	r2, #0
 8008900:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r3   */
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	3b04      	subs	r3, #4
 8008906:	617b      	str	r3, [r7, #20]
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	2200      	movs	r2, #0
 800890c:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r2   */
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	3b04      	subs	r3, #4
 8008912:	617b      	str	r3, [r7, #20]
 8008914:	697b      	ldr	r3, [r7, #20]
 8008916:	2200      	movs	r2, #0
 8008918:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r1   */
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	3b04      	subs	r3, #4
 800891e:	617b      	str	r3, [r7, #20]
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	2200      	movs	r2, #0
 8008924:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	3b04      	subs	r3, #4
 800892a:	617b      	str	r3, [r7, #20]
 800892c:	69ba      	ldr	r2, [r7, #24]
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)0xFFFFFFF9;
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	3b04      	subs	r3, #4
 8008936:	617b      	str	r3, [r7, #20]
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	f06f 0206 	mvn.w	r2, #6
 800893e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r11  */
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	3b04      	subs	r3, #4
 8008944:	617b      	str	r3, [r7, #20]
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	2200      	movs	r2, #0
 800894a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r10  */
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	3b04      	subs	r3, #4
 8008950:	617b      	str	r3, [r7, #20]
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	2200      	movs	r2, #0
 8008956:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r9   */
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	3b04      	subs	r3, #4
 800895c:	617b      	str	r3, [r7, #20]
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	2200      	movs	r2, #0
 8008962:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r8   */
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	3b04      	subs	r3, #4
 8008968:	617b      	str	r3, [r7, #20]
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	2200      	movs	r2, #0
 800896e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r7   */
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	3b04      	subs	r3, #4
 8008974:	617b      	str	r3, [r7, #20]
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	2200      	movs	r2, #0
 800897a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r6   */
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	3b04      	subs	r3, #4
 8008980:	617b      	str	r3, [r7, #20]
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	2200      	movs	r2, #0
 8008986:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r5   */
 8008988:	697b      	ldr	r3, [r7, #20]
 800898a:	3b04      	subs	r3, #4
 800898c:	617b      	str	r3, [r7, #20]
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	2200      	movs	r2, #0
 8008992:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r4   */
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	3b04      	subs	r3, #4
 8008998:	617b      	str	r3, [r7, #20]
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	2200      	movs	r2, #0
 800899e:	601a      	str	r2, [r3, #0]
	}
	/* XbhReLXg */
	thp->context.sp = (uint32)sp;
 80089a0:	697a      	ldr	r2, [r7, #20]
 80089a2:	69bb      	ldr	r3, [r7, #24]
 80089a4:	641a      	str	r2, [r3, #64]	; 0x40
	
	/* VXeER[oXbhfB[EL[ */
	putcurrent();
 80089a6:	f7ff fe71 	bl	800868c <putcurrent>
	
	/* VKXbhCfB[EL[ */
	current = thp;
 80089aa:	4a0a      	ldr	r2, [pc, #40]	; (80089d4 <thread_run+0x284>)
 80089ac:	69bb      	ldr	r3, [r7, #24]
 80089ae:	6013      	str	r3, [r2, #0]
	putcurrent();
 80089b0:	f7ff fe6c 	bl	800868c <putcurrent>
	
	return (kz_thread_id_t)current;
 80089b4:	4b07      	ldr	r3, [pc, #28]	; (80089d4 <thread_run+0x284>)
 80089b6:	681b      	ldr	r3, [r3, #0]
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3720      	adds	r7, #32
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}
 80089c0:	20079c2c 	.word	0x20079c2c
 80089c4:	20040008 	.word	0x20040008
 80089c8:	2007a350 	.word	0x2007a350
 80089cc:	08008721 	.word	0x08008721
 80089d0:	0800872d 	.word	0x0800872d
 80089d4:	20079c28 	.word	0x20079c28

080089d8 <thread_exit>:

/* VXeER[(kz_exit():XbhI) */
static int thread_exit(void)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	af00      	add	r7, sp, #0
	/*
	* {X^bNpD
	* CXbhpED
	*/
	puts(current->name);
 80089dc:	4b09      	ldr	r3, [pc, #36]	; (8008a04 <thread_exit+0x2c>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	330c      	adds	r3, #12
 80089e2:	4618      	mov	r0, r3
 80089e4:	f000 fede 	bl	80097a4 <puts>
	puts(" EXIT.\n");
 80089e8:	4807      	ldr	r0, [pc, #28]	; (8008a08 <thread_exit+0x30>)
 80089ea:	f000 fedb 	bl	80097a4 <puts>
	memset(current, 0, sizeof(*current));
 80089ee:	4b05      	ldr	r3, [pc, #20]	; (8008a04 <thread_exit+0x2c>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	2244      	movs	r2, #68	; 0x44
 80089f4:	2100      	movs	r1, #0
 80089f6:	4618      	mov	r0, r3
 80089f8:	f000 ff2f 	bl	800985a <memset>
	return 0;
 80089fc:	2300      	movs	r3, #0
	}
 80089fe:	4618      	mov	r0, r3
 8008a00:	bd80      	pop	{r7, pc}
 8008a02:	bf00      	nop
 8008a04:	20079c28 	.word	0x20079c28
 8008a08:	08009e14 	.word	0x08009e14

08008a0c <thread_wait>:

/* VXeER[(kz_wait():Xbhs) */
static int thread_wait(void)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	af00      	add	r7, sp, #0
	putcurrent();
 8008a10:	f7ff fe3c 	bl	800868c <putcurrent>
	return 0;
 8008a14:	2300      	movs	r3, #0
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	bd80      	pop	{r7, pc}

08008a1a <thread_sleep>:

/* VXeER[(kz_sleep():XbhX[v) */
static int thread_sleep(void)
{
 8008a1a:	b480      	push	{r7}
 8008a1c:	af00      	add	r7, sp, #0
	return 0;
 8008a1e:	2300      	movs	r3, #0
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr
	...

08008a2c <thread_wakeup>:

/* VXeER[(kz_wakeup():XbhEFCNEAbv) */
static int thread_wakeup(kz_thread_id_t id)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b082      	sub	sp, #8
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
	/* EFCNEAbvoXbhfB[EL[ */
	putcurrent();
 8008a34:	f7ff fe2a 	bl	800868c <putcurrent>

	/* wXbhfB[EL[EFCNEAbv */
	current = (kz_thread *)id;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	4a04      	ldr	r2, [pc, #16]	; (8008a4c <thread_wakeup+0x20>)
 8008a3c:	6013      	str	r3, [r2, #0]
	putcurrent();
 8008a3e:	f7ff fe25 	bl	800868c <putcurrent>

	return 0;
 8008a42:	2300      	movs	r3, #0
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3708      	adds	r7, #8
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	20079c28 	.word	0x20079c28

08008a50 <thread_getid>:

/* VXeER[(kz_getid():XbhID) */
static kz_thread_id_t thread_getid(void)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	af00      	add	r7, sp, #0
	putcurrent();
 8008a54:	f7ff fe1a 	bl	800868c <putcurrent>
	return (kz_thread_id_t)current;
 8008a58:	4b01      	ldr	r3, [pc, #4]	; (8008a60 <thread_getid+0x10>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	bd80      	pop	{r7, pc}
 8008a60:	20079c28 	.word	0x20079c28

08008a64 <thread_chpri>:

/* VXeER[(kz_chpri():XbhDxX) */
static int thread_chpri(int priority)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b084      	sub	sp, #16
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
	int old = current->priority;
 8008a6c:	4b08      	ldr	r3, [pc, #32]	; (8008a90 <thread_chpri+0x2c>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	69db      	ldr	r3, [r3, #28]
 8008a72:	60fb      	str	r3, [r7, #12]
	
	if (priority >= 0)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	db03      	blt.n	8008a82 <thread_chpri+0x1e>
		current->priority = priority; /* DxX */
 8008a7a:	4b05      	ldr	r3, [pc, #20]	; (8008a90 <thread_chpri+0x2c>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	687a      	ldr	r2, [r7, #4]
 8008a80:	61da      	str	r2, [r3, #28]
	
	putcurrent(); /* VDxfB[EL[q */
 8008a82:	f7ff fe03 	bl	800868c <putcurrent>
	return old;
 8008a86:	68fb      	ldr	r3, [r7, #12]
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3710      	adds	r7, #16
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}
 8008a90:	20079c28 	.word	0x20079c28

08008a94 <thread_kmalloc>:

/* VXeER[(kz_kmalloc():Il) */
static void *thread_kmalloc(int size)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
	putcurrent();
 8008a9c:	f7ff fdf6 	bl	800868c <putcurrent>
	return kzmem_alloc(size);
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f000 fc07 	bl	80092b4 <kzmem_alloc>
 8008aa6:	4603      	mov	r3, r0
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3708      	adds	r7, #8
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <thread_kmfree>:

/* VXeER[(kz_kfree():) */
static int thread_kmfree(char *p)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b082      	sub	sp, #8
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
	kzmem_free(p);
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 fc37 	bl	800932c <kzmem_free>
	putcurrent();
 8008abe:	f7ff fde5 	bl	800868c <putcurrent>
	return 0;
 8008ac2:	2300      	movs	r3, #0
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3708      	adds	r7, #8
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}

08008acc <sendmsg>:

/* bZ[WM */
static void sendmsg(kz_msgbox *mboxp, kz_thread *thp, int size, char *p)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b086      	sub	sp, #24
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	60f8      	str	r0, [r7, #12]
 8008ad4:	60b9      	str	r1, [r7, #8]
 8008ad6:	607a      	str	r2, [r7, #4]
 8008ad8:	603b      	str	r3, [r7, #0]
	kz_msgbuf *mp;
	
	/* bZ[WEobt@ */
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 8008ada:	2010      	movs	r0, #16
 8008adc:	f000 fbea 	bl	80092b4 <kzmem_alloc>
 8008ae0:	6178      	str	r0, [r7, #20]
	
	if (mp == NULL)
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d101      	bne.n	8008aec <sendmsg+0x20>
		kz_sysdown();
 8008ae8:	f000 faa6 	bl	8009038 <kz_sysdown>
	
	mp->next       = NULL;
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	2200      	movs	r2, #0
 8008af0:	601a      	str	r2, [r3, #0]
	mp->sender     = thp;
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	68ba      	ldr	r2, [r7, #8]
 8008af6:	605a      	str	r2, [r3, #4]
	mp->param.size = size;
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	687a      	ldr	r2, [r7, #4]
 8008afc:	609a      	str	r2, [r3, #8]
	mp->param.p    = p;
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	683a      	ldr	r2, [r7, #0]
 8008b02:	60da      	str	r2, [r3, #12]
	
	/* bZ[WE{bNXbZ[W */
	if (mboxp->tail) {
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	689b      	ldr	r3, [r3, #8]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d004      	beq.n	8008b16 <sendmsg+0x4a>
		mboxp->tail->next = mp;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	689b      	ldr	r3, [r3, #8]
 8008b10:	697a      	ldr	r2, [r7, #20]
 8008b12:	601a      	str	r2, [r3, #0]
 8008b14:	e002      	b.n	8008b1c <sendmsg+0x50>
	} else {
		mboxp->head = mp;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	697a      	ldr	r2, [r7, #20]
 8008b1a:	605a      	str	r2, [r3, #4]
	}
	mboxp->tail = mp;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	697a      	ldr	r2, [r7, #20]
 8008b20:	609a      	str	r2, [r3, #8]
}
 8008b22:	bf00      	nop
 8008b24:	3718      	adds	r7, #24
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}

08008b2a <recvmsg>:

/* bZ[WM */
static void recvmsg(kz_msgbox *mboxp)
{
 8008b2a:	b580      	push	{r7, lr}
 8008b2c:	b084      	sub	sp, #16
 8008b2e:	af00      	add	r7, sp, #0
 8008b30:	6078      	str	r0, [r7, #4]
	kz_msgbuf *mp;
	kz_syscall_param_t *p;
	
	/* bZ[WE{bNXbZ[Wo */
	mp = mboxp->head;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	60fb      	str	r3, [r7, #12]
	mboxp->head = mp->next;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	605a      	str	r2, [r3, #4]
	if (mboxp->head == NULL)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	685b      	ldr	r3, [r3, #4]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d102      	bne.n	8008b4e <recvmsg+0x24>
		mboxp->tail = NULL;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	609a      	str	r2, [r3, #8]
	mp->next = NULL;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	2200      	movs	r2, #0
 8008b52:	601a      	str	r2, [r3, #0]
	
	/* bZ[WMXbhl */
	p = mboxp->receiver->syscall.param;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b5a:	60bb      	str	r3, [r7, #8]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	685b      	ldr	r3, [r3, #4]
 8008b60:	461a      	mov	r2, r3
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	60da      	str	r2, [r3, #12]
	if (p->un.recv.sizep)
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d004      	beq.n	8008b78 <recvmsg+0x4e>
		*(p->un.recv.sizep) = mp->param.size;
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	68fa      	ldr	r2, [r7, #12]
 8008b74:	6892      	ldr	r2, [r2, #8]
 8008b76:	601a      	str	r2, [r3, #0]
	if (p->un.recv.pp)
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d004      	beq.n	8008b8a <recvmsg+0x60>
		*(p->un.recv.pp) = mp->param.p;
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	689b      	ldr	r3, [r3, #8]
 8008b84:	68fa      	ldr	r2, [r7, #12]
 8008b86:	68d2      	ldr	r2, [r2, #12]
 8008b88:	601a      	str	r2, [r3, #0]
	
	/* MXbhCNULL */
	mboxp->receiver = NULL;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	601a      	str	r2, [r3, #0]
	
	/* bZ[WEobt@ */
	kzmem_free(mp);
 8008b90:	68f8      	ldr	r0, [r7, #12]
 8008b92:	f000 fbcb 	bl	800932c <kzmem_free>
}
 8008b96:	bf00      	nop
 8008b98:	3710      	adds	r7, #16
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
	...

08008ba0 <thread_send>:

/* VXeER[(kz_send():bZ[WM) */
static int thread_send(kz_msgbox_id_t id, int size, char *p)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b086      	sub	sp, #24
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	60b9      	str	r1, [r7, #8]
 8008baa:	607a      	str	r2, [r7, #4]
 8008bac:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 8008bae:	7bfb      	ldrb	r3, [r7, #15]
 8008bb0:	011b      	lsls	r3, r3, #4
 8008bb2:	4a0f      	ldr	r2, [pc, #60]	; (8008bf0 <thread_send+0x50>)
 8008bb4:	4413      	add	r3, r2
 8008bb6:	617b      	str	r3, [r7, #20]
	
	putcurrent();
 8008bb8:	f7ff fd68 	bl	800868c <putcurrent>
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 8008bbc:	4b0d      	ldr	r3, [pc, #52]	; (8008bf4 <thread_send+0x54>)
 8008bbe:	6819      	ldr	r1, [r3, #0]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	68ba      	ldr	r2, [r7, #8]
 8008bc4:	6978      	ldr	r0, [r7, #20]
 8008bc6:	f7ff ff81 	bl	8008acc <sendmsg>
	
	/* MXbhMs */
	if (mboxp->receiver) {
 8008bca:	697b      	ldr	r3, [r7, #20]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d008      	beq.n	8008be4 <thread_send+0x44>
		current = mboxp->receiver; /* MXbh */
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a07      	ldr	r2, [pc, #28]	; (8008bf4 <thread_send+0x54>)
 8008bd8:	6013      	str	r3, [r2, #0]
		recvmsg(mboxp); /* bZ[WM */
 8008bda:	6978      	ldr	r0, [r7, #20]
 8008bdc:	f7ff ffa5 	bl	8008b2a <recvmsg>
		putcurrent(); /* M\CubN */
 8008be0:	f7ff fd54 	bl	800868c <putcurrent>
	}
	
	return size;
 8008be4:	68bb      	ldr	r3, [r7, #8]
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3718      	adds	r7, #24
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}
 8008bee:	bf00      	nop
 8008bf0:	2007a1e0 	.word	0x2007a1e0
 8008bf4:	20079c28 	.word	0x20079c28

08008bf8 <thread_recv>:

/* VXeER[(kz_recv():bZ[WM) */
static kz_thread_id_t thread_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b086      	sub	sp, #24
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	4603      	mov	r3, r0
 8008c00:	60b9      	str	r1, [r7, #8]
 8008c02:	607a      	str	r2, [r7, #4]
 8008c04:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 8008c06:	7bfb      	ldrb	r3, [r7, #15]
 8008c08:	011b      	lsls	r3, r3, #4
 8008c0a:	4a10      	ldr	r2, [pc, #64]	; (8008c4c <thread_recv+0x54>)
 8008c0c:	4413      	add	r3, r2
 8008c0e:	617b      	str	r3, [r7, #20]
	
	if (mboxp->receiver) /* XbhM */
 8008c10:	697b      	ldr	r3, [r7, #20]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d001      	beq.n	8008c1c <thread_recv+0x24>
		kz_sysdown();
 8008c18:	f000 fa0e 	bl	8009038 <kz_sysdown>
	
	mboxp->receiver = current; /* MXbh */
 8008c1c:	4b0c      	ldr	r3, [pc, #48]	; (8008c50 <thread_recv+0x58>)
 8008c1e:	681a      	ldr	r2, [r3, #0]
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	601a      	str	r2, [r3, #0]
	
	if (mboxp->head == NULL) {
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d102      	bne.n	8008c32 <thread_recv+0x3a>
		/*
		 * bZ[WE{bNXbZ[WCXbh
		 * X[vD(VXeER[ubN)
		 */
		return -1;
 8008c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8008c30:	e008      	b.n	8008c44 <thread_recv+0x4c>
	}
	
	recvmsg(mboxp); /* bZ[WM */
 8008c32:	6978      	ldr	r0, [r7, #20]
 8008c34:	f7ff ff79 	bl	8008b2a <recvmsg>
	putcurrent(); /* bZ[WMCfB[ */
 8008c38:	f7ff fd28 	bl	800868c <putcurrent>
	
	return current->syscall.param->un.recv.ret;
 8008c3c:	4b04      	ldr	r3, [pc, #16]	; (8008c50 <thread_recv+0x58>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c42:	68db      	ldr	r3, [r3, #12]
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3718      	adds	r7, #24
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}
 8008c4c:	2007a1e0 	.word	0x2007a1e0
 8008c50:	20079c28 	.word	0x20079c28

08008c54 <thread_setintr>:

/* VXeER[(kz_setintr():nho^) */
static int thread_setintr(softvec_type_t type, kz_handler_t handler)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b082      	sub	sp, #8
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	6039      	str	r1, [r7, #0]
 8008c5e:	80fb      	strh	r3, [r7, #6]
	* tC\tgEGAExN^
	* OSo^D
	*/
	//softvec_setintr(type, thread_intr);
	
	handlers[type] = handler; /* OSonho^ */
 8008c60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008c64:	4905      	ldr	r1, [pc, #20]	; (8008c7c <thread_setintr+0x28>)
 8008c66:	683a      	ldr	r2, [r7, #0]
 8008c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	putcurrent();
 8008c6c:	f7ff fd0e 	bl	800868c <putcurrent>
	
	return 0;
 8008c70:	2300      	movs	r3, #0
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3708      	adds	r7, #8
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop
 8008c7c:	2007a028 	.word	0x2007a028

08008c80 <thread_tsleep>:

static int thread_tsleep(int time)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b083      	sub	sp, #12
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
	// time
	current->time = time;
 8008c88:	4b0e      	ldr	r3, [pc, #56]	; (8008cc4 <thread_tsleep+0x44>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	687a      	ldr	r2, [r7, #4]
 8008c8e:	609a      	str	r2, [r3, #8]
	
	// timque
	if(timque[0].tail){
 8008c90:	4b0d      	ldr	r3, [pc, #52]	; (8008cc8 <thread_tsleep+0x48>)
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d005      	beq.n	8008ca4 <thread_tsleep+0x24>
		// A^XN
		timque[0].tail->t_next = current;
 8008c98:	4b0b      	ldr	r3, [pc, #44]	; (8008cc8 <thread_tsleep+0x48>)
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	4a09      	ldr	r2, [pc, #36]	; (8008cc4 <thread_tsleep+0x44>)
 8008c9e:	6812      	ldr	r2, [r2, #0]
 8008ca0:	605a      	str	r2, [r3, #4]
 8008ca2:	e003      	b.n	8008cac <thread_tsleep+0x2c>
	}else{
		// A^XN
		timque[0].head = current;
 8008ca4:	4b07      	ldr	r3, [pc, #28]	; (8008cc4 <thread_tsleep+0x44>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a07      	ldr	r2, [pc, #28]	; (8008cc8 <thread_tsleep+0x48>)
 8008caa:	6013      	str	r3, [r2, #0]
	}
	// ^XN
	timque[0].tail = current;
 8008cac:	4b05      	ldr	r3, [pc, #20]	; (8008cc4 <thread_tsleep+0x44>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a05      	ldr	r2, [pc, #20]	; (8008cc8 <thread_tsleep+0x48>)
 8008cb2:	6053      	str	r3, [r2, #4]
	
	return 0;
 8008cb4:	2300      	movs	r3, #0
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	370c      	adds	r7, #12
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr
 8008cc2:	bf00      	nop
 8008cc4:	20079c28 	.word	0x20079c28
 8008cc8:	2007a348 	.word	0x2007a348

08008ccc <call_functions>:

static void call_functions(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8008ccc:	b5b0      	push	{r4, r5, r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af02      	add	r7, sp, #8
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	6039      	str	r1, [r7, #0]
 8008cd6:	71fb      	strb	r3, [r7, #7]
	/* VXeER[scurrent */
	switch (type) {
 8008cd8:	79fb      	ldrb	r3, [r7, #7]
 8008cda:	2b0c      	cmp	r3, #12
 8008cdc:	f200 809d 	bhi.w	8008e1a <call_functions+0x14e>
 8008ce0:	a201      	add	r2, pc, #4	; (adr r2, 8008ce8 <call_functions+0x1c>)
 8008ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ce6:	bf00      	nop
 8008ce8:	08008d1d 	.word	0x08008d1d
 8008cec:	08008d49 	.word	0x08008d49
 8008cf0:	08008d4f 	.word	0x08008d4f
 8008cf4:	08008d5b 	.word	0x08008d5b
 8008cf8:	08008d67 	.word	0x08008d67
 8008cfc:	08008d79 	.word	0x08008d79
 8008d00:	08008d85 	.word	0x08008d85
 8008d04:	08008d97 	.word	0x08008d97
 8008d08:	08008da9 	.word	0x08008da9
 8008d0c:	08008dbb 	.word	0x08008dbb
 8008d10:	08008dd5 	.word	0x08008dd5
 8008d14:	08008def 	.word	0x08008def
 8008d18:	08008e09 	.word	0x08008e09
		case KZ_SYSCALL_TYPE_RUN: /* kz_run() */
			p->un.run.ret = thread_run(p->un.run.func, p->un.run.name,
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	6818      	ldr	r0, [r3, #0]
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	6859      	ldr	r1, [r3, #4]
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	689c      	ldr	r4, [r3, #8]
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	68dd      	ldr	r5, [r3, #12]
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	691b      	ldr	r3, [r3, #16]
 8008d30:	683a      	ldr	r2, [r7, #0]
 8008d32:	6952      	ldr	r2, [r2, #20]
 8008d34:	9201      	str	r2, [sp, #4]
 8008d36:	9300      	str	r3, [sp, #0]
 8008d38:	462b      	mov	r3, r5
 8008d3a:	4622      	mov	r2, r4
 8008d3c:	f7ff fd08 	bl	8008750 <thread_run>
 8008d40:	4602      	mov	r2, r0
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	619a      	str	r2, [r3, #24]
					       p->un.run.priority, p->un.run.stacksize,
					       p->un.run.argc, p->un.run.argv);
			break;
 8008d46:	e069      	b.n	8008e1c <call_functions+0x150>
		case KZ_SYSCALL_TYPE_EXIT: /* kz_exit() */
			/* TCBCl */
			thread_exit();
 8008d48:	f7ff fe46 	bl	80089d8 <thread_exit>
			break;
 8008d4c:	e066      	b.n	8008e1c <call_functions+0x150>
		case KZ_SYSCALL_TYPE_WAIT: /* kz_wait() */
			p->un.wait.ret = thread_wait();
 8008d4e:	f7ff fe5d 	bl	8008a0c <thread_wait>
 8008d52:	4602      	mov	r2, r0
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	601a      	str	r2, [r3, #0]
			break;
 8008d58:	e060      	b.n	8008e1c <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SLEEP: /* kz_sleep() */
			p->un.sleep.ret = thread_sleep();
 8008d5a:	f7ff fe5e 	bl	8008a1a <thread_sleep>
 8008d5e:	4602      	mov	r2, r0
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	601a      	str	r2, [r3, #0]
			break;
 8008d64:	e05a      	b.n	8008e1c <call_functions+0x150>
		case KZ_SYSCALL_TYPE_WAKEUP: /* kz_wakeup() */
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f7ff fe5e 	bl	8008a2c <thread_wakeup>
 8008d70:	4602      	mov	r2, r0
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	605a      	str	r2, [r3, #4]
			break;
 8008d76:	e051      	b.n	8008e1c <call_functions+0x150>
		case KZ_SYSCALL_TYPE_GETID: /* kz_getid() */
			p->un.getid.ret = thread_getid();
 8008d78:	f7ff fe6a 	bl	8008a50 <thread_getid>
 8008d7c:	4602      	mov	r2, r0
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	601a      	str	r2, [r3, #0]
			break;
 8008d82:	e04b      	b.n	8008e1c <call_functions+0x150>
		case KZ_SYSCALL_TYPE_CHPRI: /* kz_chpri() */
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4618      	mov	r0, r3
 8008d8a:	f7ff fe6b 	bl	8008a64 <thread_chpri>
 8008d8e:	4602      	mov	r2, r0
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	605a      	str	r2, [r3, #4]
			break;
 8008d94:	e042      	b.n	8008e1c <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMALLOC: /* kz_kmalloc() */
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f7ff fe7a 	bl	8008a94 <thread_kmalloc>
 8008da0:	4602      	mov	r2, r0
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	605a      	str	r2, [r3, #4]
			break;
 8008da6:	e039      	b.n	8008e1c <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMFREE: /* kz_kmfree() */
			p->un.kmfree.ret = thread_kmfree(p->un.kmfree.p);
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4618      	mov	r0, r3
 8008dae:	f7ff fe7f 	bl	8008ab0 <thread_kmfree>
 8008db2:	4602      	mov	r2, r0
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	605a      	str	r2, [r3, #4]
			break;
 8008db8:	e030      	b.n	8008e1c <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SEND: /* kz_send() */
			p->un.send.ret = thread_send(p->un.send.id,
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	7818      	ldrb	r0, [r3, #0]
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	6859      	ldr	r1, [r3, #4]
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	f7ff feea 	bl	8008ba0 <thread_send>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	60da      	str	r2, [r3, #12]
						 p->un.send.size, p->un.send.p);
			break;
 8008dd2:	e023      	b.n	8008e1c <call_functions+0x150>
		case KZ_SYSCALL_TYPE_RECV: /* kz_recv() */
			p->un.recv.ret = thread_recv(p->un.recv.id,
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	7818      	ldrb	r0, [r3, #0]
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	6859      	ldr	r1, [r3, #4]
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	689b      	ldr	r3, [r3, #8]
 8008de0:	461a      	mov	r2, r3
 8008de2:	f7ff ff09 	bl	8008bf8 <thread_recv>
 8008de6:	4602      	mov	r2, r0
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	60da      	str	r2, [r3, #12]
						 p->un.recv.sizep, p->un.recv.pp);
			break;
 8008dec:	e016      	b.n	8008e1c <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SETINTR: /* kz_setintr() */
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	f9b3 2000 	ldrsh.w	r2, [r3]
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	4619      	mov	r1, r3
 8008dfa:	4610      	mov	r0, r2
 8008dfc:	f7ff ff2a 	bl	8008c54 <thread_setintr>
 8008e00:	4602      	mov	r2, r0
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	609a      	str	r2, [r3, #8]
						       p->un.setintr.handler);
			break;
 8008e06:	e009      	b.n	8008e1c <call_functions+0x150>
		case KZ_SYSCALL_TYPE_TSLEEP:/* kz_tsleep() */
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f7ff ff37 	bl	8008c80 <thread_tsleep>
 8008e12:	4602      	mov	r2, r0
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	605a      	str	r2, [r3, #4]
			break;
 8008e18:	e000      	b.n	8008e1c <call_functions+0x150>
		default:
			break;
 8008e1a:	bf00      	nop
	}
}
 8008e1c:	bf00      	nop
 8008e1e:	3708      	adds	r7, #8
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bdb0      	pop	{r4, r5, r7, pc}

08008e24 <syscall_proc>:

/* VXeER[ */
static void syscall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b082      	sub	sp, #8
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	6039      	str	r1, [r7, #0]
 8008e2e:	71fb      	strb	r3, [r7, #7]
	* VXeER[oXbhfB[EL[
	* OoDVXeER[
	* oXbhpC
	*  putcurrent() sKvD
	*/
	getcurrent();
 8008e30:	f7ff fbea 	bl	8008608 <getcurrent>
	call_functions(type, p);
 8008e34:	79fb      	ldrb	r3, [r7, #7]
 8008e36:	6839      	ldr	r1, [r7, #0]
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f7ff ff47 	bl	8008ccc <call_functions>
}
 8008e3e:	bf00      	nop
 8008e40:	3708      	adds	r7, #8
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}
	...

08008e48 <srvcall_proc>:

/* T[rXER[ */
static void srvcall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b082      	sub	sp, #8
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	4603      	mov	r3, r0
 8008e50:	6039      	str	r1, [r7, #0]
 8008e52:	71fb      	strb	r3, [r7, #7]
	* current c NULL D
	* T[rXER[ thread_intrvec() nho
	* Co thread_intrvec() 
	* XPW[OsCcurrent D
	*/
	current = NULL;
 8008e54:	4b05      	ldr	r3, [pc, #20]	; (8008e6c <srvcall_proc+0x24>)
 8008e56:	2200      	movs	r2, #0
 8008e58:	601a      	str	r2, [r3, #0]
	call_functions(type, p);
 8008e5a:	79fb      	ldrb	r3, [r7, #7]
 8008e5c:	6839      	ldr	r1, [r7, #0]
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f7ff ff34 	bl	8008ccc <call_functions>
}
 8008e64:	bf00      	nop
 8008e66:	3708      	adds	r7, #8
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}
 8008e6c:	20079c28 	.word	0x20079c28

08008e70 <schedule>:

/* XbhXPW[O */
static void schedule(void)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b082      	sub	sp, #8
 8008e74:	af00      	add	r7, sp, #0
	
	/*
	* D(Dxl)fB[EL[C
	* \XbhD
	*/
	for (i = 0; i < PRIORITY_NUM; i++) {
 8008e76:	2300      	movs	r3, #0
 8008e78:	607b      	str	r3, [r7, #4]
 8008e7a:	e008      	b.n	8008e8e <schedule+0x1e>
		if (readyque[i].head) /*  */
 8008e7c:	4a0e      	ldr	r2, [pc, #56]	; (8008eb8 <schedule+0x48>)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d106      	bne.n	8008e96 <schedule+0x26>
	for (i = 0; i < PRIORITY_NUM; i++) {
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	607b      	str	r3, [r7, #4]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2b0f      	cmp	r3, #15
 8008e92:	ddf3      	ble.n	8008e7c <schedule+0xc>
 8008e94:	e000      	b.n	8008e98 <schedule+0x28>
			break;
 8008e96:	bf00      	nop
	}
	if (i == PRIORITY_NUM) /*  */
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2b10      	cmp	r3, #16
 8008e9c:	d101      	bne.n	8008ea2 <schedule+0x32>
	kz_sysdown();
 8008e9e:	f000 f8cb 	bl	8009038 <kz_sysdown>
	
	current = readyque[i].head; /* JgEXbh */
 8008ea2:	4a05      	ldr	r2, [pc, #20]	; (8008eb8 <schedule+0x48>)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008eaa:	4a04      	ldr	r2, [pc, #16]	; (8008ebc <schedule+0x4c>)
 8008eac:	6013      	str	r3, [r2, #0]
}
 8008eae:	bf00      	nop
 8008eb0:	3708      	adds	r7, #8
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}
 8008eb6:	bf00      	nop
 8008eb8:	2007a2c8 	.word	0x2007a2c8
 8008ebc:	20079c28 	.word	0x20079c28

08008ec0 <syscall_intr>:

static void syscall_intr(void)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	af00      	add	r7, sp, #0
	syscall_proc(current->syscall.type, current->syscall.param);
 8008ec4:	4b06      	ldr	r3, [pc, #24]	; (8008ee0 <syscall_intr+0x20>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8008ecc:	4b04      	ldr	r3, [pc, #16]	; (8008ee0 <syscall_intr+0x20>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ed2:	4619      	mov	r1, r3
 8008ed4:	4610      	mov	r0, r2
 8008ed6:	f7ff ffa5 	bl	8008e24 <syscall_proc>
}
 8008eda:	bf00      	nop
 8008edc:	bd80      	pop	{r7, pc}
 8008ede:	bf00      	nop
 8008ee0:	20079c28 	.word	0x20079c28

08008ee4 <thread_intr>:
	thread_exit(); /* XbhI */
}

/*  */
void thread_intr(softvec_type_t type, unsigned long sp)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b082      	sub	sp, #8
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	4603      	mov	r3, r0
 8008eec:	6039      	str	r1, [r7, #0]
 8008eee:	80fb      	strh	r3, [r7, #6]
	/* JgEXbhReLXg */
	current->context.sp = sp;
 8008ef0:	4b1b      	ldr	r3, [pc, #108]	; (8008f60 <thread_intr+0x7c>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	683a      	ldr	r2, [r7, #0]
 8008ef6:	641a      	str	r2, [r3, #64]	; 0x40
	
	// debug
	dbg_save_int_info(type, current->syscall.type, sp);
 8008ef8:	4b19      	ldr	r3, [pc, #100]	; (8008f60 <thread_intr+0x7c>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008f00:	4619      	mov	r1, r3
 8008f02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008f06:	683a      	ldr	r2, [r7, #0]
 8008f08:	4618      	mov	r0, r3
 8008f0a:	f7fe fb7b 	bl	8007604 <dbg_save_int_info>
	dbg_save_tsk_info(current->name);
 8008f0e:	4b14      	ldr	r3, [pc, #80]	; (8008f60 <thread_intr+0x7c>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	330c      	adds	r3, #12
 8008f14:	4618      	mov	r0, r3
 8008f16:	f7fe fc31 	bl	800777c <dbg_save_tsk_info>
	* syscall_intr(), softerr_intr() nho^C
	* sD
	* OCkz_setintr()[Uo^nh
	* sD
	*/
	if (handlers[type]) {
 8008f1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008f1e:	4a11      	ldr	r2, [pc, #68]	; (8008f64 <thread_intr+0x80>)
 8008f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d005      	beq.n	8008f34 <thread_intr+0x50>
		handlers[type]();
 8008f28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008f2c:	4a0d      	ldr	r2, [pc, #52]	; (8008f64 <thread_intr+0x80>)
 8008f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f32:	4798      	blx	r3
	}
	
	schedule(); /* XbhXPW[O */
 8008f34:	f7ff ff9c 	bl	8008e70 <schedule>
	
	dbg_save_dispatch_tsk_info(current->name, current->context.sp);
 8008f38:	4b09      	ldr	r3, [pc, #36]	; (8008f60 <thread_intr+0x7c>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f103 020c 	add.w	r2, r3, #12
 8008f40:	4b07      	ldr	r3, [pc, #28]	; (8008f60 <thread_intr+0x7c>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f46:	4619      	mov	r1, r3
 8008f48:	4610      	mov	r0, r2
 8008f4a:	f7fe fc67 	bl	800781c <dbg_save_dispatch_tsk_info>
	
	/*
	* XbhfBXpb`
	* (dispatch(){startup.sCAZuLq)
	*/
	_dispatch_int(current->context);
 8008f4e:	4b04      	ldr	r3, [pc, #16]	; (8008f60 <thread_intr+0x7c>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8008f54:	f7ff faff 	bl	8008556 <_dispatch_int>
	/*  */
}
 8008f58:	bf00      	nop
 8008f5a:	3708      	adds	r7, #8
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}
 8008f60:	20079c28 	.word	0x20079c28
 8008f64:	2007a028 	.word	0x2007a028

08008f68 <kz_start>:

void kz_start(kz_func_t func, char *name, int priority, int stacksize,
	      int argc, char *argv[])
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b086      	sub	sp, #24
 8008f6c:	af02      	add	r7, sp, #8
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	607a      	str	r2, [r7, #4]
 8008f74:	603b      	str	r3, [r7, #0]
	kzmem_init(); /* I */
 8008f76:	f000 f97f 	bl	8009278 <kzmem_init>

	/*
	* ~oXbhACu current 
	* Ccurrent  NULL D
	*/
	current = NULL;
 8008f7a:	4b26      	ldr	r3, [pc, #152]	; (8009014 <kz_start+0xac>)
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	601a      	str	r2, [r3, #0]
	
	// eubN
	
	memset(readyque, 0, sizeof(readyque));
 8008f80:	2280      	movs	r2, #128	; 0x80
 8008f82:	2100      	movs	r1, #0
 8008f84:	4824      	ldr	r0, [pc, #144]	; (8009018 <kz_start+0xb0>)
 8008f86:	f000 fc68 	bl	800985a <memset>
	memset(threads,  0, sizeof(threads));
 8008f8a:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 8008f8e:	2100      	movs	r1, #0
 8008f90:	4822      	ldr	r0, [pc, #136]	; (800901c <kz_start+0xb4>)
 8008f92:	f000 fc62 	bl	800985a <memset>
	memset(handlers, 0, sizeof(handlers));
 8008f96:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	4820      	ldr	r0, [pc, #128]	; (8009020 <kz_start+0xb8>)
 8008f9e:	f000 fc5c 	bl	800985a <memset>
	memset(msgboxes, 0, sizeof(msgboxes));
 8008fa2:	22e0      	movs	r2, #224	; 0xe0
 8008fa4:	2100      	movs	r1, #0
 8008fa6:	481f      	ldr	r0, [pc, #124]	; (8009024 <kz_start+0xbc>)
 8008fa8:	f000 fc57 	bl	800985a <memset>
	memset(&mng_time, 0, sizeof(mng_time));
 8008fac:	2208      	movs	r2, #8
 8008fae:	2100      	movs	r1, #0
 8008fb0:	481d      	ldr	r0, [pc, #116]	; (8009028 <kz_start+0xc0>)
 8008fb2:	f000 fc52 	bl	800985a <memset>
	memset(timque, 0, sizeof(timque));
 8008fb6:	2208      	movs	r2, #8
 8008fb8:	2100      	movs	r1, #0
 8008fba:	481c      	ldr	r0, [pc, #112]	; (800902c <kz_start+0xc4>)
 8008fbc:	f000 fc4d 	bl	800985a <memset>
	
	// debug
	dbg_init();
 8008fc0:	f7fe fb04 	bl	80075cc <dbg_init>
	
	/* nho^ */
#ifdef SVC_USED
	thread_setintr(SVCall_INTERRUPT_NO, syscall_intr); /* VXeER[ */
 8008fc4:	491a      	ldr	r1, [pc, #104]	; (8009030 <kz_start+0xc8>)
 8008fc6:	200b      	movs	r0, #11
 8008fc8:	f7ff fe44 	bl	8008c54 <thread_setintr>
#else
	thread_setintr(PENDSV_INTERRUPT_NO, syscall_intr); /* VXeER[ */
#endif
	thread_setintr(SYSTICK_INTERRUPT_NO, SysTick_Handler);
 8008fcc:	4919      	ldr	r1, [pc, #100]	; (8009034 <kz_start+0xcc>)
 8008fce:	200f      	movs	r0, #15
 8008fd0:	f7ff fe40 	bl	8008c54 <thread_setintr>
	
	// Dx
#ifdef SVC_USED
	HAL_NVIC_SetPriority(SVCall_IRQn, INTERRPUT_PRIORITY_4, 0);
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	2104      	movs	r1, #4
 8008fd8:	f06f 0004 	mvn.w	r0, #4
 8008fdc:	f7f7 f9c9 	bl	8000372 <HAL_NVIC_SetPriority>
#else
	HAL_NVIC_SetPriority(PendSV_IRQn, INTERRPUT_PRIORITY_5, 0);
#endif
	/* VXeER[ssoXbh */
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8008fe0:	69fb      	ldr	r3, [r7, #28]
 8008fe2:	9301      	str	r3, [sp, #4]
 8008fe4:	69bb      	ldr	r3, [r7, #24]
 8008fe6:	9300      	str	r3, [sp, #0]
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	687a      	ldr	r2, [r7, #4]
 8008fec:	68b9      	ldr	r1, [r7, #8]
 8008fee:	68f8      	ldr	r0, [r7, #12]
 8008ff0:	f7ff fbae 	bl	8008750 <thread_run>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	4b06      	ldr	r3, [pc, #24]	; (8009014 <kz_start+0xac>)
 8008ffa:	601a      	str	r2, [r3, #0]
				    argc, argv);
	
	/* Systick^C} */
	SysTick_init();
 8008ffc:	f000 f866 	bl	80090cc <SysTick_init>
	
	/* XbhN */
	_dispatch(current->context);
 8009000:	4b04      	ldr	r3, [pc, #16]	; (8009014 <kz_start+0xac>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8009006:	f7ff fa91 	bl	800852c <_dispatch>
	
	/*  */
}
 800900a:	bf00      	nop
 800900c:	3710      	adds	r7, #16
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}
 8009012:	bf00      	nop
 8009014:	20079c28 	.word	0x20079c28
 8009018:	2007a2c8 	.word	0x2007a2c8
 800901c:	20079c2c 	.word	0x20079c2c
 8009020:	2007a028 	.word	0x2007a028
 8009024:	2007a1e0 	.word	0x2007a1e0
 8009028:	2007a2c0 	.word	0x2007a2c0
 800902c:	2007a348 	.word	0x2007a348
 8009030:	08008ec1 	.word	0x08008ec1
 8009034:	080090f1 	.word	0x080090f1

08009038 <kz_sysdown>:

void kz_sysdown(void)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	af00      	add	r7, sp, #0
	puts("system error!\n");
 800903c:	4801      	ldr	r0, [pc, #4]	; (8009044 <kz_sysdown+0xc>)
 800903e:	f000 fbb1 	bl	80097a4 <puts>
	while (1)
 8009042:	e7fe      	b.n	8009042 <kz_sysdown+0xa>
 8009044:	08009e24 	.word	0x08009e24

08009048 <kz_syscall>:
	;
}

/* VXeER[opCu */
void kz_syscall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 8009048:	b480      	push	{r7}
 800904a:	b083      	sub	sp, #12
 800904c:	af00      	add	r7, sp, #0
 800904e:	4603      	mov	r3, r0
 8009050:	6039      	str	r1, [r7, #0]
 8009052:	71fb      	strb	r3, [r7, #7]
	current->syscall.type  = type;
 8009054:	4b08      	ldr	r3, [pc, #32]	; (8009078 <kz_syscall+0x30>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	79fa      	ldrb	r2, [r7, #7]
 800905a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	current->syscall.param = param;
 800905e:	4b06      	ldr	r3, [pc, #24]	; (8009078 <kz_syscall+0x30>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	683a      	ldr	r2, [r7, #0]
 8009064:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef SVC_USED
	__asm volatile("    SVC %0 \n" : : "I" (0));
 8009066:	df00      	svc	0
	__asm volatile("    NOP \n");
 8009068:	bf00      	nop
#else
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
#endif
}
 800906a:	bf00      	nop
 800906c:	370c      	adds	r7, #12
 800906e:	46bd      	mov	sp, r7
 8009070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009074:	4770      	bx	lr
 8009076:	bf00      	nop
 8009078:	20079c28 	.word	0x20079c28

0800907c <kz_srvcall>:

/* T[rXER[opCu */
void kz_srvcall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b082      	sub	sp, #8
 8009080:	af00      	add	r7, sp, #0
 8009082:	4603      	mov	r3, r0
 8009084:	6039      	str	r1, [r7, #0]
 8009086:	71fb      	strb	r3, [r7, #7]
	srvcall_proc(type, param);
 8009088:	79fb      	ldrb	r3, [r7, #7]
 800908a:	6839      	ldr	r1, [r7, #0]
 800908c:	4618      	mov	r0, r3
 800908e:	f7ff fedb 	bl	8008e48 <srvcall_proc>
}
 8009092:	bf00      	nop
 8009094:	3708      	adds	r7, #8
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}
	...

0800909c <kz_get_time_ms>:

uint32 kz_get_time_ms(void)
{
 800909c:	b480      	push	{r7}
 800909e:	af00      	add	r7, sp, #0
	return mng_time.time_ms;
 80090a0:	4b03      	ldr	r3, [pc, #12]	; (80090b0 <kz_get_time_ms+0x14>)
 80090a2:	681b      	ldr	r3, [r3, #0]
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	46bd      	mov	sp, r7
 80090a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ac:	4770      	bx	lr
 80090ae:	bf00      	nop
 80090b0:	2007a2c0 	.word	0x2007a2c0

080090b4 <kz_get_time_s>:

uint32 kz_get_time_s(void)
{
 80090b4:	b480      	push	{r7}
 80090b6:	af00      	add	r7, sp, #0
	return mng_time.time_s;
 80090b8:	4b03      	ldr	r3, [pc, #12]	; (80090c8 <kz_get_time_s+0x14>)
 80090ba:	685b      	ldr	r3, [r3, #4]
}
 80090bc:	4618      	mov	r0, r3
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr
 80090c6:	bf00      	nop
 80090c8:	2007a2c0 	.word	0x2007a2c0

080090cc <SysTick_init>:

/* Systick */
void static SysTick_init(void)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	af00      	add	r7, sp, #0
	/* 1usSystick */
	SysTick_Config(SystemCoreClock / 1000);
 80090d0:	4b05      	ldr	r3, [pc, #20]	; (80090e8 <SysTick_init+0x1c>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a05      	ldr	r2, [pc, #20]	; (80090ec <SysTick_init+0x20>)
 80090d6:	fba2 2303 	umull	r2, r3, r2, r3
 80090da:	099b      	lsrs	r3, r3, #6
 80090dc:	4618      	mov	r0, r3
 80090de:	f7ff fa71 	bl	80085c4 <SysTick_Config>
}
 80090e2:	bf00      	nop
 80090e4:	bd80      	pop	{r7, pc}
 80090e6:	bf00      	nop
 80090e8:	2004004c 	.word	0x2004004c
 80090ec:	10624dd3 	.word	0x10624dd3

080090f0 <SysTick_Handler>:

/* Systick */
void SysTick_Handler(void)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	af00      	add	r7, sp, #0
	/*  */
	mng_time.time_ms++;
 80090f4:	4b0a      	ldr	r3, [pc, #40]	; (8009120 <SysTick_Handler+0x30>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	3301      	adds	r3, #1
 80090fa:	4a09      	ldr	r2, [pc, #36]	; (8009120 <SysTick_Handler+0x30>)
 80090fc:	6013      	str	r3, [r2, #0]
	/* 1000mso */
	if(1000 == mng_time.time_ms){
 80090fe:	4b08      	ldr	r3, [pc, #32]	; (8009120 <SysTick_Handler+0x30>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009106:	d107      	bne.n	8009118 <SysTick_Handler+0x28>
		mng_time.time_s++;
 8009108:	4b05      	ldr	r3, [pc, #20]	; (8009120 <SysTick_Handler+0x30>)
 800910a:	685b      	ldr	r3, [r3, #4]
 800910c:	3301      	adds	r3, #1
 800910e:	4a04      	ldr	r2, [pc, #16]	; (8009120 <SysTick_Handler+0x30>)
 8009110:	6053      	str	r3, [r2, #4]
		mng_time.time_ms = 0;
 8009112:	4b03      	ldr	r3, [pc, #12]	; (8009120 <SysTick_Handler+0x30>)
 8009114:	2200      	movs	r2, #0
 8009116:	601a      	str	r2, [r3, #0]
	}
	
	/* ^XN`FbN */
	mng_tsleep();
 8009118:	f000 f804 	bl	8009124 <mng_tsleep>
}
 800911c:	bf00      	nop
 800911e:	bd80      	pop	{r7, pc}
 8009120:	2007a2c0 	.word	0x2007a2c0

08009124 <mng_tsleep>:

static void mng_tsleep(void)
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
	int i;
	kz_thread *current_task;
	kz_thread *prev_task;
	
	current_task = timque[0].head;
 800912a:	4b35      	ldr	r3, [pc, #212]	; (8009200 <mng_tsleep+0xdc>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	607b      	str	r3, [r7, #4]
	prev_task = timque[0].head;
 8009130:	4b33      	ldr	r3, [pc, #204]	; (8009200 <mng_tsleep+0xdc>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	603b      	str	r3, [r7, #0]
	
	while(NULL != current_task) {
 8009136:	e059      	b.n	80091ec <mng_tsleep+0xc8>
		if(0 == current_task->time){
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d14b      	bne.n	80091d8 <mng_tsleep+0xb4>
			/* fB[L[*/
			if(readyque[current_task->priority].tail) {
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	69db      	ldr	r3, [r3, #28]
 8009144:	4a2f      	ldr	r2, [pc, #188]	; (8009204 <mng_tsleep+0xe0>)
 8009146:	00db      	lsls	r3, r3, #3
 8009148:	4413      	add	r3, r2
 800914a:	685b      	ldr	r3, [r3, #4]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d008      	beq.n	8009162 <mng_tsleep+0x3e>
				readyque[current_task->priority].tail->next = current_task;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	69db      	ldr	r3, [r3, #28]
 8009154:	4a2b      	ldr	r2, [pc, #172]	; (8009204 <mng_tsleep+0xe0>)
 8009156:	00db      	lsls	r3, r3, #3
 8009158:	4413      	add	r3, r2
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	687a      	ldr	r2, [r7, #4]
 800915e:	601a      	str	r2, [r3, #0]
 8009160:	e005      	b.n	800916e <mng_tsleep+0x4a>
			} else {
				readyque[current_task->priority].head = current_task;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	69db      	ldr	r3, [r3, #28]
 8009166:	4927      	ldr	r1, [pc, #156]	; (8009204 <mng_tsleep+0xe0>)
 8009168:	687a      	ldr	r2, [r7, #4]
 800916a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			}
			readyque[current_task->priority].tail = current_task;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	69db      	ldr	r3, [r3, #28]
 8009172:	4a24      	ldr	r2, [pc, #144]	; (8009204 <mng_tsleep+0xe0>)
 8009174:	00db      	lsls	r3, r3, #3
 8009176:	4413      	add	r3, r2
 8009178:	687a      	ldr	r2, [r7, #4]
 800917a:	605a      	str	r2, [r3, #4]
			current_task->flags |= KZ_THREAD_FLAG_READY;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009180:	f043 0201 	orr.w	r2, r3, #1
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	629a      	str	r2, [r3, #40]	; 0x28
			/* timqueO */
			/*   O^XNt_next^XNt_next(fB[L[^XNtimqueO) */
			prev_task->t_next = current_task->t_next;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	685a      	ldr	r2, [r3, #4]
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	605a      	str	r2, [r3, #4]
			/*   timqueO^XNtimque */
			if(current_task == timque[0].head) {
 8009190:	4b1b      	ldr	r3, [pc, #108]	; (8009200 <mng_tsleep+0xdc>)
 8009192:	681a      	ldr	r2, [r3, #0]
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	429a      	cmp	r2, r3
 8009198:	d10f      	bne.n	80091ba <mng_tsleep+0x96>
				/*   O^XNtimque */
				if(NULL == current_task->t_next) {
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d106      	bne.n	80091b0 <mng_tsleep+0x8c>
					/*    timqueNULL */
					timque[0].head = NULL;
 80091a2:	4b17      	ldr	r3, [pc, #92]	; (8009200 <mng_tsleep+0xdc>)
 80091a4:	2200      	movs	r2, #0
 80091a6:	601a      	str	r2, [r3, #0]
					timque[0].tail = NULL;
 80091a8:	4b15      	ldr	r3, [pc, #84]	; (8009200 <mng_tsleep+0xdc>)
 80091aa:	2200      	movs	r2, #0
 80091ac:	605a      	str	r2, [r3, #4]
 80091ae:	e00c      	b.n	80091ca <mng_tsleep+0xa6>
					/*   O^XNO^XN */
				} else {
					/*   timque^XNt_next */
					timque[0].head = current_task->t_next;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	4a12      	ldr	r2, [pc, #72]	; (8009200 <mng_tsleep+0xdc>)
 80091b6:	6013      	str	r3, [r2, #0]
 80091b8:	e007      	b.n	80091ca <mng_tsleep+0xa6>
				}
				/*   O^XNtimque */
			} else if (current_task == timque[0].tail) {
 80091ba:	4b11      	ldr	r3, [pc, #68]	; (8009200 <mng_tsleep+0xdc>)
 80091bc:	685a      	ldr	r2, [r3, #4]
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	429a      	cmp	r2, r3
 80091c2:	d102      	bne.n	80091ca <mng_tsleep+0xa6>
				/*   timqueO^XN */
				timque[0].tail = prev_task;
 80091c4:	4a0e      	ldr	r2, [pc, #56]	; (8009200 <mng_tsleep+0xdc>)
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	6053      	str	r3, [r2, #4]
			}
			/* timqueOAfBXpb`^XNnext|C^NA */
			current_task->t_next = NULL;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	605a      	str	r2, [r3, #4]
			/* ^XNXV */
			current_task = prev_task->t_next;
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	607b      	str	r3, [r7, #4]
 80091d6:	e009      	b.n	80091ec <mng_tsleep+0xc8>
		} else {
			/* 1 */
			current_task->time--;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	689b      	ldr	r3, [r3, #8]
 80091dc:	1e5a      	subs	r2, r3, #1
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	609a      	str	r2, [r3, #8]
			/* O^XNXV */
			prev_task = current_task;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	603b      	str	r3, [r7, #0]
			/* ^XNXV */
			current_task = current_task->t_next;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	685b      	ldr	r3, [r3, #4]
 80091ea:	607b      	str	r3, [r7, #4]
	while(NULL != current_task) {
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d1a2      	bne.n	8009138 <mng_tsleep+0x14>
		}
	}
}
 80091f2:	bf00      	nop
 80091f4:	370c      	adds	r7, #12
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr
 80091fe:	bf00      	nop
 8009200:	2007a348 	.word	0x2007a348
 8009204:	2007a2c8 	.word	0x2007a2c8

08009208 <kzmem_init_pool>:

#define MEMORY_AREA_NUM (sizeof(pool) / sizeof(*pool))

/* Ev[ */
static int kzmem_init_pool(kzmem_pool *p)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b086      	sub	sp, #24
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  kzmem_block *mp;
  kzmem_block **mpp;
  extern char _system_pool_start; /* JEXNvg` */
  static char *area = &_system_pool_start;

  mp = (kzmem_block *)area;
 8009210:	4b18      	ldr	r3, [pc, #96]	; (8009274 <kzmem_init_pool+0x6c>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	613b      	str	r3, [r7, #16]

  /* XNXgq */
  mpp = &p->free;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	3308      	adds	r3, #8
 800921a:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < p->num; i++) {
 800921c:	2300      	movs	r3, #0
 800921e:	617b      	str	r3, [r7, #20]
 8009220:	e01d      	b.n	800925e <kzmem_init_pool+0x56>
    *mpp = mp;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	693a      	ldr	r2, [r7, #16]
 8009226:	601a      	str	r2, [r3, #0]
    memset(mp, 0, sizeof(*mp));
 8009228:	2208      	movs	r2, #8
 800922a:	2100      	movs	r1, #0
 800922c:	6938      	ldr	r0, [r7, #16]
 800922e:	f000 fb14 	bl	800985a <memset>
    mp->size = p->size;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681a      	ldr	r2, [r3, #0]
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	605a      	str	r2, [r3, #4]
    mpp = &(mp->next);
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	60fb      	str	r3, [r7, #12]
    mp = (kzmem_block *)((char *)mp + p->size);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	461a      	mov	r2, r3
 8009244:	693b      	ldr	r3, [r7, #16]
 8009246:	4413      	add	r3, r2
 8009248:	613b      	str	r3, [r7, #16]
    area += p->size;
 800924a:	4b0a      	ldr	r3, [pc, #40]	; (8009274 <kzmem_init_pool+0x6c>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	687a      	ldr	r2, [r7, #4]
 8009250:	6812      	ldr	r2, [r2, #0]
 8009252:	4413      	add	r3, r2
 8009254:	4a07      	ldr	r2, [pc, #28]	; (8009274 <kzmem_init_pool+0x6c>)
 8009256:	6013      	str	r3, [r2, #0]
  for (i = 0; i < p->num; i++) {
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	3301      	adds	r3, #1
 800925c:	617b      	str	r3, [r7, #20]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	685a      	ldr	r2, [r3, #4]
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	429a      	cmp	r2, r3
 8009266:	dcdc      	bgt.n	8009222 <kzmem_init_pool+0x1a>
  }

  return 0;
 8009268:	2300      	movs	r3, #0
}
 800926a:	4618      	mov	r0, r3
 800926c:	3718      	adds	r7, #24
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}
 8009272:	bf00      	nop
 8009274:	20040048 	.word	0x20040048

08009278 <kzmem_init>:

/* I */
int kzmem_init(void)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b082      	sub	sp, #8
 800927c:	af00      	add	r7, sp, #0
  int i;
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 800927e:	2300      	movs	r3, #0
 8009280:	607b      	str	r3, [r7, #4]
 8009282:	e00c      	b.n	800929e <kzmem_init+0x26>
    kzmem_init_pool(&pool[i]); /* eEv[ */
 8009284:	687a      	ldr	r2, [r7, #4]
 8009286:	4613      	mov	r3, r2
 8009288:	005b      	lsls	r3, r3, #1
 800928a:	4413      	add	r3, r2
 800928c:	009b      	lsls	r3, r3, #2
 800928e:	4a08      	ldr	r2, [pc, #32]	; (80092b0 <kzmem_init+0x38>)
 8009290:	4413      	add	r3, r2
 8009292:	4618      	mov	r0, r3
 8009294:	f7ff ffb8 	bl	8009208 <kzmem_init_pool>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	3301      	adds	r3, #1
 800929c:	607b      	str	r3, [r7, #4]
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2b04      	cmp	r3, #4
 80092a2:	d9ef      	bls.n	8009284 <kzmem_init+0xc>
  }
  return 0;
 80092a4:	2300      	movs	r3, #0
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3708      	adds	r7, #8
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}
 80092ae:	bf00      	nop
 80092b0:	2004000c 	.word	0x2004000c

080092b4 <kzmem_alloc>:

/* Il */
void *kzmem_alloc(int size)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b086      	sub	sp, #24
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
	int i;
	kzmem_block *mp;
	kzmem_pool *p;
	
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80092bc:	2300      	movs	r3, #0
 80092be:	617b      	str	r3, [r7, #20]
 80092c0:	e027      	b.n	8009312 <kzmem_alloc+0x5e>
		p = &pool[i];
 80092c2:	697a      	ldr	r2, [r7, #20]
 80092c4:	4613      	mov	r3, r2
 80092c6:	005b      	lsls	r3, r3, #1
 80092c8:	4413      	add	r3, r2
 80092ca:	009b      	lsls	r3, r3, #2
 80092cc:	4a16      	ldr	r2, [pc, #88]	; (8009328 <kzmem_alloc+0x74>)
 80092ce:	4413      	add	r3, r2
 80092d0:	613b      	str	r3, [r7, #16]
		if (size <= p->size - sizeof(kzmem_block)) {
 80092d2:	693b      	ldr	r3, [r7, #16]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f1a3 0208 	sub.w	r2, r3, #8
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	429a      	cmp	r2, r3
 80092de:	d315      	bcc.n	800930c <kzmem_alloc+0x58>
			if (p->free == NULL) { /* (EubNs) */
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d103      	bne.n	80092f0 <kzmem_alloc+0x3c>
				kz_sysdown();
 80092e8:	f7ff fea6 	bl	8009038 <kz_sysdown>
				return NULL;
 80092ec:	2300      	movs	r3, #0
 80092ee:	e016      	b.n	800931e <kzmem_alloc+0x6a>
			}
			/* NXg */
			mp = p->free;
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	689b      	ldr	r3, [r3, #8]
 80092f4:	60fb      	str	r3, [r7, #12]
			p->free = p->free->next;
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	689b      	ldr	r3, [r3, #8]
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	609a      	str	r2, [r3, #8]
			mp->next = NULL;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2200      	movs	r2, #0
 8009304:	601a      	str	r2, [r3, #0]
			
			/*
			* p\CEubN\
			* CAhXD
			*/
			return mp + 1;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	3308      	adds	r3, #8
 800930a:	e008      	b.n	800931e <kzmem_alloc+0x6a>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 800930c:	697b      	ldr	r3, [r7, #20]
 800930e:	3301      	adds	r3, #1
 8009310:	617b      	str	r3, [r7, #20]
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	2b04      	cmp	r3, #4
 8009316:	d9d4      	bls.n	80092c2 <kzmem_alloc+0xe>
		}
	}
	
	/* wTCYi[Ev[ */
	kz_sysdown();
 8009318:	f7ff fe8e 	bl	8009038 <kz_sysdown>
	return NULL;
 800931c:	2300      	movs	r3, #0
}
 800931e:	4618      	mov	r0, r3
 8009320:	3718      	adds	r7, #24
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	2004000c 	.word	0x2004000c

0800932c <kzmem_free>:

/*  */
void kzmem_free(void *mem)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b086      	sub	sp, #24
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
	int i;
	kzmem_block *mp;
	kzmem_pool *p;

	/* O()EubN\ */
	mp = ((kzmem_block *)mem - 1);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	3b08      	subs	r3, #8
 8009338:	613b      	str	r3, [r7, #16]

	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 800933a:	2300      	movs	r3, #0
 800933c:	617b      	str	r3, [r7, #20]
 800933e:	e018      	b.n	8009372 <kzmem_free+0x46>
		p = &pool[i];
 8009340:	697a      	ldr	r2, [r7, #20]
 8009342:	4613      	mov	r3, r2
 8009344:	005b      	lsls	r3, r3, #1
 8009346:	4413      	add	r3, r2
 8009348:	009b      	lsls	r3, r3, #2
 800934a:	4a0e      	ldr	r2, [pc, #56]	; (8009384 <kzmem_free+0x58>)
 800934c:	4413      	add	r3, r2
 800934e:	60fb      	str	r3, [r7, #12]
		if (mp->size == p->size) {
 8009350:	693b      	ldr	r3, [r7, #16]
 8009352:	685a      	ldr	r2, [r3, #4]
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	429a      	cmp	r2, r3
 800935a:	d107      	bne.n	800936c <kzmem_free+0x40>
			/* NXg */
			mp->next = p->free;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	689a      	ldr	r2, [r3, #8]
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	601a      	str	r2, [r3, #0]
			p->free = mp;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	693a      	ldr	r2, [r7, #16]
 8009368:	609a      	str	r2, [r3, #8]
			
			return;
 800936a:	e007      	b.n	800937c <kzmem_free+0x50>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	3301      	adds	r3, #1
 8009370:	617b      	str	r3, [r7, #20]
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	2b04      	cmp	r3, #4
 8009376:	d9e3      	bls.n	8009340 <kzmem_free+0x14>
		}
	}

  kz_sysdown();
 8009378:	f7ff fe5e 	bl	8009038 <kz_sysdown>
}
 800937c:	3718      	adds	r7, #24
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}
 8009382:	bf00      	nop
 8009384:	2004000c 	.word	0x2004000c

08009388 <kz_run>:

/* VXeER[ */

kz_thread_id_t kz_run(kz_func_t func, char *name, int priority, int stacksize,
		      int argc, char *argv[])
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b08c      	sub	sp, #48	; 0x30
 800938c:	af00      	add	r7, sp, #0
 800938e:	60f8      	str	r0, [r7, #12]
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	607a      	str	r2, [r7, #4]
 8009394:	603b      	str	r3, [r7, #0]
  kz_syscall_param_t param;
  param.un.run.func = func;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	617b      	str	r3, [r7, #20]
  param.un.run.name = name;
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	61bb      	str	r3, [r7, #24]
  param.un.run.priority = priority;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	61fb      	str	r3, [r7, #28]
  param.un.run.stacksize = stacksize;
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	623b      	str	r3, [r7, #32]
  param.un.run.argc = argc;
 80093a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093a8:	627b      	str	r3, [r7, #36]	; 0x24
  param.un.run.argv = argv;
 80093aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093ac:	62bb      	str	r3, [r7, #40]	; 0x28
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 80093ae:	f107 0314 	add.w	r3, r7, #20
 80093b2:	4619      	mov	r1, r3
 80093b4:	2000      	movs	r0, #0
 80093b6:	f7ff fe47 	bl	8009048 <kz_syscall>
  return param.un.run.ret;
 80093ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80093bc:	4618      	mov	r0, r3
 80093be:	3730      	adds	r7, #48	; 0x30
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <kz_exit>:

void kz_exit(void)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	af00      	add	r7, sp, #0
  kz_syscall(KZ_SYSCALL_TYPE_EXIT, NULL);
 80093c8:	2100      	movs	r1, #0
 80093ca:	2001      	movs	r0, #1
 80093cc:	f7ff fe3c 	bl	8009048 <kz_syscall>
}
 80093d0:	bf00      	nop
 80093d2:	bd80      	pop	{r7, pc}

080093d4 <kz_sleep>:
  kz_syscall(KZ_SYSCALL_TYPE_WAIT, &param);
  return param.un.wait.ret;
}

int kz_sleep(void)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b088      	sub	sp, #32
 80093d8:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_SLEEP, &param);
 80093da:	1d3b      	adds	r3, r7, #4
 80093dc:	4619      	mov	r1, r3
 80093de:	2003      	movs	r0, #3
 80093e0:	f7ff fe32 	bl	8009048 <kz_syscall>
  return param.un.sleep.ret;
 80093e4:	687b      	ldr	r3, [r7, #4]
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3720      	adds	r7, #32
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}

080093ee <kz_getid>:
  kz_syscall(KZ_SYSCALL_TYPE_WAKEUP, &param);
  return param.un.wakeup.ret;
}

kz_thread_id_t kz_getid(void)
{
 80093ee:	b580      	push	{r7, lr}
 80093f0:	b088      	sub	sp, #32
 80093f2:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_GETID, &param);
 80093f4:	1d3b      	adds	r3, r7, #4
 80093f6:	4619      	mov	r1, r3
 80093f8:	2005      	movs	r0, #5
 80093fa:	f7ff fe25 	bl	8009048 <kz_syscall>
  return param.un.getid.ret;
 80093fe:	687b      	ldr	r3, [r7, #4]
}
 8009400:	4618      	mov	r0, r3
 8009402:	3720      	adds	r7, #32
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}

08009408 <kz_chpri>:

int kz_chpri(int priority)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b08a      	sub	sp, #40	; 0x28
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.chpri.priority = priority;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_CHPRI, &param);
 8009414:	f107 030c 	add.w	r3, r7, #12
 8009418:	4619      	mov	r1, r3
 800941a:	2006      	movs	r0, #6
 800941c:	f7ff fe14 	bl	8009048 <kz_syscall>
  return param.un.chpri.ret;
 8009420:	693b      	ldr	r3, [r7, #16]
}
 8009422:	4618      	mov	r0, r3
 8009424:	3728      	adds	r7, #40	; 0x28
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}

0800942a <kz_kmalloc>:

void *kz_kmalloc(int size)
{
 800942a:	b580      	push	{r7, lr}
 800942c:	b08a      	sub	sp, #40	; 0x28
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
	kz_syscall_param_t param;
	uint32_t result;
	
	__asm volatile ("MRS %0, basepri" : "=r" (result) );
 8009432:	f3ef 8311 	mrs	r3, BASEPRI
 8009436:	627b      	str	r3, [r7, #36]	; 0x24
	param.un.kmalloc.size = size;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	60bb      	str	r3, [r7, #8]
	param.un.kmalloc.ret = 0xAAAAAAAA;
 800943c:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
 8009440:	60fb      	str	r3, [r7, #12]
	
	kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 8009442:	f107 0308 	add.w	r3, r7, #8
 8009446:	4619      	mov	r1, r3
 8009448:	2007      	movs	r0, #7
 800944a:	f7ff fdfd 	bl	8009048 <kz_syscall>
	return param.un.kmalloc.ret;
 800944e:	68fb      	ldr	r3, [r7, #12]
}
 8009450:	4618      	mov	r0, r3
 8009452:	3728      	adds	r7, #40	; 0x28
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}

08009458 <kz_kmfree>:

int kz_kmfree(void *p)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b08a      	sub	sp, #40	; 0x28
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmfree.p = p;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMFREE, &param);
 8009464:	f107 030c 	add.w	r3, r7, #12
 8009468:	4619      	mov	r1, r3
 800946a:	2008      	movs	r0, #8
 800946c:	f7ff fdec 	bl	8009048 <kz_syscall>
  return param.un.kmfree.ret;
 8009470:	693b      	ldr	r3, [r7, #16]
}
 8009472:	4618      	mov	r0, r3
 8009474:	3728      	adds	r7, #40	; 0x28
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}

0800947a <kz_send>:

int kz_send(kz_msgbox_id_t id, int size, char *p)
{
 800947a:	b580      	push	{r7, lr}
 800947c:	b08c      	sub	sp, #48	; 0x30
 800947e:	af00      	add	r7, sp, #0
 8009480:	4603      	mov	r3, r0
 8009482:	60b9      	str	r1, [r7, #8]
 8009484:	607a      	str	r2, [r7, #4]
 8009486:	73fb      	strb	r3, [r7, #15]
	kz_syscall_param_t param;
	
	param.un.send.id = id;
 8009488:	7bfb      	ldrb	r3, [r7, #15]
 800948a:	753b      	strb	r3, [r7, #20]
	param.un.send.size = size;
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	61bb      	str	r3, [r7, #24]
	param.un.send.p = p;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	61fb      	str	r3, [r7, #28]
	
	kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 8009494:	f107 0314 	add.w	r3, r7, #20
 8009498:	4619      	mov	r1, r3
 800949a:	2009      	movs	r0, #9
 800949c:	f7ff fdd4 	bl	8009048 <kz_syscall>
	return param.un.send.ret;
 80094a0:	6a3b      	ldr	r3, [r7, #32]
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3730      	adds	r7, #48	; 0x30
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}

080094aa <kz_recv>:

kz_thread_id_t kz_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 80094aa:	b580      	push	{r7, lr}
 80094ac:	b08c      	sub	sp, #48	; 0x30
 80094ae:	af00      	add	r7, sp, #0
 80094b0:	4603      	mov	r3, r0
 80094b2:	60b9      	str	r1, [r7, #8]
 80094b4:	607a      	str	r2, [r7, #4]
 80094b6:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.recv.id = id;
 80094b8:	7bfb      	ldrb	r3, [r7, #15]
 80094ba:	753b      	strb	r3, [r7, #20]
  param.un.recv.sizep = sizep;
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	61bb      	str	r3, [r7, #24]
  param.un.recv.pp = pp;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 80094c4:	f107 0314 	add.w	r3, r7, #20
 80094c8:	4619      	mov	r1, r3
 80094ca:	200a      	movs	r0, #10
 80094cc:	f7ff fdbc 	bl	8009048 <kz_syscall>
  return param.un.recv.ret;
 80094d0:	6a3b      	ldr	r3, [r7, #32]
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3730      	adds	r7, #48	; 0x30
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}

080094da <kz_setintr>:

int kz_setintr(softvec_type_t type, kz_handler_t handler)
{
 80094da:	b580      	push	{r7, lr}
 80094dc:	b08a      	sub	sp, #40	; 0x28
 80094de:	af00      	add	r7, sp, #0
 80094e0:	4603      	mov	r3, r0
 80094e2:	6039      	str	r1, [r7, #0]
 80094e4:	80fb      	strh	r3, [r7, #6]
  kz_syscall_param_t param;
  param.un.setintr.type = type;
 80094e6:	88fb      	ldrh	r3, [r7, #6]
 80094e8:	81bb      	strh	r3, [r7, #12]
  param.un.setintr.handler = handler;
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	613b      	str	r3, [r7, #16]
  kz_syscall(KZ_SYSCALL_TYPE_SETINTR, &param);
 80094ee:	f107 030c 	add.w	r3, r7, #12
 80094f2:	4619      	mov	r1, r3
 80094f4:	200b      	movs	r0, #11
 80094f6:	f7ff fda7 	bl	8009048 <kz_syscall>
  return param.un.setintr.ret;
 80094fa:	697b      	ldr	r3, [r7, #20]
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3728      	adds	r7, #40	; 0x28
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}

08009504 <kz_tsleep>:

int kz_tsleep(int time)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b08a      	sub	sp, #40	; 0x28
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.tsleep.time = time;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_TSLEEP, &param);
 8009510:	f107 030c 	add.w	r3, r7, #12
 8009514:	4619      	mov	r1, r3
 8009516:	200c      	movs	r0, #12
 8009518:	f7ff fd96 	bl	8009048 <kz_syscall>
  return param.un.tsleep.ret;
 800951c:	693b      	ldr	r3, [r7, #16]
}
 800951e:	4618      	mov	r0, r3
 8009520:	3728      	adds	r7, #40	; 0x28
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}

08009526 <kx_wakeup>:

/* T[rXER[ */

int kx_wakeup(kz_thread_id_t id)
{
 8009526:	b580      	push	{r7, lr}
 8009528:	b08a      	sub	sp, #40	; 0x28
 800952a:	af00      	add	r7, sp, #0
 800952c:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.wakeup.id = id;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	60fb      	str	r3, [r7, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_WAKEUP, &param);
 8009532:	f107 030c 	add.w	r3, r7, #12
 8009536:	4619      	mov	r1, r3
 8009538:	2004      	movs	r0, #4
 800953a:	f7ff fd9f 	bl	800907c <kz_srvcall>
  return param.un.wakeup.ret;
 800953e:	693b      	ldr	r3, [r7, #16]
}
 8009540:	4618      	mov	r0, r3
 8009542:	3728      	adds	r7, #40	; 0x28
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}

08009548 <kx_kmalloc>:

void *kx_kmalloc(int size)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b08a      	sub	sp, #40	; 0x28
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmalloc.size = size;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	60fb      	str	r3, [r7, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 8009554:	f107 030c 	add.w	r3, r7, #12
 8009558:	4619      	mov	r1, r3
 800955a:	2007      	movs	r0, #7
 800955c:	f7ff fd8e 	bl	800907c <kz_srvcall>
  return param.un.kmalloc.ret;
 8009560:	693b      	ldr	r3, [r7, #16]
}
 8009562:	4618      	mov	r0, r3
 8009564:	3728      	adds	r7, #40	; 0x28
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}

0800956a <kx_send>:
  kz_srvcall(KZ_SYSCALL_TYPE_KMFREE, &param);
  return param.un.kmfree.ret;
}

int kx_send(kz_msgbox_id_t id, int size, char *p)
{
 800956a:	b580      	push	{r7, lr}
 800956c:	b08c      	sub	sp, #48	; 0x30
 800956e:	af00      	add	r7, sp, #0
 8009570:	4603      	mov	r3, r0
 8009572:	60b9      	str	r1, [r7, #8]
 8009574:	607a      	str	r2, [r7, #4]
 8009576:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.send.id = id;
 8009578:	7bfb      	ldrb	r3, [r7, #15]
 800957a:	753b      	strb	r3, [r7, #20]
  param.un.send.size = size;
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	61bb      	str	r3, [r7, #24]
  param.un.send.p = p;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	61fb      	str	r3, [r7, #28]
  kz_srvcall(KZ_SYSCALL_TYPE_SEND, &param);
 8009584:	f107 0314 	add.w	r3, r7, #20
 8009588:	4619      	mov	r1, r3
 800958a:	2009      	movs	r0, #9
 800958c:	f7ff fd76 	bl	800907c <kz_srvcall>
  return param.un.send.ret;
 8009590:	6a3b      	ldr	r3, [r7, #32]
}
 8009592:	4618      	mov	r0, r3
 8009594:	3730      	adds	r7, #48	; 0x30
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
	...

0800959c <pin_function_init>:
};

// 
// 
void pin_function_init(void)
{
 800959c:	b590      	push	{r4, r7, lr}
 800959e:	b083      	sub	sp, #12
 80095a0:	af00      	add	r7, sp, #0
	uint32_t size;
	uint32_t i;
	
	// 
	size = sizeof(pin_func)/sizeof(pin_func[0]);
 80095a2:	232f      	movs	r3, #47	; 0x2f
 80095a4:	603b      	str	r3, [r7, #0]
	
	// 
	for (i = 0; i < size; i++) {
 80095a6:	2300      	movs	r3, #0
 80095a8:	607b      	str	r3, [r7, #4]
 80095aa:	e03e      	b.n	800962a <pin_function_init+0x8e>
		// GPIO
		if (pin_func[i].pin_state) {
 80095ac:	4923      	ldr	r1, [pc, #140]	; (800963c <pin_function_init+0xa0>)
 80095ae:	687a      	ldr	r2, [r7, #4]
 80095b0:	4613      	mov	r3, r2
 80095b2:	00db      	lsls	r3, r3, #3
 80095b4:	1a9b      	subs	r3, r3, r2
 80095b6:	009b      	lsls	r3, r3, #2
 80095b8:	440b      	add	r3, r1
 80095ba:	3318      	adds	r3, #24
 80095bc:	781b      	ldrb	r3, [r3, #0]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d01d      	beq.n	80095fe <pin_function_init+0x62>
			HAL_GPIO_WritePin(pin_func[i].pin_group, &(pin_func[i].pin_cfg), pin_func[i].pin_state);
 80095c2:	491e      	ldr	r1, [pc, #120]	; (800963c <pin_function_init+0xa0>)
 80095c4:	687a      	ldr	r2, [r7, #4]
 80095c6:	4613      	mov	r3, r2
 80095c8:	00db      	lsls	r3, r3, #3
 80095ca:	1a9b      	subs	r3, r3, r2
 80095cc:	009b      	lsls	r3, r3, #2
 80095ce:	440b      	add	r3, r1
 80095d0:	6818      	ldr	r0, [r3, #0]
 80095d2:	687a      	ldr	r2, [r7, #4]
 80095d4:	4613      	mov	r3, r2
 80095d6:	00db      	lsls	r3, r3, #3
 80095d8:	1a9b      	subs	r3, r3, r2
 80095da:	009b      	lsls	r3, r3, #2
 80095dc:	4a17      	ldr	r2, [pc, #92]	; (800963c <pin_function_init+0xa0>)
 80095de:	4413      	add	r3, r2
 80095e0:	3304      	adds	r3, #4
 80095e2:	b29c      	uxth	r4, r3
 80095e4:	4915      	ldr	r1, [pc, #84]	; (800963c <pin_function_init+0xa0>)
 80095e6:	687a      	ldr	r2, [r7, #4]
 80095e8:	4613      	mov	r3, r2
 80095ea:	00db      	lsls	r3, r3, #3
 80095ec:	1a9b      	subs	r3, r3, r2
 80095ee:	009b      	lsls	r3, r3, #2
 80095f0:	440b      	add	r3, r1
 80095f2:	3318      	adds	r3, #24
 80095f4:	781b      	ldrb	r3, [r3, #0]
 80095f6:	461a      	mov	r2, r3
 80095f8:	4621      	mov	r1, r4
 80095fa:	f7f7 f909 	bl	8000810 <HAL_GPIO_WritePin>
		}
		// pin
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 80095fe:	490f      	ldr	r1, [pc, #60]	; (800963c <pin_function_init+0xa0>)
 8009600:	687a      	ldr	r2, [r7, #4]
 8009602:	4613      	mov	r3, r2
 8009604:	00db      	lsls	r3, r3, #3
 8009606:	1a9b      	subs	r3, r3, r2
 8009608:	009b      	lsls	r3, r3, #2
 800960a:	440b      	add	r3, r1
 800960c:	6818      	ldr	r0, [r3, #0]
 800960e:	687a      	ldr	r2, [r7, #4]
 8009610:	4613      	mov	r3, r2
 8009612:	00db      	lsls	r3, r3, #3
 8009614:	1a9b      	subs	r3, r3, r2
 8009616:	009b      	lsls	r3, r3, #2
 8009618:	4a08      	ldr	r2, [pc, #32]	; (800963c <pin_function_init+0xa0>)
 800961a:	4413      	add	r3, r2
 800961c:	3304      	adds	r3, #4
 800961e:	4619      	mov	r1, r3
 8009620:	f7f6 ff4c 	bl	80004bc <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	3301      	adds	r3, #1
 8009628:	607b      	str	r3, [r7, #4]
 800962a:	687a      	ldr	r2, [r7, #4]
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	429a      	cmp	r2, r3
 8009630:	d3bc      	bcc.n	80095ac <pin_function_init+0x10>
	}
 8009632:	bf00      	nop
 8009634:	370c      	adds	r7, #12
 8009636:	46bd      	mov	sp, r7
 8009638:	bd90      	pop	{r4, r7, pc}
 800963a:	bf00      	nop
 800963c:	0800a3ec 	.word	0x0800a3ec

08009640 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009640:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009678 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8009644:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8009646:	e003      	b.n	8009650 <LoopCopyDataInit>

08009648 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8009648:	4b0c      	ldr	r3, [pc, #48]	; (800967c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800964a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800964c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800964e:	3104      	adds	r1, #4

08009650 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8009650:	480b      	ldr	r0, [pc, #44]	; (8009680 <LoopForever+0xa>)
	ldr	r3, =_edata
 8009652:	4b0c      	ldr	r3, [pc, #48]	; (8009684 <LoopForever+0xe>)
	adds	r2, r0, r1
 8009654:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8009656:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8009658:	d3f6      	bcc.n	8009648 <CopyDataInit>
	ldr	r2, =_sbss
 800965a:	4a0b      	ldr	r2, [pc, #44]	; (8009688 <LoopForever+0x12>)
	b	LoopFillZerobss
 800965c:	e002      	b.n	8009664 <LoopFillZerobss>

0800965e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800965e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8009660:	f842 3b04 	str.w	r3, [r2], #4

08009664 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8009664:	4b09      	ldr	r3, [pc, #36]	; (800968c <LoopForever+0x16>)
	cmp	r2, r3
 8009666:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8009668:	d3f9      	bcc.n	800965e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800966a:	f000 f813 	bl	8009694 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800966e:	f000 f8c5 	bl	80097fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009672:	f7fd ff91 	bl	8007598 <main>

08009676 <LoopForever>:

LoopForever:
    b LoopForever
 8009676:	e7fe      	b.n	8009676 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009678:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 800967c:	0800a960 	.word	0x0800a960
	ldr	r0, =_sdata
 8009680:	20040000 	.word	0x20040000
	ldr	r3, =_edata
 8009684:	20040050 	.word	0x20040050
	ldr	r2, =_sbss
 8009688:	20040050 	.word	0x20040050
	ldr	r3, = _ebss
 800968c:	2007a35c 	.word	0x2007a35c

08009690 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009690:	e7fe      	b.n	8009690 <ADC1_IRQHandler>
	...

08009694 <SystemInit>:
  * @param	None
  * @retval None
  */

void SystemInit(void)
{
 8009694:	b480      	push	{r7}
 8009696:	af00      	add	r7, sp, #0
			
				1. PLLON
	*/
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009698:	4a17      	ldr	r2, [pc, #92]	; (80096f8 <SystemInit+0x64>)
 800969a:	4b17      	ldr	r3, [pc, #92]	; (80096f8 <SystemInit+0x64>)
 800969c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80096a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set MSION bit */
	RCC->CR |= RCC_CR_MSION;
 80096a8:	4a14      	ldr	r2, [pc, #80]	; (80096fc <SystemInit+0x68>)
 80096aa:	4b14      	ldr	r3, [pc, #80]	; (80096fc <SystemInit+0x68>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f043 0301 	orr.w	r3, r3, #1
 80096b2:	6013      	str	r3, [r2, #0]
	/* Reset CFGR register */
	RCC->CFGR = 0x00000000U;
 80096b4:	4b11      	ldr	r3, [pc, #68]	; (80096fc <SystemInit+0x68>)
 80096b6:	2200      	movs	r2, #0
 80096b8:	609a      	str	r2, [r3, #8]
	/* Reset HSEON, CSSON , HSION, and PLLON bits */
	RCC->CR &= 0xEAF6FFFFU;
 80096ba:	4a10      	ldr	r2, [pc, #64]	; (80096fc <SystemInit+0x68>)
 80096bc:	4b0f      	ldr	r3, [pc, #60]	; (80096fc <SystemInit+0x68>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80096c4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80096c8:	6013      	str	r3, [r2, #0]
	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x00001000U;
 80096ca:	4b0c      	ldr	r3, [pc, #48]	; (80096fc <SystemInit+0x68>)
 80096cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80096d0:	60da      	str	r2, [r3, #12]
	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 80096d2:	4a0a      	ldr	r2, [pc, #40]	; (80096fc <SystemInit+0x68>)
 80096d4:	4b09      	ldr	r3, [pc, #36]	; (80096fc <SystemInit+0x68>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80096dc:	6013      	str	r3, [r2, #0]
	/* Disable all interrupts */
	RCC->CIER = 0x00000000U;
 80096de:	4b07      	ldr	r3, [pc, #28]	; (80096fc <SystemInit+0x68>)
 80096e0:	2200      	movs	r2, #0
 80096e2:	619a      	str	r2, [r3, #24]
	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80096e4:	4b04      	ldr	r3, [pc, #16]	; (80096f8 <SystemInit+0x64>)
 80096e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80096ea:	609a      	str	r2, [r3, #8]
#endif
}
 80096ec:	bf00      	nop
 80096ee:	46bd      	mov	sp, r7
 80096f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f4:	4770      	bx	lr
 80096f6:	bf00      	nop
 80096f8:	e000ed00 	.word	0xe000ed00
 80096fc:	40021000 	.word	0x40021000

08009700 <is_ram_addr>:
	SystemCoreClock >>= tmp;
}

// RAM
uint8_t is_ram_addr(uint32_t addr) 
{
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
	if ((RAM1_START <= addr) && (addr < RAM3_END)) {
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800970e:	d305      	bcc.n	800971c <is_ram_addr+0x1c>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	4a06      	ldr	r2, [pc, #24]	; (800972c <is_ram_addr+0x2c>)
 8009714:	4293      	cmp	r3, r2
 8009716:	d801      	bhi.n	800971c <is_ram_addr+0x1c>
		return TRUE;
 8009718:	2301      	movs	r3, #1
 800971a:	e000      	b.n	800971e <is_ram_addr+0x1e>
	}
	return FALSE;
 800971c:	2300      	movs	r3, #0
}
 800971e:	4618      	mov	r0, r3
 8009720:	370c      	adds	r7, #12
 8009722:	46bd      	mov	sp, r7
 8009724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009728:	4770      	bx	lr
 800972a:	bf00      	nop
 800972c:	2009ffff 	.word	0x2009ffff

08009730 <is_peri_addr>:

// RAM
uint8_t is_peri_addr(uint32_t addr) 
{
 8009730:	b480      	push	{r7}
 8009732:	b083      	sub	sp, #12
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
	if (((PERFERAL_APB1_START <= addr) && (addr < PERFERAL_APB1_END)) ||
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800973e:	d303      	bcc.n	8009748 <is_peri_addr+0x18>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	4a12      	ldr	r2, [pc, #72]	; (800978c <is_peri_addr+0x5c>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d917      	bls.n	8009778 <is_peri_addr+0x48>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	4a11      	ldr	r2, [pc, #68]	; (8009790 <is_peri_addr+0x60>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d903      	bls.n	8009758 <is_peri_addr+0x28>
		((PERFERAL_APB2_START <= addr) && (addr < PERFERAL_APB2_END)) ||
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	4a10      	ldr	r2, [pc, #64]	; (8009794 <is_peri_addr+0x64>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d90f      	bls.n	8009778 <is_peri_addr+0x48>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	4a0f      	ldr	r2, [pc, #60]	; (8009798 <is_peri_addr+0x68>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d903      	bls.n	8009768 <is_peri_addr+0x38>
		((PERFERAL_AHB1_START <= addr) && (addr < PERFERAL_AHB1_END)) ||
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	4a0e      	ldr	r2, [pc, #56]	; (800979c <is_peri_addr+0x6c>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d907      	bls.n	8009778 <is_peri_addr+0x48>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800976e:	d305      	bcc.n	800977c <is_peri_addr+0x4c>
		((PERFERAL_AHB2_START <= addr) && (addr < PERFERAL_AHB2_END))) {
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	4a0b      	ldr	r2, [pc, #44]	; (80097a0 <is_peri_addr+0x70>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d801      	bhi.n	800977c <is_peri_addr+0x4c>
		return TRUE;
 8009778:	2301      	movs	r3, #1
 800977a:	e000      	b.n	800977e <is_peri_addr+0x4e>
	}
	return FALSE;
 800977c:	2300      	movs	r3, #0
}
 800977e:	4618      	mov	r0, r3
 8009780:	370c      	adds	r7, #12
 8009782:	46bd      	mov	sp, r7
 8009784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009788:	4770      	bx	lr
 800978a:	bf00      	nop
 800978c:	400097ff 	.word	0x400097ff
 8009790:	4000ffff 	.word	0x4000ffff
 8009794:	400163ff 	.word	0x400163ff
 8009798:	4001ffff 	.word	0x4001ffff
 800979c:	400243ff 	.word	0x400243ff
 80097a0:	50060bff 	.word	0x50060bff

080097a4 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b086      	sub	sp, #24
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f7f6 fd2f 	bl	8000210 <strlen>
 80097b2:	4603      	mov	r3, r0
 80097b4:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 80097b6:	2300      	movs	r3, #0
 80097b8:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 80097ba:	693a      	ldr	r2, [r7, #16]
 80097bc:	6879      	ldr	r1, [r7, #4]
 80097be:	2001      	movs	r0, #1
 80097c0:	f000 f85c 	bl	800987c <_write>
 80097c4:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 80097c6:	2201      	movs	r2, #1
 80097c8:	490b      	ldr	r1, [pc, #44]	; (80097f8 <puts+0x54>)
 80097ca:	2001      	movs	r0, #1
 80097cc:	f000 f856 	bl	800987c <_write>
 80097d0:	4602      	mov	r2, r0
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	4413      	add	r3, r2
 80097d6:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 80097d8:	693b      	ldr	r3, [r7, #16]
 80097da:	1c5a      	adds	r2, r3, #1
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	429a      	cmp	r2, r3
 80097e0:	d102      	bne.n	80097e8 <puts+0x44>
	{
		res = 0;
 80097e2:	2300      	movs	r3, #0
 80097e4:	617b      	str	r3, [r7, #20]
 80097e6:	e002      	b.n	80097ee <puts+0x4a>
	}
	else
	{
		res = EOF;
 80097e8:	f04f 33ff 	mov.w	r3, #4294967295
 80097ec:	617b      	str	r3, [r7, #20]
	}

	return res;
 80097ee:	697b      	ldr	r3, [r7, #20]
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3718      	adds	r7, #24
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}
 80097f8:	08009e34 	.word	0x08009e34

080097fc <__libc_init_array>:
 80097fc:	b570      	push	{r4, r5, r6, lr}
 80097fe:	4e0d      	ldr	r6, [pc, #52]	; (8009834 <__libc_init_array+0x38>)
 8009800:	4c0d      	ldr	r4, [pc, #52]	; (8009838 <__libc_init_array+0x3c>)
 8009802:	1ba4      	subs	r4, r4, r6
 8009804:	10a4      	asrs	r4, r4, #2
 8009806:	2500      	movs	r5, #0
 8009808:	42a5      	cmp	r5, r4
 800980a:	d109      	bne.n	8009820 <__libc_init_array+0x24>
 800980c:	4e0b      	ldr	r6, [pc, #44]	; (800983c <__libc_init_array+0x40>)
 800980e:	4c0c      	ldr	r4, [pc, #48]	; (8009840 <__libc_init_array+0x44>)
 8009810:	f000 f83c 	bl	800988c <_init>
 8009814:	1ba4      	subs	r4, r4, r6
 8009816:	10a4      	asrs	r4, r4, #2
 8009818:	2500      	movs	r5, #0
 800981a:	42a5      	cmp	r5, r4
 800981c:	d105      	bne.n	800982a <__libc_init_array+0x2e>
 800981e:	bd70      	pop	{r4, r5, r6, pc}
 8009820:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009824:	4798      	blx	r3
 8009826:	3501      	adds	r5, #1
 8009828:	e7ee      	b.n	8009808 <__libc_init_array+0xc>
 800982a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800982e:	4798      	blx	r3
 8009830:	3501      	adds	r5, #1
 8009832:	e7f2      	b.n	800981a <__libc_init_array+0x1e>
 8009834:	0800a958 	.word	0x0800a958
 8009838:	0800a958 	.word	0x0800a958
 800983c:	0800a958 	.word	0x0800a958
 8009840:	0800a95c 	.word	0x0800a95c

08009844 <memcpy>:
 8009844:	b510      	push	{r4, lr}
 8009846:	1e43      	subs	r3, r0, #1
 8009848:	440a      	add	r2, r1
 800984a:	4291      	cmp	r1, r2
 800984c:	d100      	bne.n	8009850 <memcpy+0xc>
 800984e:	bd10      	pop	{r4, pc}
 8009850:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009854:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009858:	e7f7      	b.n	800984a <memcpy+0x6>

0800985a <memset>:
 800985a:	4402      	add	r2, r0
 800985c:	4603      	mov	r3, r0
 800985e:	4293      	cmp	r3, r2
 8009860:	d100      	bne.n	8009864 <memset+0xa>
 8009862:	4770      	bx	lr
 8009864:	f803 1b01 	strb.w	r1, [r3], #1
 8009868:	e7f9      	b.n	800985e <memset+0x4>

0800986a <strcpy>:
 800986a:	4603      	mov	r3, r0
 800986c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009870:	f803 2b01 	strb.w	r2, [r3], #1
 8009874:	2a00      	cmp	r2, #0
 8009876:	d1f9      	bne.n	800986c <strcpy+0x2>
 8009878:	4770      	bx	lr
	...

0800987c <_write>:
 800987c:	4b02      	ldr	r3, [pc, #8]	; (8009888 <_write+0xc>)
 800987e:	2258      	movs	r2, #88	; 0x58
 8009880:	601a      	str	r2, [r3, #0]
 8009882:	f04f 30ff 	mov.w	r0, #4294967295
 8009886:	4770      	bx	lr
 8009888:	2007a358 	.word	0x2007a358

0800988c <_init>:
 800988c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800988e:	bf00      	nop
 8009890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009892:	bc08      	pop	{r3}
 8009894:	469e      	mov	lr, r3
 8009896:	4770      	bx	lr

08009898 <_fini>:
 8009898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800989a:	bf00      	nop
 800989c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800989e:	bc08      	pop	{r3}
 80098a0:	469e      	mov	lr, r3
 80098a2:	4770      	bx	lr
