module foo_proc(
  input wire [31:0] dir,
  input wire [31:0] in1,
  input wire in1_vld,
  input wire [31:0] in2,
  input wire in2_vld,
  input wire out_rdy,
  output wire in1_rdy,
  output wire in2_rdy,
  output wire [31:0] out,
  output wire out_vld
);
  wire continuation_1_ctx_3__full_condi_output__1;
  wire ctx_3__full_condition_ctx_3__rel_output__2;
  wire [31:0] in2_select;
  wire [31:0] in1_select;
  wire p0_all_active_inputs_valid;
  wire [31:0] out_send_value;
  assign continuation_1_ctx_3__full_condi_output__1 = dir == 32'h0000_0000;
  assign ctx_3__full_condition_ctx_3__rel_output__2 = ~continuation_1_ctx_3__full_condi_output__1;
  assign in2_select = ctx_3__full_condition_ctx_3__rel_output__2 ? in2 : 32'h0000_0000;
  assign in1_select = continuation_1_ctx_3__full_condi_output__1 ? in1 : 32'h0000_0000;
  assign p0_all_active_inputs_valid = (~continuation_1_ctx_3__full_condi_output__1 | in1_vld) & (~ctx_3__full_condition_ctx_3__rel_output__2 | in2_vld);
  assign out_send_value = continuation_1_ctx_3__full_condi_output__1 ? in1_select : in2_select;
  assign in1_rdy = out_rdy & continuation_1_ctx_3__full_condi_output__1;
  assign in2_rdy = out_rdy & ctx_3__full_condition_ctx_3__rel_output__2;
  assign out = out_send_value;
  assign out_vld = p0_all_active_inputs_valid & 1'h1 & 1'h1;
endmodule
