From e9a98669739e0e921d26d32194170db27aea915b Mon Sep 17 00:00:00 2001
From: wilson <wilson@138bc75d-0d04-0410-961f-82ee72b054a4>
Date: Fri, 6 Jul 2018 03:14:47 +0000
Subject: [PATCH 14/22] RISC-V: Add support for riscv-*-*.

	* config.gcc (riscv*-*-*): When setting xlen, handle riscv-*.

git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@262463 138bc75d-0d04-0410-961f-82ee72b054a4
---
 gcc/ChangeLog  | 4 ++++
 gcc/config.gcc | 2 +-
 2 files changed, 5 insertions(+), 1 deletion(-)

diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 7e7349ba70d..83e17b7bb6f 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,7 @@
+2018-07-05  Jim Wilson  <jimw@sifive.com>
+
+	* config.gcc (riscv*-*-*): When setting xlen, handle riscv-*.
+
 2018-07-02  Jim Wilson  <jimw@sifive.com>
 
 	* config/riscv/riscv.c (riscv_expand_epilogue): Use emit_jump_insn
diff --git a/gcc/config.gcc b/gcc/config.gcc
index 1d6f34b46e1..912116ac164 100644
--- a/gcc/config.gcc
+++ b/gcc/config.gcc
@@ -4073,7 +4073,7 @@ case "${target}" in
 		supported_defaults="abi arch tune"
 
 		case "${target}" in
-		riscv32*) xlen=32 ;;
+		riscv-* | riscv32*) xlen=32 ;;
 		riscv64*) xlen=64 ;;
 		*) echo "Unsupported RISC-V target ${target}" 1>&2; exit 1 ;;
 		esac
-- 
2.20.1

