Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jul 30 16:47:09 2025
| Host         : LAPTOP-RAFKQ2CB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.409        0.000                      0                  140        0.232        0.000                      0                  140        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.409        0.000                      0                  140        0.232        0.000                      0                  140        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.828ns (20.065%)  route 3.299ns (79.935%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X68Y103        FDSE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  delay_counter_reg[5]/Q
                         net (fo=3, routed)           0.825     6.500    uart_inst/delay_counter[5]
    SLICE_X68Y103        LUT4 (Prop_lut4_I3_O)        0.124     6.624 f  uart_inst/delay_counter[31]_i_11/O
                         net (fo=2, routed)           0.973     7.597    uart_inst/delay_counter[31]_i_11_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.721 f  uart_inst/delay_counter[31]_i_5/O
                         net (fo=21, routed)          0.862     8.583    uart_inst/delay_counter_reg[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I4_O)        0.124     8.707 r  uart_inst/delay_counter[10]_i_1/O
                         net (fo=4, routed)           0.638     9.346    uart_inst_n_5
    SLICE_X68Y103        FDSE                                         r  delay_counter_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    clk_IBUF_BUFG
    SLICE_X68Y103        FDSE                                         r  delay_counter_reg[5]/C
                         clock pessimism              0.301    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X68Y103        FDSE (Setup_fdse_C_S)       -0.429    14.755    delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.828ns (20.065%)  route 3.299ns (79.935%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X68Y103        FDSE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  delay_counter_reg[5]/Q
                         net (fo=3, routed)           0.825     6.500    uart_inst/delay_counter[5]
    SLICE_X68Y103        LUT4 (Prop_lut4_I3_O)        0.124     6.624 f  uart_inst/delay_counter[31]_i_11/O
                         net (fo=2, routed)           0.973     7.597    uart_inst/delay_counter[31]_i_11_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.721 f  uart_inst/delay_counter[31]_i_5/O
                         net (fo=21, routed)          0.862     8.583    uart_inst/delay_counter_reg[18]
    SLICE_X68Y103        LUT6 (Prop_lut6_I4_O)        0.124     8.707 r  uart_inst/delay_counter[10]_i_1/O
                         net (fo=4, routed)           0.638     9.346    uart_inst_n_5
    SLICE_X68Y103        FDSE                                         r  delay_counter_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    clk_IBUF_BUFG
    SLICE_X68Y103        FDSE                                         r  delay_counter_reg[7]/C
                         clock pessimism              0.301    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X68Y103        FDSE (Setup_fdse_C_S)       -0.429    14.755    delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.753%)  route 3.162ns (79.247%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X68Y103        FDSE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  delay_counter_reg[5]/Q
                         net (fo=3, routed)           0.825     6.500    uart_inst/delay_counter[5]
    SLICE_X68Y103        LUT4 (Prop_lut4_I3_O)        0.124     6.624 f  uart_inst/delay_counter[31]_i_11/O
                         net (fo=2, routed)           0.973     7.597    uart_inst/delay_counter[31]_i_11_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.721 f  uart_inst/delay_counter[31]_i_5/O
                         net (fo=21, routed)          0.704     8.425    uart_inst/delay_counter_reg[18]
    SLICE_X68Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  uart_inst/delay_counter[26]_i_1/O
                         net (fo=10, routed)          0.660     9.209    uart_inst_n_1
    SLICE_X67Y106        FDSE                                         r  delay_counter_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    clk_IBUF_BUFG
    SLICE_X67Y106        FDSE                                         r  delay_counter_reg[18]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X67Y106        FDSE (Setup_fdse_C_S)       -0.429    14.713    delay_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.751%)  route 3.162ns (79.249%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X68Y103        FDSE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  delay_counter_reg[5]/Q
                         net (fo=3, routed)           0.825     6.500    uart_inst/delay_counter[5]
    SLICE_X68Y103        LUT4 (Prop_lut4_I3_O)        0.124     6.624 f  uart_inst/delay_counter[31]_i_11/O
                         net (fo=2, routed)           0.973     7.597    uart_inst/delay_counter[31]_i_11_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.721 f  uart_inst/delay_counter[31]_i_5/O
                         net (fo=21, routed)          0.704     8.425    uart_inst/delay_counter_reg[18]
    SLICE_X68Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  uart_inst/delay_counter[26]_i_1/O
                         net (fo=10, routed)          0.660     9.209    uart_inst_n_1
    SLICE_X68Y108        FDSE                                         r  delay_counter_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.495    14.917    clk_IBUF_BUFG
    SLICE_X68Y108        FDSE                                         r  delay_counter_reg[24]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X68Y108        FDSE (Setup_fdse_C_S)       -0.429    14.729    delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 delay_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.751%)  route 3.162ns (79.249%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X68Y103        FDSE                                         r  delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  delay_counter_reg[5]/Q
                         net (fo=3, routed)           0.825     6.500    uart_inst/delay_counter[5]
    SLICE_X68Y103        LUT4 (Prop_lut4_I3_O)        0.124     6.624 f  uart_inst/delay_counter[31]_i_11/O
                         net (fo=2, routed)           0.973     7.597    uart_inst/delay_counter[31]_i_11_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I2_O)        0.124     7.721 f  uart_inst/delay_counter[31]_i_5/O
                         net (fo=21, routed)          0.704     8.425    uart_inst/delay_counter_reg[18]
    SLICE_X68Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.549 r  uart_inst/delay_counter[26]_i_1/O
                         net (fo=10, routed)          0.660     9.209    uart_inst_n_1
    SLICE_X68Y108        FDSE                                         r  delay_counter_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.495    14.917    clk_IBUF_BUFG
    SLICE_X68Y108        FDSE                                         r  delay_counter_reg[26]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X68Y108        FDSE (Setup_fdse_C_S)       -0.429    14.729    delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 delay_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.828ns (19.802%)  route 3.353ns (80.198%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X69Y106        FDRE                                         r  delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.871     6.547    uart_inst/delay_counter[19]
    SLICE_X68Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.671 r  uart_inst/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.299     6.970    uart_inst/delay_counter[31]_i_10_n_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I0_O)        0.124     7.094 r  uart_inst/delay_counter[31]_i_4/O
                         net (fo=23, routed)          1.344     8.438    uart_inst/delay_counter_reg[27]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.562 r  uart_inst/delay_counter[31]_i_2/O
                         net (fo=30, routed)          0.839     9.401    uart_inst_n_23
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.497    14.919    clk_IBUF_BUFG
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[1]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X69Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.955    delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 delay_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.828ns (19.802%)  route 3.353ns (80.198%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X69Y106        FDRE                                         r  delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.871     6.547    uart_inst/delay_counter[19]
    SLICE_X68Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.671 r  uart_inst/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.299     6.970    uart_inst/delay_counter[31]_i_10_n_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I0_O)        0.124     7.094 r  uart_inst/delay_counter[31]_i_4/O
                         net (fo=23, routed)          1.344     8.438    uart_inst/delay_counter_reg[27]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.562 r  uart_inst/delay_counter[31]_i_2/O
                         net (fo=30, routed)          0.839     9.401    uart_inst_n_23
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.497    14.919    clk_IBUF_BUFG
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[2]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X69Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.955    delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 delay_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.828ns (19.802%)  route 3.353ns (80.198%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X69Y106        FDRE                                         r  delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.871     6.547    uart_inst/delay_counter[19]
    SLICE_X68Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.671 r  uart_inst/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.299     6.970    uart_inst/delay_counter[31]_i_10_n_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I0_O)        0.124     7.094 r  uart_inst/delay_counter[31]_i_4/O
                         net (fo=23, routed)          1.344     8.438    uart_inst/delay_counter_reg[27]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.562 r  uart_inst/delay_counter[31]_i_2/O
                         net (fo=30, routed)          0.839     9.401    uart_inst_n_23
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.497    14.919    clk_IBUF_BUFG
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[3]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X69Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.955    delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 delay_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.828ns (19.802%)  route 3.353ns (80.198%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X69Y106        FDRE                                         r  delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.871     6.547    uart_inst/delay_counter[19]
    SLICE_X68Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.671 r  uart_inst/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.299     6.970    uart_inst/delay_counter[31]_i_10_n_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I0_O)        0.124     7.094 r  uart_inst/delay_counter[31]_i_4/O
                         net (fo=23, routed)          1.344     8.438    uart_inst/delay_counter_reg[27]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.562 r  uart_inst/delay_counter[31]_i_2/O
                         net (fo=30, routed)          0.839     9.401    uart_inst_n_23
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.497    14.919    clk_IBUF_BUFG
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[4]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X69Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.955    delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 delay_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.828ns (19.829%)  route 3.348ns (80.171%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.219    clk_IBUF_BUFG
    SLICE_X69Y106        FDRE                                         r  delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.871     6.547    uart_inst/delay_counter[19]
    SLICE_X68Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.671 r  uart_inst/delay_counter[31]_i_10/O
                         net (fo=1, routed)           0.299     6.970    uart_inst/delay_counter[31]_i_10_n_0
    SLICE_X68Y108        LUT5 (Prop_lut5_I0_O)        0.124     7.094 r  uart_inst/delay_counter[31]_i_4/O
                         net (fo=23, routed)          1.344     8.438    uart_inst/delay_counter_reg[27]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.562 r  uart_inst/delay_counter[31]_i_2/O
                         net (fo=30, routed)          0.833     9.395    uart_inst_n_23
    SLICE_X69Y109        FDRE                                         r  delay_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.494    14.916    clk_IBUF_BUFG
    SLICE_X69Y109        FDRE                                         r  delay_counter_reg[29]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X69Y109        FDRE (Setup_fdre_C_CE)      -0.205    14.952    delay_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 char_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/r_tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.803%)  route 0.190ns (50.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X67Y101        FDRE                                         r  char_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 f  char_index_reg[0]/Q
                         net (fo=11, routed)          0.190     1.814    uart_inst/char_index[0]
    SLICE_X66Y100        LUT4 (Prop_lut4_I1_O)        0.048     1.862 r  uart_inst/r_tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.862    uart_inst/r_tx_data[5]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  uart_inst/r_tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    uart_inst/clk_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  uart_inst/r_tx_data_reg[5]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.131     1.629    uart_inst/r_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 char_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/r_tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.284%)  route 0.194ns (50.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X67Y101        FDRE                                         r  char_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  char_index_reg[0]/Q
                         net (fo=11, routed)          0.194     1.818    uart_inst/char_index[0]
    SLICE_X66Y100        LUT4 (Prop_lut4_I3_O)        0.048     1.866 r  uart_inst/r_tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.866    uart_inst/r_tx_data[3]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  uart_inst/r_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    uart_inst/clk_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  uart_inst/r_tx_data_reg[3]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.131     1.629    uart_inst/r_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 delay_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.561     1.480    clk_IBUF_BUFG
    SLICE_X69Y109        FDRE                                         r  delay_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  delay_counter_reg[29]/Q
                         net (fo=3, routed)           0.079     1.701    delay_counter[29]
    SLICE_X69Y109        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.825 r  delay_counter_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.825    delay_counter0[30]
    SLICE_X69Y109        FDRE                                         r  delay_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X69Y109        FDRE                                         r  delay_counter_reg[30]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X69Y109        FDRE (Hold_fdre_C_D)         0.105     1.585    delay_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 char_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/r_tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.403%)  route 0.190ns (50.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X67Y101        FDRE                                         r  char_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  char_index_reg[0]/Q
                         net (fo=11, routed)          0.190     1.814    uart_inst/char_index[0]
    SLICE_X66Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.859 r  uart_inst/r_tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    uart_inst/r_tx_data[0]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  uart_inst/r_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    uart_inst/clk_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  uart_inst/r_tx_data_reg[0]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.120     1.618    uart_inst/r_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 delay_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X69Y104        FDRE                                         r  delay_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  delay_counter_reg[11]/Q
                         net (fo=3, routed)           0.078     1.701    uart_inst/delay_counter[11]
    SLICE_X69Y104        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.828 r  uart_inst/delay_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    delay_counter0[12]
    SLICE_X69Y104        FDRE                                         r  delay_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X69Y104        FDRE                                         r  delay_counter_reg[12]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X69Y104        FDRE (Hold_fdre_C_D)         0.105     1.586    delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.078     1.702    uart_inst/delay_counter[3]
    SLICE_X69Y102        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.829 r  uart_inst/delay_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    delay_counter0[4]
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[4]/C
                         clock pessimism             -0.517     1.482    
    SLICE_X69Y102        FDRE (Hold_fdre_C_D)         0.105     1.587    delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 delay_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.561     1.480    clk_IBUF_BUFG
    SLICE_X69Y108        FDRE                                         r  delay_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  delay_counter_reg[27]/Q
                         net (fo=3, routed)           0.078     1.700    delay_counter[27]
    SLICE_X69Y108        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.827 r  delay_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    delay_counter0[28]
    SLICE_X69Y108        FDRE                                         r  delay_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X69Y108        FDRE                                         r  delay_counter_reg[28]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X69Y108        FDRE (Hold_fdre_C_D)         0.105     1.585    delay_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 char_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/r_tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.884%)  route 0.194ns (51.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X67Y101        FDRE                                         r  char_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 f  char_index_reg[0]/Q
                         net (fo=11, routed)          0.194     1.818    uart_inst/char_index[0]
    SLICE_X66Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.863 r  uart_inst/r_tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    uart_inst/r_tx_data[1]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  uart_inst/r_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    uart_inst/clk_IBUF_BUFG
    SLICE_X66Y100        FDRE                                         r  uart_inst/r_tx_data_reg[1]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.121     1.619    uart_inst/r_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_inst/m_tx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/m_tx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.874%)  route 0.146ns (41.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.562     1.481    uart_inst/clk_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  uart_inst/m_tx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  uart_inst/m_tx_bit_index_reg[0]/Q
                         net (fo=6, routed)           0.146     1.791    uart_inst/m_tx_bit_index_reg_n_0_[0]
    SLICE_X64Y104        LUT5 (Prop_lut5_I1_O)        0.045     1.836 r  uart_inst/m_tx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    uart_inst/m_tx_bit_index[1]_i_1_n_0
    SLICE_X64Y104        FDRE                                         r  uart_inst/m_tx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    uart_inst/clk_IBUF_BUFG
    SLICE_X64Y104        FDRE                                         r  uart_inst/m_tx_bit_index_reg[1]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.091     1.588    uart_inst/m_tx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 char_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X67Y101        FDRE                                         r  char_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  char_index_reg[0]/Q
                         net (fo=11, routed)          0.179     1.803    char_index[0]
    SLICE_X67Y101        LUT2 (Prop_lut2_I0_O)        0.042     1.845 r  char_index[1]_i_3/O
                         net (fo=1, routed)           0.000     1.845    char_index[1]_i_3_n_0
    SLICE_X67Y101        FDRE                                         r  char_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X67Y101        FDRE                                         r  char_index_reg[1]/C
                         clock pessimism             -0.517     1.482    
    SLICE_X67Y101        FDRE (Hold_fdre_C_D)         0.107     1.589    char_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y101   char_index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y101   char_index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y101   char_index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y101   char_index_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X68Y106   delay_counter_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X68Y104   delay_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y104   delay_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y104   delay_counter_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X67Y105   delay_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y106   delay_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y106   delay_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y101   char_index_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y106   delay_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y106   delay_counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.473ns  (logic 4.099ns (43.271%)  route 5.374ns (56.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.219    uart_inst/clk_IBUF_BUFG
    SLICE_X66Y103        FDSE                                         r  uart_inst/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDSE (Prop_fdse_C_Q)         0.518     5.737 r  uart_inst/tx_serial_reg/Q
                         net (fo=1, routed)           5.374    11.111    uart_tx_OBUF
    A9                   OBUF (Prop_obuf_I_O)         3.581    14.693 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.693    uart_tx
    A9                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.440ns  (logic 1.446ns (42.027%)  route 1.994ns (57.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.562     1.481    uart_inst/clk_IBUF_BUFG
    SLICE_X66Y103        FDSE                                         r  uart_inst/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDSE (Prop_fdse_C_Q)         0.164     1.645 r  uart_inst/tx_serial_reg/Q
                         net (fo=1, routed)           1.994     3.639    uart_tx_OBUF
    A9                   OBUF (Prop_obuf_I_O)         1.282     4.921 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.921    uart_tx
    A9                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.599ns (31.094%)  route 3.543ns (68.906%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=51, routed)          2.883     4.358    uart_inst/reset_IBUF
    SLICE_X68Y104        LUT6 (Prop_lut6_I2_O)        0.124     4.482 r  uart_inst/delay_counter[26]_i_1/O
                         net (fo=10, routed)          0.660     5.142    uart_inst_n_1
    SLICE_X68Y108        FDSE                                         r  delay_counter_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.495     4.917    clk_IBUF_BUFG
    SLICE_X68Y108        FDSE                                         r  delay_counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.599ns (31.094%)  route 3.543ns (68.906%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=51, routed)          2.883     4.358    uart_inst/reset_IBUF
    SLICE_X68Y104        LUT6 (Prop_lut6_I2_O)        0.124     4.482 r  uart_inst/delay_counter[26]_i_1/O
                         net (fo=10, routed)          0.660     5.142    uart_inst_n_1
    SLICE_X68Y108        FDSE                                         r  delay_counter_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.495     4.917    clk_IBUF_BUFG
    SLICE_X68Y108        FDSE                                         r  delay_counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.142ns  (logic 1.599ns (31.096%)  route 3.543ns (68.904%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=51, routed)          2.883     4.358    uart_inst/reset_IBUF
    SLICE_X68Y104        LUT6 (Prop_lut6_I2_O)        0.124     4.482 r  uart_inst/delay_counter[26]_i_1/O
                         net (fo=10, routed)          0.660     5.142    uart_inst_n_1
    SLICE_X67Y106        FDSE                                         r  delay_counter_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496     4.918    clk_IBUF_BUFG
    SLICE_X67Y106        FDSE                                         r  delay_counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.004ns  (logic 1.599ns (31.954%)  route 3.405ns (68.046%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=51, routed)          2.883     4.358    uart_inst/reset_IBUF
    SLICE_X68Y104        LUT6 (Prop_lut6_I2_O)        0.124     4.482 r  uart_inst/delay_counter[26]_i_1/O
                         net (fo=10, routed)          0.522     5.004    uart_inst_n_1
    SLICE_X68Y107        FDSE                                         r  delay_counter_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.495     4.917    clk_IBUF_BUFG
    SLICE_X68Y107        FDSE                                         r  delay_counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.004ns  (logic 1.599ns (31.954%)  route 3.405ns (68.046%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=51, routed)          2.883     4.358    uart_inst/reset_IBUF
    SLICE_X68Y104        LUT6 (Prop_lut6_I2_O)        0.124     4.482 r  uart_inst/delay_counter[26]_i_1/O
                         net (fo=10, routed)          0.522     5.004    uart_inst_n_1
    SLICE_X68Y107        FDSE                                         r  delay_counter_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.495     4.917    clk_IBUF_BUFG
    SLICE_X68Y107        FDSE                                         r  delay_counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.004ns  (logic 1.599ns (31.954%)  route 3.405ns (68.046%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=51, routed)          2.883     4.358    uart_inst/reset_IBUF
    SLICE_X68Y104        LUT6 (Prop_lut6_I2_O)        0.124     4.482 r  uart_inst/delay_counter[26]_i_1/O
                         net (fo=10, routed)          0.522     5.004    uart_inst_n_1
    SLICE_X68Y107        FDSE                                         r  delay_counter_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.495     4.917    clk_IBUF_BUFG
    SLICE_X68Y107        FDSE                                         r  delay_counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.599ns (32.019%)  route 3.395ns (67.981%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=51, routed)          2.883     4.358    uart_inst/reset_IBUF
    SLICE_X68Y104        LUT6 (Prop_lut6_I2_O)        0.124     4.482 r  uart_inst/delay_counter[26]_i_1/O
                         net (fo=10, routed)          0.512     4.993    uart_inst_n_1
    SLICE_X67Y105        FDSE                                         r  delay_counter_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496     4.918    clk_IBUF_BUFG
    SLICE_X67Y105        FDSE                                         r  delay_counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.961ns  (logic 1.599ns (32.228%)  route 3.362ns (67.772%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=51, routed)          2.523     3.998    uart_inst/reset_IBUF
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.124     4.122 r  uart_inst/delay_counter[31]_i_2/O
                         net (fo=30, routed)          0.839     4.961    uart_inst_n_23
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.497     4.919    clk_IBUF_BUFG
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.961ns  (logic 1.599ns (32.228%)  route 3.362ns (67.772%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=51, routed)          2.523     3.998    uart_inst/reset_IBUF
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.124     4.122 r  uart_inst/delay_counter[31]_i_2/O
                         net (fo=30, routed)          0.839     4.961    uart_inst_n_23
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.497     4.919    clk_IBUF_BUFG
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.961ns  (logic 1.599ns (32.228%)  route 3.362ns (67.772%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=51, routed)          2.523     3.998    uart_inst/reset_IBUF
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.124     4.122 r  uart_inst/delay_counter[31]_i_2/O
                         net (fo=30, routed)          0.839     4.961    uart_inst_n_23
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.497     4.919    clk_IBUF_BUFG
    SLICE_X69Y102        FDRE                                         r  delay_counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.288ns (24.948%)  route 0.866ns (75.052%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.866     1.108    reset_IBUF
    SLICE_X68Y105        LUT5 (Prop_lut5_I0_O)        0.045     1.153 r  delay_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.153    delay_counter[14]_i_1_n_0
    SLICE_X68Y105        FDSE                                         r  delay_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X68Y105        FDSE                                         r  delay_counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.288ns (24.262%)  route 0.898ns (75.738%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.898     1.141    uart_inst/reset_IBUF
    SLICE_X70Y105        LUT6 (Prop_lut6_I3_O)        0.045     1.186 r  uart_inst/delay_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.186    uart_inst_n_6
    SLICE_X70Y105        FDRE                                         r  delay_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X70Y105        FDRE                                         r  delay_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.288ns (23.359%)  route 0.944ns (76.641%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.944     1.187    reset_IBUF
    SLICE_X68Y105        LUT5 (Prop_lut5_I0_O)        0.045     1.232 r  delay_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.232    delay_counter[20]_i_1_n_0
    SLICE_X68Y105        FDSE                                         r  delay_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X68Y105        FDSE                                         r  delay_counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.288ns (23.236%)  route 0.951ns (76.764%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.951     1.193    reset_IBUF
    SLICE_X68Y105        LUT5 (Prop_lut5_I0_O)        0.045     1.238 r  delay_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.238    delay_counter[8]_i_1_n_0
    SLICE_X68Y105        FDSE                                         r  delay_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X68Y105        FDSE                                         r  delay_counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.288ns (23.093%)  route 0.958ns (76.907%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=51, routed)          0.958     1.201    uart_inst/reset_IBUF
    SLICE_X70Y105        LUT6 (Prop_lut6_I3_O)        0.045     1.246 r  uart_inst/delay_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.246    uart_inst_n_21
    SLICE_X70Y105        FDRE                                         r  delay_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X70Y105        FDRE                                         r  delay_counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.288ns (21.986%)  route 1.021ns (78.014%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.021     1.264    reset_IBUF
    SLICE_X68Y104        LUT5 (Prop_lut5_I0_O)        0.045     1.309 r  delay_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.309    delay_counter[10]_i_2_n_0
    SLICE_X68Y104        FDSE                                         r  delay_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X68Y104        FDSE                                         r  delay_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.288ns (21.791%)  route 1.033ns (78.209%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.033     1.275    reset_IBUF
    SLICE_X68Y103        LUT5 (Prop_lut5_I0_O)        0.045     1.320 r  delay_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.320    delay_counter[7]_i_1_n_0
    SLICE_X68Y103        FDSE                                         r  delay_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X68Y103        FDSE                                         r  delay_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.323ns  (logic 0.288ns (21.757%)  route 1.035ns (78.243%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.035     1.278    reset_IBUF
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.045     1.323 r  delay_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.323    delay_counter[22]_i_1_n_0
    SLICE_X68Y107        FDSE                                         r  delay_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X68Y107        FDSE                                         r  delay_counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.288ns (21.579%)  route 1.046ns (78.421%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.046     1.288    reset_IBUF
    SLICE_X68Y107        LUT5 (Prop_lut5_I0_O)        0.045     1.333 r  delay_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.333    delay_counter[21]_i_1_n_0
    SLICE_X68Y107        FDSE                                         r  delay_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X68Y107        FDSE                                         r  delay_counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            delay_counter_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.288ns (21.332%)  route 1.061ns (78.668%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=51, routed)          1.061     1.304    reset_IBUF
    SLICE_X67Y105        LUT5 (Prop_lut5_I0_O)        0.045     1.349 r  delay_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.349    delay_counter[13]_i_1_n_0
    SLICE_X67Y105        FDSE                                         r  delay_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X67Y105        FDSE                                         r  delay_counter_reg[13]/C





