# compile vhdl design source files
vhdl xil_defaultlib  "../../../ShiftRegister.srcs/sources_1/new/shiftregister.vhd"
vhdl xil_defaultlib  "../../../ShiftRegister.srcs/sim_1/new/SRGtest.vhd"

# Do not sort compile order
nosort
