Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Dec  7 11:05:55 2021
| Host         : surya-Legion running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.692        0.000                      0                97999        0.044        0.000                      0                97999        1.100        0.000                       0                 46623  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK_P                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 12.500}       25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_P                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.692        0.000                      0                97999        0.044        0.000                      0                97999       11.590        0.000                       0                 46619  
  clkfbout_clk_wiz_0                                                                                                                                                    3.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_P
  To Clock:  CLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_dmem/dcache/store_data_1_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.142ns  (logic 3.227ns (14.574%)  route 18.915ns (85.426%))
  Logic Levels:           31  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 23.308 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.633ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.388    -2.269    pc/cclass_dmem/dtlb/ff_request_to_ptw/clk_out1
    SLICE_X54Y151        FDRE                                         r  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.308    -1.961 f  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/Q
                         net (fo=90, routed)          0.638    -1.324    pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg_0
    SLICE_X55Y151        LUT4 (Prop_lut4_I2_O)        0.068    -1.256 r  pc/cclass_dmem/dtlb/ff_request_to_ptw/ff_from_tlb_rv[39]_i_3/O
                         net (fo=35, routed)          1.018    -0.238    pc/cclass_dmem/dtlb/ff_lookup_result/full_reg_reg_1
    SLICE_X43Y150        LUT6 (Prop_lut6_I1_O)        0.169    -0.069 r  pc/cclass_dmem/dtlb/ff_lookup_result/ff_from_tlb_rv[25]_i_1/O
                         net (fo=4, routed)           0.742     0.673    pc/cclass_dmem/dtlb/ff_lookup_result/dcache_pa_from_tlb_put[23]
    SLICE_X45Y163        LUT3 (Prop_lut3_I0_O)        0.057     0.730 r  pc/cclass_dmem/dtlb/ff_lookup_result/data1_reg[28]_i_1__0/O
                         net (fo=26, routed)          1.153     1.883    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7_0[11]
    SLICE_X17Y162        LUT6 (Prop_lut6_I2_O)        0.168     2.051 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67/O
                         net (fo=1, routed)           0.000     2.051    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     2.284 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.284    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32_n_0
    SLICE_X17Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.342 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.342    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.521 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7/CO[0]
                         net (fo=13, routed)          0.955     3.476    pc/cclass_dmem/dcache/fb_addr_0_read__315_BITS_31_TO_6_523_EQ_ff_fro_ETC___d1524
    SLICE_X20Y177        LUT2 (Prop_lut2_I1_O)        0.157     3.633 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281/O
                         net (fo=65, routed)          1.770     5.403    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281_n_0
    SLICE_X67Y187        LUT3 (Prop_lut3_I1_O)        0.053     5.456 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133/O
                         net (fo=64, routed)          1.906     7.362    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133_n_0
    SLICE_X14Y165        LUT6 (Prop_lut6_I3_O)        0.053     7.415 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_115/O
                         net (fo=2, routed)           1.415     8.830    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_1
    SLICE_X54Y167        LUT5 (Prop_lut5_I4_O)        0.053     8.883 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53/O
                         net (fo=2, routed)           0.432     9.315    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11/O
                         net (fo=4, routed)           0.762    10.130    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I3_O)        0.053    10.183 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8/O
                         net (fo=4, routed)           0.870    11.053    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8_n_0
    SLICE_X61Y149        LUT6 (Prop_lut6_I5_O)        0.053    11.106 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_18/O
                         net (fo=2, routed)           0.467    11.573    pc/cclass_dmem/dcache/ff_core_request/x__read__h21250[18]
    SLICE_X61Y149        LUT6 (Prop_lut6_I3_O)        0.053    11.626 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45/O
                         net (fo=2, routed)           0.587    12.214    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45_n_0
    SLICE_X61Y157        LUT3 (Prop_lut3_I2_O)        0.065    12.279 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_33/O
                         net (fo=2, routed)           0.495    12.774    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310237[50]
    SLICE_X64Y155        LUT6 (Prop_lut6_I0_O)        0.170    12.944 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[10]_i_18/O
                         net (fo=4, routed)           0.679    13.623    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310238[50]
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.053    13.676 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7/O
                         net (fo=4, routed)           0.679    14.355    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7_n_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I2_O)        0.053    14.408 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16/O
                         net (fo=1, routed)           0.526    14.934    pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16_n_0
    SLICE_X66Y146        LUT6 (Prop_lut6_I4_O)        0.053    14.987 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_12/O
                         net (fo=8, routed)           0.827    15.815    pc/cclass_dmem/dcache/ff_core_request/op1__h297754[18]
    SLICE_X78Y145        LUT4 (Prop_lut4_I2_O)        0.053    15.868 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146/O
                         net (fo=1, routed)           0.000    15.868    pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    16.178 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.178    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.238 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.238    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.298 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.298    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.358 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.358    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.418 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48/CO[3]
                         net (fo=1, routed)           0.001    16.418    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.478 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_25/CO[3]
                         net (fo=64, routed)          0.944    17.422    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BIT_5_769_THEN_IF__ETC___d1793
    SLICE_X80Y143        LUT6 (Prop_lut6_I5_O)        0.053    17.475 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[6]_i_6/O
                         net (fo=1, routed)           0.000    17.475    pc/cclass_dmem/dcache/ff_core_request/store_data_1[6]_i_6_n_0
    SLICE_X80Y143        MUXF7 (Prop_muxf7_I1_O)      0.145    17.620 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[6]_i_3/O
                         net (fo=2, routed)           0.528    18.148    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[6]_i_3_n_0
    SLICE_X81Y147        LUT5 (Prop_lut5_I2_O)        0.151    18.299 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[6]_i_1/O
                         net (fo=8, routed)           0.863    19.162    pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[21]_0[6]
    SLICE_X88Y157        LUT6 (Prop_lut6_I0_O)        0.053    19.215 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[46]_i_1/O
                         net (fo=2, routed)           0.657    19.873    pc/cclass_dmem/dcache/x__h296924[46]
    SLICE_X79Y161        FDCE                                         r  pc/cclass_dmem/dcache/store_data_1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    AA3                                               0.000    25.000 r  CLK_P (IN)
                         net (fo=0)                   0.000    25.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921    25.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    27.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    20.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    21.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    21.985 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.323    23.308    pc/cclass_dmem/dcache/clk_out1
    SLICE_X79Y161        FDCE                                         r  pc/cclass_dmem/dcache/store_data_1_reg[46]/C
                         clock pessimism             -0.633    22.676    
                         clock uncertainty           -0.076    22.599    
    SLICE_X79Y161        FDCE (Setup_fdce_C_D)       -0.034    22.565    pc/cclass_dmem/dcache/store_data_1_reg[46]
  -------------------------------------------------------------------
                         required time                         22.565    
                         arrival time                         -19.873    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_dmem/dcache/store_data_0_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.958ns  (logic 3.232ns (14.719%)  route 18.726ns (85.281%))
  Logic Levels:           31  (CARRY4=9 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 23.259 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.633ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.388    -2.269    pc/cclass_dmem/dtlb/ff_request_to_ptw/clk_out1
    SLICE_X54Y151        FDRE                                         r  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.308    -1.961 f  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/Q
                         net (fo=90, routed)          0.638    -1.324    pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg_0
    SLICE_X55Y151        LUT4 (Prop_lut4_I2_O)        0.068    -1.256 r  pc/cclass_dmem/dtlb/ff_request_to_ptw/ff_from_tlb_rv[39]_i_3/O
                         net (fo=35, routed)          1.018    -0.238    pc/cclass_dmem/dtlb/ff_lookup_result/full_reg_reg_1
    SLICE_X43Y150        LUT6 (Prop_lut6_I1_O)        0.169    -0.069 r  pc/cclass_dmem/dtlb/ff_lookup_result/ff_from_tlb_rv[25]_i_1/O
                         net (fo=4, routed)           0.742     0.673    pc/cclass_dmem/dtlb/ff_lookup_result/dcache_pa_from_tlb_put[23]
    SLICE_X45Y163        LUT3 (Prop_lut3_I0_O)        0.057     0.730 r  pc/cclass_dmem/dtlb/ff_lookup_result/data1_reg[28]_i_1__0/O
                         net (fo=26, routed)          1.153     1.883    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7_0[11]
    SLICE_X17Y162        LUT6 (Prop_lut6_I2_O)        0.168     2.051 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67/O
                         net (fo=1, routed)           0.000     2.051    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     2.284 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.284    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32_n_0
    SLICE_X17Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.342 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.342    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.521 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7/CO[0]
                         net (fo=13, routed)          0.955     3.476    pc/cclass_dmem/dcache/fb_addr_0_read__315_BITS_31_TO_6_523_EQ_ff_fro_ETC___d1524
    SLICE_X20Y177        LUT2 (Prop_lut2_I1_O)        0.157     3.633 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281/O
                         net (fo=65, routed)          1.770     5.403    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281_n_0
    SLICE_X67Y187        LUT3 (Prop_lut3_I1_O)        0.053     5.456 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133/O
                         net (fo=64, routed)          1.906     7.362    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133_n_0
    SLICE_X14Y165        LUT6 (Prop_lut6_I3_O)        0.053     7.415 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_115/O
                         net (fo=2, routed)           1.415     8.830    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_1
    SLICE_X54Y167        LUT5 (Prop_lut5_I4_O)        0.053     8.883 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53/O
                         net (fo=2, routed)           0.432     9.315    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11/O
                         net (fo=4, routed)           0.762    10.130    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I3_O)        0.053    10.183 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8/O
                         net (fo=4, routed)           0.870    11.053    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8_n_0
    SLICE_X61Y149        LUT6 (Prop_lut6_I5_O)        0.053    11.106 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_18/O
                         net (fo=2, routed)           0.467    11.573    pc/cclass_dmem/dcache/ff_core_request/x__read__h21250[18]
    SLICE_X61Y149        LUT6 (Prop_lut6_I3_O)        0.053    11.626 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45/O
                         net (fo=2, routed)           0.587    12.214    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45_n_0
    SLICE_X61Y157        LUT3 (Prop_lut3_I2_O)        0.065    12.279 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_33/O
                         net (fo=2, routed)           0.495    12.774    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310237[50]
    SLICE_X64Y155        LUT6 (Prop_lut6_I0_O)        0.170    12.944 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[10]_i_18/O
                         net (fo=4, routed)           0.679    13.623    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310238[50]
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.053    13.676 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7/O
                         net (fo=4, routed)           0.679    14.355    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7_n_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I2_O)        0.053    14.408 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16/O
                         net (fo=1, routed)           0.526    14.934    pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16_n_0
    SLICE_X66Y146        LUT6 (Prop_lut6_I4_O)        0.053    14.987 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_12/O
                         net (fo=8, routed)           0.827    15.815    pc/cclass_dmem/dcache/ff_core_request/op1__h297754[18]
    SLICE_X78Y145        LUT4 (Prop_lut4_I2_O)        0.053    15.868 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146/O
                         net (fo=1, routed)           0.000    15.868    pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    16.178 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.178    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.238 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.238    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.298 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.298    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.358 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.358    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.418 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48/CO[3]
                         net (fo=1, routed)           0.001    16.418    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.478 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_25/CO[3]
                         net (fo=64, routed)          1.021    17.500    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BIT_5_769_THEN_IF__ETC___d1793
    SLICE_X76Y146        LUT6 (Prop_lut6_I5_O)        0.053    17.553 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[53]_i_14/O
                         net (fo=1, routed)           0.000    17.553    pc/cclass_dmem/dcache/ff_core_request/store_data_1[53]_i_14_n_0
    SLICE_X76Y146        MUXF7 (Prop_muxf7_I1_O)      0.140    17.693 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[53]_i_9/O
                         net (fo=1, routed)           0.450    18.143    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[53]_i_9_n_0
    SLICE_X75Y149        LUT5 (Prop_lut5_I2_O)        0.150    18.293 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[53]_i_4/O
                         net (fo=2, routed)           0.852    19.144    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BITS_74_TO_73_447__ETC___d1806__0[21]
    SLICE_X75Y157        LUT3 (Prop_lut3_I1_O)        0.064    19.208 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[21]_i_1/O
                         net (fo=2, routed)           0.480    19.689    pc/cclass_dmem/dcache/x__h296924[21]
    SLICE_X75Y157        FDCE                                         r  pc/cclass_dmem/dcache/store_data_0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    AA3                                               0.000    25.000 r  CLK_P (IN)
                         net (fo=0)                   0.000    25.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921    25.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    27.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    20.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    21.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    21.985 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.274    23.259    pc/cclass_dmem/dcache/clk_out1
    SLICE_X75Y157        FDCE                                         r  pc/cclass_dmem/dcache/store_data_0_reg[21]/C
                         clock pessimism             -0.633    22.627    
                         clock uncertainty           -0.076    22.550    
    SLICE_X75Y157        FDCE (Setup_fdce_C_D)       -0.149    22.401    pc/cclass_dmem/dcache/store_data_0_reg[21]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                         -19.689    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_dmem/dcache/store_data_0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.963ns  (logic 3.219ns (14.656%)  route 18.744ns (85.344%))
  Logic Levels:           31  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 23.257 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.633ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.388    -2.269    pc/cclass_dmem/dtlb/ff_request_to_ptw/clk_out1
    SLICE_X54Y151        FDRE                                         r  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.308    -1.961 f  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/Q
                         net (fo=90, routed)          0.638    -1.324    pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg_0
    SLICE_X55Y151        LUT4 (Prop_lut4_I2_O)        0.068    -1.256 r  pc/cclass_dmem/dtlb/ff_request_to_ptw/ff_from_tlb_rv[39]_i_3/O
                         net (fo=35, routed)          1.018    -0.238    pc/cclass_dmem/dtlb/ff_lookup_result/full_reg_reg_1
    SLICE_X43Y150        LUT6 (Prop_lut6_I1_O)        0.169    -0.069 r  pc/cclass_dmem/dtlb/ff_lookup_result/ff_from_tlb_rv[25]_i_1/O
                         net (fo=4, routed)           0.742     0.673    pc/cclass_dmem/dtlb/ff_lookup_result/dcache_pa_from_tlb_put[23]
    SLICE_X45Y163        LUT3 (Prop_lut3_I0_O)        0.057     0.730 r  pc/cclass_dmem/dtlb/ff_lookup_result/data1_reg[28]_i_1__0/O
                         net (fo=26, routed)          1.153     1.883    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7_0[11]
    SLICE_X17Y162        LUT6 (Prop_lut6_I2_O)        0.168     2.051 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67/O
                         net (fo=1, routed)           0.000     2.051    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     2.284 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.284    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32_n_0
    SLICE_X17Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.342 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.342    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.521 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7/CO[0]
                         net (fo=13, routed)          0.955     3.476    pc/cclass_dmem/dcache/fb_addr_0_read__315_BITS_31_TO_6_523_EQ_ff_fro_ETC___d1524
    SLICE_X20Y177        LUT2 (Prop_lut2_I1_O)        0.157     3.633 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281/O
                         net (fo=65, routed)          1.770     5.403    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281_n_0
    SLICE_X67Y187        LUT3 (Prop_lut3_I1_O)        0.053     5.456 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133/O
                         net (fo=64, routed)          1.906     7.362    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133_n_0
    SLICE_X14Y165        LUT6 (Prop_lut6_I3_O)        0.053     7.415 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_115/O
                         net (fo=2, routed)           1.415     8.830    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_1
    SLICE_X54Y167        LUT5 (Prop_lut5_I4_O)        0.053     8.883 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53/O
                         net (fo=2, routed)           0.432     9.315    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11/O
                         net (fo=4, routed)           0.762    10.130    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I3_O)        0.053    10.183 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8/O
                         net (fo=4, routed)           0.870    11.053    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8_n_0
    SLICE_X61Y149        LUT6 (Prop_lut6_I5_O)        0.053    11.106 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_18/O
                         net (fo=2, routed)           0.467    11.573    pc/cclass_dmem/dcache/ff_core_request/x__read__h21250[18]
    SLICE_X61Y149        LUT6 (Prop_lut6_I3_O)        0.053    11.626 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45/O
                         net (fo=2, routed)           0.587    12.214    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45_n_0
    SLICE_X61Y157        LUT3 (Prop_lut3_I2_O)        0.065    12.279 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_33/O
                         net (fo=2, routed)           0.495    12.774    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310237[50]
    SLICE_X64Y155        LUT6 (Prop_lut6_I0_O)        0.170    12.944 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[10]_i_18/O
                         net (fo=4, routed)           0.679    13.623    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310238[50]
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.053    13.676 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7/O
                         net (fo=4, routed)           0.679    14.355    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7_n_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I2_O)        0.053    14.408 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16/O
                         net (fo=1, routed)           0.526    14.934    pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16_n_0
    SLICE_X66Y146        LUT6 (Prop_lut6_I4_O)        0.053    14.987 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_12/O
                         net (fo=8, routed)           0.827    15.815    pc/cclass_dmem/dcache/ff_core_request/op1__h297754[18]
    SLICE_X78Y145        LUT4 (Prop_lut4_I2_O)        0.053    15.868 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146/O
                         net (fo=1, routed)           0.000    15.868    pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    16.178 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.178    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.238 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.238    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.298 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.298    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.358 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.358    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.418 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48/CO[3]
                         net (fo=1, routed)           0.001    16.418    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.478 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_25/CO[3]
                         net (fo=64, routed)          0.986    17.465    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BIT_5_769_THEN_IF__ETC___d1793
    SLICE_X74Y143        LUT6 (Prop_lut6_I5_O)        0.053    17.518 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[2]_i_6/O
                         net (fo=1, routed)           0.000    17.518    pc/cclass_dmem/dcache/ff_core_request/store_data_1[2]_i_6_n_0
    SLICE_X74Y143        MUXF7 (Prop_muxf7_I1_O)      0.123    17.641 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[2]_i_3/O
                         net (fo=2, routed)           0.531    18.171    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[2]_i_3_n_0
    SLICE_X73Y147        LUT5 (Prop_lut5_I2_O)        0.150    18.321 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[2]_i_1/O
                         net (fo=8, routed)           0.763    19.084    pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[21]_0[2]
    SLICE_X72Y152        LUT5 (Prop_lut5_I1_O)        0.068    19.152 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[26]_i_1/O
                         net (fo=2, routed)           0.541    19.693    pc/cclass_dmem/dcache/x__h296924[26]
    SLICE_X67Y154        FDCE                                         r  pc/cclass_dmem/dcache/store_data_0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    AA3                                               0.000    25.000 r  CLK_P (IN)
                         net (fo=0)                   0.000    25.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921    25.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    27.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    20.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    21.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    21.985 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.272    23.257    pc/cclass_dmem/dcache/clk_out1
    SLICE_X67Y154        FDCE                                         r  pc/cclass_dmem/dcache/store_data_0_reg[26]/C
                         clock pessimism             -0.633    22.625    
                         clock uncertainty           -0.076    22.548    
    SLICE_X67Y154        FDCE (Setup_fdce_C_D)       -0.141    22.407    pc/cclass_dmem/dcache/store_data_0_reg[26]
  -------------------------------------------------------------------
                         required time                         22.407    
                         arrival time                         -19.693    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_dmem/dcache/store_data_1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.961ns  (logic 3.232ns (14.717%)  route 18.729ns (85.283%))
  Logic Levels:           31  (CARRY4=9 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 23.259 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.633ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.388    -2.269    pc/cclass_dmem/dtlb/ff_request_to_ptw/clk_out1
    SLICE_X54Y151        FDRE                                         r  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.308    -1.961 f  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/Q
                         net (fo=90, routed)          0.638    -1.324    pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg_0
    SLICE_X55Y151        LUT4 (Prop_lut4_I2_O)        0.068    -1.256 r  pc/cclass_dmem/dtlb/ff_request_to_ptw/ff_from_tlb_rv[39]_i_3/O
                         net (fo=35, routed)          1.018    -0.238    pc/cclass_dmem/dtlb/ff_lookup_result/full_reg_reg_1
    SLICE_X43Y150        LUT6 (Prop_lut6_I1_O)        0.169    -0.069 r  pc/cclass_dmem/dtlb/ff_lookup_result/ff_from_tlb_rv[25]_i_1/O
                         net (fo=4, routed)           0.742     0.673    pc/cclass_dmem/dtlb/ff_lookup_result/dcache_pa_from_tlb_put[23]
    SLICE_X45Y163        LUT3 (Prop_lut3_I0_O)        0.057     0.730 r  pc/cclass_dmem/dtlb/ff_lookup_result/data1_reg[28]_i_1__0/O
                         net (fo=26, routed)          1.153     1.883    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7_0[11]
    SLICE_X17Y162        LUT6 (Prop_lut6_I2_O)        0.168     2.051 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67/O
                         net (fo=1, routed)           0.000     2.051    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     2.284 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.284    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32_n_0
    SLICE_X17Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.342 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.342    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.521 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7/CO[0]
                         net (fo=13, routed)          0.955     3.476    pc/cclass_dmem/dcache/fb_addr_0_read__315_BITS_31_TO_6_523_EQ_ff_fro_ETC___d1524
    SLICE_X20Y177        LUT2 (Prop_lut2_I1_O)        0.157     3.633 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281/O
                         net (fo=65, routed)          1.770     5.403    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281_n_0
    SLICE_X67Y187        LUT3 (Prop_lut3_I1_O)        0.053     5.456 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133/O
                         net (fo=64, routed)          1.906     7.362    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133_n_0
    SLICE_X14Y165        LUT6 (Prop_lut6_I3_O)        0.053     7.415 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_115/O
                         net (fo=2, routed)           1.415     8.830    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_1
    SLICE_X54Y167        LUT5 (Prop_lut5_I4_O)        0.053     8.883 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53/O
                         net (fo=2, routed)           0.432     9.315    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11/O
                         net (fo=4, routed)           0.762    10.130    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I3_O)        0.053    10.183 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8/O
                         net (fo=4, routed)           0.870    11.053    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8_n_0
    SLICE_X61Y149        LUT6 (Prop_lut6_I5_O)        0.053    11.106 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_18/O
                         net (fo=2, routed)           0.467    11.573    pc/cclass_dmem/dcache/ff_core_request/x__read__h21250[18]
    SLICE_X61Y149        LUT6 (Prop_lut6_I3_O)        0.053    11.626 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45/O
                         net (fo=2, routed)           0.587    12.214    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45_n_0
    SLICE_X61Y157        LUT3 (Prop_lut3_I2_O)        0.065    12.279 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_33/O
                         net (fo=2, routed)           0.495    12.774    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310237[50]
    SLICE_X64Y155        LUT6 (Prop_lut6_I0_O)        0.170    12.944 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[10]_i_18/O
                         net (fo=4, routed)           0.679    13.623    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310238[50]
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.053    13.676 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7/O
                         net (fo=4, routed)           0.679    14.355    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7_n_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I2_O)        0.053    14.408 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16/O
                         net (fo=1, routed)           0.526    14.934    pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16_n_0
    SLICE_X66Y146        LUT6 (Prop_lut6_I4_O)        0.053    14.987 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_12/O
                         net (fo=8, routed)           0.827    15.815    pc/cclass_dmem/dcache/ff_core_request/op1__h297754[18]
    SLICE_X78Y145        LUT4 (Prop_lut4_I2_O)        0.053    15.868 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146/O
                         net (fo=1, routed)           0.000    15.868    pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    16.178 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.178    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.238 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.238    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.298 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.298    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.358 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.358    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.418 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48/CO[3]
                         net (fo=1, routed)           0.001    16.418    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.478 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_25/CO[3]
                         net (fo=64, routed)          1.021    17.500    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BIT_5_769_THEN_IF__ETC___d1793
    SLICE_X76Y146        LUT6 (Prop_lut6_I5_O)        0.053    17.553 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[53]_i_14/O
                         net (fo=1, routed)           0.000    17.553    pc/cclass_dmem/dcache/ff_core_request/store_data_1[53]_i_14_n_0
    SLICE_X76Y146        MUXF7 (Prop_muxf7_I1_O)      0.140    17.693 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[53]_i_9/O
                         net (fo=1, routed)           0.450    18.143    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[53]_i_9_n_0
    SLICE_X75Y149        LUT5 (Prop_lut5_I2_O)        0.150    18.293 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[53]_i_4/O
                         net (fo=2, routed)           0.852    19.144    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BITS_74_TO_73_447__ETC___d1806__0[21]
    SLICE_X75Y157        LUT3 (Prop_lut3_I1_O)        0.064    19.208 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[21]_i_1/O
                         net (fo=2, routed)           0.484    19.692    pc/cclass_dmem/dcache/x__h296924[21]
    SLICE_X74Y157        FDCE                                         r  pc/cclass_dmem/dcache/store_data_1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    AA3                                               0.000    25.000 r  CLK_P (IN)
                         net (fo=0)                   0.000    25.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921    25.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    27.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    20.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    21.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    21.985 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.274    23.259    pc/cclass_dmem/dcache/clk_out1
    SLICE_X74Y157        FDCE                                         r  pc/cclass_dmem/dcache/store_data_1_reg[21]/C
                         clock pessimism             -0.633    22.627    
                         clock uncertainty           -0.076    22.550    
    SLICE_X74Y157        FDCE (Setup_fdce_C_D)       -0.135    22.415    pc/cclass_dmem/dcache/store_data_1_reg[21]
  -------------------------------------------------------------------
                         required time                         22.415    
                         arrival time                         -19.692    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_dmem/dcache/store_data_1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.941ns  (logic 3.219ns (14.671%)  route 18.722ns (85.329%))
  Logic Levels:           31  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 23.258 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.633ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.388    -2.269    pc/cclass_dmem/dtlb/ff_request_to_ptw/clk_out1
    SLICE_X54Y151        FDRE                                         r  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.308    -1.961 f  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/Q
                         net (fo=90, routed)          0.638    -1.324    pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg_0
    SLICE_X55Y151        LUT4 (Prop_lut4_I2_O)        0.068    -1.256 r  pc/cclass_dmem/dtlb/ff_request_to_ptw/ff_from_tlb_rv[39]_i_3/O
                         net (fo=35, routed)          1.018    -0.238    pc/cclass_dmem/dtlb/ff_lookup_result/full_reg_reg_1
    SLICE_X43Y150        LUT6 (Prop_lut6_I1_O)        0.169    -0.069 r  pc/cclass_dmem/dtlb/ff_lookup_result/ff_from_tlb_rv[25]_i_1/O
                         net (fo=4, routed)           0.742     0.673    pc/cclass_dmem/dtlb/ff_lookup_result/dcache_pa_from_tlb_put[23]
    SLICE_X45Y163        LUT3 (Prop_lut3_I0_O)        0.057     0.730 r  pc/cclass_dmem/dtlb/ff_lookup_result/data1_reg[28]_i_1__0/O
                         net (fo=26, routed)          1.153     1.883    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7_0[11]
    SLICE_X17Y162        LUT6 (Prop_lut6_I2_O)        0.168     2.051 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67/O
                         net (fo=1, routed)           0.000     2.051    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     2.284 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.284    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32_n_0
    SLICE_X17Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.342 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.342    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.521 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7/CO[0]
                         net (fo=13, routed)          0.955     3.476    pc/cclass_dmem/dcache/fb_addr_0_read__315_BITS_31_TO_6_523_EQ_ff_fro_ETC___d1524
    SLICE_X20Y177        LUT2 (Prop_lut2_I1_O)        0.157     3.633 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281/O
                         net (fo=65, routed)          1.770     5.403    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281_n_0
    SLICE_X67Y187        LUT3 (Prop_lut3_I1_O)        0.053     5.456 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133/O
                         net (fo=64, routed)          1.906     7.362    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133_n_0
    SLICE_X14Y165        LUT6 (Prop_lut6_I3_O)        0.053     7.415 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_115/O
                         net (fo=2, routed)           1.415     8.830    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_1
    SLICE_X54Y167        LUT5 (Prop_lut5_I4_O)        0.053     8.883 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53/O
                         net (fo=2, routed)           0.432     9.315    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11/O
                         net (fo=4, routed)           0.762    10.130    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I3_O)        0.053    10.183 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8/O
                         net (fo=4, routed)           0.870    11.053    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8_n_0
    SLICE_X61Y149        LUT6 (Prop_lut6_I5_O)        0.053    11.106 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_18/O
                         net (fo=2, routed)           0.467    11.573    pc/cclass_dmem/dcache/ff_core_request/x__read__h21250[18]
    SLICE_X61Y149        LUT6 (Prop_lut6_I3_O)        0.053    11.626 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45/O
                         net (fo=2, routed)           0.587    12.214    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45_n_0
    SLICE_X61Y157        LUT3 (Prop_lut3_I2_O)        0.065    12.279 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_33/O
                         net (fo=2, routed)           0.495    12.774    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310237[50]
    SLICE_X64Y155        LUT6 (Prop_lut6_I0_O)        0.170    12.944 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[10]_i_18/O
                         net (fo=4, routed)           0.679    13.623    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310238[50]
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.053    13.676 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7/O
                         net (fo=4, routed)           0.679    14.355    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7_n_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I2_O)        0.053    14.408 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16/O
                         net (fo=1, routed)           0.526    14.934    pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16_n_0
    SLICE_X66Y146        LUT6 (Prop_lut6_I4_O)        0.053    14.987 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_12/O
                         net (fo=8, routed)           0.827    15.815    pc/cclass_dmem/dcache/ff_core_request/op1__h297754[18]
    SLICE_X78Y145        LUT4 (Prop_lut4_I2_O)        0.053    15.868 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146/O
                         net (fo=1, routed)           0.000    15.868    pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    16.178 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.178    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.238 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.238    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.298 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.298    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.358 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.358    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.418 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48/CO[3]
                         net (fo=1, routed)           0.001    16.418    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.478 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_25/CO[3]
                         net (fo=64, routed)          0.986    17.465    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BIT_5_769_THEN_IF__ETC___d1793
    SLICE_X74Y143        LUT6 (Prop_lut6_I5_O)        0.053    17.518 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[2]_i_6/O
                         net (fo=1, routed)           0.000    17.518    pc/cclass_dmem/dcache/ff_core_request/store_data_1[2]_i_6_n_0
    SLICE_X74Y143        MUXF7 (Prop_muxf7_I1_O)      0.123    17.641 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[2]_i_3/O
                         net (fo=2, routed)           0.531    18.171    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[2]_i_3_n_0
    SLICE_X73Y147        LUT5 (Prop_lut5_I2_O)        0.150    18.321 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[2]_i_1/O
                         net (fo=8, routed)           0.763    19.084    pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[21]_0[2]
    SLICE_X72Y152        LUT5 (Prop_lut5_I1_O)        0.068    19.152 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[26]_i_1/O
                         net (fo=2, routed)           0.519    19.672    pc/cclass_dmem/dcache/x__h296924[26]
    SLICE_X68Y154        FDCE                                         r  pc/cclass_dmem/dcache/store_data_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    AA3                                               0.000    25.000 r  CLK_P (IN)
                         net (fo=0)                   0.000    25.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921    25.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    27.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    20.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    21.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    21.985 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.273    23.258    pc/cclass_dmem/dcache/clk_out1
    SLICE_X68Y154        FDCE                                         r  pc/cclass_dmem/dcache/store_data_1_reg[26]/C
                         clock pessimism             -0.633    22.626    
                         clock uncertainty           -0.076    22.549    
    SLICE_X68Y154        FDCE (Setup_fdce_C_D)       -0.137    22.412    pc/cclass_dmem/dcache/store_data_1_reg[26]
  -------------------------------------------------------------------
                         required time                         22.412    
                         arrival time                         -19.672    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_dmem/dcache/store_data_0_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.060ns  (logic 3.227ns (14.628%)  route 18.833ns (85.372%))
  Logic Levels:           31  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 23.307 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.633ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.388    -2.269    pc/cclass_dmem/dtlb/ff_request_to_ptw/clk_out1
    SLICE_X54Y151        FDRE                                         r  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.308    -1.961 f  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/Q
                         net (fo=90, routed)          0.638    -1.324    pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg_0
    SLICE_X55Y151        LUT4 (Prop_lut4_I2_O)        0.068    -1.256 r  pc/cclass_dmem/dtlb/ff_request_to_ptw/ff_from_tlb_rv[39]_i_3/O
                         net (fo=35, routed)          1.018    -0.238    pc/cclass_dmem/dtlb/ff_lookup_result/full_reg_reg_1
    SLICE_X43Y150        LUT6 (Prop_lut6_I1_O)        0.169    -0.069 r  pc/cclass_dmem/dtlb/ff_lookup_result/ff_from_tlb_rv[25]_i_1/O
                         net (fo=4, routed)           0.742     0.673    pc/cclass_dmem/dtlb/ff_lookup_result/dcache_pa_from_tlb_put[23]
    SLICE_X45Y163        LUT3 (Prop_lut3_I0_O)        0.057     0.730 r  pc/cclass_dmem/dtlb/ff_lookup_result/data1_reg[28]_i_1__0/O
                         net (fo=26, routed)          1.153     1.883    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7_0[11]
    SLICE_X17Y162        LUT6 (Prop_lut6_I2_O)        0.168     2.051 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67/O
                         net (fo=1, routed)           0.000     2.051    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     2.284 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.284    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32_n_0
    SLICE_X17Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.342 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.342    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.521 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7/CO[0]
                         net (fo=13, routed)          0.955     3.476    pc/cclass_dmem/dcache/fb_addr_0_read__315_BITS_31_TO_6_523_EQ_ff_fro_ETC___d1524
    SLICE_X20Y177        LUT2 (Prop_lut2_I1_O)        0.157     3.633 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281/O
                         net (fo=65, routed)          1.770     5.403    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281_n_0
    SLICE_X67Y187        LUT3 (Prop_lut3_I1_O)        0.053     5.456 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133/O
                         net (fo=64, routed)          1.906     7.362    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133_n_0
    SLICE_X14Y165        LUT6 (Prop_lut6_I3_O)        0.053     7.415 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_115/O
                         net (fo=2, routed)           1.415     8.830    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_1
    SLICE_X54Y167        LUT5 (Prop_lut5_I4_O)        0.053     8.883 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53/O
                         net (fo=2, routed)           0.432     9.315    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11/O
                         net (fo=4, routed)           0.762    10.130    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I3_O)        0.053    10.183 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8/O
                         net (fo=4, routed)           0.870    11.053    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8_n_0
    SLICE_X61Y149        LUT6 (Prop_lut6_I5_O)        0.053    11.106 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_18/O
                         net (fo=2, routed)           0.467    11.573    pc/cclass_dmem/dcache/ff_core_request/x__read__h21250[18]
    SLICE_X61Y149        LUT6 (Prop_lut6_I3_O)        0.053    11.626 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45/O
                         net (fo=2, routed)           0.587    12.214    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45_n_0
    SLICE_X61Y157        LUT3 (Prop_lut3_I2_O)        0.065    12.279 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_33/O
                         net (fo=2, routed)           0.495    12.774    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310237[50]
    SLICE_X64Y155        LUT6 (Prop_lut6_I0_O)        0.170    12.944 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[10]_i_18/O
                         net (fo=4, routed)           0.679    13.623    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310238[50]
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.053    13.676 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7/O
                         net (fo=4, routed)           0.679    14.355    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7_n_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I2_O)        0.053    14.408 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16/O
                         net (fo=1, routed)           0.526    14.934    pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16_n_0
    SLICE_X66Y146        LUT6 (Prop_lut6_I4_O)        0.053    14.987 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_12/O
                         net (fo=8, routed)           0.827    15.815    pc/cclass_dmem/dcache/ff_core_request/op1__h297754[18]
    SLICE_X78Y145        LUT4 (Prop_lut4_I2_O)        0.053    15.868 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146/O
                         net (fo=1, routed)           0.000    15.868    pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    16.178 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.178    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.238 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.238    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.298 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.298    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.358 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.358    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.418 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48/CO[3]
                         net (fo=1, routed)           0.001    16.418    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.478 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_25/CO[3]
                         net (fo=64, routed)          0.944    17.422    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BIT_5_769_THEN_IF__ETC___d1793
    SLICE_X80Y143        LUT6 (Prop_lut6_I5_O)        0.053    17.475 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[6]_i_6/O
                         net (fo=1, routed)           0.000    17.475    pc/cclass_dmem/dcache/ff_core_request/store_data_1[6]_i_6_n_0
    SLICE_X80Y143        MUXF7 (Prop_muxf7_I1_O)      0.145    17.620 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[6]_i_3/O
                         net (fo=2, routed)           0.528    18.148    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[6]_i_3_n_0
    SLICE_X81Y147        LUT5 (Prop_lut5_I2_O)        0.151    18.299 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[6]_i_1/O
                         net (fo=8, routed)           0.863    19.162    pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[21]_0[6]
    SLICE_X88Y157        LUT6 (Prop_lut6_I0_O)        0.053    19.215 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[46]_i_1/O
                         net (fo=2, routed)           0.575    19.790    pc/cclass_dmem/dcache/x__h296924[46]
    SLICE_X79Y162        FDCE                                         r  pc/cclass_dmem/dcache/store_data_0_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    AA3                                               0.000    25.000 r  CLK_P (IN)
                         net (fo=0)                   0.000    25.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921    25.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    27.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    20.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    21.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    21.985 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.322    23.307    pc/cclass_dmem/dcache/clk_out1
    SLICE_X79Y162        FDCE                                         r  pc/cclass_dmem/dcache/store_data_0_reg[46]/C
                         clock pessimism             -0.633    22.675    
                         clock uncertainty           -0.076    22.598    
    SLICE_X79Y162        FDCE (Setup_fdce_C_D)       -0.045    22.553    pc/cclass_dmem/dcache/store_data_0_reg[46]
  -------------------------------------------------------------------
                         required time                         22.553    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_dmem/dcache/store_data_1_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.006ns  (logic 3.204ns (14.560%)  route 18.802ns (85.440%))
  Logic Levels:           31  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 23.259 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.633ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.388    -2.269    pc/cclass_dmem/dtlb/ff_request_to_ptw/clk_out1
    SLICE_X54Y151        FDRE                                         r  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.308    -1.961 f  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/Q
                         net (fo=90, routed)          0.638    -1.324    pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg_0
    SLICE_X55Y151        LUT4 (Prop_lut4_I2_O)        0.068    -1.256 r  pc/cclass_dmem/dtlb/ff_request_to_ptw/ff_from_tlb_rv[39]_i_3/O
                         net (fo=35, routed)          1.018    -0.238    pc/cclass_dmem/dtlb/ff_lookup_result/full_reg_reg_1
    SLICE_X43Y150        LUT6 (Prop_lut6_I1_O)        0.169    -0.069 r  pc/cclass_dmem/dtlb/ff_lookup_result/ff_from_tlb_rv[25]_i_1/O
                         net (fo=4, routed)           0.742     0.673    pc/cclass_dmem/dtlb/ff_lookup_result/dcache_pa_from_tlb_put[23]
    SLICE_X45Y163        LUT3 (Prop_lut3_I0_O)        0.057     0.730 r  pc/cclass_dmem/dtlb/ff_lookup_result/data1_reg[28]_i_1__0/O
                         net (fo=26, routed)          1.153     1.883    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7_0[11]
    SLICE_X17Y162        LUT6 (Prop_lut6_I2_O)        0.168     2.051 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67/O
                         net (fo=1, routed)           0.000     2.051    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     2.284 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.284    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32_n_0
    SLICE_X17Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.342 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.342    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.521 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7/CO[0]
                         net (fo=13, routed)          0.955     3.476    pc/cclass_dmem/dcache/fb_addr_0_read__315_BITS_31_TO_6_523_EQ_ff_fro_ETC___d1524
    SLICE_X20Y177        LUT2 (Prop_lut2_I1_O)        0.157     3.633 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281/O
                         net (fo=65, routed)          1.770     5.403    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281_n_0
    SLICE_X67Y187        LUT3 (Prop_lut3_I1_O)        0.053     5.456 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133/O
                         net (fo=64, routed)          1.906     7.362    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133_n_0
    SLICE_X14Y165        LUT6 (Prop_lut6_I3_O)        0.053     7.415 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_115/O
                         net (fo=2, routed)           1.415     8.830    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_1
    SLICE_X54Y167        LUT5 (Prop_lut5_I4_O)        0.053     8.883 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53/O
                         net (fo=2, routed)           0.432     9.315    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11/O
                         net (fo=4, routed)           0.762    10.130    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I3_O)        0.053    10.183 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8/O
                         net (fo=4, routed)           0.870    11.053    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8_n_0
    SLICE_X61Y149        LUT6 (Prop_lut6_I5_O)        0.053    11.106 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_18/O
                         net (fo=2, routed)           0.467    11.573    pc/cclass_dmem/dcache/ff_core_request/x__read__h21250[18]
    SLICE_X61Y149        LUT6 (Prop_lut6_I3_O)        0.053    11.626 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45/O
                         net (fo=2, routed)           0.587    12.214    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45_n_0
    SLICE_X61Y157        LUT3 (Prop_lut3_I2_O)        0.065    12.279 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_33/O
                         net (fo=2, routed)           0.495    12.774    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310237[50]
    SLICE_X64Y155        LUT6 (Prop_lut6_I0_O)        0.170    12.944 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[10]_i_18/O
                         net (fo=4, routed)           0.679    13.623    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310238[50]
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.053    13.676 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7/O
                         net (fo=4, routed)           0.679    14.355    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7_n_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I2_O)        0.053    14.408 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16/O
                         net (fo=1, routed)           0.526    14.934    pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16_n_0
    SLICE_X66Y146        LUT6 (Prop_lut6_I4_O)        0.053    14.987 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_12/O
                         net (fo=8, routed)           0.827    15.815    pc/cclass_dmem/dcache/ff_core_request/op1__h297754[18]
    SLICE_X78Y145        LUT4 (Prop_lut4_I2_O)        0.053    15.868 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146/O
                         net (fo=1, routed)           0.000    15.868    pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    16.178 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.178    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.238 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.238    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.298 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.298    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.358 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.358    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.418 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48/CO[3]
                         net (fo=1, routed)           0.001    16.418    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.478 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_25/CO[3]
                         net (fo=64, routed)          1.090    17.569    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BIT_5_769_THEN_IF__ETC___d1793
    SLICE_X76Y142        LUT6 (Prop_lut6_I5_O)        0.053    17.622 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[56]_i_15/O
                         net (fo=1, routed)           0.000    17.622    pc/cclass_dmem/dcache/ff_core_request/store_data_1[56]_i_15_n_0
    SLICE_X76Y142        MUXF7 (Prop_muxf7_I1_O)      0.123    17.745 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[56]_i_7/O
                         net (fo=2, routed)           0.417    18.162    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[56]_i_7_n_0
    SLICE_X73Y145        LUT5 (Prop_lut5_I2_O)        0.150    18.312 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[40]_i_4/O
                         net (fo=3, routed)           0.886    19.198    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BITS_74_TO_73_447__ETC___d1806__0[8]
    SLICE_X74Y155        LUT6 (Prop_lut6_I5_O)        0.053    19.251 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[40]_i_1/O
                         net (fo=2, routed)           0.485    19.736    pc/cclass_dmem/dcache/x__h296924[40]
    SLICE_X74Y158        FDCE                                         r  pc/cclass_dmem/dcache/store_data_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    AA3                                               0.000    25.000 r  CLK_P (IN)
                         net (fo=0)                   0.000    25.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921    25.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    27.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    20.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    21.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    21.985 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.274    23.259    pc/cclass_dmem/dcache/clk_out1
    SLICE_X74Y158        FDCE                                         r  pc/cclass_dmem/dcache/store_data_1_reg[40]/C
                         clock pessimism             -0.633    22.627    
                         clock uncertainty           -0.076    22.550    
    SLICE_X74Y158        FDCE (Setup_fdce_C_D)       -0.018    22.532    pc/cclass_dmem/dcache/store_data_1_reg[40]
  -------------------------------------------------------------------
                         required time                         22.532    
                         arrival time                         -19.736    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_dmem/dcache/store_data_0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.867ns  (logic 3.216ns (14.707%)  route 18.651ns (85.293%))
  Logic Levels:           31  (CARRY4=9 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 23.258 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.633ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.388    -2.269    pc/cclass_dmem/dtlb/ff_request_to_ptw/clk_out1
    SLICE_X54Y151        FDRE                                         r  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.308    -1.961 f  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/Q
                         net (fo=90, routed)          0.638    -1.324    pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg_0
    SLICE_X55Y151        LUT4 (Prop_lut4_I2_O)        0.068    -1.256 r  pc/cclass_dmem/dtlb/ff_request_to_ptw/ff_from_tlb_rv[39]_i_3/O
                         net (fo=35, routed)          1.018    -0.238    pc/cclass_dmem/dtlb/ff_lookup_result/full_reg_reg_1
    SLICE_X43Y150        LUT6 (Prop_lut6_I1_O)        0.169    -0.069 r  pc/cclass_dmem/dtlb/ff_lookup_result/ff_from_tlb_rv[25]_i_1/O
                         net (fo=4, routed)           0.742     0.673    pc/cclass_dmem/dtlb/ff_lookup_result/dcache_pa_from_tlb_put[23]
    SLICE_X45Y163        LUT3 (Prop_lut3_I0_O)        0.057     0.730 r  pc/cclass_dmem/dtlb/ff_lookup_result/data1_reg[28]_i_1__0/O
                         net (fo=26, routed)          1.153     1.883    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7_0[11]
    SLICE_X17Y162        LUT6 (Prop_lut6_I2_O)        0.168     2.051 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67/O
                         net (fo=1, routed)           0.000     2.051    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     2.284 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.284    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32_n_0
    SLICE_X17Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.342 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.342    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.521 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7/CO[0]
                         net (fo=13, routed)          0.955     3.476    pc/cclass_dmem/dcache/fb_addr_0_read__315_BITS_31_TO_6_523_EQ_ff_fro_ETC___d1524
    SLICE_X20Y177        LUT2 (Prop_lut2_I1_O)        0.157     3.633 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281/O
                         net (fo=65, routed)          1.770     5.403    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281_n_0
    SLICE_X67Y187        LUT3 (Prop_lut3_I1_O)        0.053     5.456 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133/O
                         net (fo=64, routed)          1.906     7.362    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133_n_0
    SLICE_X14Y165        LUT6 (Prop_lut6_I3_O)        0.053     7.415 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_115/O
                         net (fo=2, routed)           1.415     8.830    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_1
    SLICE_X54Y167        LUT5 (Prop_lut5_I4_O)        0.053     8.883 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53/O
                         net (fo=2, routed)           0.432     9.315    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11/O
                         net (fo=4, routed)           0.762    10.130    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I3_O)        0.053    10.183 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8/O
                         net (fo=4, routed)           0.870    11.053    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8_n_0
    SLICE_X61Y149        LUT6 (Prop_lut6_I5_O)        0.053    11.106 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_18/O
                         net (fo=2, routed)           0.467    11.573    pc/cclass_dmem/dcache/ff_core_request/x__read__h21250[18]
    SLICE_X61Y149        LUT6 (Prop_lut6_I3_O)        0.053    11.626 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45/O
                         net (fo=2, routed)           0.587    12.214    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45_n_0
    SLICE_X61Y157        LUT3 (Prop_lut3_I2_O)        0.065    12.279 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_33/O
                         net (fo=2, routed)           0.495    12.774    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310237[50]
    SLICE_X64Y155        LUT6 (Prop_lut6_I0_O)        0.170    12.944 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[10]_i_18/O
                         net (fo=4, routed)           0.679    13.623    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310238[50]
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.053    13.676 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7/O
                         net (fo=4, routed)           0.679    14.355    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7_n_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I2_O)        0.053    14.408 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16/O
                         net (fo=1, routed)           0.526    14.934    pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16_n_0
    SLICE_X66Y146        LUT6 (Prop_lut6_I4_O)        0.053    14.987 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_12/O
                         net (fo=8, routed)           0.827    15.815    pc/cclass_dmem/dcache/ff_core_request/op1__h297754[18]
    SLICE_X78Y145        LUT4 (Prop_lut4_I2_O)        0.053    15.868 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146/O
                         net (fo=1, routed)           0.000    15.868    pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    16.178 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.178    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.238 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.238    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.298 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.298    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.358 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.358    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.418 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48/CO[3]
                         net (fo=1, routed)           0.001    16.418    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.478 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_25/CO[3]
                         net (fo=64, routed)          1.090    17.569    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BIT_5_769_THEN_IF__ETC___d1793
    SLICE_X76Y142        LUT6 (Prop_lut6_I5_O)        0.053    17.622 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[56]_i_15/O
                         net (fo=1, routed)           0.000    17.622    pc/cclass_dmem/dcache/ff_core_request/store_data_1[56]_i_15_n_0
    SLICE_X76Y142        MUXF7 (Prop_muxf7_I1_O)      0.123    17.745 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[56]_i_7/O
                         net (fo=2, routed)           0.417    18.162    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[56]_i_7_n_0
    SLICE_X73Y145        LUT5 (Prop_lut5_I2_O)        0.150    18.312 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[40]_i_4/O
                         net (fo=3, routed)           0.725    19.037    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BITS_74_TO_73_447__ETC___d1806__0[8]
    SLICE_X71Y155        LUT4 (Prop_lut4_I1_O)        0.065    19.102 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[8]_i_1/O
                         net (fo=2, routed)           0.496    19.598    pc/cclass_dmem/dcache/x__h296924[8]
    SLICE_X71Y157        FDCE                                         r  pc/cclass_dmem/dcache/store_data_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    AA3                                               0.000    25.000 r  CLK_P (IN)
                         net (fo=0)                   0.000    25.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921    25.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    27.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    20.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    21.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    21.985 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.273    23.258    pc/cclass_dmem/dcache/clk_out1
    SLICE_X71Y157        FDCE                                         r  pc/cclass_dmem/dcache/store_data_0_reg[8]/C
                         clock pessimism             -0.633    22.626    
                         clock uncertainty           -0.076    22.549    
    SLICE_X71Y157        FDCE (Setup_fdce_C_D)       -0.149    22.400    pc/cclass_dmem/dcache/store_data_0_reg[8]
  -------------------------------------------------------------------
                         required time                         22.400    
                         arrival time                         -19.598    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_dmem/dcache/store_data_0_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.023ns  (logic 3.227ns (14.653%)  route 18.796ns (85.347%))
  Logic Levels:           31  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 23.310 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.633ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.388    -2.269    pc/cclass_dmem/dtlb/ff_request_to_ptw/clk_out1
    SLICE_X54Y151        FDRE                                         r  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.308    -1.961 f  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/Q
                         net (fo=90, routed)          0.638    -1.324    pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg_0
    SLICE_X55Y151        LUT4 (Prop_lut4_I2_O)        0.068    -1.256 r  pc/cclass_dmem/dtlb/ff_request_to_ptw/ff_from_tlb_rv[39]_i_3/O
                         net (fo=35, routed)          1.018    -0.238    pc/cclass_dmem/dtlb/ff_lookup_result/full_reg_reg_1
    SLICE_X43Y150        LUT6 (Prop_lut6_I1_O)        0.169    -0.069 r  pc/cclass_dmem/dtlb/ff_lookup_result/ff_from_tlb_rv[25]_i_1/O
                         net (fo=4, routed)           0.742     0.673    pc/cclass_dmem/dtlb/ff_lookup_result/dcache_pa_from_tlb_put[23]
    SLICE_X45Y163        LUT3 (Prop_lut3_I0_O)        0.057     0.730 r  pc/cclass_dmem/dtlb/ff_lookup_result/data1_reg[28]_i_1__0/O
                         net (fo=26, routed)          1.153     1.883    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7_0[11]
    SLICE_X17Y162        LUT6 (Prop_lut6_I2_O)        0.168     2.051 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67/O
                         net (fo=1, routed)           0.000     2.051    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     2.284 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.284    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32_n_0
    SLICE_X17Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.342 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.342    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.521 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7/CO[0]
                         net (fo=13, routed)          0.955     3.476    pc/cclass_dmem/dcache/fb_addr_0_read__315_BITS_31_TO_6_523_EQ_ff_fro_ETC___d1524
    SLICE_X20Y177        LUT2 (Prop_lut2_I1_O)        0.157     3.633 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281/O
                         net (fo=65, routed)          1.770     5.403    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281_n_0
    SLICE_X67Y187        LUT3 (Prop_lut3_I1_O)        0.053     5.456 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133/O
                         net (fo=64, routed)          1.906     7.362    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133_n_0
    SLICE_X14Y165        LUT6 (Prop_lut6_I3_O)        0.053     7.415 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_115/O
                         net (fo=2, routed)           1.415     8.830    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_1
    SLICE_X54Y167        LUT5 (Prop_lut5_I4_O)        0.053     8.883 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53/O
                         net (fo=2, routed)           0.432     9.315    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11/O
                         net (fo=4, routed)           0.762    10.130    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I3_O)        0.053    10.183 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8/O
                         net (fo=4, routed)           0.870    11.053    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8_n_0
    SLICE_X61Y149        LUT6 (Prop_lut6_I5_O)        0.053    11.106 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_18/O
                         net (fo=2, routed)           0.467    11.573    pc/cclass_dmem/dcache/ff_core_request/x__read__h21250[18]
    SLICE_X61Y149        LUT6 (Prop_lut6_I3_O)        0.053    11.626 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45/O
                         net (fo=2, routed)           0.587    12.214    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45_n_0
    SLICE_X61Y157        LUT3 (Prop_lut3_I2_O)        0.065    12.279 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_33/O
                         net (fo=2, routed)           0.495    12.774    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310237[50]
    SLICE_X64Y155        LUT6 (Prop_lut6_I0_O)        0.170    12.944 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[10]_i_18/O
                         net (fo=4, routed)           0.679    13.623    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310238[50]
    SLICE_X62Y151        LUT6 (Prop_lut6_I2_O)        0.053    13.676 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7/O
                         net (fo=4, routed)           0.679    14.355    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_7_n_0
    SLICE_X61Y148        LUT6 (Prop_lut6_I2_O)        0.053    14.408 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16/O
                         net (fo=1, routed)           0.526    14.934    pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_16_n_0
    SLICE_X66Y146        LUT6 (Prop_lut6_I4_O)        0.053    14.987 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_12/O
                         net (fo=8, routed)           0.827    15.815    pc/cclass_dmem/dcache/ff_core_request/op1__h297754[18]
    SLICE_X78Y145        LUT4 (Prop_lut4_I2_O)        0.053    15.868 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146/O
                         net (fo=1, routed)           0.000    15.868    pc/cclass_dmem/dcache/ff_core_request/store_data_1[63]_i_146_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    16.178 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.178    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_121_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.238 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    16.238    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_107_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.298 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    16.298    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_93_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.358 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    16.358    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_73_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.418 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48/CO[3]
                         net (fo=1, routed)           0.001    16.418    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_48_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.478 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_25/CO[3]
                         net (fo=64, routed)          0.944    17.422    pc/cclass_dmem/dcache/ff_core_request/IF_ff_core_request_first__4_BIT_5_769_THEN_IF__ETC___d1793
    SLICE_X80Y143        LUT6 (Prop_lut6_I5_O)        0.053    17.475 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[6]_i_6/O
                         net (fo=1, routed)           0.000    17.475    pc/cclass_dmem/dcache/ff_core_request/store_data_1[6]_i_6_n_0
    SLICE_X80Y143        MUXF7 (Prop_muxf7_I1_O)      0.145    17.620 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[6]_i_3/O
                         net (fo=2, routed)           0.528    18.148    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[6]_i_3_n_0
    SLICE_X81Y147        LUT5 (Prop_lut5_I2_O)        0.151    18.299 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[6]_i_1/O
                         net (fo=8, routed)           0.867    19.167    pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[21]_0[6]
    SLICE_X88Y154        LUT6 (Prop_lut6_I0_O)        0.053    19.220 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[54]_i_1/O
                         net (fo=2, routed)           0.534    19.753    pc/cclass_dmem/dcache/x__h296924[54]
    SLICE_X81Y156        FDCE                                         r  pc/cclass_dmem/dcache/store_data_0_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    AA3                                               0.000    25.000 r  CLK_P (IN)
                         net (fo=0)                   0.000    25.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921    25.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    27.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    20.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    21.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    21.985 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.325    23.310    pc/cclass_dmem/dcache/clk_out1
    SLICE_X81Y156        FDCE                                         r  pc/cclass_dmem/dcache/store_data_0_reg[54]/C
                         clock pessimism             -0.633    22.678    
                         clock uncertainty           -0.076    22.601    
    SLICE_X81Y156        FDCE (Setup_fdce_C_D)       -0.032    22.569    pc/cclass_dmem/dcache/store_data_0_reg[54]
  -------------------------------------------------------------------
                         required time                         22.569    
                         arrival time                         -19.753    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_dmem/dcache/store_data_1_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.994ns  (logic 3.617ns (16.445%)  route 18.377ns (83.555%))
  Logic Levels:           38  (CARRY4=17 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 23.257 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.633ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.388    -2.269    pc/cclass_dmem/dtlb/ff_request_to_ptw/clk_out1
    SLICE_X54Y151        FDRE                                         r  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.308    -1.961 f  pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg/Q
                         net (fo=90, routed)          0.638    -1.324    pc/cclass_dmem/dtlb/ff_request_to_ptw/full_reg_reg_0
    SLICE_X55Y151        LUT4 (Prop_lut4_I2_O)        0.068    -1.256 r  pc/cclass_dmem/dtlb/ff_request_to_ptw/ff_from_tlb_rv[39]_i_3/O
                         net (fo=35, routed)          1.018    -0.238    pc/cclass_dmem/dtlb/ff_lookup_result/full_reg_reg_1
    SLICE_X43Y150        LUT6 (Prop_lut6_I1_O)        0.169    -0.069 r  pc/cclass_dmem/dtlb/ff_lookup_result/ff_from_tlb_rv[25]_i_1/O
                         net (fo=4, routed)           0.742     0.673    pc/cclass_dmem/dtlb/ff_lookup_result/dcache_pa_from_tlb_put[23]
    SLICE_X45Y163        LUT3 (Prop_lut3_I0_O)        0.057     0.730 r  pc/cclass_dmem/dtlb/ff_lookup_result/data1_reg[28]_i_1__0/O
                         net (fo=26, routed)          1.153     1.883    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7_0[11]
    SLICE_X17Y162        LUT6 (Prop_lut6_I2_O)        0.168     2.051 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67/O
                         net (fo=1, routed)           0.000     2.051    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1[2]_i_67_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     2.284 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.284    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_32_n_0
    SLICE_X17Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.342 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.342    pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_16_n_0
    SLICE_X17Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     2.521 r  pc/cclass_dmem/dcache/data_arr_3_ram_single_0/store_fbindex_1_reg[2]_i_7/CO[0]
                         net (fo=13, routed)          0.955     3.476    pc/cclass_dmem/dcache/fb_addr_0_read__315_BITS_31_TO_6_523_EQ_ff_fro_ETC___d1524
    SLICE_X20Y177        LUT2 (Prop_lut2_I1_O)        0.157     3.633 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281/O
                         net (fo=65, routed)          1.770     5.403    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_281_n_0
    SLICE_X67Y187        LUT3 (Prop_lut3_I1_O)        0.053     5.456 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133/O
                         net (fo=64, routed)          1.906     7.362    pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_133_n_0
    SLICE_X14Y165        LUT6 (Prop_lut6_I3_O)        0.053     7.415 r  pc/cclass_dmem/dcache/ff_ptw_response_rv[10]_i_115/O
                         net (fo=2, routed)           1.415     8.830    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_1
    SLICE_X54Y167        LUT5 (Prop_lut5_I4_O)        0.053     8.883 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53/O
                         net (fo=2, routed)           0.432     9.315    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_53_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11/O
                         net (fo=4, routed)           0.762    10.130    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[42]_i_11_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I3_O)        0.053    10.183 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8/O
                         net (fo=4, routed)           0.870    11.053    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[26]_i_8_n_0
    SLICE_X61Y149        LUT6 (Prop_lut6_I5_O)        0.053    11.106 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[50]_i_18/O
                         net (fo=2, routed)           0.467    11.573    pc/cclass_dmem/dcache/ff_core_request/x__read__h21250[18]
    SLICE_X61Y149        LUT6 (Prop_lut6_I3_O)        0.053    11.626 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45/O
                         net (fo=2, routed)           0.587    12.214    pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_45_n_0
    SLICE_X61Y157        LUT3 (Prop_lut3_I2_O)        0.065    12.279 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[58]_i_33/O
                         net (fo=2, routed)           0.495    12.774    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310237[50]
    SLICE_X64Y155        LUT6 (Prop_lut6_I0_O)        0.170    12.944 r  pc/cclass_dmem/dcache/ff_core_request/ff_ptw_response_rv[10]_i_18/O
                         net (fo=4, routed)           0.564    13.507    pc/cclass_dmem/dcache/ff_core_request/updated_word__h310238[50]
    SLICE_X63Y150        LUT6 (Prop_lut6_I0_O)        0.053    13.560 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[2]_i_10/O
                         net (fo=1, routed)           0.513    14.073    pc/cclass_dmem/dcache/ff_core_request/store_data_1[2]_i_10_n_0
    SLICE_X63Y148        LUT6 (Prop_lut6_I2_O)        0.053    14.126 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[2]_i_7/O
                         net (fo=1, routed)           0.406    14.533    pc/cclass_dmem/dcache/ff_core_request/store_data_1[2]_i_7_n_0
    SLICE_X65Y148        LUT6 (Prop_lut6_I4_O)        0.053    14.586 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[2]_i_4/O
                         net (fo=8, routed)           0.918    15.504    pc/cclass_dmem/dcache/ff_core_request/op1__h297754[2]
    SLICE_X79Y140        LUT2 (Prop_lut2_I0_O)        0.053    15.557 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[3]_i_14/O
                         net (fo=1, routed)           0.000    15.557    pc/cclass_dmem/dcache/ff_core_request/store_data_1[3]_i_14_n_0
    SLICE_X79Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    15.792 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.792    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[3]_i_9_n_0
    SLICE_X79Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.850 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.850    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[7]_i_9_n_0
    SLICE_X79Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.908 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[59]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.908    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[59]_i_23_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.966 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.966    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_31_n_0
    SLICE_X79Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.024 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[51]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.024    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[51]_i_23_n_0
    SLICE_X79Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.082 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[55]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.082    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[55]_i_23_n_0
    SLICE_X79Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.140 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[59]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.140    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[59]_i_31_n_0
    SLICE_X79Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.198 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.198    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[63]_i_54_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.256 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[35]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.256    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[35]_i_8_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.314 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[39]_i_9/CO[3]
                         net (fo=1, routed)           0.001    16.314    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[39]_i_9_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.372 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.372    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[43]_i_10_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.430 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.430    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[47]_i_10_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    16.488 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.488    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[51]_i_12_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    16.701 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[55]_i_12/O[1]
                         net (fo=1, routed)           0.764    17.465    pc/cclass_dmem/dcache/ff_core_request/store_data_1_reg[55]_i_12_n_6
    SLICE_X87Y144        LUT5 (Prop_lut5_I4_O)        0.152    17.617 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[53]_i_5/O
                         net (fo=1, routed)           0.453    18.071    pc/cclass_dmem/dcache/ff_core_request/store_data_1[53]_i_5_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.053    18.124 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[53]_i_3/O
                         net (fo=1, routed)           0.979    19.102    pc/cclass_dmem/dcache/ff_core_request/store_data_1[53]_i_3_n_0
    SLICE_X77Y157        LUT6 (Prop_lut6_I2_O)        0.053    19.155 r  pc/cclass_dmem/dcache/ff_core_request/store_data_1[53]_i_1/O
                         net (fo=2, routed)           0.570    19.725    pc/cclass_dmem/dcache/x__h296924[53]
    SLICE_X76Y161        FDCE                                         r  pc/cclass_dmem/dcache/store_data_1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    AA3                                               0.000    25.000 r  CLK_P (IN)
                         net (fo=0)                   0.000    25.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921    25.921 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    27.070    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    20.332 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    21.872    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    21.985 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       1.272    23.257    pc/cclass_dmem/dcache/clk_out1
    SLICE_X76Y161        FDCE                                         r  pc/cclass_dmem/dcache/store_data_1_reg[53]/C
                         clock pessimism             -0.633    22.625    
                         clock uncertainty           -0.076    22.548    
    SLICE_X76Y161        FDCE (Setup_fdce_C_D)       -0.007    22.541    pc/cclass_dmem/dcache/store_data_1_reg[53]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                         -19.725    
  -------------------------------------------------------------------
                         slack                                  2.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pc/cclass_ptwalk_ff_hold_req/D_OUT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_ptwalk_ff_memory_req/data1_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.082%)  route 0.156ns (56.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.548    -0.536    pc/cclass_ptwalk_ff_hold_req/clk_out1
    SLICE_X66Y149        FDRE                                         r  pc/cclass_ptwalk_ff_hold_req/D_OUT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149        FDRE (Prop_fdre_C_Q)         0.118    -0.418 r  pc/cclass_ptwalk_ff_hold_req/D_OUT_reg[24]/Q
                         net (fo=2, routed)           0.156    -0.262    pc/cclass_ptwalk_ff_memory_req/Q[19]
    SLICE_X67Y150        FDRE                                         r  pc/cclass_ptwalk_ff_memory_req/data1_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.738    -0.561    pc/cclass_ptwalk_ff_memory_req/clk_out1
    SLICE_X67Y150        FDRE                                         r  pc/cclass_ptwalk_ff_memory_req/data1_reg_reg[26]/C
                         clock pessimism              0.216    -0.346    
    SLICE_X67Y150        FDRE (Hold_fdre_C_D)         0.040    -0.306    pc/cclass_ptwalk_ff_memory_req/data1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pc/fabric_xactors_to_slaves_0_f_wr_data/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/bram_s_xactor_f_wr_data/data1_reg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.266%)  route 0.192ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.604    -0.480    pc/fabric_xactors_to_slaves_0_f_wr_data/clk_out1
    SLICE_X61Y214        FDRE                                         r  pc/fabric_xactors_to_slaves_0_f_wr_data/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y214        FDRE (Prop_fdre_C_Q)         0.100    -0.380 r  pc/fabric_xactors_to_slaves_0_f_wr_data/data0_reg_reg[69]/Q
                         net (fo=3, routed)           0.192    -0.188    pc/bram_s_xactor_f_wr_data/D_OUT[65]
    SLICE_X54Y214        FDRE                                         r  pc/bram_s_xactor_f_wr_data/data1_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.826    -0.473    pc/bram_s_xactor_f_wr_data/clk_out1
    SLICE_X54Y214        FDRE                                         r  pc/bram_s_xactor_f_wr_data/data1_reg_reg[69]/C
                         clock pessimism              0.188    -0.286    
    SLICE_X54Y214        FDRE (Hold_fdre_C_D)         0.032    -0.254    pc/bram_s_xactor_f_wr_data/data1_reg_reg[69]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pc/cclass_dmem/dcache/ff_read_mem_request/data1_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_dmem/dcache/ff_read_mem_request/data0_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.146ns (44.912%)  route 0.179ns (55.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.607    -0.477    pc/cclass_dmem/dcache/ff_read_mem_request/clk_out1
    SLICE_X54Y204        FDRE                                         r  pc/cclass_dmem/dcache/ff_read_mem_request/data1_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y204        FDRE (Prop_fdre_C_Q)         0.118    -0.359 r  pc/cclass_dmem/dcache/ff_read_mem_request/data1_reg_reg[42]/Q
                         net (fo=1, routed)           0.179    -0.180    pc/cclass_dmem/dcache/ff_read_mem_request/data1_reg[42]
    SLICE_X56Y204        LUT6 (Prop_lut6_I3_O)        0.028    -0.152 r  pc/cclass_dmem/dcache/ff_read_mem_request/data0_reg[42]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.152    pc/cclass_dmem/dcache/ff_read_mem_request/data0_reg[42]_i_1__1_n_0
    SLICE_X56Y204        FDRE                                         r  pc/cclass_dmem/dcache/ff_read_mem_request/data0_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.831    -0.468    pc/cclass_dmem/dcache/ff_read_mem_request/clk_out1
    SLICE_X56Y204        FDRE                                         r  pc/cclass_dmem/dcache/ff_read_mem_request/data0_reg_reg[42]/C
                         clock pessimism              0.188    -0.281    
    SLICE_X56Y204        FDRE (Hold_fdre_C_D)         0.060    -0.221    pc/cclass_dmem/dcache/ff_read_mem_request/data0_reg_reg[42]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pc/bram_s_xactor_f_wr_data/data0_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_1_0_0/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.100ns (19.847%)  route 0.404ns (80.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.609    -0.475    pc/bram_s_xactor_f_wr_data/clk_out1
    SLICE_X52Y205        FDRE                                         r  pc/bram_s_xactor_f_wr_data/data0_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y205        FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  pc/bram_s_xactor_f_wr_data/data0_reg_reg[21]/Q
                         net (fo=2, routed)           0.404     0.029    pc/bram_dut_dmemMSB/D_OUT[16]
    RAMB36_X2Y35         RAMB36E1                                     r  pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_1_0_0/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.754    -0.546    pc/bram_dut_dmemMSB/clk_out1
    RAMB36_X2Y35         RAMB36E1                                     r  pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_1_0_0/CLKBWRCLK
                         clock pessimism              0.208    -0.338    
    RAMB36_X2Y35         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    -0.042    pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_1_0_0
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pc/dma_s_xactor_f_wr_resp/data0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/fabric_xactors_to_slaves_9_f_wr_resp/data1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.838%)  route 0.214ns (68.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.607    -0.477    pc/dma_s_xactor_f_wr_resp/clk_out1
    SLICE_X55Y245        FDRE                                         r  pc/dma_s_xactor_f_wr_resp/data0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y245        FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  pc/dma_s_xactor_f_wr_resp/data0_reg_reg[3]/Q
                         net (fo=3, routed)           0.214    -0.163    pc/fabric_xactors_to_slaves_9_f_wr_resp/D[3]
    SLICE_X56Y246        FDRE                                         r  pc/fabric_xactors_to_slaves_9_f_wr_resp/data1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.831    -0.468    pc/fabric_xactors_to_slaves_9_f_wr_resp/clk_out1
    SLICE_X56Y246        FDRE                                         r  pc/fabric_xactors_to_slaves_9_f_wr_resp/data1_reg_reg[3]/C
                         clock pessimism              0.188    -0.281    
    SLICE_X56Y246        FDRE (Hold_fdre_C_D)         0.043    -0.238    pc/fabric_xactors_to_slaves_9_f_wr_resp/data1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pc/cclass_memory_xactor_f_rd_addr/data0_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/fabric_xactors_from_masters_1_f_rd_addr/data1_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.681%)  route 0.216ns (68.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.605    -0.479    pc/cclass_memory_xactor_f_rd_addr/clk_out1
    SLICE_X55Y211        FDRE                                         r  pc/cclass_memory_xactor_f_rd_addr/data0_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y211        FDRE (Prop_fdre_C_Q)         0.100    -0.379 r  pc/cclass_memory_xactor_f_rd_addr/data0_reg_reg[50]/Q
                         net (fo=3, routed)           0.216    -0.163    pc/fabric_xactors_from_masters_1_f_rd_addr/data1_reg_reg[51]_0[43]
    SLICE_X56Y213        FDRE                                         r  pc/fabric_xactors_from_masters_1_f_rd_addr/data1_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.826    -0.473    pc/fabric_xactors_from_masters_1_f_rd_addr/clk_out1
    SLICE_X56Y213        FDRE                                         r  pc/fabric_xactors_from_masters_1_f_rd_addr/data1_reg_reg[50]/C
                         clock pessimism              0.188    -0.286    
    SLICE_X56Y213        FDRE (Hold_fdre_C_D)         0.047    -0.239    pc/fabric_xactors_from_masters_1_f_rd_addr/data1_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_ptwalk_ff_hold_req/D_OUT_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.127%)  route 0.226ns (63.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.537    -0.547    pc/cclass_dmem/dcache/ff_core_request/clk_out1
    SLICE_X56Y136        FDRE                                         r  pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y136        FDRE (Prop_fdre_C_Q)         0.100    -0.447 r  pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[95]/Q
                         net (fo=4, routed)           0.226    -0.220    pc/cclass_dmem/dcache/ff_core_request/data0_reg_reg[140]_1[94]
    SLICE_X54Y137        LUT3 (Prop_lut3_I0_O)        0.028    -0.192 r  pc/cclass_dmem/dcache/ff_core_request/D_OUT[95]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    pc/cclass_ptwalk_ff_hold_req/D[93]
    SLICE_X54Y137        FDRE                                         r  pc/cclass_ptwalk_ff_hold_req/D_OUT_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.736    -0.563    pc/cclass_ptwalk_ff_hold_req/clk_out1
    SLICE_X54Y137        FDRE                                         r  pc/cclass_ptwalk_ff_hold_req/D_OUT_reg[95]/C
                         clock pessimism              0.208    -0.356    
    SLICE_X54Y137        FDRE (Hold_fdre_C_D)         0.087    -0.269    pc/cclass_ptwalk_ff_hold_req/D_OUT_reg[95]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pc/cclass_riscv/stage5/csr/csrfile/mk_grp1/ff_fwd_request/D_OUT_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/D_OUT_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.926%)  route 0.213ns (68.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.593    -0.491    pc/cclass_riscv/stage5/csr/csrfile/mk_grp1/ff_fwd_request/clk_out1
    SLICE_X59Y96         FDRE                                         r  pc/cclass_riscv/stage5/csr/csrfile/mk_grp1/ff_fwd_request/D_OUT_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.391 r  pc/cclass_riscv/stage5/csr/csrfile/mk_grp1/ff_fwd_request/D_OUT_reg[79]/Q
                         net (fo=8, routed)           0.213    -0.178    pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/D_OUT_reg[79]_1[77]
    SLICE_X51Y95         FDRE                                         r  pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/D_OUT_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.814    -0.485    pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/clk_out1
    SLICE_X51Y95         FDRE                                         r  pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/D_OUT_reg[79]/C
                         clock pessimism              0.188    -0.298    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.043    -0.255    pc/cclass_riscv/stage5/csr/csrfile/mk_grp2/ff_fwd_request/D_OUT_reg[79]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pc/cclass_memory_xactor_f_rd_addr/data0_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/fabric_xactors_from_masters_1_f_rd_addr/data1_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.255%)  route 0.210ns (67.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.605    -0.479    pc/cclass_memory_xactor_f_rd_addr/clk_out1
    SLICE_X55Y211        FDRE                                         r  pc/cclass_memory_xactor_f_rd_addr/data0_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y211        FDRE (Prop_fdre_C_Q)         0.100    -0.379 r  pc/cclass_memory_xactor_f_rd_addr/data0_reg_reg[44]/Q
                         net (fo=3, routed)           0.210    -0.169    pc/fabric_xactors_from_masters_1_f_rd_addr/data1_reg_reg[51]_0[37]
    SLICE_X56Y213        FDRE                                         r  pc/fabric_xactors_from_masters_1_f_rd_addr/data1_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.826    -0.473    pc/fabric_xactors_from_masters_1_f_rd_addr/clk_out1
    SLICE_X56Y213        FDRE                                         r  pc/fabric_xactors_from_masters_1_f_rd_addr/data1_reg_reg[44]/C
                         clock pessimism              0.188    -0.286    
    SLICE_X56Y213        FDRE (Hold_fdre_C_D)         0.038    -0.248    pc/fabric_xactors_from_masters_1_f_rd_addr/data1_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pc/bram_s_xactor_f_rd_addr/data1_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pc/bram_s_xactor_f_rd_addr/data0_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.371%)  route 0.206ns (61.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.596    -0.488    pc/bram_s_xactor_f_rd_addr/clk_out1
    SLICE_X55Y222        FDRE                                         r  pc/bram_s_xactor_f_rd_addr/data1_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y222        FDRE (Prop_fdre_C_Q)         0.100    -0.388 r  pc/bram_s_xactor_f_rd_addr/data1_reg_reg[25]/Q
                         net (fo=1, routed)           0.206    -0.182    pc/bram_s_xactor_f_rd_addr/data1_reg[25]
    SLICE_X57Y222        LUT6 (Prop_lut6_I3_O)        0.028    -0.154 r  pc/bram_s_xactor_f_rd_addr/data0_reg[25]_i_1__47/O
                         net (fo=1, routed)           0.000    -0.154    pc/bram_s_xactor_f_rd_addr/data0_reg[25]_i_1__47_n_0
    SLICE_X57Y222        FDRE                                         r  pc/bram_s_xactor_f_rd_addr/data0_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=46618, routed)       0.818    -0.481    pc/bram_s_xactor_f_rd_addr/clk_out1
    SLICE_X57Y222        FDRE                                         r  pc/bram_s_xactor_f_rd_addr/data0_reg_reg[25]/C
                         clock pessimism              0.188    -0.294    
    SLICE_X57Y222        FDRE (Hold_fdre_C_D)         0.060    -0.234    pc/bram_s_xactor_f_rd_addr/data0_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { cl/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         25.000      22.505     RAMB36_X2Y14     pc/aesbuf_aes_aes_b_bram_inp_memory/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         25.000      22.505     RAMB36_X2Y14     pc/aesbuf_aes_aes_b_bram_inp_memory/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         25.000      22.505     RAMB36_X1Y15     pc/aesbuf_aes_aes_b_bram_inp_memory/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         25.000      22.505     RAMB36_X1Y15     pc/aesbuf_aes_aes_b_bram_inp_memory/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         25.000      22.505     RAMB36_X0Y17     pc/aesbuf_aes_aes_b_bram_out_memory/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         25.000      22.505     RAMB36_X0Y17     pc/aesbuf_aes_aes_b_bram_out_memory/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         25.000      22.505     RAMB36_X0Y16     pc/aesbuf_aes_aes_b_bram_out_memory/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         25.000      22.505     RAMB36_X0Y16     pc/aesbuf_aes_aes_b_bram_out_memory/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         25.000      22.817     RAMB36_X0Y44     pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_4_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         25.000      22.817     RAMB36_X0Y44     pc/bram_dut_dmemMSB/portb_we[1].RAM_reg_4_0_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X92Y89     pc/cclass_riscv/pipe0/arr_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X92Y89     pc/cclass_riscv/pipe0/arr_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X92Y89     pc/cclass_riscv/pipe0/arr_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X92Y89     pc/cclass_riscv/pipe0/arr_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X92Y89     pc/cclass_riscv/pipe0/arr_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X92Y89     pc/cclass_riscv/pipe0/arr_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         12.500      11.590     SLICE_X92Y89     pc/cclass_riscv/pipe0/arr_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         12.500      11.590     SLICE_X92Y89     pc/cclass_riscv/pipe0/arr_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X92Y95     pc/cclass_riscv/pipe0/arr_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X92Y95     pc/cclass_riscv/pipe0/arr_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X86Y91     pc/cclass_riscv/pipe0/arr_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X86Y91     pc/cclass_riscv/pipe0/arr_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X86Y91     pc/cclass_riscv/pipe0/arr_reg_0_1_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X86Y91     pc/cclass_riscv/pipe0/arr_reg_0_1_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X86Y91     pc/cclass_riscv/pipe0/arr_reg_0_1_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X86Y91     pc/cclass_riscv/pipe0/arr_reg_0_1_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         12.500      11.590     SLICE_X86Y91     pc/cclass_riscv/pipe0/arr_reg_0_1_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         12.500      11.590     SLICE_X86Y91     pc/cclass_riscv/pipe0/arr_reg_0_1_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X86Y90     pc/cclass_riscv/pipe0/arr_reg_0_1_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         12.500      11.590     SLICE_X86Y90     pc/cclass_riscv/pipe0/arr_reg_0_1_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { cl/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    cl/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKFBOUT



