{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547219713813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547219713814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 11 23:15:13 2019 " "Processing started: Fri Jan 11 23:15:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547219713814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547219713814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off osc -c osc " "Command: quartus_map --read_settings_files=on --write_settings_files=off osc -c osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547219713814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1547219714483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "F:/Temp/final_complete/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "F:/Temp/final_complete/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file osc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 osc " "Found entity 1: osc" {  } { { "osc.bdf" "" { Schematic "F:/Temp/final_complete/osc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bps.v 1 1 " "Found 1 design units, including 1 entities, in source file bps.v" { { "Info" "ISGN_ENTITY_NAME" "1 bps " "Found entity 1: bps" {  } { { "bps.v" "" { Text "F:/Temp/final_complete/bps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file command_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 command_platform " "Found entity 1: command_platform" {  } { { "command_platform.v" "" { Text "F:/Temp/final_complete/command_platform.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_control.v 1 1 " "Found 1 design units, including 1 entities, in source file trigger_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_control " "Found entity 1: trigger_control" {  } { { "trigger_control.v" "" { Text "F:/Temp/final_complete/trigger_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_control " "Found entity 1: fifo_control" {  } { { "fifo_control.v" "" { Text "F:/Temp/final_complete/fifo_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1 " "Found entity 1: fifo_1" {  } { { "fifo_1.v" "" { Text "F:/Temp/final_complete/fifo_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_2 " "Found entity 1: fifo_2" {  } { { "fifo_2.v" "" { Text "F:/Temp/final_complete/fifo_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_control.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_control " "Found entity 1: uart_control" {  } { { "uart_control.v" "" { Text "F:/Temp/final_complete/uart_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_1 " "Found entity 1: pll_1" {  } { { "pll_1.v" "" { Text "F:/Temp/final_complete/pll_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da.v 1 1 " "Found 1 design units, including 1 entities, in source file da.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA " "Found entity 1: DA" {  } { { "DA.v" "" { Text "F:/Temp/final_complete/DA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin512.v 1 1 " "Found 1 design units, including 1 entities, in source file sin512.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin512 " "Found entity 1: sin512" {  } { { "sin512.v" "" { Text "F:/Temp/final_complete/sin512.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219714622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219714622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "osc " "Elaborating entity \"osc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1547219714897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst\"" {  } { { "osc.bdf" "inst" { Schematic "F:/Temp/final_complete/osc.bdf" { { 232 112 304 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219714928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_control uart_control:inst8 " "Elaborating entity \"uart_control\" for hierarchy \"uart_control:inst8\"" {  } { { "osc.bdf" "inst8" { Schematic "F:/Temp/final_complete/osc.bdf" { { 592 480 696 704 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219714951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_2 fifo_2:inst7 " "Elaborating entity \"fifo_2\" for hierarchy \"fifo_2:inst7\"" {  } { { "osc.bdf" "inst7" { Schematic "F:/Temp/final_complete/osc.bdf" { { 432 912 1088 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219714975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_2:inst7\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_2:inst7\|dcfifo:dcfifo_component\"" {  } { { "fifo_2.v" "dcfifo_component" { Text "F:/Temp/final_complete/fifo_2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_2:inst7\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_2:inst7\|dcfifo:dcfifo_component\"" {  } { { "fifo_2.v" "" { Text "F:/Temp/final_complete/fifo_2.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547219715099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_2:inst7\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_2:inst7\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715100 ""}  } { { "fifo_2.v" "" { Text "F:/Temp/final_complete/fifo_2.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547219715100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_h2l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_h2l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_h2l1 " "Found entity 1: dcfifo_h2l1" {  } { { "db/dcfifo_h2l1.tdf" "" { Text "F:/Temp/final_complete/db/dcfifo_h2l1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219715166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219715166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_h2l1 fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated " "Elaborating entity \"dcfifo_h2l1\" for hierarchy \"fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/temp/lesson quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "F:/Temp/final_complete/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219715243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219715243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_h2l1.tdf" "rdptr_g1p" { Text "F:/Temp/final_complete/db/dcfifo_h2l1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "F:/Temp/final_complete/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219715327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219715327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_h2l1.tdf" "wrptr_g1p" { Text "F:/Temp/final_complete/db/dcfifo_h2l1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gj31 " "Found entity 1: altsyncram_gj31" {  } { { "db/altsyncram_gj31.tdf" "" { Text "F:/Temp/final_complete/db/altsyncram_gj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219715427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219715427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gj31 fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|altsyncram_gj31:fifo_ram " "Elaborating entity \"altsyncram_gj31\" for hierarchy \"fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|altsyncram_gj31:fifo_ram\"" {  } { { "db/dcfifo_h2l1.tdf" "fifo_ram" { Text "F:/Temp/final_complete/db/dcfifo_h2l1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "F:/Temp/final_complete/db/alt_synch_pipe_tld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219715568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219715568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|alt_synch_pipe_tld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\"" {  } { { "db/dcfifo_h2l1.tdf" "rs_dgwp" { Text "F:/Temp/final_complete/db/dcfifo_h2l1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "F:/Temp/final_complete/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219715600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219715600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\|dffpipe_se9:dffpipe5 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\|dffpipe_se9:dffpipe5\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe5" { Text "F:/Temp/final_complete/db/alt_synch_pipe_tld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_uld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_uld " "Found entity 1: alt_synch_pipe_uld" {  } { { "db/alt_synch_pipe_uld.tdf" "" { Text "F:/Temp/final_complete/db/alt_synch_pipe_uld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219715633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219715633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_uld fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|alt_synch_pipe_uld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_uld\" for hierarchy \"fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\"" {  } { { "db/dcfifo_h2l1.tdf" "ws_dgrp" { Text "F:/Temp/final_complete/db/dcfifo_h2l1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "F:/Temp/final_complete/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219715665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219715665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_te9:dffpipe8 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_te9:dffpipe8\"" {  } { { "db/alt_synch_pipe_uld.tdf" "dffpipe8" { Text "F:/Temp/final_complete/db/alt_synch_pipe_uld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "F:/Temp/final_complete/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219715739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219715739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"fifo_2:inst7\|dcfifo:dcfifo_component\|dcfifo_h2l1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_h2l1.tdf" "rdempty_eq_comp" { Text "F:/Temp/final_complete/db/dcfifo_h2l1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_control fifo_control:inst5 " "Elaborating entity \"fifo_control\" for hierarchy \"fifo_control:inst5\"" {  } { { "osc.bdf" "inst5" { Schematic "F:/Temp/final_complete/osc.bdf" { { 448 480 696 592 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715753 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag fifo_control.v(17) " "Verilog HDL or VHDL warning at fifo_control.v(17): object \"flag\" assigned a value but never read" {  } { { "fifo_control.v" "" { Text "F:/Temp/final_complete/fifo_control.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1547219715753 "|osc|fifo_control:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA DA:inst11 " "Elaborating entity \"DA\" for hierarchy \"DA:inst11\"" {  } { { "osc.bdf" "inst11" { Schematic "F:/Temp/final_complete/osc.bdf" { { 24 480 672 104 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_1 pll_1:inst9 " "Elaborating entity \"pll_1\" for hierarchy \"pll_1:inst9\"" {  } { { "osc.bdf" "inst9" { Schematic "F:/Temp/final_complete/osc.bdf" { { -8 160 400 144 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_1:inst9\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_1:inst9\|altpll:altpll_component\"" {  } { { "pll_1.v" "altpll_component" { Text "F:/Temp/final_complete/pll_1.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_1:inst9\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_1:inst9\|altpll:altpll_component\"" {  } { { "pll_1.v" "" { Text "F:/Temp/final_complete/pll_1.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_1:inst9\|altpll:altpll_component " "Instantiated megafunction \"pll_1:inst9\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715884 ""}  } { { "pll_1.v" "" { Text "F:/Temp/final_complete/pll_1.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547219715884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_1_altpll " "Found entity 1: pll_1_altpll" {  } { { "db/pll_1_altpll.v" "" { Text "F:/Temp/final_complete/db/pll_1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219715956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219715956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_1_altpll pll_1:inst9\|altpll:altpll_component\|pll_1_altpll:auto_generated " "Elaborating entity \"pll_1_altpll\" for hierarchy \"pll_1:inst9\|altpll:altpll_component\|pll_1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/temp/lesson quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219715957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1 fifo_1:inst6 " "Elaborating entity \"fifo_1\" for hierarchy \"fifo_1:inst6\"" {  } { { "osc.bdf" "inst6" { Schematic "F:/Temp/final_complete/osc.bdf" { { 240 912 1088 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_1:inst6\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_1:inst6\|scfifo:scfifo_component\"" {  } { { "fifo_1.v" "scfifo_component" { Text "F:/Temp/final_complete/fifo_1.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_1:inst6\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_1:inst6\|scfifo:scfifo_component\"" {  } { { "fifo_1.v" "" { Text "F:/Temp/final_complete/fifo_1.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547219716124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_1:inst6\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_1:inst6\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716124 ""}  } { { "fifo_1.v" "" { Text "F:/Temp/final_complete/fifo_1.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547219716124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qk31 " "Found entity 1: scfifo_qk31" {  } { { "db/scfifo_qk31.tdf" "" { Text "F:/Temp/final_complete/db/scfifo_qk31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219716187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219716187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qk31 fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated " "Elaborating entity \"scfifo_qk31\" for hierarchy \"fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/temp/lesson quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1r31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1r31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1r31 " "Found entity 1: a_dpfifo_1r31" {  } { { "db/a_dpfifo_1r31.tdf" "" { Text "F:/Temp/final_complete/db/a_dpfifo_1r31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219716220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219716220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1r31 fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\|a_dpfifo_1r31:dpfifo " "Elaborating entity \"a_dpfifo_1r31\" for hierarchy \"fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\|a_dpfifo_1r31:dpfifo\"" {  } { { "db/scfifo_qk31.tdf" "dpfifo" { Text "F:/Temp/final_complete/db/scfifo_qk31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_kae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_kae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_kae " "Found entity 1: a_fefifo_kae" {  } { { "db/a_fefifo_kae.tdf" "" { Text "F:/Temp/final_complete/db/a_fefifo_kae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219716253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219716253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_kae fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\|a_dpfifo_1r31:dpfifo\|a_fefifo_kae:fifo_state " "Elaborating entity \"a_fefifo_kae\" for hierarchy \"fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\|a_dpfifo_1r31:dpfifo\|a_fefifo_kae:fifo_state\"" {  } { { "db/a_dpfifo_1r31.tdf" "fifo_state" { Text "F:/Temp/final_complete/db/a_dpfifo_1r31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "F:/Temp/final_complete/db/cntr_op7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219716329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219716329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\|a_dpfifo_1r31:dpfifo\|a_fefifo_kae:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\|a_dpfifo_1r31:dpfifo\|a_fefifo_kae:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_kae.tdf" "count_usedw" { Text "F:/Temp/final_complete/db/a_fefifo_kae.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d811 " "Found entity 1: dpram_d811" {  } { { "db/dpram_d811.tdf" "" { Text "F:/Temp/final_complete/db/dpram_d811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219716405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219716405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d811 fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\|a_dpfifo_1r31:dpfifo\|dpram_d811:FIFOram " "Elaborating entity \"dpram_d811\" for hierarchy \"fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\|a_dpfifo_1r31:dpfifo\|dpram_d811:FIFOram\"" {  } { { "db/a_dpfifo_1r31.tdf" "FIFOram" { Text "F:/Temp/final_complete/db/a_dpfifo_1r31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3k1 " "Found entity 1: altsyncram_c3k1" {  } { { "db/altsyncram_c3k1.tdf" "" { Text "F:/Temp/final_complete/db/altsyncram_c3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219716480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219716480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c3k1 fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\|a_dpfifo_1r31:dpfifo\|dpram_d811:FIFOram\|altsyncram_c3k1:altsyncram1 " "Elaborating entity \"altsyncram_c3k1\" for hierarchy \"fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\|a_dpfifo_1r31:dpfifo\|dpram_d811:FIFOram\|altsyncram_c3k1:altsyncram1\"" {  } { { "db/dpram_d811.tdf" "altsyncram1" { Text "F:/Temp/final_complete/db/dpram_d811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "F:/Temp/final_complete/db/cntr_cpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219716564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219716564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\|a_dpfifo_1r31:dpfifo\|cntr_cpb:rd_ptr_count " "Elaborating entity \"cntr_cpb\" for hierarchy \"fifo_1:inst6\|scfifo:scfifo_component\|scfifo_qk31:auto_generated\|a_dpfifo_1r31:dpfifo\|cntr_cpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_1r31.tdf" "rd_ptr_count" { Text "F:/Temp/final_complete/db/a_dpfifo_1r31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_control trigger_control:inst4 " "Elaborating entity \"trigger_control\" for hierarchy \"trigger_control:inst4\"" {  } { { "osc.bdf" "inst4" { Schematic "F:/Temp/final_complete/osc.bdf" { { 304 480 720 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command_platform command_platform:inst3 " "Elaborating entity \"command_platform\" for hierarchy \"command_platform:inst3\"" {  } { { "osc.bdf" "inst3" { Schematic "F:/Temp/final_complete/osc.bdf" { { 192 480 704 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:inst1 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:inst1\"" {  } { { "osc.bdf" "inst1" { Schematic "F:/Temp/final_complete/osc.bdf" { { 376 112 304 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bps bps:inst10 " "Elaborating entity \"bps\" for hierarchy \"bps:inst10\"" {  } { { "osc.bdf" "inst10" { Schematic "F:/Temp/final_complete/osc.bdf" { { 600 112 280 712 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin512 sin512:inst12 " "Elaborating entity \"sin512\" for hierarchy \"sin512:inst12\"" {  } { { "osc.bdf" "inst12" { Schematic "F:/Temp/final_complete/osc.bdf" { { 24 848 1064 152 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin512:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin512:inst12\|altsyncram:altsyncram_component\"" {  } { { "sin512.v" "altsyncram_component" { Text "F:/Temp/final_complete/sin512.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin512:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin512:inst12\|altsyncram:altsyncram_component\"" {  } { { "sin512.v" "" { Text "F:/Temp/final_complete/sin512.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin512:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin512:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin512.mif " "Parameter \"init_file\" = \"sin512.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716714 ""}  } { { "sin512.v" "" { Text "F:/Temp/final_complete/sin512.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547219716714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u291 " "Found entity 1: altsyncram_u291" {  } { { "db/altsyncram_u291.tdf" "" { Text "F:/Temp/final_complete/db/altsyncram_u291.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219716782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219716782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u291 sin512:inst12\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated " "Elaborating entity \"altsyncram_u291\" for hierarchy \"sin512:inst12\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/temp/lesson quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547219716783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m124 " "Found entity 1: altsyncram_m124" {  } { { "db/altsyncram_m124.tdf" "" { Text "F:/Temp/final_complete/db/altsyncram_m124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219718466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219718466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "F:/Temp/final_complete/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219718754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219718754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/Temp/final_complete/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219718885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219718885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "F:/Temp/final_complete/db/cntr_qgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219719075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219719075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "F:/Temp/final_complete/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219719161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219719161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "F:/Temp/final_complete/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219719280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219719280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "F:/Temp/final_complete/db/cntr_lgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219719417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219719417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/Temp/final_complete/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219719496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219719496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/Temp/final_complete/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219719597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219719597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/Temp/final_complete/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547219719711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547219719711 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547219719900 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "F:/Temp/final_complete/uart_tx.v" 68 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "F:/Temp/final_complete/db/a_graycounter_2lc.tdf" 32 2 0 } } { "uart_tx.v" "" { Text "F:/Temp/final_complete/uart_tx.v" 16 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "F:/Temp/final_complete/db/a_graycounter_2lc.tdf" 46 2 0 } } { "uart_rx.v" "" { Text "F:/Temp/final_complete/uart_rx.v" 17 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "F:/Temp/final_complete/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "F:/Temp/final_complete/db/a_graycounter_677.tdf" 46 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1547219721991 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1547219721991 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547219722322 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 139 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 139 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1547219723339 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1547219723393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547219723393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2062 " "Implemented 2062 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1547219723894 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1547219723894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1941 " "Implemented 1941 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1547219723894 ""} { "Info" "ICUT_CUT_TM_RAMS" "93 " "Implemented 93 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1547219723894 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1547219723894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1547219723894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547219723933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 11 23:15:23 2019 " "Processing ended: Fri Jan 11 23:15:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547219723933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547219723933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547219723933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547219723933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547219725985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547219725988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 11 23:15:25 2019 " "Processing started: Fri Jan 11 23:15:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547219725988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1547219725988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off osc -c osc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off osc -c osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1547219725988 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1547219726120 ""}
{ "Info" "0" "" "Project  = osc" {  } {  } 0 0 "Project  = osc" 0 0 "Fitter" 0 0 1547219726120 ""}
{ "Info" "0" "" "Revision = osc" {  } {  } 0 0 "Revision = osc" 0 0 "Fitter" 0 0 1547219726120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1547219726328 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "osc EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"osc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1547219726433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547219726509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547219726509 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_1:inst9\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_1:inst9\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_1:inst9\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_1:inst9\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_1_altpll.v" "" { Text "F:/Temp/final_complete/db/pll_1_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 427 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1547219726582 ""}  } { { "db/pll_1_altpll.v" "" { Text "F:/Temp/final_complete/db/pll_1_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 427 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1547219726582 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1547219726816 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1547219727047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1547219727047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1547219727047 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1547219727047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/temp/lesson quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/temp/lesson quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 6367 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1547219727053 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "f:/temp/lesson quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/temp/lesson quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 6369 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1547219727053 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/temp/lesson quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/temp/lesson quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 6371 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1547219727053 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/temp/lesson quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/temp/lesson quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 6373 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1547219727053 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1547219727053 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1547219727057 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1547219727063 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h2l1 " "Entity dcfifo_h2l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547219728045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547219728045 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1547219728045 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547219728045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547219728045 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1547219728045 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1547219728045 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "osc.sdc " "Synopsys Design Constraints File file not found: 'osc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1547219728066 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1547219728072 "|osc|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_control:inst8\|rd_uart_signal " "Node: uart_control:inst8\|rd_uart_signal was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1547219728072 "|osc|uart_control:inst8|rd_uart_signal"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1547219728090 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1547219728090 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1547219728092 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1547219728092 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1547219728092 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1547219728093 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547219728094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547219728094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547219728094 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1547219728094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1547219728225 ""}  } { { "osc.bdf" "" { Schematic "F:/Temp/final_complete/osc.bdf" { { 48 -56 112 64 "clk" "" } } } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 6350 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547219728225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_1:inst9\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_1:inst9\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1547219728225 ""}  } { { "db/pll_1_altpll.v" "" { Text "F:/Temp/final_complete/db/pll_1_altpll.v" 77 -1 0 } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 427 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547219728225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1547219728225 ""}  } { { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 1527 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547219728225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_control:inst8\|rd_uart_signal  " "Automatically promoted node uart_control:inst8\|rd_uart_signal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1547219728225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_control:inst8\|rd_uart_signal~0 " "Destination node uart_control:inst8\|rd_uart_signal~0" {  } { { "uart_control.v" "" { Text "F:/Temp/final_complete/uart_control.v" 9 -1 0 } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_control:inst8|rd_uart_signal~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 841 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547219728225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst\|rx_int0 " "Destination node uart_tx:inst\|rx_int0" {  } { { "uart_tx.v" "" { Text "F:/Temp/final_complete/uart_tx.v" 16 -1 0 } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_tx:inst|rx_int0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 637 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547219728225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_control:inst8\|rd_uart_signal~_wirecell " "Destination node uart_control:inst8\|rd_uart_signal~_wirecell" {  } { { "uart_control.v" "" { Text "F:/Temp/final_complete/uart_control.v" 9 -1 0 } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_control:inst8|rd_uart_signal~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 1521 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547219728225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1547219728225 ""}  } { { "uart_control.v" "" { Text "F:/Temp/final_complete/uart_control.v" 9 0 0 } } { "f:/temp/lesson quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/temp/lesson quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_control:inst8\|rd_uart_signal" } } } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_control:inst8|rd_uart_signal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547219728225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S1~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node S1~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1547219728225 ""}  } { { "osc.bdf" "" { Schematic "F:/Temp/final_complete/osc.bdf" { { 744 88 256 760 "S1" "" } } } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 6351 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547219728225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1547219728226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/temp/lesson quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 4067 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547219728226 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/temp/lesson quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 2110 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547219728226 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1547219728226 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "f:/temp/lesson quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 3060 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547219728226 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo_control:inst5\|fifo_full_rst  " "Automatically promoted node fifo_control:inst5\|fifo_full_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1547219728227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_control:inst5\|Mux3~1 " "Destination node fifo_control:inst5\|Mux3~1" {  } { { "fifo_control.v" "" { Text "F:/Temp/final_complete/fifo_control.v" 30 -1 0 } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_control:inst5|Mux3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 829 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547219728227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_control:inst5\|fifo_full_rst~_wirecell " "Destination node fifo_control:inst5\|fifo_full_rst~_wirecell" {  } { { "fifo_control.v" "" { Text "F:/Temp/final_complete/fifo_control.v" 14 -1 0 } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_control:inst5|fifo_full_rst~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 1520 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1547219728227 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1547219728227 ""}  } { { "fifo_control.v" "" { Text "F:/Temp/final_complete/fifo_control.v" 14 0 0 } } { "f:/temp/lesson quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/temp/lesson quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "fifo_control:inst5\|fifo_full_rst" } } } } { "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/temp/lesson quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_control:inst5|fifo_full_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Temp/final_complete/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547219728227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1547219728767 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1547219728772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1547219728773 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547219728780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547219728788 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1547219728794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1547219728795 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1547219728801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1547219729302 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1547219729309 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1547219729309 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_1:inst9\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1 clk\[0\] DA_CLK~output " "PLL \"pll_1:inst9\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_1_altpll.v" "" { Text "F:/Temp/final_complete/db/pll_1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "f:/temp/lesson quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_1.v" "" { Text "F:/Temp/final_complete/pll_1.v" 90 0 0 } } { "osc.bdf" "" { Schematic "F:/Temp/final_complete/osc.bdf" { { -8 160 400 144 "inst9" "" } } } } { "osc.bdf" "" { Schematic "F:/Temp/final_complete/osc.bdf" { { 744 688 864 760 "DA_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1547219729334 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_1:inst9\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1 clk\[0\] AD_CLK~output " "PLL \"pll_1:inst9\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"AD_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_1_altpll.v" "" { Text "F:/Temp/final_complete/db/pll_1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "f:/temp/lesson quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_1.v" "" { Text "F:/Temp/final_complete/pll_1.v" 90 0 0 } } { "osc.bdf" "" { Schematic "F:/Temp/final_complete/osc.bdf" { { -8 160 400 144 "inst9" "" } } } } { "osc.bdf" "" { Schematic "F:/Temp/final_complete/osc.bdf" { { 728 688 864 744 "AD_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1547219729334 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547219729558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1547219730367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547219730820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1547219730841 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1547219731683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547219731684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1547219732264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/Temp/final_complete/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1547219733463 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1547219733463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547219733734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1547219733736 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1547219733736 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1547219733736 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1547219733810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547219733879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547219734233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547219734295 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547219734761 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547219735564 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Temp/final_complete/output_files/osc.fit.smsg " "Generated suppressed messages file F:/Temp/final_complete/output_files/osc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1547219736733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547219737576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 11 23:15:37 2019 " "Processing ended: Fri Jan 11 23:15:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547219737576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547219737576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547219737576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547219737576 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1547219739296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547219739297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 11 23:15:39 2019 " "Processing started: Fri Jan 11 23:15:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547219739297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1547219739297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off osc -c osc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off osc -c osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1547219739297 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1547219740318 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1547219740343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547219740689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 11 23:15:40 2019 " "Processing ended: Fri Jan 11 23:15:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547219740689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547219740689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547219740689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1547219740689 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1547219741355 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1547219742715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547219742718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 11 23:15:42 2019 " "Processing started: Fri Jan 11 23:15:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547219742718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547219742718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta osc -c osc " "Command: quartus_sta osc -c osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547219742719 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1547219742856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1547219743098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547219743188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547219743188 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h2l1 " "Entity dcfifo_h2l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743596 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1547219743596 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743596 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1547219743596 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1547219743596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "osc.sdc " "Synopsys Design Constraints File file not found: 'osc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1547219743616 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1547219743622 "|osc|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_control:inst8\|rd_uart_signal " "Node: uart_control:inst8\|rd_uart_signal was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1547219743622 "|osc|uart_control:inst8|rd_uart_signal"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743739 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743739 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1547219743741 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1547219743741 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1547219743741 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1547219743743 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1547219743757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.804 " "Worst-case setup slack is 41.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.804               0.000 altera_reserved_tck  " "   41.804               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219743799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219743807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.865 " "Worst-case recovery slack is 47.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.865               0.000 altera_reserved_tck  " "   47.865               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219743814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.127 " "Worst-case removal slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 altera_reserved_tck  " "    1.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219743820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.445 " "Worst-case minimum pulse width slack is 49.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.445               0.000 altera_reserved_tck  " "   49.445               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219743824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219743824 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1547219743944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1547219743978 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1547219744516 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1547219744687 "|osc|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_control:inst8\|rd_uart_signal " "Node: uart_control:inst8\|rd_uart_signal was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1547219744687 "|osc|uart_control:inst8|rd_uart_signal"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744694 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744694 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1547219744694 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1547219744694 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1547219744694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.297 " "Worst-case setup slack is 42.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.297               0.000 altera_reserved_tck  " "   42.297               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219744718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219744728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.157 " "Worst-case recovery slack is 48.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.157               0.000 altera_reserved_tck  " "   48.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219744734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.027 " "Worst-case removal slack is 1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 altera_reserved_tck  " "    1.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219744742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.298 " "Worst-case minimum pulse width slack is 49.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.298               0.000 altera_reserved_tck  " "   49.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219744747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219744747 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1547219744857 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1547219745125 "|osc|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_control:inst8\|rd_uart_signal " "Node: uart_control:inst8\|rd_uart_signal was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1547219745125 "|osc|uart_control:inst8|rd_uart_signal"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745132 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745132 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1547219745132 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1547219745132 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1547219745132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.513 " "Worst-case setup slack is 46.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.513               0.000 altera_reserved_tck  " "   46.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219745143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 altera_reserved_tck  " "    0.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219745157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.251 " "Worst-case recovery slack is 49.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.251               0.000 altera_reserved_tck  " "   49.251               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219745165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.493 " "Worst-case removal slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 altera_reserved_tck  " "    0.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219745174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.448 " "Worst-case minimum pulse width slack is 49.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547219745180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547219745180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547219745661 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547219745662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547219745792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 11 23:15:45 2019 " "Processing ended: Fri Jan 11 23:15:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547219745792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547219745792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547219745792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547219745792 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547219746577 ""}
