Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May 16 12:32:46 2023
| Host         : DESKTOP-G0OLDMD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WallClock_timing_summary_routed.rpt -pb WallClock_timing_summary_routed.pb -rpx WallClock_timing_summary_routed.rpx -warn_on_violation
| Design       : WallClock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.928        0.000                      0                  184        0.103        0.000                      0                  184        4.020        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.928        0.000                      0                  184        0.103        0.000                      0                  184        4.020        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msg_reg[64]_srl9/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.704ns (20.810%)  route 2.679ns (79.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.905     6.689    Count_reg[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.813 r  msg[133]_i_3/O
                         net (fo=1, routed)           0.936     7.749    msg[133]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.873 r  msg[133]_i_1/O
                         net (fo=54, routed)          0.838     8.711    msg[133]_i_1_n_0
    SLICE_X2Y105         SRL16E                                       r  msg_reg[64]_srl9/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         SRL16E                                       r  msg_reg[64]_srl9/CLK
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y105         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.639    msg_reg[64]_srl9
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msg_reg[65]_srl9/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.704ns (20.810%)  route 2.679ns (79.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.905     6.689    Count_reg[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.813 r  msg[133]_i_3/O
                         net (fo=1, routed)           0.936     7.749    msg[133]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.873 r  msg[133]_i_1/O
                         net (fo=54, routed)          0.838     8.711    msg[133]_i_1_n_0
    SLICE_X2Y105         SRL16E                                       r  msg_reg[65]_srl9/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         SRL16E                                       r  msg_reg[65]_srl9/CLK
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y105         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.639    msg_reg[65]_srl9
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msg_reg[66]_srl9/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.704ns (20.810%)  route 2.679ns (79.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.905     6.689    Count_reg[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.813 r  msg[133]_i_3/O
                         net (fo=1, routed)           0.936     7.749    msg[133]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.873 r  msg[133]_i_1/O
                         net (fo=54, routed)          0.838     8.711    msg[133]_i_1_n_0
    SLICE_X2Y105         SRL16E                                       r  msg_reg[66]_srl9/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         SRL16E                                       r  msg_reg[66]_srl9/CLK
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y105         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.639    msg_reg[66]_srl9
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msg_reg[67]_srl9/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.704ns (20.810%)  route 2.679ns (79.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.905     6.689    Count_reg[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.813 r  msg[133]_i_3/O
                         net (fo=1, routed)           0.936     7.749    msg[133]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.873 r  msg[133]_i_1/O
                         net (fo=54, routed)          0.838     8.711    msg[133]_i_1_n_0
    SLICE_X2Y105         SRL16E                                       r  msg_reg[67]_srl9/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         SRL16E                                       r  msg_reg[67]_srl9/CLK
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y105         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.639    msg_reg[67]_srl9
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msg_reg[68]_srl9/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.704ns (20.810%)  route 2.679ns (79.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.905     6.689    Count_reg[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.813 r  msg[133]_i_3/O
                         net (fo=1, routed)           0.936     7.749    msg[133]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.873 r  msg[133]_i_1/O
                         net (fo=54, routed)          0.838     8.711    msg[133]_i_1_n_0
    SLICE_X2Y105         SRL16E                                       r  msg_reg[68]_srl9/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         SRL16E                                       r  msg_reg[68]_srl9/CLK
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y105         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.639    msg_reg[68]_srl9
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msg_reg[69]_srl9/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.704ns (20.810%)  route 2.679ns (79.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.905     6.689    Count_reg[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.813 r  msg[133]_i_3/O
                         net (fo=1, routed)           0.936     7.749    msg[133]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.873 r  msg[133]_i_1/O
                         net (fo=54, routed)          0.838     8.711    msg[133]_i_1_n_0
    SLICE_X2Y105         SRL16E                                       r  msg_reg[69]_srl9/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         SRL16E                                       r  msg_reg[69]_srl9/CLK
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y105         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.639    msg_reg[69]_srl9
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msg_reg[96]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.704ns (19.326%)  route 2.939ns (80.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.905     6.689    Count_reg[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.813 r  msg[133]_i_3/O
                         net (fo=1, routed)           0.936     7.749    msg[133]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.873 r  msg[133]_i_1/O
                         net (fo=54, routed)          1.098     8.971    msg[133]_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  msg_reg[96]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.586    15.008    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  msg_reg[96]/C
                         clock pessimism              0.180    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X6Y107         FDRE (Setup_fdre_C_CE)      -0.169    14.984    msg_reg[96]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msg_reg[97]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.704ns (19.326%)  route 2.939ns (80.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.905     6.689    Count_reg[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.813 r  msg[133]_i_3/O
                         net (fo=1, routed)           0.936     7.749    msg[133]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.873 r  msg[133]_i_1/O
                         net (fo=54, routed)          1.098     8.971    msg[133]_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  msg_reg[97]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.586    15.008    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  msg_reg[97]/C
                         clock pessimism              0.180    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X6Y107         FDRE (Setup_fdre_C_CE)      -0.169    14.984    msg_reg[97]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msg_reg[98]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.704ns (19.326%)  route 2.939ns (80.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.905     6.689    Count_reg[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.813 r  msg[133]_i_3/O
                         net (fo=1, routed)           0.936     7.749    msg[133]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.873 r  msg[133]_i_1/O
                         net (fo=54, routed)          1.098     8.971    msg[133]_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  msg_reg[98]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.586    15.008    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  msg_reg[98]/C
                         clock pessimism              0.180    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X6Y107         FDRE (Setup_fdre_C_CE)      -0.169    14.984    msg_reg[98]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msg_reg[99]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.704ns (19.326%)  route 2.939ns (80.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.905     6.689    Count_reg[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124     6.813 r  msg[133]_i_3/O
                         net (fo=1, routed)           0.936     7.749    msg[133]_i_3_n_0
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.124     7.873 r  msg[133]_i_1/O
                         net (fo=54, routed)          1.098     8.971    msg[133]_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  msg_reg[99]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.586    15.008    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  msg_reg[99]/C
                         clock pessimism              0.180    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X6Y107         FDRE (Setup_fdre_C_CE)      -0.169    14.984    msg_reg[99]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.605     1.524    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.785    SS_Driver1/Count_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  SS_Driver1/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    SS_Driver1/Count_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  SS_Driver1/Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    SS_Driver1/Count_reg[4]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  SS_Driver1/Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  SS_Driver1/Count_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    SS_Driver1/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.785    Count_reg[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.945    Count_reg[0]_i_1__0_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  Count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.999    Count_reg[4]_i_1__0_n_7
    SLICE_X5Y100         FDRE                                         r  Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.868     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  Count_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.605     1.524    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.785    SS_Driver1/Count_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  SS_Driver1/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    SS_Driver1/Count_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  SS_Driver1/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    SS_Driver1/Count_reg[4]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  SS_Driver1/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  SS_Driver1/Count_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    SS_Driver1/Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.785    Count_reg[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.945    Count_reg[0]_i_1__0_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  Count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.010    Count_reg[4]_i_1__0_n_5
    SLICE_X5Y100         FDRE                                         r  Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.868     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  Count_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.605     1.524    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.785    SS_Driver1/Count_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  SS_Driver1/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    SS_Driver1/Count_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  SS_Driver1/Count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    SS_Driver1/Count_reg[4]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  SS_Driver1/Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  SS_Driver1/Count_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    SS_Driver1/Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.605     1.524    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.785    SS_Driver1/Count_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  SS_Driver1/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    SS_Driver1/Count_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  SS_Driver1/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    SS_Driver1/Count_reg[4]_i_1_n_4
    SLICE_X1Y100         FDRE                                         r  SS_Driver1/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  SS_Driver1/Count_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    SS_Driver1/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.605     1.524    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.785    SS_Driver1/Count_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  SS_Driver1/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    SS_Driver1/Count_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  SS_Driver1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    SS_Driver1/Count_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  SS_Driver1/Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    SS_Driver1/Count_reg[8]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  SS_Driver1/Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.872     2.037    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  SS_Driver1/Count_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    SS_Driver1/Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.785    Count_reg[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.945    Count_reg[0]_i_1__0_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  Count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.035    Count_reg[4]_i_1__0_n_6
    SLICE_X5Y100         FDRE                                         r  Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.868     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  Count_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.785    Count_reg[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.945    Count_reg[0]_i_1__0_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  Count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.035    Count_reg[4]_i_1__0_n_4
    SLICE_X5Y100         FDRE                                         r  Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.868     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  Count_reg[7]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.785    Count_reg[3]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.945    Count_reg[0]_i_1__0_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  Count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.984    Count_reg[4]_i_1__0_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  Count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.038    Count_reg[8]_i_1__0_n_7
    SLICE_X5Y101         FDRE                                         r  Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.868     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  Count_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y99     Count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y101    Count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y101    Count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y102    Count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y102    Count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y102    Count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y102    Count_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y103    Count_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y103    Count_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[64]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[65]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[68]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[69]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[66]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[67]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[64]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[65]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[68]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[69]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[64]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[65]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[68]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[69]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[66]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[67]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[64]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[65]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[68]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y105    msg_reg[69]_srl9/CLK



