
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 919632                       # Simulator instruction rate (inst/s)
host_mem_usage                              135077560                       # Number of bytes of host memory used
host_op_rate                                  1087178                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18899.36                       # Real time elapsed on the host
host_tick_rate                              108043523                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 17380456460                       # Number of instructions simulated
sim_ops                                   20546974456                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.041953                       # Number of seconds simulated
sim_ticks                                2041953446002                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls                 128                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.workload.numSyscalls               33092                       # Number of system calls
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests    114820277                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     59961576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     223575177                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.Branches               361210140                       # Number of branches fetched
system.switch_cpus00.committedInsts        1694711021                       # Number of instructions committed
system.switch_cpus00.committedOps          1971815837                       # Number of ops (including micro ops) committed
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.idle_fraction                  0                       # Percentage of idle cycles
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.not_idle_fraction              1                       # Percentage of non-idle cycles
system.switch_cpus00.numCycles             4896770853                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.num_busy_cycles       4896770853                       # Number of busy cycles
system.switch_cpus00.num_cc_register_reads    650507856                       # number of times the CC registers were read
system.switch_cpus00.num_cc_register_writes    606792006                       # number of times the CC registers were written
system.switch_cpus00.num_conditional_control_insts    287947219                       # number of instructions that are conditional controls
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_func_calls          54261985                       # number of times a function call or return occured
system.switch_cpus00.num_idle_cycles                0                       # Number of idle cycles
system.switch_cpus00.num_int_alu_accesses   1756797857                       # Number of integer alu accesses
system.switch_cpus00.num_int_insts         1756797857                       # number of integer instructions
system.switch_cpus00.num_int_register_reads   2492018663                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes   1447953341                       # number of times the integer registers were written
system.switch_cpus00.num_load_insts         383123065                       # Number of load instructions
system.switch_cpus00.num_mem_refs           673229551                       # number of memory refs
system.switch_cpus00.num_store_insts        290106486                       # Number of store instructions
system.switch_cpus00.num_vec_alu_accesses     32010166                       # Number of vector alu accesses
system.switch_cpus00.num_vec_insts           32010166                       # number of vector instructions
system.switch_cpus00.num_vec_register_reads     21340068                       # number of times the vector registers were read
system.switch_cpus00.num_vec_register_writes     10670098                       # number of times the vector registers were written
system.switch_cpus00.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu      1221564748     61.95%     61.95% # Class of executed instruction
system.switch_cpus00.op_class::IntMult       77021666      3.91%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdDiv              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAes              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdAesMix            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha1Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha1Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha256Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha256Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdShaSigma2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdShaSigma3            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::SimdPredAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      383123065     19.43%     85.29% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite     290106486     14.71%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total       1971815965                       # Class of executed instruction
system.switch_cpus01.Branches               348183242                       # Number of branches fetched
system.switch_cpus01.committedInsts        1546640913                       # Number of instructions committed
system.switch_cpus01.committedOps          1763442970                       # Number of ops (including micro ops) committed
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.idle_fraction           0.001922                       # Percentage of idle cycles
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.not_idle_fraction       0.998078                       # Percentage of non-idle cycles
system.switch_cpus01.numCycles             4896770830                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.num_busy_cycles     4887358295.863348                       # Number of busy cycles
system.switch_cpus01.num_cc_register_reads    529599105                       # number of times the CC registers were read
system.switch_cpus01.num_cc_register_writes    477451020                       # number of times the CC registers were written
system.switch_cpus01.num_conditional_control_insts    285094512                       # number of instructions that are conditional controls
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_func_calls          30928067                       # number of times a function call or return occured
system.switch_cpus01.num_idle_cycles     9412534.136652                       # Number of idle cycles
system.switch_cpus01.num_int_alu_accesses   1580406313                       # Number of integer alu accesses
system.switch_cpus01.num_int_insts         1580406313                       # number of integer instructions
system.switch_cpus01.num_int_register_reads   2046693915                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes   1289095811                       # number of times the integer registers were written
system.switch_cpus01.num_load_insts         377535008                       # Number of load instructions
system.switch_cpus01.num_mem_refs           685393740                       # number of memory refs
system.switch_cpus01.num_store_insts        307858732                       # Number of store instructions
system.switch_cpus01.num_vec_alu_accesses        96232                       # Number of vector alu accesses
system.switch_cpus01.num_vec_insts              96232                       # number of vector instructions
system.switch_cpus01.num_vec_register_reads        95634                       # number of times the vector registers were read
system.switch_cpus01.num_vec_register_writes          598                       # number of times the vector registers were written
system.switch_cpus01.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu      1072022371     60.79%     60.79% # Class of executed instruction
system.switch_cpus01.op_class::IntMult        6047315      0.34%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdDiv              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAes              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdAesMix            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha1Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha1Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha256Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha256Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdShaSigma2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdShaSigma3            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::SimdPredAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus01.op_class::MemRead      377535008     21.41%     82.54% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite     307858732     17.46%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total       1763463426                       # Class of executed instruction
system.switch_cpus02.Branches                56563320                       # Number of branches fetched
system.switch_cpus02.committedInsts         283505093                       # Number of instructions committed
system.switch_cpus02.committedOps           342917131                       # Number of ops (including micro ops) committed
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.idle_fraction           0.000023                       # Percentage of idle cycles
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.not_idle_fraction       0.999977                       # Percentage of non-idle cycles
system.switch_cpus02.numCycles             1143310969                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.num_busy_cycles     1143284890.493988                       # Number of busy cycles
system.switch_cpus02.num_cc_register_reads     98575578                       # number of times the CC registers were read
system.switch_cpus02.num_cc_register_writes     97190514                       # number of times the CC registers were written
system.switch_cpus02.num_conditional_control_insts     49400332                       # number of instructions that are conditional controls
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_func_calls           5032040                       # number of times a function call or return occured
system.switch_cpus02.num_idle_cycles     26078.506012                       # Number of idle cycles
system.switch_cpus02.num_int_alu_accesses    311661028                       # Number of integer alu accesses
system.switch_cpus02.num_int_insts          311661028                       # number of integer instructions
system.switch_cpus02.num_int_register_reads    441212897                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    249559123                       # number of times the integer registers were written
system.switch_cpus02.num_load_insts          75410165                       # Number of load instructions
system.switch_cpus02.num_mem_refs           132195627                       # number of memory refs
system.switch_cpus02.num_store_insts         56785462                       # Number of store instructions
system.switch_cpus02.num_vec_alu_accesses     11426466                       # Number of vector alu accesses
system.switch_cpus02.num_vec_insts           11426466                       # number of vector instructions
system.switch_cpus02.num_vec_register_reads      7617644                       # number of times the vector registers were read
system.switch_cpus02.num_vec_register_writes      3808822                       # number of times the vector registers were written
system.switch_cpus02.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       201946268     58.89%     58.89% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        8771517      2.56%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv            4488      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::FloatMultAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::FloatMisc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdDiv              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceAdd            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceAlu            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceCmp            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatReduceAdd            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatReduceCmp            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdAes              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdAesMix            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha1Hash            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha1Hash2            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha256Hash            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha256Hash2            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdShaSigma2            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdShaSigma3            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdPredAlu            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       75410165     21.99%     83.44% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      56785462     16.56%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        342917900                       # Class of executed instruction
system.switch_cpus03.Branches                56651669                       # Number of branches fetched
system.switch_cpus03.committedInsts         284023941                       # Number of instructions committed
system.switch_cpus03.committedOps           343478559                       # Number of ops (including micro ops) committed
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.idle_fraction           0.000025                       # Percentage of idle cycles
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.not_idle_fraction       0.999975                       # Percentage of non-idle cycles
system.switch_cpus03.numCycles             1143311000                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.num_busy_cycles     1143282536.113102                       # Number of busy cycles
system.switch_cpus03.num_cc_register_reads     98715210                       # number of times the CC registers were read
system.switch_cpus03.num_cc_register_writes     97312647                       # number of times the CC registers were written
system.switch_cpus03.num_conditional_control_insts     49452541                       # number of instructions that are conditional controls
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_func_calls           5036730                       # number of times a function call or return occured
system.switch_cpus03.num_idle_cycles     28463.886898                       # Number of idle cycles
system.switch_cpus03.num_int_alu_accesses    312162127                       # Number of integer alu accesses
system.switch_cpus03.num_int_insts          312162127                       # number of integer instructions
system.switch_cpus03.num_int_register_reads    441867942                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    249972519                       # number of times the integer registers were written
system.switch_cpus03.num_load_insts          75480029                       # Number of load instructions
system.switch_cpus03.num_mem_refs           132382721                       # number of memory refs
system.switch_cpus03.num_store_insts         56902692                       # Number of store instructions
system.switch_cpus03.num_vec_alu_accesses     11431116                       # Number of vector alu accesses
system.switch_cpus03.num_vec_insts           11431116                       # number of vector instructions
system.switch_cpus03.num_vec_register_reads      7620744                       # number of times the vector registers were read
system.switch_cpus03.num_vec_register_writes      3810372                       # number of times the vector registers were written
system.switch_cpus03.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       202352594     58.91%     58.91% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        8739348      2.54%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv            4720      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::FloatMultAcc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::FloatMisc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdDiv              0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceAdd            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceAlu            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceCmp            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatReduceAdd            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatReduceCmp            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdAes              0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdAesMix            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha1Hash            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha1Hash2            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha256Hash            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha256Hash2            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdShaSigma2            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdShaSigma3            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::SimdPredAlu            0      0.00%     61.46% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       75480029     21.98%     83.43% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      56902692     16.57%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        343479383                       # Class of executed instruction
system.switch_cpus04.Branches                56656719                       # Number of branches fetched
system.switch_cpus04.committedInsts         284050980                       # Number of instructions committed
system.switch_cpus04.committedOps           343603783                       # Number of ops (including micro ops) committed
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.idle_fraction           0.000026                       # Percentage of idle cycles
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.not_idle_fraction       0.999974                       # Percentage of non-idle cycles
system.switch_cpus04.numCycles             1143310975                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.num_busy_cycles     1143280794.444109                       # Number of busy cycles
system.switch_cpus04.num_cc_register_reads     98758278                       # number of times the CC registers were read
system.switch_cpus04.num_cc_register_writes     97372416                       # number of times the CC registers were written
system.switch_cpus04.num_conditional_control_insts     49487362                       # number of instructions that are conditional controls
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_func_calls           5041677                       # number of times a function call or return occured
system.switch_cpus04.num_idle_cycles     30180.555891                       # Number of idle cycles
system.switch_cpus04.num_int_alu_accesses    312293071                       # Number of integer alu accesses
system.switch_cpus04.num_int_insts          312293071                       # number of integer instructions
system.switch_cpus04.num_int_register_reads    442149160                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    250051356                       # number of times the integer registers were written
system.switch_cpus04.num_load_insts          75587779                       # Number of load instructions
system.switch_cpus04.num_mem_refs           132501681                       # number of memory refs
system.switch_cpus04.num_store_insts         56913902                       # Number of store instructions
system.switch_cpus04.num_vec_alu_accesses     11464449                       # Number of vector alu accesses
system.switch_cpus04.num_vec_insts           11464449                       # number of vector instructions
system.switch_cpus04.num_vec_register_reads      7642966                       # number of times the vector registers were read
system.switch_cpus04.num_vec_register_writes      3821483                       # number of times the vector registers were written
system.switch_cpus04.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       202303882     58.88%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        8794548      2.56%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv            4470      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatMultAcc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatMisc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdDiv              0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceAdd            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceAlu            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceCmp            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatReduceAdd            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatReduceCmp            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdAes              0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdAesMix            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha1Hash            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha1Hash2            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha256Hash            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha256Hash2            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdShaSigma2            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdShaSigma3            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdPredAlu            0      0.00%     61.44% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       75587779     22.00%     83.44% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      56913902     16.56%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        343604581                       # Class of executed instruction
system.switch_cpus05.Branches                56836851                       # Number of branches fetched
system.switch_cpus05.committedInsts         284575437                       # Number of instructions committed
system.switch_cpus05.committedOps           344099089                       # Number of ops (including micro ops) committed
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.idle_fraction           0.000034                       # Percentage of idle cycles
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.not_idle_fraction       0.999966                       # Percentage of non-idle cycles
system.switch_cpus05.numCycles             1143310994                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.num_busy_cycles     1143271685.425178                       # Number of busy cycles
system.switch_cpus05.num_cc_register_reads     98979207                       # number of times the CC registers were read
system.switch_cpus05.num_cc_register_writes     97547967                       # number of times the CC registers were written
system.switch_cpus05.num_conditional_control_insts     49590528                       # number of instructions that are conditional controls
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_func_calls           5056580                       # number of times a function call or return occured
system.switch_cpus05.num_idle_cycles     39308.574822                       # Number of idle cycles
system.switch_cpus05.num_int_alu_accesses    312695994                       # Number of integer alu accesses
system.switch_cpus05.num_int_insts          312695994                       # number of integer instructions
system.switch_cpus05.num_int_register_reads    442433489                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    250438765                       # number of times the integer registers were written
system.switch_cpus05.num_load_insts          75482069                       # Number of load instructions
system.switch_cpus05.num_mem_refs           132445343                       # number of memory refs
system.switch_cpus05.num_store_insts         56963274                       # Number of store instructions
system.switch_cpus05.num_vec_alu_accesses     11391963                       # Number of vector alu accesses
system.switch_cpus05.num_vec_insts           11391963                       # number of vector instructions
system.switch_cpus05.num_vec_register_reads      7594642                       # number of times the vector registers were read
system.switch_cpus05.num_vec_register_writes      3797321                       # number of times the vector registers were written
system.switch_cpus05.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       202927554     58.97%     58.97% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        8722452      2.53%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv            4562      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatMisc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdDiv              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatReduceAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatReduceCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdAes              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdAesMix            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha1Hash            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha1Hash2            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha256Hash            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha256Hash2            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdShaSigma2            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdShaSigma3            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdPredAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       75482069     21.94%     83.45% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      56963274     16.55%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        344099911                       # Class of executed instruction
system.switch_cpus06.Branches                56568284                       # Number of branches fetched
system.switch_cpus06.committedInsts         283703272                       # Number of instructions committed
system.switch_cpus06.committedOps           343218975                       # Number of ops (including micro ops) committed
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.idle_fraction           0.000037                       # Percentage of idle cycles
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.not_idle_fraction       0.999963                       # Percentage of non-idle cycles
system.switch_cpus06.numCycles             1143311000                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.num_busy_cycles     1143268597.156215                       # Number of busy cycles
system.switch_cpus06.num_cc_register_reads     98635761                       # number of times the CC registers were read
system.switch_cpus06.num_cc_register_writes     97253898                       # number of times the CC registers were written
system.switch_cpus06.num_conditional_control_insts     49420390                       # number of instructions that are conditional controls
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_func_calls           5035003                       # number of times a function call or return occured
system.switch_cpus06.num_idle_cycles     42402.843785                       # Number of idle cycles
system.switch_cpus06.num_int_alu_accesses    311951765                       # Number of integer alu accesses
system.switch_cpus06.num_int_insts          311951765                       # number of integer instructions
system.switch_cpus06.num_int_register_reads    441726608                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    249762911                       # number of times the integer registers were written
system.switch_cpus06.num_load_insts          75543057                       # Number of load instructions
system.switch_cpus06.num_mem_refs           132410503                       # number of memory refs
system.switch_cpus06.num_store_insts         56867446                       # Number of store instructions
system.switch_cpus06.num_vec_alu_accesses     11473314                       # Number of vector alu accesses
system.switch_cpus06.num_vec_insts           11473314                       # number of vector instructions
system.switch_cpus06.num_vec_register_reads      7648876                       # number of times the vector registers were read
system.switch_cpus06.num_vec_register_writes      3824438                       # number of times the vector registers were written
system.switch_cpus06.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       202009028     58.86%     58.86% # Class of executed instruction
system.switch_cpus06.op_class::IntMult        8795777      2.56%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv            4484      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::FloatMultAcc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::FloatMisc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdDiv              0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceAdd            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceAlu            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceCmp            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatReduceAdd            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatReduceCmp            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdAes              0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdAesMix            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha1Hash            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha1Hash2            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha256Hash            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha256Hash2            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdShaSigma2            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdShaSigma3            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::SimdPredAlu            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus06.op_class::MemRead       75543057     22.01%     83.43% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      56867446     16.57%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total        343219792                       # Class of executed instruction
system.switch_cpus07.Branches                56555894                       # Number of branches fetched
system.switch_cpus07.committedInsts         283631590                       # Number of instructions committed
system.switch_cpus07.committedOps           343145202                       # Number of ops (including micro ops) committed
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.idle_fraction           0.000029                       # Percentage of idle cycles
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.not_idle_fraction       0.999971                       # Percentage of non-idle cycles
system.switch_cpus07.numCycles             1143310999                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.num_busy_cycles     1143277744.127129                       # Number of busy cycles
system.switch_cpus07.num_cc_register_reads     98592777                       # number of times the CC registers were read
system.switch_cpus07.num_cc_register_writes     97223283                       # number of times the CC registers were written
system.switch_cpus07.num_conditional_control_insts     49408387                       # number of instructions that are conditional controls
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_func_calls           5035737                       # number of times a function call or return occured
system.switch_cpus07.num_idle_cycles     33254.872871                       # Number of idle cycles
system.switch_cpus07.num_int_alu_accesses    311893537                       # Number of integer alu accesses
system.switch_cpus07.num_int_insts          311893537                       # number of integer instructions
system.switch_cpus07.num_int_register_reads    441638243                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    249712677                       # number of times the integer registers were written
system.switch_cpus07.num_load_insts          75522391                       # Number of load instructions
system.switch_cpus07.num_mem_refs           132383402                       # number of memory refs
system.switch_cpus07.num_store_insts         56861011                       # Number of store instructions
system.switch_cpus07.num_vec_alu_accesses     11470332                       # Number of vector alu accesses
system.switch_cpus07.num_vec_insts           11470332                       # number of vector instructions
system.switch_cpus07.num_vec_register_reads      7646888                       # number of times the vector registers were read
system.switch_cpus07.num_vec_register_writes      3823444                       # number of times the vector registers were written
system.switch_cpus07.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       201966347     58.86%     58.86% # Class of executed instruction
system.switch_cpus07.op_class::IntMult        8791781      2.56%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv            4444      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatMultAcc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatMisc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdDiv              0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceAdd            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceAlu            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceCmp            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatReduceAdd            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatReduceCmp            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdAes              0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdAesMix            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha1Hash            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha1Hash2            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha256Hash            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha256Hash2            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdShaSigma2            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdShaSigma3            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdPredAlu            0      0.00%     61.42% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       75522391     22.01%     83.43% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      56861011     16.57%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        343145974                       # Class of executed instruction
system.switch_cpus08.Branches                56710821                       # Number of branches fetched
system.switch_cpus08.committedInsts         284083162                       # Number of instructions committed
system.switch_cpus08.committedOps           343567830                       # Number of ops (including micro ops) committed
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.idle_fraction           0.000030                       # Percentage of idle cycles
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.not_idle_fraction       0.999970                       # Percentage of non-idle cycles
system.switch_cpus08.numCycles             1143310939                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.num_busy_cycles     1143276110.293012                       # Number of busy cycles
system.switch_cpus08.num_cc_register_reads     98808762                       # number of times the CC registers were read
system.switch_cpus08.num_cc_register_writes     97397778                       # number of times the CC registers were written
system.switch_cpus08.num_conditional_control_insts     49507848                       # number of instructions that are conditional controls
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_func_calls           5045744                       # number of times a function call or return occured
system.switch_cpus08.num_idle_cycles     34828.706988                       # Number of idle cycles
system.switch_cpus08.num_int_alu_accesses    312231161                       # Number of integer alu accesses
system.switch_cpus08.num_int_insts          312231161                       # number of integer instructions
system.switch_cpus08.num_int_register_reads    441905275                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    250043327                       # number of times the integer registers were written
system.switch_cpus08.num_load_insts          75463642                       # Number of load instructions
system.switch_cpus08.num_mem_refs           132342137                       # number of memory refs
system.switch_cpus08.num_store_insts         56878495                       # Number of store instructions
system.switch_cpus08.num_vec_alu_accesses     11412675                       # Number of vector alu accesses
system.switch_cpus08.num_vec_insts           11412675                       # number of vector instructions
system.switch_cpus08.num_vec_register_reads      7608450                       # number of times the vector registers were read
system.switch_cpus08.num_vec_register_writes      3804225                       # number of times the vector registers were written
system.switch_cpus08.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu       202468496     58.93%     58.93% # Class of executed instruction
system.switch_cpus08.op_class::IntMult        8753497      2.55%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv            4486      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdDiv              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatReduceAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatReduceCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdAes              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdAesMix            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha1Hash            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha1Hash2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha256Hash            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha256Hash2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdShaSigma2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdShaSigma3            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::SimdPredAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       75463642     21.96%     83.44% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      56878495     16.56%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        343568616                       # Class of executed instruction
system.switch_cpus09.Branches                56796271                       # Number of branches fetched
system.switch_cpus09.committedInsts         284350289                       # Number of instructions committed
system.switch_cpus09.committedOps           343793911                       # Number of ops (including micro ops) committed
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.idle_fraction           0.000030                       # Percentage of idle cycles
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.not_idle_fraction       0.999970                       # Percentage of non-idle cycles
system.switch_cpus09.numCycles             1143310941                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.num_busy_cycles     1143276102.946927                       # Number of busy cycles
system.switch_cpus09.num_cc_register_reads     98893830                       # number of times the CC registers were read
system.switch_cpus09.num_cc_register_writes     97461705                       # number of times the CC registers were written
system.switch_cpus09.num_conditional_control_insts     49549000                       # number of instructions that are conditional controls
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_func_calls           5050684                       # number of times a function call or return occured
system.switch_cpus09.num_idle_cycles     34838.053073                       # Number of idle cycles
system.switch_cpus09.num_int_alu_accesses    312412777                       # Number of integer alu accesses
system.switch_cpus09.num_int_insts          312412777                       # number of integer instructions
system.switch_cpus09.num_int_register_reads    442007259                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    250225152                       # number of times the integer registers were written
system.switch_cpus09.num_load_insts          75396042                       # Number of load instructions
system.switch_cpus09.num_mem_refs           132300675                       # number of memory refs
system.switch_cpus09.num_store_insts         56904633                       # Number of store instructions
system.switch_cpus09.num_vec_alu_accesses     11371209                       # Number of vector alu accesses
system.switch_cpus09.num_vec_insts           11371209                       # number of vector instructions
system.switch_cpus09.num_vec_register_reads      7580806                       # number of times the vector registers were read
system.switch_cpus09.num_vec_register_writes      3790403                       # number of times the vector registers were written
system.switch_cpus09.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu       202782096     58.98%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::IntMult        8707340      2.53%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv            4626      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatMultAcc            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatMisc            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdDiv              0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceAdd            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceAlu            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceCmp            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatReduceAdd            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatReduceCmp            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAes              0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAesMix            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha1Hash            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha1Hash2            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha256Hash            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha256Hash2            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdShaSigma2            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdShaSigma3            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdPredAlu            0      0.00%     61.52% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       75396042     21.93%     83.45% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite      56904633     16.55%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total        343794737                       # Class of executed instruction
system.switch_cpus10.Branches                56690185                       # Number of branches fetched
system.switch_cpus10.committedInsts         283973343                       # Number of instructions committed
system.switch_cpus10.committedOps           343325576                       # Number of ops (including micro ops) committed
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.idle_fraction           0.000033                       # Percentage of idle cycles
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.not_idle_fraction       0.999967                       # Percentage of non-idle cycles
system.switch_cpus10.numCycles             1143310999                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.num_busy_cycles     1143272903.413807                       # Number of busy cycles
system.switch_cpus10.num_cc_register_reads     98725836                       # number of times the CC registers were read
system.switch_cpus10.num_cc_register_writes     97299666                       # number of times the CC registers were written
system.switch_cpus10.num_conditional_control_insts     49455057                       # number of instructions that are conditional controls
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_func_calls           5038565                       # number of times a function call or return occured
system.switch_cpus10.num_idle_cycles     38095.586193                       # Number of idle cycles
system.switch_cpus10.num_int_alu_accesses    311992907                       # Number of integer alu accesses
system.switch_cpus10.num_int_insts          311992907                       # number of integer instructions
system.switch_cpus10.num_int_register_reads    441458777                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    249882480                       # number of times the integer registers were written
system.switch_cpus10.num_load_insts          75321677                       # Number of load instructions
system.switch_cpus10.num_mem_refs           132165930                       # number of memory refs
system.switch_cpus10.num_store_insts         56844253                       # Number of store instructions
system.switch_cpus10.num_vec_alu_accesses     11369445                       # Number of vector alu accesses
system.switch_cpus10.num_vec_insts           11369445                       # number of vector instructions
system.switch_cpus10.num_vec_register_reads      7579630                       # number of times the vector registers were read
system.switch_cpus10.num_vec_register_writes      3789815                       # number of times the vector registers were written
system.switch_cpus10.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu       202463513     58.97%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::IntMult        8692296      2.53%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv            4698      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdDiv              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatReduceAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatReduceCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdAes              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdAesMix            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha1Hash            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha1Hash2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha256Hash            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha256Hash2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdShaSigma2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdShaSigma3            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdPredAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::MemRead       75321677     21.94%     83.44% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      56844253     16.56%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total        343326437                       # Class of executed instruction
system.switch_cpus11.Branches                56613643                       # Number of branches fetched
system.switch_cpus11.committedInsts         283548355                       # Number of instructions committed
system.switch_cpus11.committedOps           342915309                       # Number of ops (including micro ops) committed
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.idle_fraction           0.000028                       # Percentage of idle cycles
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.not_idle_fraction       0.999972                       # Percentage of non-idle cycles
system.switch_cpus11.numCycles             1143310951                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.num_busy_cycles     1143279274.445367                       # Number of busy cycles
system.switch_cpus11.num_cc_register_reads     98621976                       # number of times the CC registers were read
system.switch_cpus11.num_cc_register_writes     97222557                       # number of times the CC registers were written
system.switch_cpus11.num_conditional_control_insts     49428349                       # number of instructions that are conditional controls
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_func_calls           5035524                       # number of times a function call or return occured
system.switch_cpus11.num_idle_cycles     31676.554633                       # Number of idle cycles
system.switch_cpus11.num_int_alu_accesses    311638306                       # Number of integer alu accesses
system.switch_cpus11.num_int_insts          311638306                       # number of integer instructions
system.switch_cpus11.num_int_register_reads    441066983                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    249569999                       # number of times the integer registers were written
system.switch_cpus11.num_load_insts          75333725                       # Number of load instructions
system.switch_cpus11.num_mem_refs           132085740                       # number of memory refs
system.switch_cpus11.num_store_insts         56752015                       # Number of store instructions
system.switch_cpus11.num_vec_alu_accesses     11387766                       # Number of vector alu accesses
system.switch_cpus11.num_vec_insts           11387766                       # number of vector instructions
system.switch_cpus11.num_vec_register_reads      7591844                       # number of times the vector registers were read
system.switch_cpus11.num_vec_register_writes      3795922                       # number of times the vector registers were written
system.switch_cpus11.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       202072848     58.93%     58.93% # Class of executed instruction
system.switch_cpus11.op_class::IntMult        8753092      2.55%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv            4432      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdDiv              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatReduceAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatReduceCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdAes              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdAesMix            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha1Hash            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha1Hash2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha256Hash            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha256Hash2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdShaSigma2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdShaSigma3            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::SimdPredAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       75333725     21.97%     83.45% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      56752015     16.55%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total        342916112                       # Class of executed instruction
system.switch_cpus12.Branches                56430729                       # Number of branches fetched
system.switch_cpus12.committedInsts         283214611                       # Number of instructions committed
system.switch_cpus12.committedOps           342693057                       # Number of ops (including micro ops) committed
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.idle_fraction           0.000023                       # Percentage of idle cycles
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.not_idle_fraction       0.999977                       # Percentage of non-idle cycles
system.switch_cpus12.numCycles             1143310999                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.num_busy_cycles     1143284810.191512                       # Number of busy cycles
system.switch_cpus12.num_cc_register_reads     98438025                       # number of times the CC registers were read
system.switch_cpus12.num_cc_register_writes     97081041                       # number of times the CC registers were written
system.switch_cpus12.num_conditional_control_insts     49322806                       # number of instructions that are conditional controls
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_func_calls           5023960                       # number of times a function call or return occured
system.switch_cpus12.num_idle_cycles     26188.808488                       # Number of idle cycles
system.switch_cpus12.num_int_alu_accesses    311498364                       # Number of integer alu accesses
system.switch_cpus12.num_int_insts          311498364                       # number of integer instructions
system.switch_cpus12.num_int_register_reads    441218872                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    249373455                       # number of times the integer registers were written
system.switch_cpus12.num_load_insts          75519672                       # Number of load instructions
system.switch_cpus12.num_mem_refs           132325164                       # number of memory refs
system.switch_cpus12.num_store_insts         56805492                       # Number of store instructions
system.switch_cpus12.num_vec_alu_accesses     11497551                       # Number of vector alu accesses
system.switch_cpus12.num_vec_insts           11497551                       # number of vector instructions
system.switch_cpus12.num_vec_register_reads      7665034                       # number of times the vector registers were read
system.switch_cpus12.num_vec_register_writes      3832517                       # number of times the vector registers were written
system.switch_cpus12.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu       201549627     58.81%     58.81% # Class of executed instruction
system.switch_cpus12.op_class::IntMult        8814590      2.57%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv            4430      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::FloatMultAcc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::FloatMisc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdDiv              0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceAdd            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceAlu            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceCmp            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatReduceAdd            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatReduceCmp            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdAes              0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdAesMix            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha1Hash            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha1Hash2            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha256Hash            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha256Hash2            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdShaSigma2            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdShaSigma3            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdPredAlu            0      0.00%     61.39% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       75519672     22.04%     83.42% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      56805492     16.58%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        342693811                       # Class of executed instruction
system.switch_cpus13.Branches                56746014                       # Number of branches fetched
system.switch_cpus13.committedInsts         284054701                       # Number of instructions committed
system.switch_cpus13.committedOps           343469193                       # Number of ops (including micro ops) committed
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.idle_fraction           0.000028                       # Percentage of idle cycles
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.not_idle_fraction       0.999972                       # Percentage of non-idle cycles
system.switch_cpus13.numCycles             1143310962                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.num_busy_cycles     1143278824.918761                       # Number of busy cycles
system.switch_cpus13.num_cc_register_reads     98813580                       # number of times the CC registers were read
system.switch_cpus13.num_cc_register_writes     97393710                       # number of times the CC registers were written
system.switch_cpus13.num_conditional_control_insts     49518814                       # number of instructions that are conditional controls
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_func_calls           5047580                       # number of times a function call or return occured
system.switch_cpus13.num_idle_cycles     32137.081239                       # Number of idle cycles
system.switch_cpus13.num_int_alu_accesses    312121929                       # Number of integer alu accesses
system.switch_cpus13.num_int_insts          312121929                       # number of integer instructions
system.switch_cpus13.num_int_register_reads    441625218                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    249988899                       # number of times the integer registers were written
system.switch_cpus13.num_load_insts          75353983                       # Number of load instructions
system.switch_cpus13.num_mem_refs           132190405                       # number of memory refs
system.switch_cpus13.num_store_insts         56836422                       # Number of store instructions
system.switch_cpus13.num_vec_alu_accesses     11367285                       # Number of vector alu accesses
system.switch_cpus13.num_vec_insts           11367285                       # number of vector instructions
system.switch_cpus13.num_vec_register_reads      7578190                       # number of times the vector registers were read
system.switch_cpus13.num_vec_register_writes      3789095                       # number of times the vector registers were written
system.switch_cpus13.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu       202550036     58.97%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::IntMult        8724999      2.54%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv            4486      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatMisc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdDiv              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatReduceAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatReduceCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAes              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAesMix            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha1Hash            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha1Hash2            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha256Hash            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha256Hash2            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShaSigma2            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShaSigma3            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdPredAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       75353983     21.94%     83.45% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      56836422     16.55%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total        343469926                       # Class of executed instruction
system.switch_cpus14.Branches                56700230                       # Number of branches fetched
system.switch_cpus14.committedInsts         284067059                       # Number of instructions committed
system.switch_cpus14.committedOps           343527915                       # Number of ops (including micro ops) committed
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.idle_fraction           0.000028                       # Percentage of idle cycles
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.not_idle_fraction       0.999972                       # Percentage of non-idle cycles
system.switch_cpus14.numCycles             1143311000                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.num_busy_cycles     1143278682.413774                       # Number of busy cycles
system.switch_cpus14.num_cc_register_reads     98770542                       # number of times the CC registers were read
system.switch_cpus14.num_cc_register_writes     97365108                       # number of times the CC registers were written
system.switch_cpus14.num_conditional_control_insts     49491921                       # number of instructions that are conditional controls
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_func_calls           5043468                       # number of times a function call or return occured
system.switch_cpus14.num_idle_cycles     32317.586226                       # Number of idle cycles
system.switch_cpus14.num_int_alu_accesses    312197550                       # Number of integer alu accesses
system.switch_cpus14.num_int_insts          312197550                       # number of integer instructions
system.switch_cpus14.num_int_register_reads    441847444                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    250019294                       # number of times the integer registers were written
system.switch_cpus14.num_load_insts          75443043                       # Number of load instructions
system.switch_cpus14.num_mem_refs           132327767                       # number of memory refs
system.switch_cpus14.num_store_insts         56884724                       # Number of store instructions
system.switch_cpus14.num_vec_alu_accesses     11408988                       # Number of vector alu accesses
system.switch_cpus14.num_vec_insts           11408988                       # number of vector instructions
system.switch_cpus14.num_vec_register_reads      7605992                       # number of times the vector registers were read
system.switch_cpus14.num_vec_register_writes      3802996                       # number of times the vector registers were written
system.switch_cpus14.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       202456993     58.93%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::IntMult        8739311      2.54%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv            4592      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::FloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::FloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdDiv              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatReduceAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatReduceCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdAes              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdAesMix            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha1Hash            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha1Hash2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha256Hash            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha256Hash2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdShaSigma2            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdShaSigma3            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::SimdPredAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::MemRead       75443043     21.96%     83.44% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      56884724     16.56%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total        343528663                       # Class of executed instruction
system.switch_cpus15.Branches                56606514                       # Number of branches fetched
system.switch_cpus15.committedInsts         283804186                       # Number of instructions committed
system.switch_cpus15.committedOps           343264045                       # Number of ops (including micro ops) committed
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.idle_fraction           0.000028                       # Percentage of idle cycles
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.not_idle_fraction       0.999972                       # Percentage of non-idle cycles
system.switch_cpus15.numCycles             1143310985                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.num_busy_cycles     1143278560.690795                       # Number of busy cycles
system.switch_cpus15.num_cc_register_reads     98659236                       # number of times the CC registers were read
system.switch_cpus15.num_cc_register_writes     97267341                       # number of times the CC registers were written
system.switch_cpus15.num_conditional_control_insts     49430657                       # number of instructions that are conditional controls
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_func_calls           5035124                       # number of times a function call or return occured
system.switch_cpus15.num_idle_cycles     32424.309205                       # Number of idle cycles
system.switch_cpus15.num_int_alu_accesses    311976422                       # Number of integer alu accesses
system.switch_cpus15.num_int_insts          311976422                       # number of integer instructions
system.switch_cpus15.num_int_register_reads    441662810                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    249812802                       # number of times the integer registers were written
system.switch_cpus15.num_load_insts          75477157                       # Number of load instructions
system.switch_cpus15.num_mem_refs           132340293                       # number of memory refs
system.switch_cpus15.num_store_insts         56863136                       # Number of store instructions
system.switch_cpus15.num_vec_alu_accesses     11441112                       # Number of vector alu accesses
system.switch_cpus15.num_vec_insts           11441112                       # number of vector instructions
system.switch_cpus15.num_vec_register_reads      7627408                       # number of times the vector registers were read
system.switch_cpus15.num_vec_register_writes      3813704                       # number of times the vector registers were written
system.switch_cpus15.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       202157319     58.89%     58.89% # Class of executed instruction
system.switch_cpus15.op_class::IntMult        8762619      2.55%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv            4584      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatMultAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatMisc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdDiv              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceAdd            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceAlu            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceCmp            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatReduceAdd            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatReduceCmp            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdAes              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdAesMix            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha1Hash            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha1Hash2            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha256Hash            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha256Hash2            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdShaSigma2            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdShaSigma3            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdPredAlu            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       75477157     21.99%     83.43% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      56863136     16.57%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        343264815                       # Class of executed instruction
system.switch_cpus16.Branches                56672953                       # Number of branches fetched
system.switch_cpus16.committedInsts         283804221                       # Number of instructions committed
system.switch_cpus16.committedOps           343197798                       # Number of ops (including micro ops) committed
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.idle_fraction           0.000022                       # Percentage of idle cycles
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.not_idle_fraction       0.999978                       # Percentage of non-idle cycles
system.switch_cpus16.numCycles             1143310934                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.num_busy_cycles     1143285303.743361                       # Number of busy cycles
system.switch_cpus16.num_cc_register_reads     98712663                       # number of times the CC registers were read
system.switch_cpus16.num_cc_register_writes     97297263                       # number of times the CC registers were written
system.switch_cpus16.num_conditional_control_insts     49463015                       # number of instructions that are conditional controls
system.switch_cpus16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus16.num_fp_insts                   0                       # number of float instructions
system.switch_cpus16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus16.num_func_calls           5041798                       # number of times a function call or return occured
system.switch_cpus16.num_idle_cycles     25630.256639                       # Number of idle cycles
system.switch_cpus16.num_int_alu_accesses    311886152                       # Number of integer alu accesses
system.switch_cpus16.num_int_insts          311886152                       # number of integer instructions
system.switch_cpus16.num_int_register_reads    441351013                       # number of times the integer registers were read
system.switch_cpus16.num_int_register_writes    249779387                       # number of times the integer registers were written
system.switch_cpus16.num_load_insts          75336546                       # Number of load instructions
system.switch_cpus16.num_mem_refs           132145445                       # number of memory refs
system.switch_cpus16.num_store_insts         56808899                       # Number of store instructions
system.switch_cpus16.num_vec_alu_accesses     11379756                       # Number of vector alu accesses
system.switch_cpus16.num_vec_insts           11379756                       # number of vector instructions
system.switch_cpus16.num_vec_register_reads      7586504                       # number of times the vector registers were read
system.switch_cpus16.num_vec_register_writes      3793252                       # number of times the vector registers were written
system.switch_cpus16.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus16.op_class::IntAlu       202321807     58.95%     58.95% # Class of executed instruction
system.switch_cpus16.op_class::IntMult        8726835      2.54%     61.49% # Class of executed instruction
system.switch_cpus16.op_class::IntDiv            4500      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::FloatAdd             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::FloatCmp             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::FloatCvt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::FloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::FloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::FloatDiv             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::FloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::FloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdAdd              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdAddAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdAlu              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdCmp              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdCvt              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdMisc             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdMult             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdShift            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdShiftAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdDiv              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdSqrt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatCvt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatDiv            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatReduceAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatReduceCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdAes              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdAesMix            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha1Hash            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha1Hash2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha256Hash            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha256Hash2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdShaSigma2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdShaSigma3            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::SimdPredAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus16.op_class::MemRead       75336546     21.95%     83.45% # Class of executed instruction
system.switch_cpus16.op_class::MemWrite      56808899     16.55%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::total        343198587                       # Class of executed instruction
system.switch_cpus17.Branches                56737131                       # Number of branches fetched
system.switch_cpus17.committedInsts         284039121                       # Number of instructions committed
system.switch_cpus17.committedOps           343508015                       # Number of ops (including micro ops) committed
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.idle_fraction           0.000029                       # Percentage of idle cycles
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.not_idle_fraction       0.999971                       # Percentage of non-idle cycles
system.switch_cpus17.numCycles             1143310999                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.num_busy_cycles     1143278398.710555                       # Number of busy cycles
system.switch_cpus17.num_cc_register_reads     98814390                       # number of times the CC registers were read
system.switch_cpus17.num_cc_register_writes     97400190                       # number of times the CC registers were written
system.switch_cpus17.num_conditional_control_insts     49521728                       # number of instructions that are conditional controls
system.switch_cpus17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus17.num_fp_insts                   0                       # number of float instructions
system.switch_cpus17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus17.num_func_calls           5050975                       # number of times a function call or return occured
system.switch_cpus17.num_idle_cycles     32600.289445                       # Number of idle cycles
system.switch_cpus17.num_int_alu_accesses    312169939                       # Number of integer alu accesses
system.switch_cpus17.num_int_insts          312169939                       # number of integer instructions
system.switch_cpus17.num_int_register_reads    441734462                       # number of times the integer registers were read
system.switch_cpus17.num_int_register_writes    250004603                       # number of times the integer registers were written
system.switch_cpus17.num_load_insts          75392731                       # Number of load instructions
system.switch_cpus17.num_mem_refs           132248855                       # number of memory refs
system.switch_cpus17.num_store_insts         56856124                       # Number of store instructions
system.switch_cpus17.num_vec_alu_accesses     11385948                       # Number of vector alu accesses
system.switch_cpus17.num_vec_insts           11385948                       # number of vector instructions
system.switch_cpus17.num_vec_register_reads      7590632                       # number of times the vector registers were read
system.switch_cpus17.num_vec_register_writes      3795316                       # number of times the vector registers were written
system.switch_cpus17.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus17.op_class::IntAlu       202516744     58.96%     58.96% # Class of executed instruction
system.switch_cpus17.op_class::IntMult        8738800      2.54%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::IntDiv            4380      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::FloatAdd             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::FloatCmp             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::FloatCvt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::FloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::FloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::FloatDiv             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::FloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::FloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdAdd              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdAddAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdAlu              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdCmp              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdCvt              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdMisc             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdMult             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdShift            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdShiftAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdDiv              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdSqrt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatCvt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatDiv            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatReduceAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatReduceCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdAes              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdAesMix            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha1Hash            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha1Hash2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha256Hash            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha256Hash2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdShaSigma2            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdShaSigma3            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::SimdPredAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus17.op_class::MemRead       75392731     21.95%     83.45% # Class of executed instruction
system.switch_cpus17.op_class::MemWrite      56856124     16.55%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::total        343508779                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9611109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6443537                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18815772                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6443537                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           98131349                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate          100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     25263187                       # Transaction distribution
system.membus.trans_dist::CleanEvict         82182515                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          1687531                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1736414                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         2913676                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq        18017                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp        18017                       # Transaction distribution
system.membus.trans_dist::ReadExReq          14556055                       # Transaction distribution
system.membus.trans_dist::ReadExResp         14556055                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq              4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      98131454                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2050600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2843347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4893947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port      9506914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port     10452661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total     19959575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port      9511325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port     10482016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total     19993341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port      9529418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port     10472413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total     20001831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port      9665889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port     10224207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total     19890096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port      9725635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port     10284234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total     20009869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port      9698079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port     10251313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total     19949392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port      9847174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port     10115268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total     19962442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port      9821410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port     10101373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total     19922783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port      9818389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port     10123399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total     19941788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port      9711326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port     10305964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total     20017290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port      9739838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port     10289542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total     20029380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port      9676732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port     10259620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total     19936352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port      9848819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port     10120476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total     19969295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port      9846341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port     10118351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total     19964692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port      9846026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port     10111051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total     19957077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls0.port      9660868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls1.port     10230747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::total     19891615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              324290773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    102103552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    102940288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    205043840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    482408448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    512902784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total    995311232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    481733504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    514202368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total    995935872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    483278080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    513736448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total    997014528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    505584256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    484699136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total    990283392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    508688896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    488427264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total    997116160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    506983680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    486706432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total    993690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    503044480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    492046848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total    995091328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    501561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    491433472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total    992994816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    501498112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    492488448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total    993986560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    509394048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    490367360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total    999761408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    509326464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    488882304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total    998208768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    506894464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    487375488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total    994269952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    503023104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    492132992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total    995156096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    502950912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    491852032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total    994802944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    503153152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    492061056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total    995214208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls0.port    505358592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls1.port    486043904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::total    991402496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             16125284224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                         14903601                       # Total snoops (count)
system.membus.snoopTraffic                 1534710400                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         116129475                       # Request fanout histogram
system.membus.snoop_fanout::mean             3.828560                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.039235                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                48834483     42.05%     42.05% # Request fanout histogram
system.membus.snoop_fanout::1                14052712     12.10%     54.15% # Request fanout histogram
system.membus.snoop_fanout::2                 6896624      5.94%     60.09% # Request fanout histogram
system.membus.snoop_fanout::3                 5555814      4.78%     64.88% # Request fanout histogram
system.membus.snoop_fanout::4                 4843106      4.17%     69.05% # Request fanout histogram
system.membus.snoop_fanout::5                 4023421      3.46%     72.51% # Request fanout histogram
system.membus.snoop_fanout::6                 3204905      2.76%     75.27% # Request fanout histogram
system.membus.snoop_fanout::7                 2558835      2.20%     77.47% # Request fanout histogram
system.membus.snoop_fanout::8                 2214713      1.91%     79.38% # Request fanout histogram
system.membus.snoop_fanout::9                 2102705      1.81%     81.19% # Request fanout histogram
system.membus.snoop_fanout::10                2098559      1.81%     83.00% # Request fanout histogram
system.membus.snoop_fanout::11                2310049      1.99%     84.99% # Request fanout histogram
system.membus.snoop_fanout::12                2933017      2.53%     87.51% # Request fanout histogram
system.membus.snoop_fanout::13                4117558      3.55%     91.06% # Request fanout histogram
system.membus.snoop_fanout::14                5108795      4.40%     95.46% # Request fanout histogram
system.membus.snoop_fanout::15                4208230      3.62%     99.08% # Request fanout histogram
system.membus.snoop_fanout::16                1065949      0.92%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total           116129475                       # Request fanout histogram
system.membus.respLayer19.occupancy       65668646468                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer18.occupancy             19716                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy       65648362988                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer15.occupancy       65348442560                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer35.occupancy       65577138185                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer31.occupancy       65449109404                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer55.occupancy       65577537862                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer39.occupancy       65709870718                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer63.occupancy       65318004996                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        253995165843                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        273113304812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              13.4                       # Layer utilization (%)
system.membus.respLayer51.occupancy       65577496912                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer59.occupancy       65563797462                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer27.occupancy       65540784932                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer22.occupancy             18574                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy       65484865267                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer43.occupancy       65734151758                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             3.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        65693953927                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19441500185                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        65536131954                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer47.occupancy       65474925417                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             3.2                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions               168                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   157249.144578                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  212601.981351                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           83    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         4685                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       781038                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            83                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  958033502319                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     13051679                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    350981438                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst    284067808                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      635049246                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    350981438                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst    284067808                       # number of overall hits
system.cpu14.icache.overall_hits::total     635049246                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          188                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          188                       # number of overall misses
system.cpu14.icache.overall_misses::total          188                       # number of overall misses
system.cpu14.icache.demand_accesses::.cpu14.inst    350981626                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst    284067808                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    635049434                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    350981626                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst    284067808                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    635049434                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    350981438                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst    284067808                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     635049246                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          188                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    350981626                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst    284067808                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    635049434                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         170.977271                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         635049434                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             188                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        3377922.521277                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206952676774                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   170.977271                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.274002                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.274002                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     24766928114                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    24766928114                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    143223390                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data    122694390                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      265917780                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    143223390                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data    122694390                       # number of overall hits
system.cpu14.dcache.overall_hits::total     265917780                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      6586200                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data      6968571                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     13554771                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      6586200                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data      6968571                       # number of overall misses
system.cpu14.dcache.overall_misses::total     13554771                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 576208794730                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 576208794730                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 576208794730                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 576208794730                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    149809590                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data    129662961                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    279472551                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    149809590                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data    129662961                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    279472551                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.043964                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.053744                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.048501                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.043964                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.053744                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.048501                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 82686.793997                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 42509.666503                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 82686.793997                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 42509.666503                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      3080695                       # number of writebacks
system.cpu14.dcache.writebacks::total         3080695                       # number of writebacks
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      6968571                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      6968571                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      6968571                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      6968571                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 545098195578                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 545098195578                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 545098195578                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 545098195578                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.053744                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.024935                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.053744                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.024935                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 78222.378100                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 78222.378100                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 78222.378100                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 78222.378100                       # average overall mshr miss latency
system.cpu14.dcache.replacements             13024592                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     76870588                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     68065712                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     144936300                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      5828764                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data      6048041                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     11876805                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 518007151814                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 518007151814                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     82699352                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data     74113753                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    156813105                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.070481                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.081605                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.075739                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 85648.750036                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 43615.025406                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      6048041                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      6048041                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 491099657834                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 491099657834                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.081605                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.038568                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 81199.789789                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 81199.789789                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66352802                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     54628678                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total    120981480                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data       757436                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data       920530                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      1677966                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data  58201642916                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  58201642916                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     67110238                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     55549208                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    122659446                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.011286                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.016571                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.013680                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 63226.231536                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 34685.829699                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data       920530                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total       920530                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data  53998537744                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  53998537744                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.016571                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.007505                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 58660.269349                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 58660.269349                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data      3159192                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data      1320419                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      4479611                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data        13277                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data        19862                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        33139                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data    600728244                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total    600728244                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data      3172469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data      1340281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      4512750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.004185                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.014819                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.007343                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 30245.103414                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 18127.530825                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data        19862                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total        19862                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data    508135898                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total    508135898                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.014819                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.004401                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 25583.319807                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25583.319807                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data      3109311                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data      1262800                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total      4372111                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        56649                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data        68242                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total       124891                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data   1507687620                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total   1507687620                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data      3165960                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data      1331042                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total      4497002                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.017893                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.051270                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.027772                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 22093.250784                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 12072.027768                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data        68242                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        68242                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data   1192719299                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total   1192719299                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.051270                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.015175                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17477.789323                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17477.789323                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data     17063444                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total     17063444                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data     15104316                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total     15104316                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          54.681039                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         288482741                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        13479646                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           21.401359                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206952689276                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    13.887117                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    40.793921                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.216986                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.637405                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.854391                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       301961949                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      301961949                       # Number of data accesses
system.cpu15.numPwrStateTransitions               150                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           74                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   188032.864865                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  249059.045234                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           74    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         4284                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       881255                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            74                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  958032639566                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED     13914432                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    350861883                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst    283804957                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      634666840                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    350861883                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst    283804957                       # number of overall hits
system.cpu15.icache.overall_hits::total     634666840                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          188                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          188                       # number of overall misses
system.cpu15.icache.overall_misses::total          188                       # number of overall misses
system.cpu15.icache.demand_accesses::.cpu15.inst    350862071                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst    283804957                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    634667028                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    350862071                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst    283804957                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    634667028                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    350861883                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst    283804957                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     634666840                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          188                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    350862071                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst    283804957                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    634667028                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         171.016391                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         634667028                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             188                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        3375888.446809                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206954637802                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   171.016391                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.274065                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.274065                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     24752014280                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    24752014280                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    143546050                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data    122741464                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      266287514                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    143546050                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data    122741464                       # number of overall hits
system.cpu15.dcache.overall_hits::total     266287514                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      6594857                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data      6966174                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     13561031                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      6594857                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data      6966174                       # number of overall misses
system.cpu15.dcache.overall_misses::total     13561031                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 577105218492                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 577105218492                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 577105218492                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 577105218492                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    150140907                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data    129707638                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    279848545                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    150140907                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data    129707638                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    279848545                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.043924                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.053707                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.048458                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.043924                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.053707                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.048458                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 82843.928172                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 42556.146247                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 82843.928172                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 42556.146247                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      3072711                       # number of writebacks
system.cpu15.dcache.writebacks::total         3072711                       # number of writebacks
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      6966174                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      6966174                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      6966174                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      6966174                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 545995442220                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 545995442220                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 545995442220                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 545995442220                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.053707                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.024893                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.053707                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.024893                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 78378.094234                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 78378.094234                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 78378.094234                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 78378.094234                       # average overall mshr miss latency
system.cpu15.dcache.replacements             13035724                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     77106432                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     68120729                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     145227161                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      5830255                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data      6043149                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     11873404                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 518879698542                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 518879698542                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     82936687                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data     74163878                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    157100565                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.070298                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.081484                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.075578                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 85862.469805                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 43701.005924                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      6043149                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      6043149                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 491988835410                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 491988835410                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.081484                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.038467                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 81412.660090                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 81412.660090                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66439618                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     54620735                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total    121060353                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data       764602                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data       923025                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      1687627                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data  58225519950                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  58225519950                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     67204220                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     55543760                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total    122747980                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.011377                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.016618                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.013749                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 63081.194930                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 34501.415271                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data       923025                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total       923025                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data  54006606810                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  54006606810                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.016618                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.007520                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 58510.448590                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 58510.448590                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data      3124580                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data      1304194                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total      4428774                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data        13712                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data        20001                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        33713                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data    604435980                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total    604435980                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data      3138292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data      1324195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      4462487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.004369                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.015104                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.007555                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 30220.287986                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 17928.869576                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data        20001                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total        20001                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data    511231620                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total    511231620                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.015104                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.004482                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 25560.302985                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25560.302985                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data      3075448                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data      1246474                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total      4321922                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        56077                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data        68400                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total       124477                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data   1508927104                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total   1508927104                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data      3131525                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data      1314874                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total      4446399                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.017907                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.052020                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.027995                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 22060.337778                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 12122.135848                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data        68400                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        68400                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data   1194002912                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total   1194002912                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.052020                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.015383                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17456.182924                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17456.182924                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data     19581704                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total     19581704                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data     17290638                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total     17290638                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          54.565436                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         288757940                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        13486881                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           21.410283                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206954650304                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    13.662465                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    40.902971                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.213476                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.639109                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.852585                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       302244312                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      302244312                       # Number of data accesses
system.cpu16.numPwrStateTransitions               142                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           70                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   164814.300000                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  207726.659478                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           70    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         4225                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       826946                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            70                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  958035016997                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED     11537001                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    350994303                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst    283805011                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      634799314                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    350994303                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst    283805011                       # number of overall hits
system.cpu16.icache.overall_hits::total     634799314                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          190                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          190                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          190                       # number of overall misses
system.cpu16.icache.overall_misses::total          190                       # number of overall misses
system.cpu16.icache.demand_accesses::.cpu16.inst    350994493                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst    283805011                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    634799504                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    350994493                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst    283805011                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    634799504                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    350994303                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst    283805011                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     634799314                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          190                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          190                       # number of ReadReq misses
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    350994493                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst    283805011                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    634799504                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         172.843291                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         634799504                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             190                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        3341050.021053                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206956598830                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   172.843291                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.276992                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.276992                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.304487                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     24757180846                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    24757180846                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    143172524                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data    122516202                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      265688726                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    143172524                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data    122516202                       # number of overall hits
system.cpu16.dcache.overall_hits::total     265688726                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      6580903                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data      6963216                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     13544119                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      6580903                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data      6963216                       # number of overall misses
system.cpu16.dcache.overall_misses::total     13544119                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 577793466094                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 577793466094                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 577793466094                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 577793466094                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    149753427                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data    129479418                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    279232845                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    149753427                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data    129479418                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    279232845                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.043945                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.053779                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.048505                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.043945                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.053779                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.048505                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 82977.961059                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 42660.099641                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 82977.961059                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 42660.099641                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      3082753                       # number of writebacks
system.cpu16.dcache.writebacks::total         3082753                       # number of writebacks
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      6963216                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      6963216                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      6963216                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      6963216                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 546690545782                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 546690545782                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 546690545782                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 546690545782                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.053779                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.024937                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.053779                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.024937                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 78511.214614                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 78511.214614                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 78511.214614                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 78511.214614                       # average overall mshr miss latency
system.cpu16.dcache.replacements             13014392                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     76834816                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     67962895                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     144797711                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      5825954                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data      6043422                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     11869376                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 519220894196                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 519220894196                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     82660770                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data     74006317                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    156667087                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.070480                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.081661                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.075762                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 85915.048493                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 43744.582209                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      6043422                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      6043422                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 492323770480                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 492323770480                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.081661                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.038575                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 81464.403856                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 81464.403856                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66337708                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     54553307                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total    120891015                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data       754949                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data       919794                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      1674743                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data  58572571898                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total  58572571898                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     67092657                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     55473101                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total    122565758                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.011252                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.016581                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.013664                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 63680.097824                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 34974.065811                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data       919794                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total       919794                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data  54366775302                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total  54366775302                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.016581                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.007504                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 59107.555933                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 59107.555933                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data      3163245                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data      1320641                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total      4483886                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data        13329                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data        20149                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        33478                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data    602612474                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total    602612474                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data      3176574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data      1340790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total      4517364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.004196                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.015028                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.007411                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 29907.810512                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 18000.253121                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data        20149                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total        20149                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data    508786354                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total    508786354                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.015028                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.004460                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 25251.196288                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25251.196288                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data      3113387                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data      1263488                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total      4376875                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        56568                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data        67848                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total       124416                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data   1498227178                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total   1498227178                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data      3169955                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data      1331336                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total      4501291                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.017845                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.050962                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.027640                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 22082.112634                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total 12042.078012                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data        67848                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        67848                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data   1185447840                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total   1185447840                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.050962                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.015073                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17472.111779                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17472.111779                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data     18249348                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total     18249348                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data     16096650                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total     16096650                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          54.437886                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         288251973                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs        13470246                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           21.399162                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206956611332                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    13.640476                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    40.797409                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.213132                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.637460                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.850592                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       301721746                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      301721746                       # Number of data accesses
system.cpu17.numPwrStateTransitions               158                       # Number of power state transitions
system.cpu17.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::mean   177762.923077                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::stdev  204987.503433                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::min_value         4893                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::max_value       726654                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::total            78                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateResidencyTicks::ON  958032688490                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::CLK_GATED     13865508                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst    350942185                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst    284039886                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total      634982071                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst    350942185                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst    284039886                       # number of overall hits
system.cpu17.icache.overall_hits::total     634982071                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          188                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          188                       # number of overall misses
system.cpu17.icache.overall_misses::total          188                       # number of overall misses
system.cpu17.icache.demand_accesses::.cpu17.inst    350942373                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst    284039886                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total    634982259                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst    350942373                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst    284039886                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total    634982259                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000001                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000001                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.replacements                    0                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst    350942185                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst    284039886                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total     634982071                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          188                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu17.icache.ReadReq_accesses::.cpu17.inst    350942373                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst    284039886                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total    634982259                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         171.248021                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs         634982259                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             188                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        3377565.207447                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle    206958559858                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   171.248021                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.274436                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.274436                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     24764308289                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    24764308289                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    143304354                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data    122646101                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total      265950455                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    143304354                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data    122646101                       # number of overall hits
system.cpu17.dcache.overall_hits::total     265950455                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      6608932                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data      6938625                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total     13547557                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      6608932                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data      6938625                       # number of overall misses
system.cpu17.dcache.overall_misses::total     13547557                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data 576557884504                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total 576557884504                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data 576557884504                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total 576557884504                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    149913286                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data    129584726                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total    279498012                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    149913286                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data    129584726                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total    279498012                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.044085                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.053545                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.048471                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.044085                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.053545                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.048471                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 83093.968114                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 42558.070396                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 83093.968114                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 42558.070396                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      3077312                       # number of writebacks
system.cpu17.dcache.writebacks::total         3077312                       # number of writebacks
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data      6938625                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total      6938625                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data      6938625                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total      6938625                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data 545570780725                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total 545570780725                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data 545570780725                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total 545570780725                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.053545                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.024825                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.053545                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.024825                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 78628.082758                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 78628.082758                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 78628.082758                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 78628.082758                       # average overall mshr miss latency
system.cpu17.dcache.replacements             13022900                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data     76936784                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data     68038776                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total     144975560                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      5846166                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data      6024848                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total     11871014                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data 518742878440                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total 518742878440                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data     82782950                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data     74063624                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total    156846574                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.070620                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.081347                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.075686                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 86100.575224                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 43698.278718                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data      6024848                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total      6024848                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data 491931492674                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total 491931492674                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.081347                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.038412                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 81650.440422                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 81650.440422                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data     66367570                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data     54607325                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total    120974895                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       762766                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data       913777                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total      1676543                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data  57815006064                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total  57815006064                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data     67130336                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data     55521102                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total    122651438                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.011362                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.016458                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.013669                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 63270.366910                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 34484.654473                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data       913777                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total       913777                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data  53639288051                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total  53639288051                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.016458                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.007450                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 58700.632705                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 58700.632705                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data      3146591                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data      1320704                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total      4467295                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data        13509                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data        18964                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total        32473                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data    564759990                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total    564759990                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data      3160100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data      1339668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total      4499768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.004275                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.014156                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.007217                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 29780.636469                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 17391.678933                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data        18964                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total        18964                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data    476410612                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total    476410612                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.014156                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.004214                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 25121.842016                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25121.842016                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data      3097126                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data      1264420                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total      4361546                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_misses::.cpu17.data        56280                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::.switch_cpus17.data        66332                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total       122612                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_miss_latency::.switch_cpus17.data   1464886130                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total   1464886130                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data      3153406                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data      1330752                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total      4484158                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_miss_rate::.cpu17.data     0.017847                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::.switch_cpus17.data     0.049846                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total     0.027343                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_miss_latency::.switch_cpus17.data 22084.154405                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total 11947.330849                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_mshr_misses::.switch_cpus17.data        66332                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total        66332                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus17.data   1159017393                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total   1159017393                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus17.data     0.049846                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total     0.014793                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus17.data 17472.975231                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total 17472.975231                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_miss_latency::.switch_cpus17.data     17377780                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total     17377780                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus17.data     15374586                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total     15374586                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse          54.555403                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs         288482387                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs        13473623                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           21.410899                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle    206958572360                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data    13.737960                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data    40.817444                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.214656                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.637773                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.852428                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses       301955561                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses      301955561                       # Number of data accesses
system.cpu10.numPwrStateTransitions               126                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   140371.903226                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  182800.796774                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           62    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         4051                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       789393                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            62                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  958037850940                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED      8703058                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    350930744                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst    283974205                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      634904949                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    350930744                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst    283974205                       # number of overall hits
system.cpu10.icache.overall_hits::total     634904949                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          215                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          215                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          215                       # number of overall misses
system.cpu10.icache.overall_misses::total          215                       # number of overall misses
system.cpu10.icache.demand_accesses::.cpu10.inst    350930959                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst    283974205                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    634905164                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    350930959                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst    283974205                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    634905164                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    350930744                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst    283974205                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     634904949                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          215                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    350930959                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst    283974205                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    634905164                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         196.166152                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         634905164                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             215                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        2953047.274419                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206944673708                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   196.166152                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.314369                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.314369                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.344551                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     24761301611                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    24761301611                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    143360803                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data    122502787                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      265863590                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    143360803                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data    122502787                       # number of overall hits
system.cpu10.dcache.overall_hits::total     265863590                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      6619025                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data      6965202                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     13584227                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      6619025                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data      6965202                       # number of overall misses
system.cpu10.dcache.overall_misses::total     13584227                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 577020265616                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 577020265616                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 577020265616                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 577020265616                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    149979828                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data    129467989                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    279447817                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    149979828                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data    129467989                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    279447817                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.044133                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.053799                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.048611                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.044133                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.053799                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.048611                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 82843.292358                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 42477.224918                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 82843.292358                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 42477.224918                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      3097765                       # number of writebacks
system.cpu10.dcache.writebacks::total         3097765                       # number of writebacks
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      6965202                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      6965202                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      6965202                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      6965202                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 545899791235                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 545899791235                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 545899791235                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 545899791235                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.053799                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.024925                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.053799                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.024925                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 78375.299271                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 78375.299271                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 78375.299271                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 78375.299271                       # average overall mshr miss latency
system.cpu10.dcache.replacements             13047956                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     76986428                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     67930712                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     144917140                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      5853422                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data      6045088                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     11898510                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 518379865010                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 518379865010                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     82839850                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data     73975800                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    156815650                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.070659                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.081717                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.075876                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 85752.244634                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 43566.788195                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      6045088                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      6045088                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 491470742000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 491470742000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.081717                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.038549                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 81300.841609                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 81300.841609                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66374375                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     54572075                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total    120946450                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data       765603                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data       920114                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      1685717                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data  58640400606                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  58640400606                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     67139978                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     55492189                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total    122632167                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.011403                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.016581                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.013746                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 63731.668691                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 34786.622313                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data       920114                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total       920114                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data  54429049235                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  54429049235                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.016581                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.007503                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 59154.680002                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 59154.680002                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data      3138471                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data      1336442                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total      4474913                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data        13438                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data        20784                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        34222                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data    619679490                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total    619679490                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data      3151909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data      1357226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      4509135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.004263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.015314                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.007589                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 29815.217956                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 18107.635147                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data        20784                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total        20784                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data    522787066                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total    522787066                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.015314                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.004609                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 25153.342283                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25153.342283                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data      3089109                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data      1276485                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total      4365594                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        56102                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data        70908                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total       127010                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data   1564887842                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total   1564887842                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data      3145211                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data      1347393                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total      4492604                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.017837                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.052626                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.028271                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 22069.270632                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 12320.981356                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data        70908                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        70908                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data   1238160965                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total   1238160965                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.052626                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.015783                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17461.513017                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17461.513017                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data     19029830                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total     19029830                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data     16827086                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total     16827086                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          54.789161                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         288450050                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        13508702                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           21.352906                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206944686210                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    13.993717                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    40.795445                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.218652                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.637429                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.856081                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       301958258                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      301958258                       # Number of data accesses
system.cpu11.numPwrStateTransitions               154                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   184418.697368                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  238602.023834                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         4139                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       873840                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            76                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  958032538177                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     14015821                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    350955238                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst    283549159                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      634504397                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    350955238                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst    283549159                       # number of overall hits
system.cpu11.icache.overall_hits::total     634504397                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          188                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          188                       # number of overall misses
system.cpu11.icache.overall_misses::total          188                       # number of overall misses
system.cpu11.icache.demand_accesses::.cpu11.inst    350955426                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst    283549159                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    634504585                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    350955426                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst    283549159                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    634504585                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    350955238                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst    283549159                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     634504397                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          188                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    350955426                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst    283549159                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    634504585                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         171.091979                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         634504585                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             188                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        3375024.388298                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206946831196                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   171.091979                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.274186                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.274186                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     24745679003                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    24745679003                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    143290984                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data    122462101                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      265753085                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    143290984                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data    122462101                       # number of overall hits
system.cpu11.dcache.overall_hits::total     265753085                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      6592495                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data      6980853                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     13573348                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      6592495                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data      6980853                       # number of overall misses
system.cpu11.dcache.overall_misses::total     13573348                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 579012052108                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 579012052108                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 579012052108                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 579012052108                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    149883479                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data    129442954                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    279326433                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    149883479                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data    129442954                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    279326433                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.043984                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.053930                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.048593                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.043984                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.053930                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.048593                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 82942.879919                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 42658.012755                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 82942.879919                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 42658.012755                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      3096411                       # number of writebacks
system.cpu11.dcache.writebacks::total         3096411                       # number of writebacks
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      6980853                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      6980853                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      6980853                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      6980853                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 547830243009                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 547830243009                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 547830243009                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 547830243009                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.053930                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.024992                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.053930                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.024992                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 78476.117891                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 78476.117891                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 78476.117891                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 78476.117891                       # average overall mshr miss latency
system.cpu11.dcache.replacements             13048223                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     76927273                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     67958492                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     144885765                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      5832742                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data      6056827                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     11889569                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 520742064330                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 520742064330                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     82760015                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data     74015319                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    156775334                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.070478                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.081832                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.075838                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 85976.050551                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 43798.228879                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      6056827                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      6056827                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 493782799836                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 493782799836                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.081832                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.038634                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 81524.996477                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 81524.996477                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66363711                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     54503609                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total    120867320                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data       759753                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data       924026                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      1683779                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data  58269987778                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  58269987778                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     67123464                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     55427635                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total    122551099                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.011319                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.016671                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.013739                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 63060.982892                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 34606.672121                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data       924026                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total       924026                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data  54047443173                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  54047443173                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.016671                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.007540                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 58491.258009                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 58491.258009                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data      3148903                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data      1309752                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total      4458655                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data        13334                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data        19217                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        32551                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data    577956744                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total    577956744                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data      3162237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data      1328969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      4491206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.004217                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.014460                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.007248                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 30075.284592                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 17755.422076                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data        19217                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total        19217                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data    488334624                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total    488334624                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.014460                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.004279                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 25411.595150                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25411.595150                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data      3099538                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data      1253058                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total      4352596                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        56052                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data        66974                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total       123026                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data   1479609914                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total   1479609914                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data      3155590                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data      1320032                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total      4475622                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.017763                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.050737                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.027488                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 22092.303192                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 12026.806642                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data        66974                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        66974                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data   1170761346                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total   1170761346                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.050737                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.014964                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17480.833547                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17480.833547                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data     17677828                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total     17677828                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data     15630372                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total     15630372                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          54.520399                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         288293717                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        13498897                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           21.356835                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206946843698                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    13.641896                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    40.878503                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.213155                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.638727                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.851881                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       301792158                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      301792158                       # Number of data accesses
system.cpu12.numPwrStateTransitions               182                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   187369.266667                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  238929.516497                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           90    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         3758                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       815060                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            90                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  958029690764                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     16863234                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    350925708                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst    283215366                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      634141074                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    350925708                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst    283215366                       # number of overall hits
system.cpu12.icache.overall_hits::total     634141074                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          188                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          188                       # number of overall misses
system.cpu12.icache.overall_misses::total          188                       # number of overall misses
system.cpu12.icache.demand_accesses::.cpu12.inst    350925896                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst    283215366                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    634141262                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    350925896                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst    283215366                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    634141262                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    350925708                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst    283215366                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     634141074                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          188                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    350925896                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst    283215366                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    634141262                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         171.219705                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         634141262                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             188                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        3373091.819149                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206948754718                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   171.219705                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.274391                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.274391                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     24731509406                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    24731509406                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    143395322                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data    122777757                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      266173079                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    143395322                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data    122777757                       # number of overall hits
system.cpu12.dcache.overall_hits::total     266173079                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      6619990                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data      6981986                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     13601976                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      6619990                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data      6981986                       # number of overall misses
system.cpu12.dcache.overall_misses::total     13601976                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 579395747418                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 579395747418                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 579395747418                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 579395747418                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    150015312                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data    129759743                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    279775055                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    150015312                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data    129759743                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    279775055                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.044129                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.053807                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.048618                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.044129                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.053807                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.048618                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 82984.375422                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 42596.439475                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 82984.375422                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 42596.439475                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      3087175                       # number of writebacks
system.cpu12.dcache.writebacks::total         3087175                       # number of writebacks
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      6981986                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      6981986                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      6981986                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      6981986                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 548214568874                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 548214568874                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 548214568874                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 548214568874                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.053807                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.024956                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.053807                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.024956                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 78518.428549                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 78518.428549                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 78518.428549                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 78518.428549                       # average overall mshr miss latency
system.cpu12.dcache.replacements             13082478                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     77002949                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     68188022                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     145190971                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      5853826                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data      6051824                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     11905650                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 520728015654                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 520728015654                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     82856775                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data     74239846                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    157096621                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.070650                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.081517                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.075786                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 86044.804947                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 43737.890468                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      6051824                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      6051824                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 493795287712                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 493795287712                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.081517                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.038523                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 81594.456103                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 81594.456103                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66392373                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     54589735                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total    120982108                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data       766164                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data       930162                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      1696326                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data  58667731764                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  58667731764                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     67158537                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     55519897                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total    122678434                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.011408                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.016754                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.013827                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 63072.595703                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 34585.175116                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data       930162                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total       930162                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data  54419281162                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  54419281162                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.016754                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.007582                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 58505.164866                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 58505.164866                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data      3138131                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data      1270800                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total      4408931                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data        13474                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data        19445                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        32919                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data    596695456                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total    596695456                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data      3151605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data      1290245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      4441850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.004275                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.015071                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.007411                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 30686.318128                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 18126.171998                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data        19445                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total        19445                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data    506131438                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total    506131438                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.015071                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.004378                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 26028.873129                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26028.873129                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data      3087937                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data      1215333                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total      4303270                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        56903                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data        66039                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total       122942                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data   1457561744                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total   1457561744                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data      3144840                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data      1281372                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total      4426212                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.018094                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.051538                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.027776                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 22071.226760                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 11855.685966                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data        66039                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        66039                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data   1153528428                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total   1153528428                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.051538                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.014920                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17467.381820                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17467.381820                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data     19363812                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total     19363812                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data     17102228                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total     17102228                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          54.817952                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         288643617                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        13528246                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           21.336367                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206948767220                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    13.909734                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    40.908218                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.217340                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.639191                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.856531                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       302171363                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      302171363                       # Number of data accesses
system.cpu13.numPwrStateTransitions               190                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           94                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   179046.585106                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  225679.108007                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           94    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         3929                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       832754                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            94                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  958029723619                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     16830379                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    351058255                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst    284055435                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      635113690                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    351058255                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst    284055435                       # number of overall hits
system.cpu13.icache.overall_hits::total     635113690                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          188                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          188                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          188                       # number of overall misses
system.cpu13.icache.overall_misses::total          188                       # number of overall misses
system.cpu13.icache.demand_accesses::.cpu13.inst    351058443                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst    284055435                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    635113878                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    351058443                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst    284055435                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    635113878                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    351058255                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst    284055435                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     635113690                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          188                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    351058443                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst    284055435                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    635113878                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         171.211331                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         635113878                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             188                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        3378265.308511                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206950715746                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   171.211331                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.274377                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.274377                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.301282                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     24769441430                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    24769441430                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    143026939                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data    122549802                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      265576741                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    143026939                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data    122549802                       # number of overall hits
system.cpu13.dcache.overall_hits::total     265576741                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      6587960                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data      6956113                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     13544073                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      6587960                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data      6956113                       # number of overall misses
system.cpu13.dcache.overall_misses::total     13544073                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 576721612482                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 576721612482                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 576721612482                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 576721612482                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    149614899                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data    129505915                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    279120814                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    149614899                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data    129505915                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    279120814                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.044033                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.053713                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.048524                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.044033                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.053713                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.048524                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 82908.603193                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 42581.106325                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 82908.603193                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 42581.106325                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      3089286                       # number of writebacks
system.cpu13.dcache.writebacks::total         3089286                       # number of writebacks
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      6956113                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      6956113                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      6956113                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      6956113                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 545655347862                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 545655347862                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 545655347862                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 545655347862                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.053713                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.024922                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.053713                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.024922                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 78442.565246                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 78442.565246                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 78442.565246                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 78442.565246                       # average overall mshr miss latency
system.cpu13.dcache.replacements             13010715                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     76726837                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     67974115                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     144700952                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      5833142                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data      6040600                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     11873742                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 519139338292                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 519139338292                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     82559979                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data     74014715                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    156574694                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.070653                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.081614                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.075834                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 85941.684318                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 43721.628640                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      6040600                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      6040600                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 492257079104                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 492257079104                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.081614                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.038580                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 81491.421234                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 81491.421234                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66300102                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     54575687                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total    120875789                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data       754818                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data       915513                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      1670331                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data  57582274190                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  57582274190                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     67054920                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     55491200                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total    122546120                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.011257                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.016498                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.013630                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 62896.184096                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 34473.570921                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data       915513                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total       915513                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data  53398268758                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  53398268758                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.016498                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.007471                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 58326.062828                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 58326.062828                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data      3179784                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data      1330543                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total      4510327                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data        13661                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data        19403                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        33064                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data    588581658                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total    588581658                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data      3193445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data      1349946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      4543391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.004278                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.014373                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.007277                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 30334.569809                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 17801.284116                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data        19403                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total        19403                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data    498320406                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total    498320406                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.014373                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.004271                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 25682.647323                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25682.647323                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data      3129362                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data      1273206                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total      4402568                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        57276                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data        67650                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total       124926                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data   1493733602                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total   1493733602                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data      3186638                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data      1340856                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total      4527494                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.017974                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.050453                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.027593                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 22080.319320                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 11956.947329                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data        67650                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        67650                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data   1182062115                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total   1182062115                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.050453                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.014942                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17473.201996                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17473.201996                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data     19129846                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total     19129846                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data     16919804                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total     16919804                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          54.620350                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         288192186                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        13468796                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           21.397027                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206950728248                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    13.784318                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    40.836032                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.215380                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.638063                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.853443                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       301660495                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      301660495                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions          269                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 443232.858209                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 598652.416972                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10          134    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        35336                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value      2520985                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total          134                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 2007255506161                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED     59393203                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 992685100636                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions          355                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples          177                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 427861.463277                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 644059.953143                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10          177    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        33693                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value      2382939                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total          177                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 2003491866627                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED     75731479                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 996432401894                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions          287                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples          143                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 403630.832168                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 543220.593517                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10          143    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        35317                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value      2254448                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total          143                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 2038628345167                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED     57719209                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 961313935624                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions          309                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples          154                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 350016.064935                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 568038.673515                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10          154    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        35086                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value      2372718                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total          154                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 2033019719412                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED     53902474                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 966926378114                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions          323                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 436056.614907                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 627657.896417                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        35100                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value      2328054                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total          161                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 2034528708993                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED     70205115                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 965401085892                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions          285                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          142                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 328001.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 540222.634986                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          142    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        33870                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value      2512739                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          142                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 2040729420713                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED     46576213                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 959224003074                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions          337                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          168                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 302598.226190                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 457965.327060                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          168    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        33878                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value      2391526                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          168                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 1983767127168                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED     50836502                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1016182036330                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions        17415                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         8707                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 450789.796026                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 158236.966808                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         8707    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        59186                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value      1209002                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         8707                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 2037853851203                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   3925026754                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 958221122043                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions          277                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 419636.355072                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 575347.831628                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10          138    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        35360                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value      2289932                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total          138                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 2032443358007                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED     57909817                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 967498732176                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions          285                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples          142                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 322363.669014                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 509136.952614                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10          142    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        34346                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value      2184650                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total          142                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 2005307070559                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED     45775641                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 994647153800                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions          287                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples          143                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 434993.524476                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 627506.590877                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10          143    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        34681                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value      2385596                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total          143                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 1981050167842                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED     62204074                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 1018887628084                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions          331                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples          165                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean 377095.551515                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 604228.643188                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10          165    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        35119                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value      2505558                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total          165                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 2022788985438                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED     62220766                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 977148793796                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.numPwrStateTransitions          309                       # Number of power state transitions
system.switch_cpus17.pwrStateClkGateDist::samples          154                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::mean 378078.681818                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::stdev 602189.185309                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::1000-5e+10          154    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::min_value        33874                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::max_value      2575646                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::total          154                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateResidencyTicks::ON 2027501624635                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::CLK_GATED     58224117                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 972440151248                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions          329                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples          164                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 414870.225610                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 594447.441201                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10          164    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        34961                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value      2486019                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total          164                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 2024639196547                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED     68038717                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 975292764736                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                138                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           68                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean          148170                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   207617.621077                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           68    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         5279                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       765559                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             68                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   958036478438                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED     10075560                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    351072321                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst    284083949                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       635156270                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    351072321                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst    284083949                       # number of overall hits
system.cpu8.icache.overall_hits::total      635156270                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          189                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           189                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          189                       # number of overall misses
system.cpu8.icache.overall_misses::total          189                       # number of overall misses
system.cpu8.icache.demand_accesses::.cpu08.inst    351072510                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst    284083949                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    635156459                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    351072510                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst    284083949                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    635156459                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    351072321                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst    284083949                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      635156270                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          189                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          189                       # number of ReadReq misses
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    351072510                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst    284083949                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    635156459                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          172.150023                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          635156459                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              189                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         3360616.185185                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206940751652                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   172.150023                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.275881                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.275881                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          189                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.302885                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      24771102090                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     24771102090                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    143019699                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data    122724688                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       265744387                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    143019699                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data    122724688                       # number of overall hits
system.cpu8.dcache.overall_hits::total      265744387                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      6567098                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data      6964671                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      13531769                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      6567098                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data      6964671                       # number of overall misses
system.cpu8.dcache.overall_misses::total     13531769                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 576119253620                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 576119253620                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 576119253620                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 576119253620                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    149586797                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data    129689359                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    279276156                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    149586797                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data    129689359                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    279276156                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.043902                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.053703                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.048453                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.043902                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.053703                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.048453                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 82720.239566                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 42575.309527                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 82720.239566                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 42575.309527                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      3078153                       # number of writebacks
system.cpu8.dcache.writebacks::total          3078153                       # number of writebacks
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      6964671                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      6964671                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      6964671                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      6964671                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 545031501085                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 545031501085                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 545031501085                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 545031501085                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.053703                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.024938                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.053703                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.024938                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 78256.604093                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 78256.604093                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 78256.604093                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 78256.604093                       # average overall mshr miss latency
system.cpu8.dcache.replacements              12997151                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     76718095                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     68095062                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      144813157                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      5816934                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data      6044945                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     11861879                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 518792557816                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 518792557816                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     82535029                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data     74140007                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    156675036                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.070478                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.081534                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.075710                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 85822.543930                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 43736.119532                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      6044945                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      6044945                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 491898919286                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 491898919286                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.081534                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.038583                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 81373.597160                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 81373.597160                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66301604                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     54629626                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total     120931230                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data       750164                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data       919726                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      1669890                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data  57326695804                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total  57326695804                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     67051768                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     55549352                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total    122601120                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.011188                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.016557                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.013621                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 62330.189430                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 34329.623990                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data       919726                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total       919726                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data  53132581799                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total  53132581799                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.016557                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.007502                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 57770.011720                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 57770.011720                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data      3183073                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data      1314351                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total      4497424                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data        13382                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data        19865                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        33247                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data    585100744                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total    585100744                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data      3196455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data      1334216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total      4530671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.004187                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.014889                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.007338                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 29453.850692                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 17598.602701                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data        19865                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total        19865                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data    492508952                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    492508952                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.014889                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.004385                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 24792.798993                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24792.798993                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data      3132053                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data      1257140                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total      4389193                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        57667                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data        67492                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total       125159                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data   1488997130                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total   1488997130                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data      3189720                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data      1324632                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total      4514352                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.018079                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.050952                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.027725                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 22061.831476                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total 11896.844254                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data        67492                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        67492                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data   1178142446                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total   1178142446                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.050952                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.014951                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17456.031026                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17456.031026                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data     19287014                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total     19287014                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data     17048118                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total     17048118                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           54.455647                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          288321675                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs         13456547                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            21.426126                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206940764154                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    13.626176                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    40.829471                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.212909                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.637960                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.850869                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        301777726                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       301777726                       # Number of data accesses
system.cpu9.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    171298.375000                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   223085.309738                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5904                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       807030                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   958032850128                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED     13703870                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    350878714                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst    284351116                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       635229830                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    350878714                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst    284351116                       # number of overall hits
system.cpu9.icache.overall_hits::total      635229830                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          190                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           190                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          190                       # number of overall misses
system.cpu9.icache.overall_misses::total          190                       # number of overall misses
system.cpu9.icache.demand_accesses::.cpu09.inst    350878904                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst    284351116                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    635230020                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    350878904                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst    284351116                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    635230020                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu9.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    350878714                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst    284351116                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      635229830                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          190                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          190                       # number of ReadReq misses
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    350878904                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst    284351116                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    635230020                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          173.006974                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          635230020                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              190                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         3343315.894737                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206942712680                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   173.006974                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.277255                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.277255                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.304487                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      24773970970                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     24773970970                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    143466451                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data    122642096                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       266108547                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    143466451                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data    122642096                       # number of overall hits
system.cpu9.dcache.overall_hits::total      266108547                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      6594156                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data      6955821                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      13549977                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      6594156                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data      6955821                       # number of overall misses
system.cpu9.dcache.overall_misses::total     13549977                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 575209638462                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 575209638462                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 575209638462                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 575209638462                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    150060607                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data    129597917                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    279658524                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    150060607                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data    129597917                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    279658524                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.043943                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.053672                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.048452                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.043943                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.053672                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.048452                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 82694.715471                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 42450.967884                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 82694.715471                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 42450.967884                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      3078149                       # number of writebacks
system.cpu9.dcache.writebacks::total          3078149                       # number of writebacks
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      6955821                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      6955821                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      6955821                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      6955821                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 544166262229                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 544166262229                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 544166262229                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 544166262229                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.053672                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.024873                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.053672                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.024873                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 78231.780580                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 78231.780580                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 78231.780580                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 78231.780580                       # average overall mshr miss latency
system.cpu9.dcache.replacements              13021174                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     77057958                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     68007467                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      145065425                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      5832738                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data      6040247                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     11872985                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 517423979950                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 517423979950                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     82890696                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data     74047714                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    156938410                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.070367                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.081572                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.075654                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 85662.718751                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 43579.940508                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      6040247                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      6040247                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 490556268640                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 490556268640                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.081572                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.038488                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 81214.604078                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 81214.604078                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66408493                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     54634629                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total     121043122                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data       761418                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data       915574                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      1676992                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data  57785658512                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total  57785658512                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     67169911                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     55550203                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total    122720114                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.011336                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.016482                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.013665                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 63114.132241                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 34457.921393                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data       915574                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total       915574                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data  53609993589                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total  53609993589                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.016482                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.007461                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 58553.425052                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 58553.425052                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data      3128877                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data      1339261                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total      4468138                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data        12728                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data        20200                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total        32928                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data    603714436                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total    603714436                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data      3141605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data      1359461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total      4501066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.004051                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.014859                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.007316                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 29886.853267                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 18334.379130                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data        20200                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total        20200                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data    509622946                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total    509622946                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.014859                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.004488                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 25228.858713                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25228.858713                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data      3080370                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data      1280573                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total      4360943                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        54812                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data        69458                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total       124270                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data   1533529254                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total   1533529254                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data      3135182                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data      1350031                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total      4485213                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.017483                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.051449                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.027707                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 22078.511532                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total 12340.301392                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data        69458                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total        69458                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data   1213451188                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total   1213451188                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.051449                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.015486                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17470.286907                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17470.286907                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data     19204858                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total     19204858                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data     17007606                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total     17007606                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           54.426195                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          288645293                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs         13475252                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            21.420400                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206942725182                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    13.661813                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    40.764382                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.213466                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.636943                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.850409                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        302120055                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       302120055                       # Number of data accesses
system.cpu6.numPwrStateTransitions                170                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    151489.190476                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   198167.171708                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           84    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         4586                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       723176                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   958033828906                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED     12725092                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    350971503                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst    283704088                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       634675591                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    350971503                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst    283704088                       # number of overall hits
system.cpu6.icache.overall_hits::total      634675591                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          214                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst            2                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          214                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst            2                       # number of overall misses
system.cpu6.icache.overall_misses::total          216                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst       183958                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total       183958                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst       183958                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total       183958                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    350971717                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst    283704090                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    634675807                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    350971717                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst    283704090                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    634675807                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000000                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000000                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst        91979                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total   851.657407                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst        91979                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total   851.657407                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst            2                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst            2                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst       174924                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total       174924                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst       174924                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total       174924                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst        87462                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total        87462                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst        87462                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total        87462                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    350971503                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst    283704088                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      634675591                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          214                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst            2                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst       183958                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total       183958                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    350971717                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst    283704090                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    634675807                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst        91979                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total   851.657407                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst            2                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst       174924                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total       174924                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst        87462                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total        87462                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          196.677113                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          634675807                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              216                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         2938313.921296                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206936667070                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   195.640114                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst     1.036999                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.313526                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.001662                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.315188                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.346154                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      24752356689                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     24752356689                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    143302789                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data    122834882                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       266137671                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    143302789                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data    122834882                       # number of overall hits
system.cpu6.dcache.overall_hits::total      266137671                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      6610308                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data      6977496                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      13587804                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      6610308                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data      6977496                       # number of overall misses
system.cpu6.dcache.overall_misses::total     13587804                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 577293943326                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 577293943326                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 577293943326                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 577293943326                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    149913097                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data    129812378                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    279725475                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    149913097                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data    129812378                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    279725475                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.044094                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.053751                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.048575                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.044094                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.053751                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.048575                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 82736.549519                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 42486.184179                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 82736.549519                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 42486.184179                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      3089444                       # number of writebacks
system.cpu6.dcache.writebacks::total          3089444                       # number of writebacks
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      6977496                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      6977496                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      6977496                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      6977496                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 546129850624                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 546129850624                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 546129850624                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 546129850624                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.053751                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.024944                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.053751                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.024944                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 78270.177528                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 78270.177528                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 78270.177528                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 78270.177528                       # average overall mshr miss latency
system.cpu6.dcache.replacements              13062488                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     76932893                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     68195753                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      145128646                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      5846466                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data      6051020                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     11897486                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 519483557644                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 519483557644                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     82779359                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data     74246773                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    157026132                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.070627                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.081499                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.075768                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 85850.576869                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 43663.304806                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      6051020                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      6051020                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 492554457420                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 492554457420                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.081499                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.038535                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 81400.236228                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 81400.236228                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66369896                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     54639129                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     121009025                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data       763842                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data       926476                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      1690318                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data  57810385682                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total  57810385682                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     67133738                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     55565605                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    122699343                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.011378                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.016674                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.013776                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 62398.147045                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 34200.893372                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data       926476                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       926476                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data  53575393204                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total  53575393204                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.016674                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.007551                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 57827.070754                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 57827.070754                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data      3149894                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data      1286945                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total      4436839                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data        13523                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data        19711                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        33234                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data    581505526                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    581505526                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data      3163417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data      1306656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      4470073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.004275                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.015085                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.007435                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 29501.574045                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 17497.307757                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data        19711                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        19711                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    489701718                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    489701718                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.015085                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.004410                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 24844.082898                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24844.082898                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data      3099253                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data      1230601                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total      4329854                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        57381                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data        66871                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       124252                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data   1475864672                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   1475864672                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data      3156634                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data      1297472                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total      4454106                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.018178                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.051539                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.027896                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 22070.324535                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 11877.995300                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data        66871                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        66871                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data   1167879604                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total   1167879604                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.051539                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.015013                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17464.664862                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17464.664862                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data     18288640                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     18288640                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data     16159880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     16159880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           55.309241                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          288650124                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         13513473                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            21.360173                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206936679572                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    14.461384                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    40.847857                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.225959                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.638248                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.864207                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        302163127                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       302163127                       # Number of data accesses
system.cpu7.numPwrStateTransitions                164                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    165118.160494                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   203536.684371                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         4715                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       802652                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   958033179427                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED     13374571                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    351026431                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst    283632361                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       634658792                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    351026431                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst    283632361                       # number of overall hits
system.cpu7.icache.overall_hits::total      634658792                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          188                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst            2                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           190                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          188                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst            2                       # number of overall misses
system.cpu7.icache.overall_misses::total          190                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst       185744                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total       185744                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst       185744                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total       185744                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    351026619                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst    283632363                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    634658982                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    351026619                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst    283632363                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    634658982                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000000                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000000                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst        92872                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total   977.600000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst        92872                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total   977.600000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst            2                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst            2                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst       177662                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total       177662                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst       177662                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total       177662                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst        88831                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total        88831                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst        88831                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total        88831                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    351026431                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst    283632361                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      634658792                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          188                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst            2                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          190                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst       185744                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total       185744                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    351026619                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst    283632363                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    634658982                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst        92872                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total   977.600000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst            2                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst       177662                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total       177662                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst        88831                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total        88831                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          172.591127                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          634658982                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              190                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         3340310.431579                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206938790624                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   171.432157                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst     1.158970                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.274731                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.001857                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.276588                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.304487                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      24751700488                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     24751700488                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    143142354                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data    122830464                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       265972818                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    143142354                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data    122830464                       # number of overall hits
system.cpu7.dcache.overall_hits::total      265972818                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      6562489                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data      6956128                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      13518617                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      6562489                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data      6956128                       # number of overall misses
system.cpu7.dcache.overall_misses::total     13518617                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 577619965124                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 577619965124                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 577619965124                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 577619965124                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    149704843                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data    129786592                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    279491435                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    149704843                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data    129786592                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    279491435                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.043836                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.053597                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.048369                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.043836                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.053597                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.048369                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 83037.569913                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 42727.740946                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 83037.569913                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 42727.740946                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      3064566                       # number of writebacks
system.cpu7.dcache.writebacks::total          3064566                       # number of writebacks
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      6956128                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      6956128                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      6956128                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      6956128                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 546560258699                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 546560258699                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 546560258699                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 546560258699                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.053597                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.024889                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.053597                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.024889                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 78572.484391                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 78572.484391                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 78572.484391                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 78572.484391                       # average overall mshr miss latency
system.cpu7.dcache.replacements              12993920                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     76808658                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     68192972                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      145001630                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      5810960                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data      6034039                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     11844999                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 519445074702                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 519445074702                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     82619618                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data     74227011                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    156846629                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.070334                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.081292                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.075520                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 86085.800026                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 43853.534703                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      6034039                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      6034039                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 492597111552                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 492597111552                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.081292                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.038471                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 81636.381792                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 81636.381792                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66333696                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     54637492                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     120971188                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data       751529                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data       922089                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      1673618                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data  58174890422                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total  58174890422                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     67085225                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     55559581                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    122644806                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.011203                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.016596                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.013646                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 63090.320373                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 34759.957423                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data       922089                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       922089                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data  53963147147                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total  53963147147                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.016596                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.007518                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 58522.710006                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 58522.710006                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data      3169597                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data      1286828                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total      4456425                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data        13493                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data        19136                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        32629                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data    566169144                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total    566169144                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data      3183090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data      1305964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      4489054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.004239                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.014653                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.007269                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 29586.598244                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 17351.716081                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data        19136                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        19136                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data    477075772                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    477075772                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.014653                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.004263                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 24930.799122                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24930.799122                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data      3119277                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data      1230899                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total      4350176                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        57114                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data        66233                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       123347                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data   1462044604                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   1462044604                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data      3176391                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data      1297132                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total      4473523                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.017981                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.051061                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.027573                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 22074.262135                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 11853.102256                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data        66233                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        66233                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data   1156559414                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total   1156559414                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.051061                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.014806                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17461.981399                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17461.981399                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data     17840354                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total     17840354                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data     15765798                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     15765798                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           54.512215                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          288454474                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         13444525                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            21.455163                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206938803126                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    13.629369                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    40.882846                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.212959                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.638794                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.851753                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        301898537                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       301898537                       # Number of data accesses
system.cpu4.numPwrStateTransitions                154                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    157484.078947                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   228527.568138                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         4359                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       813283                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             76                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   958034585208                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED     11968790                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    350983220                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst    284051779                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       635034999                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    350983220                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst    284051779                       # number of overall hits
system.cpu4.icache.overall_hits::total      635034999                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          218                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           218                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          218                       # number of overall misses
system.cpu4.icache.overall_misses::total          218                       # number of overall misses
system.cpu4.icache.demand_accesses::.cpu04.inst    350983438                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst    284051779                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    635035217                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    350983438                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst    284051779                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    635035217                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    350983220                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst    284051779                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      635034999                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          218                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          218                       # number of ReadReq misses
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    350983438                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst    284051779                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    635035217                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          199.198351                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          635035217                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              218                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         2913005.582569                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206932589632                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   199.198351                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.319228                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.319228                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.349359                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      24766373681                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     24766373681                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    143211343                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data    122911110                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       266122453                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    143211343                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data    122911110                       # number of overall hits
system.cpu4.dcache.overall_hits::total      266122453                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      6574983                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data      6976142                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      13551125                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      6574983                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data      6976142                       # number of overall misses
system.cpu4.dcache.overall_misses::total     13551125                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 575734524216                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 575734524216                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 575734524216                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 575734524216                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    149786326                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data    129887252                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    279673578                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    149786326                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data    129887252                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    279673578                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.043896                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.053709                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.048453                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.043896                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.053709                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.048453                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 82529.071830                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 42486.105339                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 82529.071830                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 42486.105339                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      3070072                       # number of writebacks
system.cpu4.dcache.writebacks::total          3070072                       # number of writebacks
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      6976142                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      6976142                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      6976142                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      6976142                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 544565053622                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 544565053622                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 544565053622                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 544565053622                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.053709                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.024944                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.053709                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.024944                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 78061.062063                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 78061.062063                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 78061.062063                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 78061.062063                       # average overall mshr miss latency
system.cpu4.dcache.replacements              13026372                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     76864173                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     68232231                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      145096404                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      5822473                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data      6051133                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     11873606                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 518790418188                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 518790418188                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     82686646                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data     74283364                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    156970010                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.070416                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.081460                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.075643                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 85734.426625                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 43692.743231                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      6051133                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      6051133                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 491853527292                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 491853527292                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.081460                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.038550                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 81282.881618                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 81282.881618                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66347170                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     54678879                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     121026049                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data       752510                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data       925009                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      1677519                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data  56944106028                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  56944106028                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     67099680                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     55603888                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    122703568                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.011215                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.016636                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.013671                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 61560.596738                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 33945.431335                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data       925009                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       925009                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data  52711526330                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total  52711526330                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.016636                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.007539                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 56984.879423                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 56984.879423                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data      3157971                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data      1295136                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total      4453107                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data        12888                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data        19726                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        32614                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data    580832204                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    580832204                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data      3170859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data      1314862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      4485721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.004065                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.015002                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.007271                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 29445.006793                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 17809.290611                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data        19726                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        19726                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data    488866492                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    488866492                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.015002                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.004398                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 24782.849640                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24782.849640                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data      3108599                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data      1238271                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total      4346870                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        55715                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data        67436                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       123151                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data   1488632786                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1488632786                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data      3164314                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data      1305707                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total      4470021                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.017607                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.051647                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.027550                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 22074.749184                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 12087.866002                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data        67436                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        67436                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data   1177956342                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   1177956342                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.051647                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.015086                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17467.767098                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17467.767098                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data     17870716                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     17870716                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data     15791608                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     15791608                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           55.532915                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          288629779                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         13476628                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            21.417062                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206932602134                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    14.622952                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    40.909963                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.228484                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.639218                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.867702                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        302105948                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       302105948                       # Number of data accesses
system.cpu5.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean          161883                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   209487.517008                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         4391                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       773448                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   958033603358                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED     12950640                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    351021026                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst    284576260                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       635597286                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    351021026                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst    284576260                       # number of overall hits
system.cpu5.icache.overall_hits::total      635597286                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          218                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           218                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          218                       # number of overall misses
system.cpu5.icache.overall_misses::total          218                       # number of overall misses
system.cpu5.icache.demand_accesses::.cpu05.inst    351021244                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst    284576260                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    635597504                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    351021244                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst    284576260                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    635597504                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    351021026                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst    284576260                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      635597286                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          218                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          218                       # number of ReadReq misses
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    351021244                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst    284576260                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    635597504                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          198.975976                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          635597504                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              218                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         2915584.880734                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206934707828                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   198.975976                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.318872                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.318872                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.349359                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      24788302874                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     24788302874                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    143158447                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data    122808996                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       265967443                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    143158447                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data    122808996                       # number of overall hits
system.cpu5.dcache.overall_hits::total      265967443                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      6594911                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data      6943567                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      13538478                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      6594911                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data      6943567                       # number of overall misses
system.cpu5.dcache.overall_misses::total     13538478                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 573872828178                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 573872828178                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 573872828178                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 573872828178                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    149753358                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data    129752563                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    279505921                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    149753358                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data    129752563                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    279505921                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.044038                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.053514                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.048437                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.044038                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.053514                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.048437                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 82648.130014                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 42388.282359                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 82648.130014                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 42388.282359                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      3076597                       # number of writebacks
system.cpu5.dcache.writebacks::total          3076597                       # number of writebacks
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      6943567                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      6943567                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      6943567                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      6943567                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 542859177513                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 542859177513                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 542859177513                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 542859177513                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.053514                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.024842                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.053514                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.024842                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 78181.599963                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 78181.599963                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 78181.599963                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 78181.599963                       # average overall mshr miss latency
system.cpu5.dcache.replacements              13003651                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     76827969                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     68107832                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      144935801                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      5837449                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data      6030743                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     11868192                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 516799799740                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 516799799740                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     82665418                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data     74138575                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    156803993                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.070615                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.081344                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.075688                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 85694.217071                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 43544.947684                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      6030743                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      6030743                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 489962557186                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 489962557186                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.081344                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.038460                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 81244.144741                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 81244.144741                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66330478                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     54701164                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     121031642                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data       757462                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data       912824                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      1670286                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data  57073028438                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total  57073028438                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     67087940                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     55613988                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    122701928                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.011291                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.016414                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.013613                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 62523.584435                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 34169.614328                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data       912824                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       912824                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data  52896620327                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total  52896620327                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.016414                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.007439                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 57948.323365                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 57948.323365                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data      3165194                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data      1334142                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total      4499336                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data        13345                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data        20130                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        33475                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data    598256420                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    598256420                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data      3178539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data      1354272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total      4532811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.004198                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.014864                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.007385                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 29719.643318                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 17871.737715                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data        20130                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        20130                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data    504473624                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    504473624                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.014864                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.004441                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 25060.786090                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25060.786090                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data      3114875                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data      1276159                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total      4391034                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        57031                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data        68672                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       125703                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data   1516814080                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   1516814080                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data      3171906                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data      1344831                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total      4516737                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.017980                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.051064                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.027830                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 22087.809879                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 12066.649802                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data        68672                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        68672                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data   1200432220                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   1200432220                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.051064                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.015204                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17480.664900                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17480.664900                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data     17504586                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     17504586                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data     15460382                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     15460382                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           55.497955                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          288555923                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         13463041                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            21.433191                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206934720330                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    14.713659                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    40.784296                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.229901                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.637255                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.867156                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        302018510                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       302018510                       # Number of data accesses
system.cpu2.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    118871.525000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   188014.744228                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         4246                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       751415                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   958037044276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      9509722                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    351060653                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst    283505863                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       634566516                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    351060653                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst    283505863                       # number of overall hits
system.cpu2.icache.overall_hits::total      634566516                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          217                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           217                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          217                       # number of overall misses
system.cpu2.icache.overall_misses::total          217                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu02.inst    351060870                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst    283505863                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    634566733                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    351060870                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst    283505863                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    634566733                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    351060653                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst    283505863                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      634566516                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          217                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          217                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    351060870                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst    283505863                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    634566733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          198.086223                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          634566733                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              217                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2924270.658986                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206928496120                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   198.086223                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.317446                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.317446                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.347756                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      24748102804                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     24748102804                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    143036574                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data    122615025                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       265651599                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    143036574                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data    122615025                       # number of overall hits
system.cpu2.dcache.overall_hits::total      265651599                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      6604906                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data      6961238                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13566144                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      6604906                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data      6961238                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13566144                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 578740758708                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 578740758708                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 578740758708                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 578740758708                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    149641480                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data    129576263                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    279217743                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    149641480                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data    129576263                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    279217743                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.044138                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.053723                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.048586                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.044138                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.053723                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.048586                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 83137.619876                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42660.667520                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 83137.619876                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42660.667520                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3091658                       # number of writebacks
system.cpu2.dcache.writebacks::total          3091658                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      6961238                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6961238                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      6961238                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6961238                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 547659839938                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 547659839938                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 547659839938                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 547659839938                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.053723                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.024931                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.053723                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.024931                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 78672.764807                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 78672.764807                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 78672.764807                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 78672.764807                       # average overall mshr miss latency
system.cpu2.dcache.replacements              13036830                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     76744241                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     68064524                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      144808765                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      5848590                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data      6038992                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     11887582                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 519707272004                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 519707272004                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     82592831                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data     74103516                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    156696347                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.070812                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.081494                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.075864                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 86058.612431                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43718.501543                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      6038992                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6038992                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 492837296936                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 492837296936                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.081494                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038539                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 81609.198511                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81609.198511                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66292333                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     54550501                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     120842834                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data       756316                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data       922246                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1678562                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data  59033486704                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59033486704                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     67048649                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     55472747                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    122521396                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.011280                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.016625                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.013700                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 64010.564105                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35169.083241                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data       922246                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       922246                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data  54822543002                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  54822543002                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.016625                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.007527                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 59444.598298                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 59444.598298                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data      3174534                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data      1297977                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4472511                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data        13107                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data        19426                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        32533                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data    579467700                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    579467700                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data      3187641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data      1317403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4505044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.004112                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.014746                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.007221                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 29829.491403                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17811.689669                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data        19426                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        19426                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data    488898084                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    488898084                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.014746                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004312                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 25167.202924                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25167.202924                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data      3124225                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data      1241216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4365441                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        56776                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data        67157                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       123933                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data   1483369444                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1483369444                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data      3181001                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data      1308373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4489374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.017848                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.051329                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.027606                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 22088.083804                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11969.123994                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data        67157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        67157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data   1173792878                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   1173792878                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.051329                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.014959                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17478.339979                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17478.339979                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data     18204698                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     18204698                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data     16097464                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     16097464                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           55.496697                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          288212627                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         13490842                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            21.363576                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206928508622                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    14.613844                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    40.882854                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.228341                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.638795                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.867136                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        301703003                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       301703003                       # Number of data accesses
system.cpu3.numPwrStateTransitions                136                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           67                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    200928.223881                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   248577.857462                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6313                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       862467                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             67                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   958033091807                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED     13462191                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    350982245                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst    284024766                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       635007011                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    350982245                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst    284024766                       # number of overall hits
system.cpu3.icache.overall_hits::total      635007011                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          217                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           217                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          217                       # number of overall misses
system.cpu3.icache.overall_misses::total          217                       # number of overall misses
system.cpu3.icache.demand_accesses::.cpu03.inst    350982462                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst    284024766                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    635007228                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    350982462                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst    284024766                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    635007228                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    350982245                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst    284024766                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      635007011                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          217                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          217                       # number of ReadReq misses
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    350982462                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst    284024766                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    635007228                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          198.239938                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          635007228                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              217                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         2926300.589862                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206930557164                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   198.239938                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.317692                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.317692                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.347756                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      24765282109                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     24765282109                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    143277068                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data    122746834                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       266023902                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    143277068                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data    122746834                       # number of overall hits
system.cpu3.dcache.overall_hits::total      266023902                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      6594435                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data      6980310                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      13574745                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      6594435                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data      6980310                       # number of overall misses
system.cpu3.dcache.overall_misses::total     13574745                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 576174908952                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 576174908952                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 576174908952                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 576174908952                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    149871503                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data    129727144                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    279598647                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    149871503                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data    129727144                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    279598647                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.044001                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.053808                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.048551                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.044001                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.053808                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.048551                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 82542.882616                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42444.621166                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 82542.882616                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42444.621166                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      3089427                       # number of writebacks
system.cpu3.dcache.writebacks::total          3089427                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      6980310                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6980310                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      6980310                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6980310                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 544989274038                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 544989274038                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 544989274038                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 544989274038                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.053808                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.024965                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.053808                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.024965                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 78075.225031                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 78075.225031                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 78075.225031                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 78075.225031                       # average overall mshr miss latency
system.cpu3.dcache.replacements              13038265                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     76912240                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     68099999                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      145012239                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      5833788                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data      6055328                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     11889116                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 518558288196                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 518558288196                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     82746028                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data     74155327                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    156901355                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.070502                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.081657                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.075774                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 85636.696839                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43616.219086                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      6055328                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6055328                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 491604497564                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 491604497564                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.081657                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038593                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 81185.444878                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 81185.444878                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66364828                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     54646835                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     121011663                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data       760647                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data       924982                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1685629                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data  57616620756                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  57616620756                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     67125475                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     55571817                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    122697292                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.011332                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.016645                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.013738                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 62289.450774                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34181.080627                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data       924982                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       924982                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data  53384776474                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  53384776474                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.016645                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.007539                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 57714.394955                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 57714.394955                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data      3154204                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data      1315256                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      4469460                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data        13445                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data        20639                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        34084                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data    614823356                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    614823356                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data      3167649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data      1335895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      4503544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.004244                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.015450                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.007568                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 29789.396579                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18038.474240                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data        20639                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        20639                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data    518825784                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    518825784                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.015450                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004583                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 25138.126072                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25138.126072                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data      3103815                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data      1256209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      4360024                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        57078                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data        70014                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       127092                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data   1546559910                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1546559910                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data      3160893                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data      1326223                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      4487116                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.018058                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.052792                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.028324                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 22089.295141                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 12168.821877                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data        70014                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        70014                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data   1223774112                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   1223774112                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.052792                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17478.991516                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17478.991516                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data     17570668                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     17570668                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data     15515250                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     15515250                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           55.352707                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          288589762                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         13498546                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            21.379322                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206930569666                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    14.538058                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    40.814649                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.227157                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.637729                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.864886                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        302087853                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       302087853                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   958046553998                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   1983137200                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst   1694711150                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      3677848350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   1983137200                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst   1694711150                       # number of overall hits
system.cpu0.icache.overall_hits::total     3677848350                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst          833                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           833                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst          833                       # number of overall misses
system.cpu0.icache.overall_misses::total          833                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu00.inst   1983138033                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst   1694711150                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   3677849183                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   1983138033                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst   1694711150                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   3677849183                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          209                       # number of writebacks
system.cpu0.icache.writebacks::total              209                       # number of writebacks
system.cpu0.icache.replacements                   209                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   1983137200                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst   1694711150                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     3677848350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst          833                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          833                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   1983138033                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst   1694711150                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   3677849183                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.810299                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         3677849183                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              833                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         4415185.093637                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   623.810299                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.999696                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999696                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     143436118970                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    143436118970                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    706717805                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    631529082                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1338246887                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    706717805                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    631529082                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1338246887                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      9688411                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data      6683993                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16372404                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      9688411                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data      6683993                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16372404                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data  72682516617                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  72682516617                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data  72682516617                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  72682516617                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    716406216                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    638213075                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1354619291                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    716406216                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    638213075                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1354619291                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.013524                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.010473                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012086                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.013524                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.010473                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012086                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 10874.116208                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4439.330755                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 10874.116208                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4439.330755                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7005955                       # number of writebacks
system.cpu0.dcache.writebacks::total          7005955                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      6683993                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6683993                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      6683993                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6683993                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data  67108066455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  67108066455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data  67108066455                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  67108066455                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.010473                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004934                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.010473                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004934                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 10040.116208                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10040.116208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 10040.116208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10040.116208                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16372433                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    391608999                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data    360158308                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      751767307                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6144524                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      6683737                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12828261                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data  72679741065                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  72679741065                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    397753523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data    366842045                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    764595568                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.015448                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.018220                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016778                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 10874.117438                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5665.595755                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      6683737                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6683737                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data  67105504407                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  67105504407                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.018220                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008742                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 10040.117438                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10040.117438                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    315108806                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data    271370774                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     586479580                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      3543887                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3544143                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data      2775552                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2775552                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    318652693                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data    271371030                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    590023723                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.011121                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.000001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data        10842                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     0.783138                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data      2562048                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2562048                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data        10008                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        10008                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     18629694                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data     18735328                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     37365022                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data          128                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          285                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data      1387776                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1387776                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     18629851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data     18735456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     37365307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data        10842                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4869.389474                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data          128                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          128                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data      1281024                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1281024                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     18629851                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data     18735456                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     37365307                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     18629851                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data     18735456                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     37365307                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999542                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1429349905                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16372689                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            87.300865                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   117.148731                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data   138.850810                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.457612                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.542386                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      45755569649                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     45755569649                       # Number of data accesses
system.cpu1.numPwrStateTransitions              15816                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         7907                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    74906.266979                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   51792.088511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         7907    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         3934                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value      2432366                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           7907                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   957454270145                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED    592283853                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  2041953446002                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst   2002118207                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst   1546661370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      3548779577                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst   2002118207                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst   1546661370                       # number of overall hits
system.cpu1.icache.overall_hits::total     3548779577                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          929                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           929                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          929                       # number of overall misses
system.cpu1.icache.overall_misses::total          929                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu01.inst   2002119136                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst   1546661370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   3548780506                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst   2002119136                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst   1546661370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   3548780506                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          305                       # number of writebacks
system.cpu1.icache.writebacks::total              305                       # number of writebacks
system.cpu1.icache.replacements                   305                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst   2002118207                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst   1546661370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     3548779577                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          929                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          929                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu01.inst   2002119136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst   1546661370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   3548780506                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.770395                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         3548780506                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              929                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         3820000.544672                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   623.770395                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.999632                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999632                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     138402440663                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    138402440663                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    725717285                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data    614139088                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1339856373                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    725717285                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data    614139088                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1339856373                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data     10528322                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data      3214656                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13742978                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data     10528322                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data      3214656                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13742978                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 154753338708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 154753338708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 154753338708                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 154753338708                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    736245607                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data    617353744                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1353599351                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    736245607                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data    617353744                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1353599351                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.014300                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.005207                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010153                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.014300                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.005207                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010153                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 48139.937433                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11260.538925                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 48139.937433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11260.538925                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      6954691                       # number of writebacks
system.cpu1.dcache.writebacks::total          6954691                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data      3214656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3214656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data      3214656                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3214656                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data 152072316438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 152072316438                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data 152072316438                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 152072316438                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.005207                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002375                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.005207                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002375                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 47305.937692                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47305.937692                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 47305.937692                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47305.937692                       # average overall mshr miss latency
system.cpu1.dcache.replacements              10770538                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data    387093484                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data    341892015                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      728985499                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      5081721                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data      1706193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6787914                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data  49281587922                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  49281587922                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data    392175205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data    343598208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    735773413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.012958                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.004966                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 28883.946847                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7260.196273                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data      1706193                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1706193                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data  47858623794                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47858623794                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.004966                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 28049.947335                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28049.947335                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data    338623801                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data    272247073                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     610870874                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      5446601                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data      1508463                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6955064                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data 105471750786                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105471750786                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data    344070402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data    273755536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    617825938                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.015830                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.005510                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.011257                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 69920.011817                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15164.741947                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data      1508463                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1508463                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data 104213692644                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 104213692644                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.005510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002442                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 69086.011817                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69086.011817                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data     31799817                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data     34063670                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     65863487                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data        31069                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data        48252                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        79321                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data   1758044478                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1758044478                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data     31830886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data     34111922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     65942808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.000976                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.001415                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.001203                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 36434.644740                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22163.670125                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data        48252                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        48252                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data   1717802310                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1717802310                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.001415                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000732                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 35600.644740                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35600.644740                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data     31294996                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data     33426980                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     64721976                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data       521601                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data       668705                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total      1190306                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data  22730910192                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total  22730910192                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data     31816597                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data     34095685                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     65912282                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.016394                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.019613                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.018059                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 33992.433423                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 19096.694625                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data       668705                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       668705                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data  22181964720                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total  22181964720                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.019613                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.010145                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 33171.525142                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 33171.525142                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data    463051812                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    463051812                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data    454297314                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    454297314                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.294081                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1485464946                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12564742                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           118.224867                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data   113.119918                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data   142.174162                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.441875                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.555368                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997243                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      47547106854                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     47547106854                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions          285                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples          142                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 329388.816901                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 530844.905934                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10          142    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        34548                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value      2367982                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total          142                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 2038849885568                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED     46773212                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 961103341220                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions          285                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples          142                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 404203.021127                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 570561.376156                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10          142    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        35409                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value      2479183                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total          142                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 2010178941319                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED     57396829                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 989763661852                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11681864                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        10529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3452441                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5509535                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1224683                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       1275927                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        2328687                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         6841                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        14763                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           821912                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          818293                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21992927                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     20052363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side     13617545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33669908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side   1080449792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side    867332224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1947782016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19706898                       # Total snoops (count)
system.tol2bus.snoopTraffic                 519560192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26084230                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.247028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.431283                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19640693     75.30%     75.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6443537     24.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26084230                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12336439499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        5883393961                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13936392285                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       8145185412                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.4                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions          313                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples          156                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 362655.955128                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 539161.009506                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10          156    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        34535                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value      2251181                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total          156                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 2022493549781                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED     56574329                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 977449875890                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.data         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data     53411584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data    396237824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data    396208128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data    397177216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data    402755328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.inst          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data    405589760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.inst          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data    404459392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data    410642304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data    409335808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data    409187456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data    404908800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data    406309504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data    403360384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data    410691456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data    410621824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data    410558080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data    402703104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        6534159488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus06.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus07.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks   1582826496                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total     1582826496                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data       417278                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data      3095608                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data      3095376                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data      3102947                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data      3146526                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data      3168670                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data      3159839                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data      3208143                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data      3197936                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data      3196777                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data      3163350                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data      3174293                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data      3151253                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data      3208527                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data      3207983                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data      3207485                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data      3146118                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           51048121                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks     12365832                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total          12365832                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.data          501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data     26157102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    194048412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    194033869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    194508458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    197240211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.inst          125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    198628309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.inst          125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    198074737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    201102677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    200462850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    200390198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    198294824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    198980787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    197536523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    201126748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    201092647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    201061430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data    197214635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           3199955171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus06.inst          125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus07.inst          125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     775153077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           775153077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     775153077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data          501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data     26157102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    194048412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    194033869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    194508458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    197240211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.inst          125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    198628309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.inst          125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    198074737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    201102677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    200462850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    200390198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    198294824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    198980787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    197536523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    201126748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    201092647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    201061430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data    197214635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          3975108247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples  19452191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples    783873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   5598417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   5541182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   5527653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   5477491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   5518178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   5565667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   5658951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   5686302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   5617187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   5545981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   5593251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   5528076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   5698278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   5661300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   5650974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples   5548825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000046424382                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds      1179044                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds      1179044                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState          134874676                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          18337768                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   51048125                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  12365832                       # Number of write requests accepted
system.mem_ctrls0.readBursts                102096250                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                24731664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ              11894640                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              5279473                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          2819529                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          5464905                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          3829473                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3         11628006                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          4133679                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1917118                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          4652631                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1435517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8          4372700                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          3840319                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         5392233                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11        11522629                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         4227469                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13         3309132                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         1411078                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15        20245192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           781579                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1          1121764                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2          1422483                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3          1118006                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1409013                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           483307                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6          1150902                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7          1360313                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8          1203891                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9          1180822                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10         1127158                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          470708                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12         1131752                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13         1102297                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14         1295899                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15         3092273                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      4.32                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     26.68                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                3173556661359                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat              451008050000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           4864836848859                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    35182.93                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               53932.93                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                59697062                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits               13162446                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.18                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               67.67                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6            102096250                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            24731664                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0               15720048                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1               17647516                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2               15741669                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3               15496619                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                8556077                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                7660807                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                3389662                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                2847882                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                1149828                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                 939413                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                380148                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                310981                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                130850                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                108051                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                 46027                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                 37608                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                 15421                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                 12234                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                  4631                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                  3516                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                  1192                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                   891                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                   278                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                   170                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                    46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                    34                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                153030                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                181966                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                544483                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                901813                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19               1062263                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20               1193140                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21               1222486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22               1244068                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23               1243947                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24               1244888                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25               1246808                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26               1250302                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27               1247363                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28               1238459                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29               1228264                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30               1216976                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31               1206573                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32               1200599                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                597328                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                 16868                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                  7230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                  1860                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                   976                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                   278                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                   143                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                    21                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     36794254                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   190.731929                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   164.148332                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   141.304454                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       541857      1.47%      1.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255     26445007     71.87%     73.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      5861413     15.93%     89.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511      2038318      5.54%     94.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       819746      2.23%     97.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       421915      1.15%     98.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       235925      0.64%     98.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023       142127      0.39%     99.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       287946      0.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     36794254                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples      1179044                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     76.503983                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    70.412686                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    31.241862                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15          1076      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31        35281      2.99%      3.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47       155746     13.21%     16.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63       254808     21.61%     37.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79       253477     21.50%     59.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95       195221     16.56%     75.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111       127623     10.82%     86.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127        74514      6.32%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143        40574      3.44%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159        21069      1.79%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175        10349      0.88%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191         4980      0.42%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207         2406      0.20%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223         1015      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239          489      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255          241      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271           91      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::272-287           46      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-303           18      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::304-319           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-335            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::336-351            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total      1179044                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples      1179044                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.498254                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.459632                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.195160                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          963636     81.73%     81.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17           29442      2.50%     84.23% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           80814      6.85%     91.08% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           59824      5.07%     96.16% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           22072      1.87%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21           16039      1.36%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22            3621      0.31%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23            2713      0.23%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24             427      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25             335      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26              67      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27              39      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::30               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::31               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total      1179044                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            5772903040                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ              761256960                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten             1244938688                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             6534160000                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys          1582826496                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     2827.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      609.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  3199.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   775.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       26.85                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   22.09                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   4.76                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2041953429926                       # Total gap between requests
system.mem_ctrls0.avgGap                     32200.38                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data         1024                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data     50167872                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data    358298688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data    354635648                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data    353769792                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data    350559424                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.inst          256                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data    353163392                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.inst          256                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data    356202688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data    362172864                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data    363923328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data    359499968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data    354942784                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data    357968064                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data    353796864                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data    364689792                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data    362323200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data    361662336                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data    355124800                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks   1244938688                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 501.480580766873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 24568567.955466922373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 175468588.033445805311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 173674697.968433827162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 173250664.794859141111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 171678460.489082396030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.inst 125.370145191718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 172953694.263436257839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.inst 125.370145191718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 174442119.969688624144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 177365877.125704675913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 178223126.835989356041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 176056887.439757943153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 173825110.800127565861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 175306672.490930706263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 173263922.687713146210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 178598485.050693362951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 177439500.743468523026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 177115857.713656097651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 173914248.973358899355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 609680250.270887255669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data           16                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data       834556                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data      6191218                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data      6190752                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data      6205894                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data      6293054                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data      6337340                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data      6319678                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data      6416288                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data      6395872                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data      6393554                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data      6326700                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data      6348586                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data      6302508                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data      6417054                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data      6415966                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data      6414970                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data      6292236                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     24731664                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data       961780                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data  43510460127                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data 301426221230                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data 302393170737                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data 302850021302                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data 298658675257                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.inst       174268                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data 300948459027                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.inst       182852                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data 299617537927                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data 303647003185                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data 301605225951                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data 303287754450                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data 299500654493                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data 300320866061                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data 298161539361                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data 302430081279                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data 303407254884                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data 303976315635                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data 299094289053                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 51432905454472                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     60111.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     52136.06                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     48686.09                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     48845.95                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     48800.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     47458.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.inst     43567.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     47488.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.inst     45713.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     47410.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     47324.40                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     47156.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     47436.49                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     47339.16                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     47305.16                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     47308.40                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     47129.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     47289.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     47385.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     47533.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   2079637.89                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   66.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy        143067557220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         76042183470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy       387850169280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       55357056000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    161189954640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    926812707420                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy      3636260640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1753955888670                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       858.959783                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE   1873226879                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68185260000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1971894959123                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy        119643516300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         63592010460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy       256189297560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       46183255740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    161189954640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    924877511250                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      5265804480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1576941350430                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       772.270961                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   6036136779                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68185260000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1967732049223                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus01.data     54243328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data    403097472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data    403200256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data    403735040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data    392833536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data    395706240                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data    394505344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data    388479616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data    387459456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data    387842304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data    396931968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data    396016768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data    394690688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data    388331136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data    388290944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data    388217088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data    393856000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        6357437184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks   1650861440                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     1650861440                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data       423776                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data      3149199                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data      3150002                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data      3154180                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data      3069012                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data      3091455                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data      3082073                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data      3034997                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data      3027027                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data      3030018                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data      3101031                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data      3093881                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data      3083521                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data      3033837                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data      3033523                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data      3032946                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data      3077000                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           49667478                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks     12897355                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          12897355                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus01.data     26564429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    197407768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    197458104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    197720002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    192381240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    193788081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    193199970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    190249007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    189749407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    189936898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    194388353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    193940155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    193290738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    190176293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    190156609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    190120440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data    192881968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           3113409464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     808471634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           808471634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     808471634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data     26564429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    197407768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    197458104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    197720002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    192381240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    193788081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    193199970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    190249007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    189749407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    189936898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    194388353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    193940155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    193290738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    190176293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    190156609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    190120440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data    192881968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3921881099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples  18942663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples    786336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   5403482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   5290641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   5275867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   5313185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   5366100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   5385403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   5303972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   5289257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   5250029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   5421503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   5405327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   5389029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   5266242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   5283599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   5285084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples   5374855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000047706730                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds      1142859                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds      1142859                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState          129996977                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          17859922                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   49667480                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                  12897355                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 99334960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                25794710                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ              13245049                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              6852047                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          3788826                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          4835445                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          5170497                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3         12261211                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          7229573                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1153760                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          6366741                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          4735280                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8          4998674                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          1086100                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         5389724                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11        10734924                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         4334630                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         6304857                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         2319370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         5380298                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           596150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1          1407314                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2          1109583                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3          1405458                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1086842                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           650488                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6          1162274                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7          1244035                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8          1243325                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9          1165223                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10         1166405                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          655517                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12         1085312                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13         1151617                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14         1193047                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15         2620048                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      4.20                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     26.62                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                3027222520047                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat              430449550000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           4641408332547                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    35163.50                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               53913.50                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                55037948                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits               12622307                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                63.93                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               66.63                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             99334960                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            25794710                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0               15534432                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1               17345258                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2               15196142                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3               14927050                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                7959168                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                7105709                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                3004762                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                2507764                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 957876                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                 774783                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                294313                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                238145                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                 93631                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                 76152                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                 29662                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                 23854                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                  8893                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                  6927                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                  2393                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                  1791                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                   582                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                   422                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                   111                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                    67                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                    18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                173832                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                204673                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                556320                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                893244                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19               1041250                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20               1160352                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21               1186443                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22               1205117                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23               1204807                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24               1204769                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25               1206407                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26               1209002                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27               1205864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28               1197735                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29               1188935                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30               1178469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31               1169097                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32               1163353                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                571001                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                 14071                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                  5651                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                  1305                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                   647                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                   165                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                    83                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                    31                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                    20                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     37372280                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   179.868108                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   159.467245                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   116.189193                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       574356      1.54%      1.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255     27307029     73.07%     74.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      6272955     16.79%     91.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511      1919407      5.14%     96.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       673385      1.80%     98.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       293936      0.79%     99.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       142478      0.38%     99.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        75187      0.20%     99.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       113547      0.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     37372280                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples      1142859                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     75.328522                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    69.184793                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    30.944694                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15          1339      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        40539      3.55%      3.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47       158498     13.87%     17.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63       251931     22.04%     39.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79       241649     21.14%     60.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95       182264     15.95%     76.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111       121309     10.61%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127        71162      6.23%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143        38418      3.36%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159        19505      1.71%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175         9079      0.79%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191         4048      0.35%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207         1825      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223          781      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239          301      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255          138      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271           48      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287           15      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::336-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total      1142859                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples      1142859                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.574781                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.530925                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.274000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          904899     79.18%     79.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17           29841      2.61%     81.79% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           90306      7.90%     89.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           65956      5.77%     95.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           25332      2.22%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21           18032      1.58%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            4285      0.37%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23            3096      0.27%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24             565      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25             402      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26              71      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27              51      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28              10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29              10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total      1142859                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            5509754240                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ              847683136                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten             1212328832                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             6357437440                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys          1650861440                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     2698.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      593.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  3113.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   808.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       25.72                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   21.08                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   4.64                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2041953413852                       # Total gap between requests
system.mem_ctrls1.avgGap                     32637.40                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data     50325504                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data    345822848                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data    338601024                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data    337655488                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data    340043840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data    343430400                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data    344665792                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data    339454208                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data    338512448                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data    336001856                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data    346976192                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data    345940928                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data    344897856                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data    337039488                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data    338150272                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data    338245376                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data    343990720                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks   1212328832                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 24645764.622368723154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 169358830.720208913088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 165822107.581814259291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 165359052.950548648834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 166528693.720114767551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 168187184.028319716454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 168792189.006478637457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 166239934.933201938868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 165778729.511577904224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 164549224.497682750225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 169923654.566833913326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 169416657.699678599834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 168905837.043094933033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 165057381.038681060076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 165601362.098667919636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 165647937.107606649399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 168461587.933608084917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 593710319.093539476395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data       847552                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data      6298398                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      6300004                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      6308362                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      6138024                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data      6182910                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data      6164146                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data      6069994                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      6054054                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      6060036                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      6202062                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data      6187762                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data      6167042                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data      6067674                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      6067048                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      6065892                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data      6154000                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     25794710                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data  43233908689                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data 290020235695                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data 285226295874                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data 284467461613                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data 286870897162                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data 288254599923                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data 290438373954                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data 282948305384                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data 283860785123                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data 286289745355                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data 291901316325                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data 291381513926                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data 290648091800                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data 284162145853                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data 285298187992                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data 286213032237                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data 290193435642                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 51385272146800                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     51010.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     46046.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     45273.99                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     45093.71                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     46736.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     46621.19                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     47117.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     46614.26                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     46887.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     47242.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     47065.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     47089.97                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     47129.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     46832.14                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     47024.22                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     47184.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data     47155.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1992085.67                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   64.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy        121496631900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         64576964760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy       289516832640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       53664178680                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    161189954640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    925614851850                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy      4644937920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1620704352390                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       793.702891                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE   4605039656                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68185260000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1969163146346                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy        145341532980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         77250834045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy       325165117620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       45216391680                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    161189954640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    926190195600                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      4160481120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1684514507685                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       824.952455                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE   3265122897                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68185260000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1970503063105                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.data      6684113                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus01.data       640647                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7324760                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.data      6684113                       # number of overall hits
system.l2.overall_hits::.switch_cpus01.data       640647                       # number of overall hits
system.l2.overall_hits::total                 7324760                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.data            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.data      1891956                       # number of demand (read+write) misses
system.l2.demand_misses::total                1891964                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.data            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.data      1891956                       # number of overall misses
system.l2.overall_misses::total               1891964                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.data       888627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.data 121025750101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     121026638728                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data       888627                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.data 121025750101                       # number of overall miss cycles
system.l2.overall_miss_latency::total    121026638728                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.data      6684121                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.data      2532603                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9216724                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      6684121                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.data      2532603                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9216724                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.data     0.747040                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.205275                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.data     0.747040                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.205275                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.data 111078.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.data 63968.586004                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 63968.785203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 111078.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.data 63968.586004                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 63968.785203                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              760843                       # number of writebacks
system.l2.writebacks::total                    760843                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus00.data            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.data      1891956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1891964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.data      1891956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1891964                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.data       820192                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.data 104853464750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 104854284942                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data       820192                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.data 104853464750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 104854284942                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.data     0.747040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.205275                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.data     0.747040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.205275                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data       102524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.data 55420.667685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55420.866857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data       102524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.data 55420.667685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55420.866857                       # average overall mshr miss latency
system.l2.replacements                         761938                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2691598                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2691598                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2691598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2691598                       # number of WritebackDirty accesses(hits+misses)
system.l2.UpgradeReq_misses::.switch_cpus01.data       730305                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             730305                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus01.data  23063135131                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total  23063135131                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus01.data       730305                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           730305                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus01.data 31580.141353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 31580.141353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus01.data       730305                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        730305                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus01.data  16821133428                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  16821133428                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 23033.025144                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23033.025144                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus01.data       667785                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           667785                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus01.data  21356575700                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total  21356575700                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus01.data       667785                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         667785                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus01.data 31981.215062                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 31981.215062                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus01.data       667785                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       667785                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus01.data  15727273912                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  15727273912                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 23551.403389                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23551.403389                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus01.data          920                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total          920                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus01.data    440560873                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total    440560873                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus01.data          920                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total          920                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus01.data 478870.514130                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 478870.514130                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus01.data          920                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total          920                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus01.data    350855098                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total    350855098                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus01.data 381364.236957                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 381364.236957                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data          256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus01.data          744                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1000                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus01.data       777414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              777414                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus01.data  79252359395                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   79252359395                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus01.data       778158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            778414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus01.data     0.999044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus01.data 101943.571115                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101943.571115                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus01.data       777414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         777414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus01.data  72607774654                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  72607774654                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus01.data     0.999044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus01.data 93396.536021                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93396.536021                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data      6683857                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus01.data       639903                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7323760                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus01.data      1114542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1114550                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data       888627                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus01.data  41773390706                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  41774279333                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      6683865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus01.data      1754445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8438310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus01.data     0.635268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 111078.375000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus01.data 37480.319904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37480.848175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data            8                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus01.data      1114542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1114550                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data       820192                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus01.data  32245690096                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  32246510288                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus01.data     0.635268                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data       102524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus01.data 28931.785519                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 28932.313748                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32765.771429                       # Cycle average of tags in use
system.l2.tags.total_refs                    31740726                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1934408                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.408496                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.671339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data           2093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.data     828.989244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data     0.402424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.data 29836.708423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.063873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.data      0.025299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.data     0.910544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999932                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32765                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3442                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28880                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999908                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 302953992                       # Number of tag accesses
system.l2.tags.data_accesses                302953992                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
