--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 223136 paths analyzed, 1316 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.864ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf3_RAMA (SLICE_X90Y78.AI), 5880 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/DATA_RAM/Mram_data1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf3_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.931ns (Levels of Logic = 4)
  Clock Path Skew:      -0.320ns (3.849 - 4.169)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/DATA_RAM/Mram_data1 to VGA_DEBUG/Mram_data_buf3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y27.DOADO12 Trcko_DOA             1.800   MIPS/DATA_RAM/Mram_data1
                                                       MIPS/DATA_RAM/Mram_data1
    SLICE_X98Y67.B4      net (fanout=2)        0.704   MIPS/DATA_RAM/out<12>
    SLICE_X98Y67.BMUX    Tilo                  0.148   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data966
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data125_SW0
    SLICE_X98Y67.A1      net (fanout=1)        0.367   N364
    SLICE_X98Y67.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data966
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data125
    SLICE_X102Y64.C1     net (fanout=1)        0.572   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data124
    SLICE_X102Y64.C      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127
    SLICE_X93Y62.A5      net (fanout=1)        0.430   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data126
    SLICE_X93Y62.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data81
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data1213
    SLICE_X90Y78.AI      net (fanout=1)        0.685   debug_data<12>
    SLICE_X90Y78.CLK     Tds                   0.096   VGA_DEBUG/Sh45
                                                       VGA_DEBUG/Mram_data_buf3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (2.173ns logic, 2.758ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          VGA_DEBUG/Mram_data_buf3_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.775ns (Levels of Logic = 9)
  Clock Path Skew:      -0.586ns (3.849 - 4.435)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_all to VGA_DEBUG/Mram_data_buf3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y1.AQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X100Y78.B2     net (fanout=745)      3.044   rst_all
    SLICE_X100Y78.B      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/n0313<13>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/Mmux_n031311
    SLICE_X109Y75.B1     net (fanout=3)        0.869   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/n0313<10>
    SLICE_X109Y75.B      Tilo                  0.043   N64
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[2][4]_id_ins[20]_equal_142_o5_SW0
    SLICE_X109Y75.A4     net (fanout=2)        0.232   N68
    SLICE_X109Y75.A      Tilo                  0.043   N64
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[2][4]_id_ins[20]_equal_142_o5
    SLICE_X111Y74.A1     net (fanout=4)        0.457   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[2][4]_id_ins[20]_equal_142_o
    SLICE_X111Y74.A      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<1>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[32]_ex_ins[31]_AND_149_o1
    SLICE_X111Y74.B1     net (fanout=2)        0.443   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[32]_ex_ins[31]_AND_149_o
    SLICE_X111Y74.B      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<1>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<1>1
    SLICE_X108Y76.D1     net (fanout=96)       0.571   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<1>
    SLICE_X108Y76.DMUX   Tilo                  0.138   MIPS/MIPS_CORE/CPU_CORE/XLXN_43<1>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/pipereg_we<0>1
    SLICE_X102Y64.D2     net (fanout=30)       1.043   MIPS/MIPS_CORE/CPU_CORE/XLXN_40
    SLICE_X102Y64.DMUX   Tilo                  0.138   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127_SW0
    SLICE_X102Y64.C6     net (fanout=1)        0.105   N384
    SLICE_X102Y64.C      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127
    SLICE_X93Y62.A5      net (fanout=1)        0.430   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data126
    SLICE_X93Y62.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data81
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data1213
    SLICE_X90Y78.AI      net (fanout=1)        0.685   debug_data<12>
    SLICE_X90Y78.CLK     Tds                   0.096   VGA_DEBUG/Sh45
                                                       VGA_DEBUG/Mram_data_buf3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      8.775ns (0.896ns logic, 7.879ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          VGA_DEBUG/Mram_data_buf3_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.681ns (Levels of Logic = 9)
  Clock Path Skew:      -0.586ns (3.849 - 4.435)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_all to VGA_DEBUG/Mram_data_buf3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y1.AQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X100Y78.B2     net (fanout=745)      3.044   rst_all
    SLICE_X100Y78.B      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/n0313<13>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/Mmux_n031311
    SLICE_X110Y75.B1     net (fanout=3)        0.961   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/n0313<10>
    SLICE_X110Y75.B      Tilo                  0.043   N62
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[2][4]_id_ins[25]_equal_141_o5_SW0
    SLICE_X110Y75.A4     net (fanout=2)        0.251   N66
    SLICE_X110Y75.A      Tilo                  0.043   N62
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[2][4]_id_ins[25]_equal_141_o5
    SLICE_X111Y74.A5     net (fanout=4)        0.252   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[2][4]_id_ins[25]_equal_141_o
    SLICE_X111Y74.A      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<1>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[32]_ex_ins[31]_AND_149_o1
    SLICE_X111Y74.B1     net (fanout=2)        0.443   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[32]_ex_ins[31]_AND_149_o
    SLICE_X111Y74.B      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<1>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<1>1
    SLICE_X108Y76.D1     net (fanout=96)       0.571   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<1>
    SLICE_X108Y76.DMUX   Tilo                  0.138   MIPS/MIPS_CORE/CPU_CORE/XLXN_43<1>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/pipereg_we<0>1
    SLICE_X102Y64.D2     net (fanout=30)       1.043   MIPS/MIPS_CORE/CPU_CORE/XLXN_40
    SLICE_X102Y64.DMUX   Tilo                  0.138   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127_SW0
    SLICE_X102Y64.C6     net (fanout=1)        0.105   N384
    SLICE_X102Y64.C      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127
    SLICE_X93Y62.A5      net (fanout=1)        0.430   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data126
    SLICE_X93Y62.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data81
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data1213
    SLICE_X90Y78.AI      net (fanout=1)        0.685   debug_data<12>
    SLICE_X90Y78.CLK     Tds                   0.096   VGA_DEBUG/Sh45
                                                       VGA_DEBUG/Mram_data_buf3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      8.681ns (0.896ns logic, 7.785ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X86Y80.BI), 4700 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/DATA_RAM/Mram_data1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.804ns (Levels of Logic = 4)
  Clock Path Skew:      -0.319ns (3.850 - 4.169)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/DATA_RAM/Mram_data1 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y27.DOADO2  Trcko_DOA             1.800   MIPS/DATA_RAM/Mram_data1
                                                       MIPS/DATA_RAM/Mram_data1
    SLICE_X102Y64.A2     net (fanout=2)        0.805   MIPS/DATA_RAM/out<2>
    SLICE_X102Y64.A      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781
                                                       MIPS/DATA_RAM/Mmux_dout231
    SLICE_X102Y64.B5     net (fanout=1)        0.161   MIPS/mem_data_r<2>
    SLICE_X102Y64.B      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data781
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data693
    SLICE_X103Y64.A2     net (fanout=1)        0.348   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data692
    SLICE_X103Y64.A      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data363
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data694
    SLICE_X92Y57.A1      net (fanout=1)        0.691   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data693
    SLICE_X92Y57.A       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data699
    SLICE_X86Y80.BI      net (fanout=1)        0.716   debug_data<2>
    SLICE_X86Y80.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (2.083ns logic, 2.721ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.994ns (Levels of Logic = 9)
  Clock Path Skew:      -0.285ns (3.850 - 4.135)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y72.CQ     Tcko                  0.223   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out<20>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20
    SLICE_X99Y59.D2      net (fanout=64)       1.039   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out<20>
    SLICE_X99Y59.CMUX    Topdc                 0.242   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data875
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_411
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_2_f7_10
    SLICE_X76Y71.B2      net (fanout=110)      1.287   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_625<1>
    SLICE_X76Y71.B       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh118
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh1181
    SLICE_X81Y71.D4      net (fanout=6)        0.441   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh118
    SLICE_X81Y71.D       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh32211
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh32211
    SLICE_X81Y71.C2      net (fanout=2)        0.464   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh32211
    SLICE_X81Y71.C       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh32211
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh32212
    SLICE_X83Y69.B6      net (fanout=1)        0.267   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Sh3221
    SLICE_X83Y69.B       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res874
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res695
    SLICE_X99Y68.B4      net (fanout=1)        0.534   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res694
    SLICE_X99Y68.B       Tilo                  0.043   N255
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res698
    SLICE_X99Y57.B1      net (fanout=4)        0.814   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_502<2>
    SLICE_X99Y57.B       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_570<1>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data698
    SLICE_X99Y57.A4      net (fanout=1)        0.232   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data697
    SLICE_X99Y57.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_570<1>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data699_SW0
    SLICE_X92Y57.A6      net (fanout=1)        0.280   N376
    SLICE_X92Y57.A       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data699
    SLICE_X86Y80.BI      net (fanout=1)        0.716   debug_data<2>
    SLICE_X86Y80.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.994ns (0.920ns logic, 6.074ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out_12 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.885ns (Levels of Logic = 9)
  Clock Path Skew:      -0.292ns (3.850 - 4.142)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out_12 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y67.AQ     Tcko                  0.223   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out<15>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out_12
    SLICE_X97Y62.C2      net (fanout=9)        1.112   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/mem_data_out<12>
    SLICE_X97Y62.CMUX    Tilo                  0.244   N380
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_33
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_2_f7_2
    SLICE_X79Y71.D1      net (fanout=11)       1.213   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_625<12>
    SLICE_X79Y71.D       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/out13
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/out14
    SLICE_X79Y71.C1      net (fanout=4)        0.456   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/out13
    SLICE_X79Y71.C       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/out13
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/out17
    SLICE_X80Y69.D2      net (fanout=14)       0.553   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/_n0042
    SLICE_X80Y69.D       Tilo                  0.043   N184
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res696_SW0
    SLICE_X82Y69.C6      net (fanout=1)        0.184   N184
    SLICE_X82Y69.C       Tilo                  0.043   N185
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res697
    SLICE_X99Y68.B6      net (fanout=1)        0.403   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res696
    SLICE_X99Y68.B       Tilo                  0.043   N255
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res698
    SLICE_X99Y57.B1      net (fanout=4)        0.814   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_502<2>
    SLICE_X99Y57.B       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_570<1>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data698
    SLICE_X99Y57.A4      net (fanout=1)        0.232   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data697
    SLICE_X99Y57.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_570<1>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data699_SW0
    SLICE_X92Y57.A6      net (fanout=1)        0.280   N376
    SLICE_X92Y57.A       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data699
    SLICE_X86Y80.BI      net (fanout=1)        0.716   debug_data<2>
    SLICE_X86Y80.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (0.922ns logic, 5.963ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf3_RAMB (SLICE_X90Y78.BI), 5120 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/DATA_RAM/Mram_data1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf3_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 4)
  Clock Path Skew:      -0.320ns (3.849 - 4.169)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/DATA_RAM/Mram_data1 to VGA_DEBUG/Mram_data_buf3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y27.DOADO14 Trcko_DOA             1.800   MIPS/DATA_RAM/Mram_data1
                                                       MIPS/DATA_RAM/Mram_data1
    SLICE_X106Y69.D2     net (fanout=2)        0.590   MIPS/DATA_RAM/out<14>
    SLICE_X106Y69.D      Tilo                  0.043   MIPS/mem_data_r<14>
                                                       MIPS/DATA_RAM/Mmux_dout61
    SLICE_X100Y69.B1     net (fanout=1)        0.586   MIPS/mem_data_r<14>
    SLICE_X100Y69.B      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data181
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data182
    SLICE_X100Y69.A4     net (fanout=1)        0.239   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data181
    SLICE_X100Y69.A      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data181
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data183
    SLICE_X98Y63.D2      net (fanout=1)        0.671   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data182
    SLICE_X98Y63.D       Tilo                  0.043   debug_data<14>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data189
    SLICE_X90Y78.BI      net (fanout=1)        0.606   debug_data<14>
    SLICE_X90Y78.CLK     Tds                   0.111   VGA_DEBUG/Sh45
                                                       VGA_DEBUG/Mram_data_buf3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (2.083ns logic, 2.692ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf3_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.706ns (Levels of Logic = 7)
  Clock Path Skew:      -0.286ns (3.849 - 4.135)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20 to VGA_DEBUG/Mram_data_buf3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y72.CQ     Tcko                  0.223   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out<20>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20
    SLICE_X95Y61.D2      net (fanout=64)       1.248   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out<20>
    SLICE_X95Y61.CMUX    Topdc                 0.242   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res903
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_42
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_2_f7_1
    SLICE_X88Y75.B4      net (fanout=12)       1.213   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_625<11>
    SLICE_X88Y75.COUT    Topcyb                0.310   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy<3>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_lut<1>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy<3>
    SLICE_X88Y76.CIN     net (fanout=1)        0.000   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy<3>
    SLICE_X88Y76.BMUX    Tcinb                 0.156   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res211
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res351_cy
    SLICE_X90Y73.A1      net (fanout=5)        0.580   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy<5>
    SLICE_X90Y73.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_127/Mmux_O_318
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res321
    SLICE_X98Y69.B2      net (fanout=39)       0.860   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res32
    SLICE_X98Y69.B       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_502<14>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res187
    SLICE_X104Y66.C6     net (fanout=4)        0.445   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_502<14>
    SLICE_X104Y66.C      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_127/Mmux_O_34
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data186
    SLICE_X98Y63.D5      net (fanout=1)        0.540   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data185
    SLICE_X98Y63.D       Tilo                  0.043   debug_data<14>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data189
    SLICE_X90Y78.BI      net (fanout=1)        0.606   debug_data<14>
    SLICE_X90Y78.CLK     Tds                   0.111   VGA_DEBUG/Sh45
                                                       VGA_DEBUG/Mram_data_buf3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.706ns (1.214ns logic, 5.492ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf3_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.706ns (Levels of Logic = 7)
  Clock Path Skew:      -0.286ns (3.849 - 4.135)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20 to VGA_DEBUG/Mram_data_buf3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y72.CQ     Tcko                  0.223   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out<20>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_20
    SLICE_X95Y61.C2      net (fanout=64)       1.246   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out<20>
    SLICE_X95Y61.CMUX    Tilo                  0.244   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res903
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_32
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_2_f7_1
    SLICE_X88Y75.B4      net (fanout=12)       1.213   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_625<11>
    SLICE_X88Y75.COUT    Topcyb                0.310   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy<3>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_lut<1>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy<3>
    SLICE_X88Y76.CIN     net (fanout=1)        0.000   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy<3>
    SLICE_X88Y76.BMUX    Tcinb                 0.156   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res211
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res351_cy
    SLICE_X90Y73.A1      net (fanout=5)        0.580   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mcompar_A[31]_GND_36_o_LessThan_17_o_cy<5>
    SLICE_X90Y73.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_127/Mmux_O_318
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res321
    SLICE_X98Y69.B2      net (fanout=39)       0.860   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res32
    SLICE_X98Y69.B       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_502<14>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res187
    SLICE_X104Y66.C6     net (fanout=4)        0.445   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_502<14>
    SLICE_X104Y66.C      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_127/Mmux_O_34
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data186
    SLICE_X98Y63.D5      net (fanout=1)        0.540   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data185
    SLICE_X98Y63.D       Tilo                  0.043   debug_data<14>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data189
    SLICE_X90Y78.BI      net (fanout=1)        0.606   debug_data<14>
    SLICE_X90Y78.CLK     Tds                   0.111   VGA_DEBUG/Sh45
                                                       VGA_DEBUG/Mram_data_buf3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.706ns (1.216ns logic, 5.490ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_28 (SLICE_X66Y77.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/buff_27 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/buff_27 to DISPLAY/P2S_SEG/buff_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y77.BQ      Tcko                  0.100   DISPLAY/P2S_SEG/buff<31>
                                                       DISPLAY/P2S_SEG/buff_27
    SLICE_X66Y77.A4      net (fanout=1)        0.122   DISPLAY/P2S_SEG/buff<27>
    SLICE_X66Y77.CLK     Tah         (-Th)     0.067   DISPLAY/P2S_SEG/buff<38>
                                                       DISPLAY/P2S_SEG/Mmux__n0110201
                                                       DISPLAY/P2S_SEG/buff_28
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.033ns logic, 0.122ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/state_FSM_FFd2 (SLICE_X61Y77.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/data_count_5 (FF)
  Destination:          DISPLAY/P2S_SEG/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/data_count_5 to DISPLAY/P2S_SEG/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y77.DQ      Tcko                  0.100   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/data_count_5
    SLICE_X61Y77.C6      net (fanout=3)        0.108   DISPLAY/P2S_SEG/data_count<5>
    SLICE_X61Y77.CLK     Tah         (-Th)     0.033   DISPLAY/P2S_SEG/state_FSM_FFd2
                                                       DISPLAY/P2S_SEG/state_FSM_FFd2-In1
                                                       DISPLAY/P2S_SEG/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.175ns (0.067ns logic, 0.108ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_21 (SLICE_X65Y77.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/buff_20 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/buff_20 to DISPLAY/P2S_SEG/buff_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y77.AQ      Tcko                  0.100   DISPLAY/P2S_SEG/buff<24>
                                                       DISPLAY/P2S_SEG/buff_20
    SLICE_X65Y77.D5      net (fanout=1)        0.118   DISPLAY/P2S_SEG/buff<20>
    SLICE_X65Y77.CLK     Tah         (-Th)     0.045   DISPLAY/P2S_SEG/buff<24>
                                                       DISPLAY/P2S_SEG/Mmux__n0110131
                                                       DISPLAY/P2S_SEG/buff_21
    -------------------------------------------------  ---------------------------
    Total                                      0.173ns (0.055ns logic, 0.118ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y50.RDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh57/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf5_RAMA/CLK
  Location pin: SLICE_X82Y81.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh57/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf5_RAMA/CLK
  Location pin: SLICE_X82Y81.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34702785 paths analyzed, 8640 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  31.220ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292 (SLICE_X96Y37.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.624ns (Levels of Logic = 3)
  Clock Path Skew:      -0.405ns (4.030 - 4.435)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y5.AMUX    Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X110Y69.D2     net (fanout=255)      2.622   BTN_SCAN/result<16>
    SLICE_X110Y69.DMUX   Tilo                  0.138   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1
    SLICE_X110Y69.C6     net (fanout=2)        0.112   MIPS/MIPS_CORE/CPU_CORE/XLXN_44
    SLICE_X110Y69.C      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133
    SLICE_X97Y67.A1      net (fanout=1)        0.806   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590
    SLICE_X97Y67.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380<4>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1
    SLICE_X96Y37.CE      net (fanout=130)      1.372   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o
    SLICE_X96Y37.CLK     Tceck                 0.201   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31<298>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (0.712ns logic, 4.912ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.155ns (Levels of Logic = 3)
  Clock Path Skew:      0.057ns (1.166 - 1.109)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y58.AQ      Tcko                  0.259   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev
    SLICE_X110Y69.D5     net (fanout=252)      1.182   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev
    SLICE_X110Y69.DMUX   Tilo                  0.137   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1
    SLICE_X110Y69.C6     net (fanout=2)        0.112   MIPS/MIPS_CORE/CPU_CORE/XLXN_44
    SLICE_X110Y69.C      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133
    SLICE_X97Y67.A1      net (fanout=1)        0.806   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590
    SLICE_X97Y67.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380<4>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1
    SLICE_X96Y37.CE      net (fanout=130)      1.372   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o
    SLICE_X96Y37.CLK     Tceck                 0.201   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31<298>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292
    -------------------------------------------------  ---------------------------
    Total                                      4.155ns (0.683ns logic, 3.472ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28 (FF)
  Destination:          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.276ns (Levels of Logic = 2)
  Clock Path Skew:      0.066ns (1.166 - 1.100)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28 to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y75.BQ      Tcko                  0.223   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out<30>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28
    SLICE_X96Y63.A3      net (fanout=5)        0.764   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out<28>
    SLICE_X96Y63.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data817
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_99/Mmux_O21
    SLICE_X97Y67.A5      net (fanout=20)       0.630   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380<1>
    SLICE_X97Y67.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380<4>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1
    SLICE_X96Y37.CE      net (fanout=130)      1.372   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o
    SLICE_X96Y37.CLK     Tceck                 0.201   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31<298>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_292
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.510ns logic, 2.766ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291 (SLICE_X96Y37.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.624ns (Levels of Logic = 3)
  Clock Path Skew:      -0.405ns (4.030 - 4.435)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y5.AMUX    Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X110Y69.D2     net (fanout=255)      2.622   BTN_SCAN/result<16>
    SLICE_X110Y69.DMUX   Tilo                  0.138   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1
    SLICE_X110Y69.C6     net (fanout=2)        0.112   MIPS/MIPS_CORE/CPU_CORE/XLXN_44
    SLICE_X110Y69.C      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133
    SLICE_X97Y67.A1      net (fanout=1)        0.806   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590
    SLICE_X97Y67.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380<4>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1
    SLICE_X96Y37.CE      net (fanout=130)      1.372   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o
    SLICE_X96Y37.CLK     Tceck                 0.201   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31<298>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (0.712ns logic, 4.912ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.155ns (Levels of Logic = 3)
  Clock Path Skew:      0.057ns (1.166 - 1.109)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y58.AQ      Tcko                  0.259   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev
    SLICE_X110Y69.D5     net (fanout=252)      1.182   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev
    SLICE_X110Y69.DMUX   Tilo                  0.137   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1
    SLICE_X110Y69.C6     net (fanout=2)        0.112   MIPS/MIPS_CORE/CPU_CORE/XLXN_44
    SLICE_X110Y69.C      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133
    SLICE_X97Y67.A1      net (fanout=1)        0.806   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590
    SLICE_X97Y67.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380<4>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1
    SLICE_X96Y37.CE      net (fanout=130)      1.372   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o
    SLICE_X96Y37.CLK     Tceck                 0.201   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31<298>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291
    -------------------------------------------------  ---------------------------
    Total                                      4.155ns (0.683ns logic, 3.472ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28 (FF)
  Destination:          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.276ns (Levels of Logic = 2)
  Clock Path Skew:      0.066ns (1.166 - 1.100)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28 to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y75.BQ      Tcko                  0.223   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out<30>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28
    SLICE_X96Y63.A3      net (fanout=5)        0.764   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out<28>
    SLICE_X96Y63.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data817
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_99/Mmux_O21
    SLICE_X97Y67.A5      net (fanout=20)       0.630   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380<1>
    SLICE_X97Y67.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380<4>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1
    SLICE_X96Y37.CE      net (fanout=130)      1.372   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o
    SLICE_X96Y37.CLK     Tceck                 0.201   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31<298>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_291
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.510ns logic, 2.766ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294 (SLICE_X96Y37.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.624ns (Levels of Logic = 3)
  Clock Path Skew:      -0.405ns (4.030 - 4.435)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y5.AMUX    Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X110Y69.D2     net (fanout=255)      2.622   BTN_SCAN/result<16>
    SLICE_X110Y69.DMUX   Tilo                  0.138   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1
    SLICE_X110Y69.C6     net (fanout=2)        0.112   MIPS/MIPS_CORE/CPU_CORE/XLXN_44
    SLICE_X110Y69.C      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133
    SLICE_X97Y67.A1      net (fanout=1)        0.806   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590
    SLICE_X97Y67.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380<4>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1
    SLICE_X96Y37.CE      net (fanout=130)      1.372   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o
    SLICE_X96Y37.CLK     Tceck                 0.201   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31<298>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (0.712ns logic, 4.912ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.155ns (Levels of Logic = 3)
  Clock Path Skew:      0.057ns (1.166 - 1.109)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y58.AQ      Tcko                  0.259   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev
    SLICE_X110Y69.D5     net (fanout=252)      1.182   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_step_prev
    SLICE_X110Y69.DMUX   Tilo                  0.137   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1
    SLICE_X110Y69.C6     net (fanout=2)        0.112   MIPS/MIPS_CORE/CPU_CORE/XLXN_44
    SLICE_X110Y69.C      Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_3/stall_cnt
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133
    SLICE_X97Y67.A1      net (fanout=1)        0.806   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590
    SLICE_X97Y67.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380<4>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1
    SLICE_X96Y37.CE      net (fanout=130)      1.372   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o
    SLICE_X96Y37.CLK     Tceck                 0.201   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31<298>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294
    -------------------------------------------------  ---------------------------
    Total                                      4.155ns (0.683ns logic, 3.472ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28 (FF)
  Destination:          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.276ns (Levels of Logic = 2)
  Clock Path Skew:      0.066ns (1.166 - 1.100)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28 to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y75.BQ      Tcko                  0.223   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out<30>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28
    SLICE_X96Y63.A3      net (fanout=5)        0.764   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out<28>
    SLICE_X96Y63.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data817
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_99/Mmux_O21
    SLICE_X97Y67.A5      net (fanout=20)       0.630   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380<1>
    SLICE_X97Y67.A       Tilo                  0.043   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_380<4>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1
    SLICE_X96Y37.CE      net (fanout=130)      1.372   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o
    SLICE_X96Y37.CLK     Tceck                 0.201   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31<298>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_294
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.510ns logic, 2.766ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_28 (SLICE_X98Y80.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out_28 (FF)
  Destination:          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out_28 to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y80.AQ      Tcko                  0.100   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out<31>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out_28
    SLICE_X98Y80.A5      net (fanout=7)        0.103   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out<28>
    SLICE_X98Y80.CLK     Tah         (-Th)     0.059   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out<31>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4[31]_GND_35_o_mux_0_OUT<193>1
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.041ns logic, 0.103ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_31 (SLICE_X98Y80.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out_31 (FF)
  Destination:          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out_31 to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y80.DQ      Tcko                  0.100   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out<31>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out_31
    SLICE_X98Y80.D5      net (fanout=7)        0.105   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/pc_4_out<31>
    SLICE_X98Y80.CLK     Tah         (-Th)     0.059   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out<31>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4[31]_GND_35_o_mux_0_OUT<196>1
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/pc_4_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.041ns logic, 0.105ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_8 (SLICE_X102Y68.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_8 (FF)
  Destination:          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.070 - 0.057)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_8 to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y69.AQ     Tcko                  0.100   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out<13>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_8
    SLICE_X102Y68.D6     net (fanout=7)        0.110   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out<8>
    SLICE_X102Y68.CLK    Tah         (-Th)     0.059   MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out<8>
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/pc_4[31]_GND_33_o_mux_0_OUT<140>1
                                                       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (0.041ns logic, 0.110ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y27.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y27.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.591ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_GEN/clkout4_buf/I0
  Logical resource: CLK_GEN/clkout4_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: CLK_GEN/clkout3
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      2.733ns|            0|            0|            0|     34925921|
| TS_CLK_GEN_clkout2            |     40.000ns|     21.864ns|          N/A|            0|            0|       223136|            0|
| TS_CLK_GEN_clkout3            |    100.000ns|     31.220ns|          N/A|            0|            0|     34702785|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |   11.614|    5.466|    3.256|         |
CLK_200M_P     |   11.614|    5.466|    3.256|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |   11.614|    5.466|    3.256|         |
CLK_200M_P     |   11.614|    5.466|    3.256|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 34925921 paths, 0 nets, and 21833 connections

Design statistics:
   Minimum period:  31.220ns{1}   (Maximum frequency:  32.031MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 10 18:33:47 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5313 MB



