{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574020002855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574020002862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 14:46:42 2019 " "Processing started: Sun Nov 17 14:46:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574020002862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574020002862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fig_7_7 -c fig_7_7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fig_7_7 -c fig_7_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574020002862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574020003324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574020003324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fig_7_7.v 2 2 " "Found 2 design units, including 2 entities, in source file fig_7_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 fig_7_7 " "Found entity 1: fig_7_7" {  } { { "fig_7_7.v" "" { Text "C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem/fig_7_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574020011994 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_by_two_dec " "Found entity 2: one_by_two_dec" {  } { { "fig_7_7.v" "" { Text "C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem/fig_7_7.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574020011994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574020011994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/home/downloads/digital_design/common/binary_cell.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/home/downloads/digital_design/common/binary_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_cell " "Found entity 1: binary_cell" {  } { { "../common/binary_cell.v" "" { Text "C:/Users/home/Downloads/digital_design/common/binary_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574020011998 ""} { "Info" "ISGN_ENTITY_NAME" "2 sr_latch " "Found entity 2: sr_latch" {  } { { "../common/binary_cell.v" "" { Text "C:/Users/home/Downloads/digital_design/common/binary_cell.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574020011998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574020011998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fig_7_7 " "Elaborating entity \"fig_7_7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574020012042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_cell binary_cell:bc_loop\[0\].word_sel_loop\[0\].bc " "Elaborating entity \"binary_cell\" for hierarchy \"binary_cell:bc_loop\[0\].word_sel_loop\[0\].bc\"" {  } { { "fig_7_7.v" "bc_loop\[0\].word_sel_loop\[0\].bc" { Text "C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem/fig_7_7.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574020012095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_latch binary_cell:bc_loop\[0\].word_sel_loop\[0\].bc\|sr_latch:srlatch " "Elaborating entity \"sr_latch\" for hierarchy \"binary_cell:bc_loop\[0\].word_sel_loop\[0\].bc\|sr_latch:srlatch\"" {  } { { "../common/binary_cell.v" "srlatch" { Text "C:/Users/home/Downloads/digital_design/common/binary_cell.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574020012107 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dec_row one_by_four_dec " "Node instance \"dec_row\" instantiates undefined entity \"one_by_four_dec\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fig_7_7.v" "dec_row" { Text "C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem/fig_7_7.v" 21 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1574020012157 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dec_col one_by_four_dec " "Node instance \"dec_col\" instantiates undefined entity \"one_by_four_dec\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fig_7_7.v" "dec_col" { Text "C:/Users/home/Downloads/digital_design/fig_7_7_two_dim_dec_mem/fig_7_7.v" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1574020012158 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574020012282 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 17 14:46:52 2019 " "Processing ended: Sun Nov 17 14:46:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574020012282 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574020012282 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574020012282 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574020012282 ""}
