*******************************************
* Generated by SIwave_CPA (Version: 2023 R2)        *
*                                         *
* * ?1986-2023 ANSYS, Inc. All rights reserved. Unauthorized use, distribution, or duplication is prohibited. This product is subject to U.S. laws governing export and re-export.  For full Legal Notice, see documentation.
*******************************************************************************
  Jobname: 0000_CPA_Sim_1                       
*******************************************************************************
  Simulation started on: Tue Jul 18 10:53:49 2023
*******************************************

  * Parsing Channel data
  * Channel setup requires Rdc, Lac and CG extraction. These options are automatically enabled.

  * Parsing Parts and Components
 ******* List of Components in the simulation *******

    COMP1_part_COMP1 :: COMP1_part
    FCHIP_FCHIP :: FCHIP
    CSP_BGA_BGA :: CSP_BGA
 ******* EOF Components in the simulation *******


  Number of cores = 4

 
###### Number of PLOC connections to each domain for Die = FCHIP_FCHIP #####
      Domain = VDD_15  has 16 PLOC connections
      Domain = VSS  has 90 PLOC connections
 ######################################################


  * Pin groups defined on CSP_BGA_BGA are used for extraction
 

  * Net = VDD_15 Sink Comp = CSP_BGA_BGA
  * CPA dB setup done.

 Package EM extraction in progress ...

  * DC Extraction in progress ...

     Adaptive pass = 1  Element count = 33535
     Adaptive pass = 2  Element count = 42256
     Adaptive pass = 3  Element count = 53248
     Adaptive pass = 4  Element count = 67097
     DC Extraction memory usage: 121 MB.
     DC Extraction finished: 6 s

  Simulation progress ... 20% done

  * AC Extraction in progress ...

     CG Extraction memory usage: 609.168 MB
     RL Extraction memory usage: 3447 MB

  * Passivity check in progress ...

     The network is found to be passive. No violations detected ...
 
 * Model extraction finished.

  * Loop RLCG results are presented using VSS as return path.

 * Generating the Spice deck

     Peak memory usage: 4056.17 MB.

   Simulation completed on: Tue Jul 18 10:54:51 2023

 Total time for simulation (DD:HH:MM:SS): 00:00:01:02

