{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431461223283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431461223286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 15:07:02 2015 " "Processing started: Tue May 12 15:07:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431461223286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431461223286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431461223286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1431461223791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_cos.sv 1 1 " "Found 1 design units, including 1 entities, in source file sin_cos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sin_Cos " "Found entity 1: Sin_Cos" {  } { { "Sin_Cos.sv" "" { Text "U:/ECE385/ece385final/trunk/Sin_Cos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461223904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461223904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "U:/ECE385/ece385final/trunk/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461223924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461223924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/usb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/usb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system " "Found entity 1: usb_system" {  } { { "usb_system/synthesis/usb_system.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/usb_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461223942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461223942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "usb_system/synthesis/submodules/altera_reset_controller.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461223960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461223960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461223973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461223973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461223995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461223995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_irq_mapper " "Found entity 1: usb_system_irq_mapper" {  } { { "usb_system/synthesis/submodules/usb_system_irq_mapper.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_1 " "Found entity 1: usb_system_mm_interconnect_1" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "usb_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0 " "Found entity 1: usb_system_mm_interconnect_0" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224171 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: usb_system_mm_interconnect_0_rsp_mux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_mux " "Found entity 1: usb_system_mm_interconnect_0_rsp_mux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: usb_system_mm_interconnect_0_rsp_demux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_demux " "Found entity 1: usb_system_mm_interconnect_0_rsp_demux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: usb_system_mm_interconnect_0_cmd_mux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_mux " "Found entity 1: usb_system_mm_interconnect_0_cmd_mux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: usb_system_mm_interconnect_0_cmd_demux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_demux " "Found entity 1: usb_system_mm_interconnect_0_cmd_demux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431461224326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431461224327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_003_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224328 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_003 " "Found entity 2: usb_system_mm_interconnect_0_router_003" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431461224347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431461224347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_002_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224348 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_002 " "Found entity 2: usb_system_mm_interconnect_0_router_002" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431461224366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431461224366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_001_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224367 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_001 " "Found entity 2: usb_system_mm_interconnect_0_router_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431461224381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431461224381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224382 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router " "Found entity 2: usb_system_mm_interconnect_0_router" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "usb_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_sdram_input_efifo_module " "Found entity 1: usb_system_sdram_input_efifo_module" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224489 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_sdram " "Found entity 2: usb_system_sdram" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_keycode " "Found entity 1: usb_system_keycode" {  } { { "usb_system/synthesis/submodules/usb_system_keycode.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file usb_system/synthesis/submodules/usb_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_jtag_uart_sim_scfifo_w " "Found entity 1: usb_system_jtag_uart_sim_scfifo_w" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224525 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_jtag_uart_scfifo_w " "Found entity 2: usb_system_jtag_uart_scfifo_w" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224525 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_jtag_uart_sim_scfifo_r " "Found entity 3: usb_system_jtag_uart_sim_scfifo_r" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224525 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_jtag_uart_scfifo_r " "Found entity 4: usb_system_jtag_uart_scfifo_r" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224525 ""} { "Info" "ISGN_ENTITY_NAME" "5 usb_system_jtag_uart " "Found entity 5: usb_system_jtag_uart" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file usb_system/synthesis/submodules/usb_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_register_bank_a_module " "Found entity 1: usb_system_cpu_register_bank_a_module" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_cpu_register_bank_b_module " "Found entity 2: usb_system_cpu_register_bank_b_module" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_cpu_nios2_oci_debug " "Found entity 3: usb_system_cpu_nios2_oci_debug" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_cpu_ociram_sp_ram_module " "Found entity 4: usb_system_cpu_ociram_sp_ram_module" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "5 usb_system_cpu_nios2_ocimem " "Found entity 5: usb_system_cpu_nios2_ocimem" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "6 usb_system_cpu_nios2_avalon_reg " "Found entity 6: usb_system_cpu_nios2_avalon_reg" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "7 usb_system_cpu_nios2_oci_break " "Found entity 7: usb_system_cpu_nios2_oci_break" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "8 usb_system_cpu_nios2_oci_xbrk " "Found entity 8: usb_system_cpu_nios2_oci_xbrk" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "9 usb_system_cpu_nios2_oci_dbrk " "Found entity 9: usb_system_cpu_nios2_oci_dbrk" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "10 usb_system_cpu_nios2_oci_itrace " "Found entity 10: usb_system_cpu_nios2_oci_itrace" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "11 usb_system_cpu_nios2_oci_td_mode " "Found entity 11: usb_system_cpu_nios2_oci_td_mode" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "12 usb_system_cpu_nios2_oci_dtrace " "Found entity 12: usb_system_cpu_nios2_oci_dtrace" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "13 usb_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: usb_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "14 usb_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: usb_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "15 usb_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: usb_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "16 usb_system_cpu_nios2_oci_fifo " "Found entity 16: usb_system_cpu_nios2_oci_fifo" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "17 usb_system_cpu_nios2_oci_pib " "Found entity 17: usb_system_cpu_nios2_oci_pib" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "18 usb_system_cpu_nios2_oci_im " "Found entity 18: usb_system_cpu_nios2_oci_im" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "19 usb_system_cpu_nios2_performance_monitors " "Found entity 19: usb_system_cpu_nios2_performance_monitors" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "20 usb_system_cpu_nios2_oci " "Found entity 20: usb_system_cpu_nios2_oci" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""} { "Info" "ISGN_ENTITY_NAME" "21 usb_system_cpu " "Found entity 21: usb_system_cpu" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_jtag_debug_module_sysclk " "Found entity 1: usb_system_cpu_jtag_debug_module_sysclk" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_jtag_debug_module_tck " "Found entity 1: usb_system_cpu_jtag_debug_module_tck" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_jtag_debug_module_wrapper " "Found entity 1: usb_system_cpu_jtag_debug_module_wrapper" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_oci_test_bench " "Found entity 1: usb_system_cpu_oci_test_bench" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_test_bench " "Found entity 1: usb_system_cpu_test_bench" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_test_bench.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_clocks.v 4 4 " "Found 4 design units, including 4 entities, in source file usb_system/synthesis/submodules/usb_system_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_clocks_dffpipe_l2c " "Found entity 1: usb_system_clocks_dffpipe_l2c" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_clocks.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224663 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_clocks_stdsync_sv6 " "Found entity 2: usb_system_clocks_stdsync_sv6" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_clocks.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224663 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_clocks_altpll_pqa2 " "Found entity 3: usb_system_clocks_altpll_pqa2" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_clocks.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224663 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_clocks " "Found entity 4: usb_system_clocks" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_clocks.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/cy7c67200_if.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/cy7c67200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CY7C67200_IF " "Found entity 1: CY7C67200_IF" {  } { { "usb_system/synthesis/submodules/CY7C67200_IF.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/CY7C67200_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224742 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "block_SM.sv(74) " "Verilog HDL information at block_SM.sv(74): always construct contains both blocking and non-blocking assignments" {  } { { "block_SM.sv" "" { Text "U:/ECE385/ece385final/trunk/block_SM.sv" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1431461224764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset RESET block_SM.sv(1) " "Verilog HDL Declaration information at block_SM.sv(1): object \"Reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "block_SM.sv" "" { Text "U:/ECE385/ece385final/trunk/block_SM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431461224764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN block_SM.sv(7) " "Verilog HDL Declaration information at block_SM.sv(7): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "block_SM.sv" "" { Text "U:/ECE385/ece385final/trunk/block_SM.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431461224764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_sm.sv 1 1 " "Found 1 design units, including 1 entities, in source file block_sm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block_SM " "Found entity 1: block_SM" {  } { { "block_SM.sv" "" { Text "U:/ECE385/ece385final/trunk/block_SM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Blue blue FinalProject.sv(22) " "Verilog HDL Declaration information at FinalProject.sv(22): object \"Blue\" differs only in case from object \"blue\" in the same scope" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431461224785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Red red FinalProject.sv(20) " "Verilog HDL Declaration information at FinalProject.sv(20): object \"Red\" differs only in case from object \"red\" in the same scope" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431461224785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "U:/ECE385/ece385final/trunk/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "U:/ECE385/ece385final/trunk/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball.sv(225) " "Verilog HDL information at ball.sv(225): always construct contains both blocking and non-blocking assignments" {  } { { "ball.sv" "" { Text "U:/ECE385/ece385final/trunk/ball.sv" 225 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1431461224845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "U:/ECE385/ece385final/trunk/ball.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224846 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "block.sv(36) " "Verilog HDL information at block.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "block.sv" "" { Text "U:/ECE385/ece385final/trunk/block.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1431461224858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.sv 1 1 " "Found 1 design units, including 1 entities, in source file block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.sv" "" { Text "U:/ECE385/ece385final/trunk/block.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "title_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file title_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 title_rom " "Found entity 1: title_rom" {  } { { "title_rom.sv" "" { Text "U:/ECE385/ece385final/trunk/title_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pstart_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pstart_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pstart_rom " "Found entity 1: pstart_rom" {  } { { "pstart_rom.sv" "" { Text "U:/ECE385/ece385final/trunk/pstart_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_rom " "Found entity 1: win_rom" {  } { { "win_rom.sv" "" { Text "U:/ECE385/ece385final/trunk/win_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431461224896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431461224896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Run_h FinalProject.sv(83) " "Verilog HDL Implicit Net warning at FinalProject.sv(83): created implicit net for \"Run_h\"" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431461224897 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_FSPEED FinalProject.sv(84) " "Verilog HDL Implicit Net warning at FinalProject.sv(84): created implicit net for \"OTG_FSPEED\"" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431461224897 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_LSPEED FinalProject.sv(85) " "Verilog HDL Implicit Net warning at FinalProject.sv(85): created implicit net for \"OTG_LSPEED\"" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431461224897 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_cpu.v(1605) " "Verilog HDL or VHDL warning at usb_system_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1431461224913 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_cpu.v(1607) " "Verilog HDL or VHDL warning at usb_system_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1431461224913 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_cpu.v(1763) " "Verilog HDL or VHDL warning at usb_system_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1431461224913 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_cpu.v(2587) " "Verilog HDL or VHDL warning at usb_system_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1431461224916 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_sdram.v(316) " "Verilog HDL or VHDL warning at usb_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1431461224920 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_sdram.v(326) " "Verilog HDL or VHDL warning at usb_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1431461224920 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_sdram.v(336) " "Verilog HDL or VHDL warning at usb_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1431461224920 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_sdram.v(680) " "Verilog HDL or VHDL warning at usb_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1431461224922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1431461225424 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_FSPEED FinalProject.sv(84) " "Verilog HDL or VHDL warning at FinalProject.sv(84): object \"OTG_FSPEED\" assigned a value but never read" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431461225425 "|FinalProject"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_LSPEED FinalProject.sv(85) " "Verilog HDL or VHDL warning at FinalProject.sv(85): object \"OTG_LSPEED\" assigned a value but never read" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431461225425 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 FinalProject.sv(16) " "Output port \"HEX2\" at FinalProject.sv(16) has no driver" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431461225445 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 FinalProject.sv(16) " "Output port \"HEX3\" at FinalProject.sv(16) has no driver" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431461225445 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 FinalProject.sv(16) " "Output port \"HEX4\" at FinalProject.sv(16) has no driver" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431461225445 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 FinalProject.sv(16) " "Output port \"HEX5\" at FinalProject.sv(16) has no driver" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431461225445 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 FinalProject.sv(16) " "Output port \"HEX6\" at FinalProject.sv(16) has no driver" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431461225445 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 FinalProject.sv(16) " "Output port \"HEX7\" at FinalProject.sv(16) has no driver" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431461225445 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG FinalProject.sv(17) " "Output port \"LEDG\" at FinalProject.sv(17) has no driver" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431461225446 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR FinalProject.sv(18) " "Output port \"LEDR\" at FinalProject.sv(18) has no driver" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431461225446 "|FinalProject"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[0\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[0\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "FinalProject.sv(144) " "Constant driver at FinalProject.sv(144)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 144 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[1\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[1\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[2\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[2\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[3\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[3\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[4\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[4\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[5\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[5\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[6\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[6\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[7\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[7\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[8\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[8\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[9\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[9\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[10\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[10\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[11\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[11\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[12\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[12\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[13\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[13\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[14\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[14\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225449 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[15\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[15\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225449 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[16\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[16\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225449 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "blue_paint\[17\] FinalProject.sv(177) " "Can't resolve multiple constant drivers for net \"blue_paint\[17\]\" at FinalProject.sv(177)" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 177 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431461225449 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1431461225451 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ECE385/ece385final/trunk/output_files/FinalProject.map.smsg " "Generated suppressed messages file U:/ECE385/ece385final/trunk/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1431461225553 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431461226457 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 12 15:07:06 2015 " "Processing ended: Tue May 12 15:07:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431461226457 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431461226457 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431461226457 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431461226457 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 21 s " "Quartus II Full Compilation was unsuccessful. 22 errors, 21 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431461229766 ""}
