$date
	Sun May  5 16:48:19 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ortb $end
$var wire 1 ! out $end
$var reg 1 " a1 $end
$var reg 1 # b1 $end
$scope module n $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & gnd $end
$var wire 1 ' vdd $end
$var wire 1 ( w $end
$var wire 1 ) w1 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
1'
0&
x%
x$
x#
x"
x!
$end
#20
1#
1!
0)
z(
1%
0"
0$
#40
