// Seed: 3399845743
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3, id_4, id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd79
) (
    output tri1 id_0,
    output uwire id_1,
    input wand id_2,
    output tri1 id_3,
    inout wire id_4,
    output tri1 id_5,
    input supply1 _id_6,
    input tri id_7
);
  wor id_9;
  assign id_1 = id_9;
  wire [1 : -1] id_10;
  assign id_3 = ~-1;
  logic id_11[~  -1  >  id_6  -  1 : 1] = -1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign id_9 = -1;
  `define pp_12 0
  logic id_13;
  assign id_11 = id_6;
endmodule
