
5. Printing statistics.

=== $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1 ===

   Number of wires:                  3
   Number of wire bits:             35
   Number of public wires:           3
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0      1

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hmul_3_max_dsp_16      1

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0 ===

   Number of wires:                 55
   Number of wire bits:            130
   Number of public wires:          28
   Number of public wire bits:      99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                    7
     $logic_not_1                    3
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                          4
     $mux_2                          2
     $reduce_bool_2                  2
     $reduce_or_2                    1
     $sdffe_1                        4
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore      1

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            142
   Number of public wires:          28
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                    7
     $logic_not_1                    3
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                          4
     $mux_2                          2
     $reduce_bool_2                  2
     $reduce_or_2                    1
     $sdffe_1                        4
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore      1

=== $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0 ===

   Number of wires:                101
   Number of wire bits:            389
   Number of public wires:          51
   Number of public wire bits:     305
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         20
     $mux_16                         8
     $mux_2                          2
     $mux_6                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore      2

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0 ===

   Number of wires:                110
   Number of wire bits:            443
   Number of public wires:          58
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         24
     $mux_16                        10
     $mux_2                          2
     $mux_4                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore      2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux_25                         1
     $mux_33                         1
     $mux_36                         1
     $mux_38                         2
     $mux_39                         1
     $mux_40                         1
     $mux_41                         1
     $mux_48                         1
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt_15                          1
     $mux_10                         2
     $mux_5                          2

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq_2                           3
     $logic_not_2                    1
     $mux_11                         1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq_2                           3
     $logic_not_2                    1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    1
     $not_1                          2
     $or_1                           5
     $reduce_and_5                   1
     $reduce_or_3                    1
     $reduce_or_5                    1

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_17                         1
     $mux_1                          1
     $mux_17                         1
     $sub_17                         1
     $xor_1                          2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux_17                         1
     $mux_5                         13

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq_2                           6
     $logic_not_2                    2
     $pmux_1                         2
     $pmux_13                        1
     $pmux_2                         1
     $pmux_4                         3
     $pmux_5                         1
     $reduce_or_2                    4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_6                          1
     $logic_not_1                    1
     $mux_6                          1
     $reduce_or_17                   1
     $reduce_or_4                    1
     $sub_6                          1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add_32                         4
     $and_1                          4
     $logic_not_1                    2
     $not_32                         2
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_32                         1
     $add_6                          1
     $and_1                          7
     $mux_1                          2
     $mux_10                         1
     $mux_6                          1
     $not_1                          2
     $or_1                           5
     $xor_1                          2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_21                         1
     $mux_23                         1
     $mux_32                         1
     $mux_41                         1
     $mux_48                         1
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_6                          2
     $and_1                          1
     $mux_10                         1
     $or_1                           1
     $reduce_or_10                   1
     $xor_1                          1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub_32                         2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    2
     $mul_22                         1
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   1
     $reduce_or_5                    2

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_11                         2
     $mux_6                          1

=== td_fused_top_Block_entry_proc_proc573 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_Block_entry_proc_proc574 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPAddSub                        1

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPMult_16                       1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680 ===

   Number of wires:                582
   Number of wire bits:           3121
   Number of public wires:         486
   Number of public wire bits:    3025
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                190
     $and_1                         82
     $not_1                         34
     $or_1                          14
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0      2
     $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0      6
     $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0      4
     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0      2
     $reduce_or_2                    5
     $sdff_1                        14
     td_fused_top_Block_entry_proc_proc573      1
     td_fused_top_Block_entry_proc_proc574      1
     td_fused_top_fifo_w16_d2_S_x9      8
     td_fused_top_fifo_w4_d8_S_x0      1
     td_fused_top_fifo_w8_d8_S_x      1
     td_fused_top_fifo_w9_d2_S       1
     td_fused_top_fifo_w9_d8_S       1
     td_fused_top_start_for_tdf12_readFilters82_U0      1
     td_fused_top_tdf12_accum_1      2
     td_fused_top_tdf12_accum_2      2
     td_fused_top_tdf12_accum_3      1
     td_fused_top_tdf12_accum_3_1      1
     td_fused_top_tdf12_adjust       1
     td_fused_top_tdf12_dot_product      1
     td_fused_top_tdf12_get_next_ijk      1
     td_fused_top_tdf12_readFilters82      1
     td_fused_top_tdf12_readInputs      1
     td_fused_top_tdf12_writeOutputs_unaligned      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             78
   Number of public wires:          12
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            253
   Number of public wires:          11
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_4                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             78
   Number of public wires:          12
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            253
   Number of public wires:          11
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_4                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             84
   Number of public wires:          12
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            271
   Number of public wires:          11
   Number of public wire bits:      83
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_7                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             65
   Number of public wires:          10
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            172
   Number of public wires:           9
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 11
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       1
     $mux_1                          2
     $mux_16                         2
     $mux_6                          2

=== td_fused_top_fifo_w16_d2_S_x9 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w16_d2_S_x9_shiftReg      1

=== td_fused_top_fifo_w16_d2_S_x9_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        2
     $not_1                          1
     $pmux_16                        1

=== td_fused_top_fifo_w4_d8_S_x0 ===

   Number of wires:                 46
   Number of wire bits:            137
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_4                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_4                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_4                    1
     $mux_1                          3
     $mux_3                          1
     $mux_4                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_4                        1
     $sub_4                          1
     td_fused_top_fifo_w4_d8_S_x0_shiftReg      1

=== td_fused_top_fifo_w4_d8_S_x0_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             53
   Number of public wires:          13
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe_4                         8
     $eq_3                           7
     $logic_not_3                    1
     $pmux_4                         1

=== td_fused_top_fifo_w8_d8_S_x ===

   Number of wires:                 46
   Number of wire bits:            153
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_4                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_4                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_4                    1
     $mux_1                          3
     $mux_3                          1
     $mux_4                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_4                        1
     $sub_4                          1
     td_fused_top_fifo_w8_d8_S_x_shiftReg      1

=== td_fused_top_fifo_w8_d8_S_x_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             93
   Number of public wires:          13
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe_8                         8
     $eq_3                           7
     $logic_not_3                    1
     $pmux_8                         1

=== td_fused_top_fifo_w9_d2_S ===

   Number of wires:                 45
   Number of wire bits:            144
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w9_d2_S_shiftReg      1

=== td_fused_top_fifo_w9_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             40
   Number of public wires:           7
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_9                         2
     $not_1                          1
     $pmux_9                         1

=== td_fused_top_fifo_w9_d8_S ===

   Number of wires:                 46
   Number of wire bits:            157
   Number of public wires:          17
   Number of public wire bits:      54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_4                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_4                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_4                    1
     $mux_1                          3
     $mux_3                          1
     $mux_4                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_4                        1
     $sub_4                          1
     td_fused_top_fifo_w9_d8_S_shiftReg      1

=== td_fused_top_fifo_w9_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:            103
   Number of public wires:          13
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe_9                         8
     $eq_3                           7
     $logic_not_3                    1
     $pmux_9                         1

=== td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0 ===

   Number of wires:                  3
   Number of wire bits:             35
   Number of public wires:           3
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul_16                         1

=== td_fused_top_start_for_tdf12_readFilters82_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg      1

=== td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_1                         2
     $not_1                          1
     $pmux_1                         1

=== td_fused_top_tdf12_13 ===

   Number of wires:                144
   Number of wire bits:           1954
   Number of public wires:         118
   Number of public wire bits:    1832
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add_17                         2
     $and_1                         11
     $eq_17                          2
     $logic_not_17                   1
     $mux_1                          4
     $mux_17                         4
     $not_1                          3
     $or_1                           1
     $reduce_bool_2                  2
     $sdffe_17                       2
     td_fused_top_dataflow_in_loop_TOP_LOOP47680      1

=== td_fused_top_tdf12_accum_1 ===

   Number of wires:                329
   Number of wire bits:           2761
   Number of public wires:         182
   Number of public wire bits:    1950
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                237
     $add_5                          1
     $add_8                          1
     $and_1                         47
     $dffe_1                         2
     $dffe_16                       32
     $dffe_6                         1
     $dffe_8                         2
     $eq_11                         11
     $eq_4                          13
     $logic_not_4                    1
     $mux_1                         16
     $mux_11                         4
     $mux_16                        52
     $mux_6                         10
     $mux_8                          3
     $not_1                         14
     $or_1                           5
     $or_4                           1
     $or_6                           7
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      3
     $pmux_11                        1
     $reduce_bool_2                  2
     $reduce_or_2                    2
     $sdff_1                         1
     $sdff_11                        1
     $sdffe_1                        3
     $sdffe_5                        1

=== td_fused_top_tdf12_accum_2 ===

   Number of wires:                114
   Number of wire bits:            471
   Number of public wires:          83
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_4                          1
     $and_1                         11
     $dff_1                          8
     $dff_4                          8
     $dffe_1                         2
     $dffe_16                        3
     $dffe_4                         2
     $eq_3                           3
     $eq_4                           1
     $mux_1                          9
     $mux_3                          3
     $mux_4                          1
     $not_1                          9
     $or_1                           2
     $or_4                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         1
     $sdff_4                         1
     $sdffe_1                        1

=== td_fused_top_tdf12_accum_3 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add_4                          1
     $and_1                          3
     $dffe_16                        1
     $dffe_4                         1
     $eq_11                         11
     $eq_4                           1
     $mux_1                          5
     $mux_11                         2
     $mux_16                         1
     $not_1                          2
     $or_1                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_11                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_11                        1
     $sdff_16                        1
     $sdffe_16                       1
     $sdffe_4                        1

=== td_fused_top_tdf12_accum_3_1 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add_4                          1
     $and_1                          3
     $dffe_16                        1
     $dffe_4                         1
     $eq_11                         11
     $eq_4                           1
     $mux_1                          5
     $mux_11                         2
     $mux_16                         1
     $not_1                          2
     $or_1                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_11                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_11                        1
     $sdff_16                        1
     $sdffe_16                       1
     $sdffe_4                        1

=== td_fused_top_tdf12_adjust ===

   Number of wires:                198
   Number of wire bits:            984
   Number of public wires:         165
   Number of public wire bits:     945
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                148
     $add_2                          1
     $and_1                         10
     $dff_1                         40
     $dff_16                        19
     $dffe_1                         4
     $dffe_16                        9
     $dffe_2                         1
     $dffe_9                         1
     $eq_2                           1
     $eq_3                           3
     $mux_1                          9
     $mux_16                         2
     $mux_2                          2
     $mux_3                          2
     $not_1                          8
     $or_1                           2
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        23
     $sdff_3                         1
     $sdffe_1                        1

=== td_fused_top_tdf12_dot_product ===

   Number of wires:                137
   Number of wire bits:           1094
   Number of public wires:         101
   Number of public wire bits:    1038
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $add_8                          1
     $and_1                         12
     $dff_1                          5
     $dff_6                          5
     $dffe_1                         2
     $dffe_16                       10
     $dffe_6                         2
     $dffe_8                         1
     $eq_3                           3
     $eq_8                           1
     $mux_1                          9
     $mux_3                          3
     $mux_8                          2
     $not_1                         10
     $or_1                           2
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      4
     $pmux_3                         1
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                         8
     $sdff_3                         1
     $sdffe_1                        1

=== td_fused_top_tdf12_get_next_ijk ===

   Number of wires:                 74
   Number of wire bits:            278
   Number of public wires:          42
   Number of public wire bits:     216
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add_16                         3
     $and_1                          8
     $dffe_16                        2
     $eq_16                          3
     $mux_1                         12
     $mux_16                         4
     $not_1                          9
     $or_1                           6
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdffce_16                      1
     $sdffe_1                        1

=== td_fused_top_tdf12_readFilters82 ===

   Number of wires:                 91
   Number of wire bits:            523
   Number of public wires:          61
   Number of public wire bits:     475
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add_8                          1
     $and_1                         11
     $dffe_1                         1
     $dffe_6                         1
     $dffe_8                         1
     $dffe_9                         1
     $eq_3                           3
     $eq_8                           1
     $mux_1                         10
     $mux_3                          2
     $mux_8                          2
     $not_1                          6
     $or_1                           2
     $pmux_3                         1
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                         2
     $sdff_3                         1
     $sdffe_1                        1

=== td_fused_top_tdf12_readInputs ===

   Number of wires:                176
   Number of wire bits:           1889
   Number of public wires:         126
   Number of public wire bits:    1816
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                115
     $add_10                         1
     $add_8                          1
     $and_1                         13
     $and_64                         2
     $dffe_1                         3
     $dffe_10                        1
     $dffe_16                        1
     $dffe_2                         1
     $dffe_4                         1
     $dffe_6                         4
     $dffe_64                        2
     $dffe_8                         1
     $eq_4                           4
     $eq_8                           1
     $gt_16                          2
     $gt_6                           2
     $mux_1                         14
     $mux_16                         2
     $mux_4                          5
     $mux_64                         2
     $mux_7                          4
     $mux_8                          2
     $not_1                         14
     $or_1                           7
     $or_6                           3
     $pmux_4                         1
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                         3
     $sdff_4                         1
     $sdffe_1                        1
     $shr_64                         4
     $sub_7                          6
     $sub_9                          1
     $xor_7                          2

=== td_fused_top_tdf12_writeOutputs_unaligned ===

   Number of wires:                111
   Number of wire bits:            726
   Number of public wires:          69
   Number of public wire bits:     629
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add_10                         1
     $add_16                         3
     $add_2                          1
     $and_1                         11
     $dffe_1                         1
     $dffe_10                        1
     $dffe_16                        7
     $dffe_2                         2
     $dffe_4                         1
     $dffe_8                         1
     $eq_16                          2
     $eq_2                           4
     $eq_5                           5
     $logic_not_2                    1
     $mux_1                          9
     $mux_16                         4
     $mux_2                          2
     $mux_5                          2
     $not_1                          6
     $or_1                           3
     $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1      1
     $pmux_5                         1
     $reduce_bool_2                  1
     $reduce_bool_3                  1
     $reduce_or_2                    2
     $sdff_1                         1
     $sdff_5                         1
     $sdffce_16                      1
     $sub_9                          1

=== design hierarchy ===

   td_fused_top_tdf12_13             1
     td_fused_top_dataflow_in_loop_TOP_LOOP47680      1
       $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0      2
         td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore      1
           td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram      1
       $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0      6
         td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore      1
           td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram      1
       $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0      4
         td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram      1
       $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0      2
         td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram      1
       td_fused_top_Block_entry_proc_proc573      1
       td_fused_top_Block_entry_proc_proc574      1
       td_fused_top_fifo_w16_d2_S_x9      8
         td_fused_top_fifo_w16_d2_S_x9_shiftReg      1
       td_fused_top_fifo_w4_d8_S_x0      1
         td_fused_top_fifo_w4_d8_S_x0_shiftReg      1
       td_fused_top_fifo_w8_d8_S_x      1
         td_fused_top_fifo_w8_d8_S_x_shiftReg      1
       td_fused_top_fifo_w9_d2_S      1
         td_fused_top_fifo_w9_d2_S_shiftReg      1
       td_fused_top_fifo_w9_d8_S      1
         td_fused_top_fifo_w9_d8_S_shiftReg      1
       td_fused_top_start_for_tdf12_readFilters82_U0      1
         td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg      1
       td_fused_top_tdf12_accum_1      2
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      3
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf12_accum_2      2
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf12_accum_3      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf12_accum_3_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf12_adjust      1
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
           td_fused_top_ap_hmul_3_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf12_dot_product      1
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      4
           td_fused_top_ap_hmul_3_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
       td_fused_top_tdf12_get_next_ijk      1
       td_fused_top_tdf12_readFilters82      1
       td_fused_top_tdf12_readInputs      1
       td_fused_top_tdf12_writeOutputs_unaligned      1
         $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1      1
           td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0      1

   Number of wires:               8644
   Number of wire bits:          59042
   Number of public wires:        5716
   Number of public wire bits:   46593
   Number of memories:              20
   Number of memory bits:        22016
   Number of processes:              0
   Number of cells:               5129
     $add_1                         28
     $add_10                         2
     $add_16                         6
     $add_17                        14
     $add_2                         26
     $add_32                        60
     $add_4                          7
     $add_5                          2
     $add_6                         34
     $add_8                          5
     $and_1                        593
     $and_32                        26
     $and_64                         2
     $dff_1                         78
     $dff_16                        36
     $dff_4                         16
     $dff_6                          5
     $dffe_1                        21
     $dffe_10                        2
     $dffe_16                      242
     $dffe_2                         4
     $dffe_4                        16
     $dffe_6                         9
     $dffe_64                        2
     $dffe_8                        16
     $dffe_9                        12
     $eq_11                         44
     $eq_16                          5
     $eq_17                          2
     $eq_2                         163
     $eq_3                          36
     $eq_32                         26
     $eq_4                          37
     $eq_5                           5
     $eq_8                           3
     $gt_16                          2
     $gt_6                           2
     $logic_and_1                  148
     $logic_not_1                  124
     $logic_not_17                   1
     $logic_not_2                   73
     $logic_not_3                    3
     $logic_not_32                  26
     $logic_not_4                    5
     $logic_or_1                    14
     $lt_15                         12
     $memrd                         40
     $memwr_v2                      32
     $mul_16                         1
     $mul_22                         5
     $mux_1                        442
     $mux_10                        41
     $mux_11                        34
     $mux_16                       253
     $mux_17                        28
     $mux_2                         52
     $mux_21                         5
     $mux_23                         5
     $mux_25                        12
     $mux_3                         16
     $mux_32                         5
     $mux_33                        12
     $mux_36                        12
     $mux_38                        24
     $mux_39                        12
     $mux_4                         45
     $mux_40                        12
     $mux_41                        17
     $mux_48                        17
     $mux_5                        182
     $mux_6                         81
     $mux_64                         2
     $mux_7                         28
     $mux_8                         12
     $ne_2                          13
     $not_1                        232
     $not_32                        24
     $or_1                         257
     $or_4                           4
     $or_6                          17
     $pmux_1                       289
     $pmux_11                        4
     $pmux_13                       12
     $pmux_16                        8
     $pmux_2                        12
     $pmux_3                         5
     $pmux_4                        38
     $pmux_5                        13
     $pmux_8                         1
     $pmux_9                         2
     $reduce_and_2                  28
     $reduce_and_5                  46
     $reduce_bool_2                 65
     $reduce_bool_3                  1
     $reduce_or_10                  34
     $reduce_or_17                  12
     $reduce_or_2                  127
     $reduce_or_3                   36
     $reduce_or_4                   12
     $reduce_or_5                   22
     $sdff_1                        92
     $sdff_11                        4
     $sdff_16                        4
     $sdff_3                         5
     $sdff_4                         3
     $sdff_5                         1
     $sdffce_16                      2
     $sdffe_1                      107
     $sdffe_16                      14
     $sdffe_17                       2
     $sdffe_2                       24
     $sdffe_4                        5
     $sdffe_5                        2
     $shr_64                         4
     $sub_17                        12
     $sub_2                         24
     $sub_32                        10
     $sub_4                          3
     $sub_6                         12
     $sub_7                          6
     $sub_9                          2
     $xor_1                         53
     $xor_7                          2

