INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling apatb_multiply_matrices.cpp
   Compiling (apcc) lab2.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'serhg' on host 'desktop-7nftmla' (Windows NT_amd64 version 6.2) on Mon Oct 12 01:46:15 +0300 2020
INFO: [HLS 200-10] In directory 'E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lab2_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'serhg' on host 'desktop-7nftmla' (Windows NT_amd64 version 6.2) on Mon Oct 12 01:46:27 +0300 2020
INFO: [HLS 200-10] In directory 'E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
In file included from E:/University/4course/SystemofChip/Labs/2/lab2/lab2_test.c:1:
E:/University/4course/SystemofChip/Labs/2/lab2/lab2_test.c:47:28: warning: incompatible pointer types passing 'data_t (*)[100]' to parameter of type 'short *' [-Wincompatible-pointer-types]
multiply_matrices(n, a, b, &c);
                           ^~
./apatb_multiply_matrices.h:10:7: note: passing argument to parameter 'c' here
short c[100]);
      ^
1 warning generated.
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************

E:\University\4course\SystemofChip\Labs\2\lab2\solution1\sim\verilog>set PATH= 

E:\University\4course\SystemofChip\Labs\2\lab2\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_multiply_matrices_top glbl -prj multiply_matrices.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s multiply_matrices -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_multiply_matrices_top glbl -prj multiply_matrices.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s multiply_matrices -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog/multiply_matrices.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_multiply_matrices_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog/multiply_matrices.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_matrices
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog/multiply_matricesbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_matricesbkb_DSP48_0
INFO: [VRFC 10-311] analyzing module multiply_matricesbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_matricesbkb_DSP48_0
Compiling module xil_defaultlib.multiply_matricesbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.multiply_matrices
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.apatb_multiply_matrices_top
Compiling module work.glbl
Built simulation snapshot multiply_matrices

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog/xsim.dir/multiply_matrices/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog/xsim.dir/multiply_matrices/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 12 01:46:53 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 109.156 ; gain = 17.793
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 12 01:46:53 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/multiply_matrices/xsim_script.tcl
# xsim {multiply_matrices} -autoloadwcfg -tclbatch {multiply_matrices.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source multiply_matrices.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set c_group [add_wave_group c(memory) -into $coutputgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/c_d0 -into $c_group -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/c_we0 -into $c_group -color #ffff00 -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/c_ce0 -into $c_group -color #ffff00 -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/c_address0 -into $c_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set b_group [add_wave_group b(memory) -into $cinputgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/b_q0 -into $b_group -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/b_ce0 -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/b_address0 -into $b_group -radix hex
## set a_group [add_wave_group a(memory) -into $cinputgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/a_q0 -into $a_group -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/a_ce0 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/a_address0 -into $a_group -radix hex
## set n_group [add_wave_group n(wire) -into $cinputgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/n -into $n_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/ap_start -into $blocksiggroup
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/ap_done -into $blocksiggroup
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/ap_idle -into $blocksiggroup
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/ap_clk -into $clockgroup
## save_wave_config multiply_matrices.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 6 [0.00%] @ "125000"
// RTL Simulation : 1 / 6 [100.00%] @ "4505000"
// RTL Simulation : 2 / 6 [100.00%] @ "11845000"
// RTL Simulation : 3 / 6 [100.00%] @ "23275000"
// RTL Simulation : 4 / 6 [100.00%] @ "40095000"
// RTL Simulation : 5 / 6 [100.00%] @ "63785000"
// RTL Simulation : 6 / 6 [100.00%] @ "96005000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 96045 ns : File "E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog/multiply_matrices.autotb.v" Line 376
## quit
INFO: [Common 17-206] Exiting xsim at Mon Oct 12 01:47:07 2020...
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
