#
# ingenic_boot configuration file
#
# Utility to respond to the Ingenic XBurst USB boot protocol, provide
# initial boot stages and ability to access SD Flash on device.
#
# Authors: Ingenic Semiconductor, Inc.
#          Xiangfu Liu <xiangfu@sharism.cc>
#          Marek Lindner <lindner_marek@yahoo.de>
#          Wolfgang Spraul <wolfgang@sharism.cc>
#          Duke Fong <duke@dukelec.com>
#
# This program is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program.  If not, see <http://www.gnu.org/licenses/>.

#[STOREMEDIA]
STOREMEDIA = 0	#0--NAND Flash 1--SD/MMC
# [PLL]
EXTCLK = 48	#Define the external crystal in MHz
CPUSPEED = 240	#Define the PLL output frequency
PHMDIV = 3	#Define the frequency divider ratio of PLL=CCLK:PCLK=HCLK=MCLK
BOUDRATE = 57600 #Define the uart boudrate
USEUART = 3	#Use which uart, 0/1 for jz4740,0/1/2/3 for jz4750

# [SDRAM]
TYPE = 3	#0--DDR(fw.bin) 
		#1--MobileDDR(fw_mddr.bin) 
		#2--DDR2(fw_ddr2.bin) 
		#3--DDR3(fw_ddr3.bin)
		#4--LPDDR2(fw_lpddr.bin)

BUSWIDTH = 32	#The bus width of the SDRAM in bits (16|32)
BANKS = 8	#The bank number (2|4)
ROWADDR = 14	#Row address width in bits (11-13)
COLADDR = 10	#Column address width in bits (8-12)
#ISMOBILE = 1	#Define whether SDRAM is mobile SDRAM, this only valid for Jz4750 ,1:yes 0:no
#ISBUSSHARE = 0	#Define whether SDRAM bus share with NAND 1:shared 0:unshared
#DEBUGOPS = 0
CS1 = 0
CS0 = 1
CL = 3
tXP = 1
tMRD = 2
tRAS = 40
tRTP = 8
tRP = 15
tRCD = 15
tRC = 60
tRRD = 10
tWR = 15
tWTR = 8
tRFC = 75
tMINSR = 140
tREFI = 7800
CLK_DIV = 1
# [NAND]
NAND_BUSWIDTH = 8	#The width of the NAND flash chip in bits (8|16|32)
NAND_ROWCYCLES = 3	#The row address cycles (2|3)
NAND_PAGESIZE = 4096	#The page size of the NAND chip in bytes(512|2048|4096)
NAND_PAGEPERBLOCK = 256	#The page number per block
NAND_FORCEERASE = 1	#The force to erase flag (0|1)
NAND_OOBSIZE = 224	#oob size in byte
NAND_ECCPOS = 4		#Specify the ECC offset inside the oob data (0-[oobsize-1])
NAND_BADBLOCKPOS = 0	#Specify the badblock flag offset inside the oob (0-[oobsize-1])
NAND_BADBLOCKPAGE = 0	#Specify the page number of badblock flag inside a block(0-[PAGEPERBLOCK-1])
NAND_PLANENUM = 2	#The planes number of target nand flash
NAND_RBS= 1		#The rb number of target nand flash
NAND_PLANES = 1		#one plane rw or two planes rw
NAND_BCHBIT = 24	#Specify the hardware BCH algorithm for 4750 (4|8)
NAND_WPPIN = 182	#Specify the write protect pin number
NAND_BLOCKPERCHIP = 4096#Specify the block number per chip,0 means ignore
MAX_VALID_BLOCK	= 4096	#Maxium block per chip
#The program will calculate the total SDRAM size by : size = 2^(ROWADDR + COLADDR) * BANKNUM * (SDRAMWIDTH / 4)
#The CPUSPEED has restriction as: ( CPUSPEED % EXTCLK == 0 ) && ( CPUSPEED % 12 == 0 )
#For jz4750, the program just init BANK0(DSC0).
#Beware all variables must be set correct!

# [Fileset]
#FW_STAGE1_PATH = "fw/4780/fw_ddr3.bin"
#FW_STAGE2_PATH = "fw/4780/usb_boot.bin"
IMG_BOOTLOADER_PATH = "../x-boot-nand.bin"
IMG_BOOTLOADER_ADDR = 0x00000000
IMG_BOOTLOADER_NAND_OPTION = 2
IMG_KERNEL_PATH = "../boot.img"
IMG_KERNEL_ADDR = 0x800000
IMG_KERNEL_NAND_OPTION = 2
IMG_FILESYS_PATH = "../system.img.bin"
IMG_FILESYS_ADDR = 0x4000000
IMG_FILESYS_NAND_OPTION = 2
#IMG_FILESYS_ADDR =  0x14E00000
#IMG_FILESYS_ADDR =  0xb00000

# [FS Partition Set]
#FS_START_PAGE = 33
#FS_END_PAGE = 22
