# Reading pref.tcl
vsim iCE40UP.I2C_CORE
# vsim iCE40UP.I2C_CORE 
# Start time: 12:15:22 on Mar 14,2024
# //  ModelSim - Lattice FPGA Edition 2021.4 Oct 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading iCE40UP.I2C_CORE
# Loading iCE40UP.i2c_ip
# Loading iCE40UP.i2c_sci
# Loading iCE40UP.sci_int_reg
# Loading iCE40UP.i2c_port
# Loading iCE40UP.SYNCP_STD
vsim iCE40UP.I2C_CORE
# End time: 12:15:33 on Mar 14,2024, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim iCE40UP.I2C_CORE 
# Start time: 12:15:33 on Mar 14,2024
# Loading iCE40UP.I2C_CORE
# Loading iCE40UP.i2c_ip
# Loading iCE40UP.i2c_sci
# Loading iCE40UP.sci_int_reg
# Loading iCE40UP.i2c_port
# Loading iCE40UP.SYNCP_STD
# End time: 12:15:52 on Mar 14,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
