# FPGA Vending Machine

A Verilog-based vending machine controller with VGA display for the Arty A7 FPGA development board.

## ğŸ¯ Project Overview


[Demo Video](https://drive.google.com/file/d/1Y9IrSzdBNk1kMw0uLLLjw4yTpecQzooB/view?usp=sharing)


This project implements a fully functional vending machine system on an FPGA with:
- **VGA Display**: 640Ã—480 @ 60Hz graphical interface
- **Drink Selection**: 3Ã—3 grid of 9 beverage options
- **Payment System**: Coin insertion with denominations of $1, $5, and $10
- **Change Making**: Automatic change calculation and dispensing
- **Inventory Management**: Track drink stock and coin availability

## ğŸ–¥ï¸ Hardware Requirements

- **FPGA Board**: Digilent Arty A7 (Artix-7)
- **Display**: VGA monitor
- **Input**: 4 push buttons (built-in on Arty A7)
- **Clock**: 100 MHz system clock

## ğŸ“– Documentation

All project documentation is in the `docs/` folder:

| Document | Description |
|----------|-------------|
| **[SPECIFICATION.md](docs/SPECIFICATION.md)** | Complete functional specification with system states, data structures, and display layouts |
| **[TASK_BREAKDOWN.md](docs/tasks/TASK_BREAKDOWN.md)** | Detailed breakdown of all 32 tasks across 5 development phases |
| **[PARALLEL_TASKS.md](docs/tasks/PARALLEL_TASKS.md)** | Parallel execution guide, dependency graph, and resource allocation scenarios |
| **[QUICK_START.md](docs/QUICK_START.md)** | Quick start guide for developers, PMs, and asset creators |
| **[CLAUDE.md](CLAUDE.md)** | Guidance for Claude Code when working in this repository |

## ğŸš€ Quick Start

### For First-Time Users

1. **Read the specification**:
   ```bash
   cat docs/SPECIFICATION.md
   ```

2. **Review the task breakdown**:
   ```bash
   cat docs/tasks/TASK_BREAKDOWN.md
   ```

3. **Start development** with [QUICK_START.md](docs/QUICK_START.md)

### For Developers

```bash
# Clone the repository
git clone <repository-url>
cd VendingMachine

# Open Vivado project
vivado lab10/lab10.xpr

# Follow task assignments in docs/tasks/TASK_BREAKDOWN.md
```

## ğŸ® User Interface

### State 1: Drink Selection
- Use **btn[0]/btn[1]** to navigate between drinks
- Use **btn[2]/btn[3]** to decrease/increase quantity (0-5 max)
- Long press **btn[3]** to proceed to payment

### State 2: Payment
- Use **btn[0]/btn[1]** to select coin denomination ($1, $5, $10)
- Press **btn[3]** to insert selected coin
- Press **btn[2]** to cancel transaction
- System validates change availability before accepting payment

### State 3: Dispensing
- Watch the dispensing animation
- View change breakdown
- Returns to idle after completion

## ğŸ“Š Project Status

| Phase | Description | Tasks | Status |
|-------|-------------|-------|--------|
| **Phase 1** | Foundation & Infrastructure | 4 | ğŸŸ¡ Not Started |
| **Phase 2** | Memory & Asset Management | 5 | ğŸŸ¡ Not Started |
| **Phase 3** | Core Logic Modules | 5 | ğŸŸ¡ Not Started |
| **Phase 4** | Display & Rendering | 7 | ğŸŸ¡ Not Started |
| **Phase 5** | Integration & Testing | 6 | ğŸŸ¡ Not Started |
| **Total** | | **27** | **0% Complete** |

## ğŸ—ï¸ Architecture

### Module Hierarchy

```
vending_machine_top (top module)
â”œâ”€â”€ Infrastructure
â”‚   â”œâ”€â”€ clk_divider (100MHz â†’ 50MHz)
â”‚   â”œâ”€â”€ button_debouncer (Ã—4)
â”‚   â”œâ”€â”€ vga_sync (VGA timing)
â”‚   â””â”€â”€ sram_controller (image storage)
â”œâ”€â”€ Controllers
â”‚   â”œâ”€â”€ fsm_controller (main state machine)
â”‚   â”œâ”€â”€ selection_controller (drink selection)
â”‚   â”œâ”€â”€ payment_controller (payment logic)
â”‚   â”œâ”€â”€ coin_manager (coin inventory)
â”‚   â””â”€â”€ drink_inventory (stock management)
â””â”€â”€ Display
    â”œâ”€â”€ display_controller (pixel generation)
    â”œâ”€â”€ sprite_renderer (image rendering)
    â”œâ”€â”€ text_renderer (text/numbers)
    â”œâ”€â”€ selection_screen_renderer
    â”œâ”€â”€ payment_screen_renderer
    â””â”€â”€ message_renderer
```

### Memory Layout

Total SRAM: **108,544 words** (18-bit addressing)

```
0x00000 - 0x12BFF: Background image (320Ã—240)
0x12C00 - 0x1DCFF: Drink sprites (9 Ã— 48Ã—48)
0x1DD00 - 0x1E8FF: Coin sprites (3 Ã— 32Ã—32)
0x1E900 - 0x1F7FF: Number sprites (10 Ã— 16Ã—24)
0x1F800 - 0x1FFFF: UI elements
```

## ğŸ› ï¸ Development

### Prerequisites

- Vivado Design Suite (2018.3 or later)
- Arty A7 board files installed
- Python 3.x (for asset conversion scripts)
- Git for version control

### Build Process

```tcl
# In Vivado TCL console

# Synthesize
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1

# Implement
launch_runs impl_1
wait_on_run impl_1

# Generate bitstream
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
```

### Programming the FPGA

```tcl
# In Vivado hardware manager
open_hw_manager
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {lab10/lab10.runs/impl_1/vending_machine_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
```

## ğŸ§ª Testing

Each module includes:
- **Unit testbench** (`*_tb.v`) for individual verification
- **Integration tests** at phase boundaries
- **System testbench** for end-to-end validation

Test scenarios include:
1. Basic purchase (exact payment)
2. Purchase with change
3. Insufficient change error
4. Out of stock error
5. Cancel transaction
6. Multiple item selection

## ğŸ“ Project Structure

```
VendingMachine/
â”œâ”€â”€ README.md                      # This file
â”œâ”€â”€ CLAUDE.md                      # Claude Code guidance
â”œâ”€â”€ docs/                          # All documentation
â”‚   â”œâ”€â”€ SPECIFICATION.md
â”‚   â”œâ”€â”€ QUICK_START.md
â”‚   â””â”€â”€ tasks/
â”‚       â”œâ”€â”€ TASK_BREAKDOWN.md
â”‚       â””â”€â”€ PARALLEL_TASKS.md
â”œâ”€â”€ lab10/                         # Vivado project (legacy)
â”‚   â””â”€â”€ lab10.xpr
â”œâ”€â”€ src/                           # Verilog source (to be created)
â”‚   â”œâ”€â”€ top/
â”‚   â”œâ”€â”€ controllers/
â”‚   â”œâ”€â”€ display/
â”‚   â”œâ”€â”€ infrastructure/
â”‚   â””â”€â”€ testbenches/
â”œâ”€â”€ assets/                        # Image assets (to be created)
â”‚   â”œâ”€â”€ source/
â”‚   â””â”€â”€ mem/
â”œâ”€â”€ scripts/                       # Utility scripts (to be created)
â””â”€â”€ constraints/                   # FPGA constraints (to be created)
```

## ğŸ¯ Key Features

### Implemented
- âœ… Comprehensive specification document
- âœ… Detailed task breakdown (32 tasks)
- âœ… Parallel execution guide
- âœ… Project structure defined

### In Development
- ğŸš§ All Verilog modules (Phase 1-5)
- ğŸš§ Asset creation (drinks, coins, UI)
- ğŸš§ Testbenches
- ğŸš§ Integration

### Planned
- ğŸ“‹ Hardware validation
- ğŸ“‹ Performance optimization
- ğŸ“‹ User manual
- ğŸ“‹ Demo video

## ğŸ¤ Contributing

This project uses a task-based development approach:

1. **Pick a task** from [TASK_BREAKDOWN.md](docs/tasks/TASK_BREAKDOWN.md)
2. **Check dependencies** in [PARALLEL_TASKS.md](docs/tasks/PARALLEL_TASKS.md)
3. **Create a branch**: `git checkout -b feature/task-X.Y-name`
4. **Develop with testbench**: Write tests first (TDD)
5. **Submit pull request** when task is complete

## ğŸ“‹ Task Phases

| Phase | Focus | Duration |
|-------|-------|----------|
| 1 | Foundation (Clock, Buttons, VGA) | 1-2 days |
| 2 | Memory & Assets | 2-3 days |
| 3 | Core Logic (FSM, Controllers) | 3-4 days |
| 4 | Display Rendering | 4-5 days |
| 5 | Integration & Testing | 2-3 days |

**Total Estimated Time**: 12-17 days (with parallelization)

## ğŸ“ Learning Outcomes

Working on this project, you'll learn:
- Finite State Machine (FSM) design in Verilog
- VGA display controller implementation
- Memory management (BRAM inference)
- Button debouncing and edge detection
- FPGA resource optimization
- Parallel development workflows
- Hardware-software integration

## âš–ï¸ License

[Specify your license here]

## ğŸ‘¥ Authors

- **Original Lab**: Based on lab10 from National Chiao Tung University
- **Vending Machine Spec**: [Your name/team]

## ğŸ“ Support

- **Issues**: Use GitHub Issues for bug reports
- **Questions**: Check [SPECIFICATION.md](docs/SPECIFICATION.md) first
- **Development**: See [QUICK_START.md](docs/QUICK_START.md)

## ğŸ”— Links

- [Arty A7 Reference Manual](https://reference.digilentinc.com/reference/programmable-logic/arty-a7/start)
- [Vivado Design Suite](https://www.xilinx.com/products/design-tools/vivado.html)
- [Verilog HDL Reference](https://verilog.renerta.com/)

---

**Status**: Specification Complete, Development Ready to Start
**Last Updated**: 2025-11-26
