{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762486232006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762486232006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  7 11:30:31 2025 " "Processing started: Fri Nov  7 11:30:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762486232006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762486232006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Chat2SnackManager -c Chat2SnackManager " "Command: quartus_map --read_settings_files=on --write_settings_files=off Chat2SnackManager -c Chat2SnackManager" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762486232006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762486232433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762486232433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Chat2SnackManager.v(57) " "Verilog HDL information at Chat2SnackManager.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "../../Downloads/Chat2SnackManager.v" "" { Text "C:/Users/allen/Downloads/Chat2SnackManager.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762486240390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/allen/downloads/chat2snackmanager.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/allen/downloads/chat2snackmanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chat2SnackManager " "Found entity 1: Chat2SnackManager" {  } { { "../../Downloads/Chat2SnackManager.v" "" { Text "C:/Users/allen/Downloads/Chat2SnackManager.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762486240396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762486240396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/allen/downloads/dispensecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/allen/downloads/dispensecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DispenseController " "Found entity 1: DispenseController" {  } { { "../../Downloads/DispenseController.v" "" { Text "C:/Users/allen/Downloads/DispenseController.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762486240399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762486240399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/allen/downloads/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/allen/downloads/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../../Downloads/UART_RX.v" "" { Text "C:/Users/allen/Downloads/UART_RX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762486240403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762486240403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/allen/downloads/pwm_servo_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/allen/downloads/pwm_servo_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_servo_simple " "Found entity 1: pwm_servo_simple" {  } { { "../../Downloads/pwm_servo_simple.v" "" { Text "C:/Users/allen/Downloads/pwm_servo_simple.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762486240406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762486240406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/allen/downloads/pwm_servo_continuous.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/allen/downloads/pwm_servo_continuous.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_servo_continuous " "Found entity 1: pwm_servo_continuous" {  } { { "../../Downloads/pwm_servo_continuous.v" "" { Text "C:/Users/allen/Downloads/pwm_servo_continuous.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762486240408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762486240408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Chat2SnackManager " "Elaborating entity \"Chat2SnackManager\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762486240455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "system_busy Chat2SnackManager.v(123) " "Verilog HDL or VHDL warning at Chat2SnackManager.v(123): object \"system_busy\" assigned a value but never read" {  } { { "../../Downloads/Chat2SnackManager.v" "" { Text "C:/Users/allen/Downloads/Chat2SnackManager.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762486240462 "|Chat2SnackManager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Chat2SnackManager.v(59) " "Verilog HDL assignment warning at Chat2SnackManager.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../../Downloads/Chat2SnackManager.v" "" { Text "C:/Users/allen/Downloads/Chat2SnackManager.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762486240462 "|Chat2SnackManager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Chat2SnackManager.v(70) " "Verilog HDL assignment warning at Chat2SnackManager.v(70): truncated value with size 32 to match size of target (1)" {  } { { "../../Downloads/Chat2SnackManager.v" "" { Text "C:/Users/allen/Downloads/Chat2SnackManager.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762486240462 "|Chat2SnackManager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Chat2SnackManager.v(80) " "Verilog HDL assignment warning at Chat2SnackManager.v(80): truncated value with size 32 to match size of target (1)" {  } { { "../../Downloads/Chat2SnackManager.v" "" { Text "C:/Users/allen/Downloads/Chat2SnackManager.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762486240462 "|Chat2SnackManager"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:uart_receiver " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:uart_receiver\"" {  } { { "../../Downloads/Chat2SnackManager.v" "uart_receiver" { Text "C:/Users/allen/Downloads/Chat2SnackManager.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762486240466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_RX.v(75) " "Verilog HDL assignment warning at UART_RX.v(75): truncated value with size 32 to match size of target (3)" {  } { { "../../Downloads/UART_RX.v" "" { Text "C:/Users/allen/Downloads/UART_RX.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762486240469 "|Chat2SnackManager|UART_RX:uart_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispenseController DispenseController:dc_burger " "Elaborating entity \"DispenseController\" for hierarchy \"DispenseController:dc_burger\"" {  } { { "../../Downloads/Chat2SnackManager.v" "dc_burger" { Text "C:/Users/allen/Downloads/Chat2SnackManager.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762486240471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DispenseController.v(109) " "Verilog HDL assignment warning at DispenseController.v(109): truncated value with size 32 to match size of target (3)" {  } { { "../../Downloads/DispenseController.v" "" { Text "C:/Users/allen/Downloads/DispenseController.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762486240473 "|Chat2SnackManager|DispenseController:dc_burger"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_servo_continuous pwm_servo_continuous:pwm_burger " "Elaborating entity \"pwm_servo_continuous\" for hierarchy \"pwm_servo_continuous:pwm_burger\"" {  } { { "../../Downloads/Chat2SnackManager.v" "pwm_burger" { Text "C:/Users/allen/Downloads/Chat2SnackManager.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762486240479 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pwm_servo_continuous.v(53) " "Verilog HDL Case Statement information at pwm_servo_continuous.v(53): all case item expressions in this case statement are onehot" {  } { { "../../Downloads/pwm_servo_continuous.v" "" { Text "C:/Users/allen/Downloads/pwm_servo_continuous.v" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1762486240486 "|Chat2SnackManager|pwm_servo_continuous:pwm_burger"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../Downloads/pwm_servo_continuous.v" "" { Text "C:/Users/allen/Downloads/pwm_servo_continuous.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1762486241263 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1762486241263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762486241556 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762486242205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/allen/LocalRepo/FINAL_verilog/output_files/Chat2SnackManager.map.smsg " "Generated suppressed messages file C:/Users/allen/LocalRepo/FINAL_verilog/output_files/Chat2SnackManager.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762486242273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762486242417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762486242417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "620 " "Implemented 620 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762486242541 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762486242541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "591 " "Implemented 591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762486242541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762486242541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762486242560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  7 11:30:42 2025 " "Processing ended: Fri Nov  7 11:30:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762486242560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762486242560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762486242560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762486242560 ""}
