<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3416" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3416{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3416{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3416{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3416{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3416{left:69px;bottom:1071px;letter-spacing:-0.13px;}
#t6_3416{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_3416{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3416{left:69px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_3416{left:69px;bottom:996px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ta_3416{left:69px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.82px;}
#tb_3416{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_3416{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#td_3416{left:69px;bottom:921px;letter-spacing:-0.14px;}
#te_3416{left:117px;bottom:921px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tf_3416{left:69px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3416{left:69px;bottom:713px;letter-spacing:-0.1px;}
#th_3416{left:154px;bottom:713px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ti_3416{left:69px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_3416{left:69px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_3416{left:69px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3416{left:69px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tm_3416{left:69px;bottom:605px;}
#tn_3416{left:95px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_3416{left:69px;bottom:582px;}
#tp_3416{left:95px;bottom:585px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#tq_3416{left:95px;bottom:568px;letter-spacing:-0.42px;}
#tr_3416{left:69px;bottom:542px;}
#ts_3416{left:95px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_3416{left:95px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_3416{left:69px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_3416{left:69px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_3416{left:69px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_3416{left:69px;bottom:402px;letter-spacing:0.16px;}
#ty_3416{left:150px;bottom:402px;letter-spacing:0.21px;word-spacing:0.06px;}
#tz_3416{left:69px;bottom:377px;letter-spacing:-0.13px;word-spacing:-1.02px;}
#t10_3416{left:69px;bottom:360px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t11_3416{left:69px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_3416{left:69px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#t13_3416{left:69px;bottom:310px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3416{left:69px;bottom:286px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_3416{left:69px;bottom:269px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t16_3416{left:69px;bottom:247px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t17_3416{left:210px;bottom:247px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t18_3416{left:209px;bottom:231px;letter-spacing:-0.26px;word-spacing:-0.38px;}
#t19_3416{left:210px;bottom:209px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t1a_3416{left:209px;bottom:192px;letter-spacing:-0.15px;}
#t1b_3416{left:210px;bottom:171px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_3416{left:209px;bottom:154px;letter-spacing:-0.13px;word-spacing:-0.91px;}
#t1d_3416{left:209px;bottom:137px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1e_3416{left:365px;bottom:761px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1f_3416{left:466px;bottom:761px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1g_3416{left:254px;bottom:854px;letter-spacing:-0.16px;}
#t1h_3416{left:660px;bottom:854px;}
#t1i_3416{left:254px;bottom:798px;letter-spacing:0.04px;word-spacing:0.05px;}
#t1j_3416{left:629px;bottom:853px;}
#t1k_3416{left:616px;bottom:853px;}
#t1l_3416{left:398px;bottom:829px;letter-spacing:-0.17px;}

.s1_3416{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3416{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3416{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3416{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3416{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3416{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3416{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3416{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3416{font-size:11px;font-family:Arial_b5v;color:#000;}
.sa_3416{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3416" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3416Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3416" style="-webkit-user-select: none;"><object width="935" height="1210" data="3416/3416.svg" type="image/svg+xml" id="pdf3416" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3416" class="t s1_3416">11-32 </span><span id="t2_3416" class="t s1_3416">Vol. 3A </span>
<span id="t3_3416" class="t s2_3416">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3416" class="t s3_3416">instruction completes execution. Software does not need to force serialization after loading the TPR using MOV </span>
<span id="t5_3416" class="t s3_3416">CR8. </span>
<span id="t6_3416" class="t s3_3416">Use of the MOV CRn instruction requires a privilege level of 0. Programs running at privilege level greater than 0 </span>
<span id="t7_3416" class="t s3_3416">cannot read or write the TPR. An attempt to do so causes a general-protection exception. The TPR is abstracted </span>
<span id="t8_3416" class="t s3_3416">from the interrupt controller (IC), which prioritizes and manages external interrupt delivery to the processor. The </span>
<span id="t9_3416" class="t s3_3416">IC can be an external device, such as an APIC or 8259. Typically, the IC provides a priority mechanism similar or </span>
<span id="ta_3416" class="t s3_3416">identical to the TPR. The IC, however, is considered implementation-dependent with the under-lying priority mech- </span>
<span id="tb_3416" class="t s3_3416">anisms subject to change. CR8, by contrast, is part of the Intel 64 architecture. Software can depend on this defi- </span>
<span id="tc_3416" class="t s3_3416">nition remaining unchanged. </span>
<span id="td_3416" class="t s3_3416">Figure </span><span id="te_3416" class="t s3_3416">11-22 shows the layout of CR8; only the low four bits are used. The remaining 60 bits are reserved and must </span>
<span id="tf_3416" class="t s3_3416">be written with zeros. Failure to do this causes a general-protection exception. </span>
<span id="tg_3416" class="t s4_3416">11.8.6.1 </span><span id="th_3416" class="t s4_3416">Interaction of Task Priorities between CR8 and APIC </span>
<span id="ti_3416" class="t s3_3416">The first implementation of Intel 64 architecture includes a local advanced programmable interrupt controller </span>
<span id="tj_3416" class="t s3_3416">(APIC) that is similar to the APIC used with previous IA-32 processors. Some aspects of the local APIC affect the </span>
<span id="tk_3416" class="t s3_3416">operation of the architecturally defined task priority register and the programming interface using CR8. </span>
<span id="tl_3416" class="t s3_3416">Notable CR8 and APIC interactions are: </span>
<span id="tm_3416" class="t s5_3416">• </span><span id="tn_3416" class="t s3_3416">The processor powers up with the local APIC enabled. </span>
<span id="to_3416" class="t s5_3416">• </span><span id="tp_3416" class="t s3_3416">The APIC must be enabled for CR8 to function as the TPR. Writes to CR8 are reflected into the APIC Task Priority </span>
<span id="tq_3416" class="t s3_3416">Register. </span>
<span id="tr_3416" class="t s5_3416">• </span><span id="ts_3416" class="t s3_3416">APIC.TPR[bits 7:4] = CR8[bits 3:0], APIC.TPR[bits 3:0] = 0. A read of CR8 returns a 64-bit value which is the </span>
<span id="tt_3416" class="t s3_3416">value of TPR[bits 7:4], zero extended to 64 bits. </span>
<span id="tu_3416" class="t s3_3416">There are no ordering mechanisms between direct updates of the APIC.TPR and CR8. Operating software should </span>
<span id="tv_3416" class="t s3_3416">implement either direct APIC TPR updates or CR8 style TPR updates but not mix them. Software can use a serial- </span>
<span id="tw_3416" class="t s3_3416">izing instruction (for example, CPUID) to serialize updates between MOV CR8 and stores to the APIC. </span>
<span id="tx_3416" class="t s6_3416">11.9 </span><span id="ty_3416" class="t s6_3416">SPURIOUS INTERRUPT </span>
<span id="tz_3416" class="t s3_3416">A special situation may occur when a processor raises its task priority to be greater than or equal to the level of the </span>
<span id="t10_3416" class="t s3_3416">interrupt for which the processor INTR signal is currently being asserted. If at the time the INTA cycle is issued, the </span>
<span id="t11_3416" class="t s3_3416">interrupt that was to be dispensed has become masked (programmed by software), the local APIC will deliver a </span>
<span id="t12_3416" class="t s3_3416">spurious-interrupt vector. Dispensing the spurious-interrupt vector does not affect the ISR, so the handler for this </span>
<span id="t13_3416" class="t s3_3416">vector should return without an EOI. </span>
<span id="t14_3416" class="t s3_3416">The vector number for the spurious-interrupt vector is specified in the spurious-interrupt vector register (see </span>
<span id="t15_3416" class="t s3_3416">Figure 11-23). The functions of the fields in this register are as follows: </span>
<span id="t16_3416" class="t s7_3416">Spurious Vector </span><span id="t17_3416" class="t s3_3416">Determines the vector number to be delivered to the processor when the local APIC generates </span>
<span id="t18_3416" class="t s3_3416">a spurious vector. </span>
<span id="t19_3416" class="t s3_3416">(Pentium 4 and Intel Xeon processors.) Bits 0 through 7 of the this field are programmable by </span>
<span id="t1a_3416" class="t s3_3416">software. </span>
<span id="t1b_3416" class="t s3_3416">(P6 family and Pentium processors). Bits 4 through 7 of the this field are programmable by </span>
<span id="t1c_3416" class="t s3_3416">software, and bits 0 through 3 are hardwired to logical ones. Software writes to bits 0 through </span>
<span id="t1d_3416" class="t s3_3416">3 have no effect. </span>
<span id="t1e_3416" class="t s8_3416">Figure 11-22. </span><span id="t1f_3416" class="t s8_3416">CR8 Register </span>
<span id="t1g_3416" class="t s9_3416">63 </span><span id="t1h_3416" class="t s9_3416">0 </span>
<span id="t1i_3416" class="t sa_3416">Value after reset: 0H </span>
<span id="t1j_3416" class="t s9_3416">3 </span><span id="t1k_3416" class="t s9_3416">4 </span>
<span id="t1l_3416" class="t s9_3416">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
