# APPENDIX H

```text
*** THIS APPENDIX UNDER CONSTRUCTION - CHECK BACK SOON ***
```

[Table of Contents](https://github.com/JeffDeCola/my-masters-thesis#table-of-contents)

* [LABORATORY 2B: VHDL MODEL AND LOGIC SYNTHESIS WITH VIEWLOGIC'S VHDL TOOLS](https://github.com/JeffDeCola/my-masters-thesis/blob/master/appendices/appendix-h/appendix-h.md#laboratory-2b-vhdl-model-and-logic-synthesis-with-viewlogics-vhdl-tools)

## LABORATORY 2B: VHDL MODEL AND LOGIC SYNTHESIS WITH VIEWLOGIC'S VHDL TOOLS

_Coming soon._
