<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4075" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4075{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4075{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4075{left:590px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_4075{left:96px;bottom:1088px;}
#t5_4075{left:122px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t6_4075{left:122px;bottom:1071px;letter-spacing:-0.24px;word-spacing:-0.37px;}
#t7_4075{left:521px;bottom:1078px;}
#t8_4075{left:70px;bottom:1045px;}
#t9_4075{left:96px;bottom:1048px;letter-spacing:-0.13px;}
#ta_4075{left:126px;bottom:1048px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tb_4075{left:265px;bottom:1048px;letter-spacing:-0.13px;word-spacing:-0.4px;}
#tc_4075{left:96px;bottom:1031px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#td_4075{left:70px;bottom:1005px;}
#te_4075{left:96px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tf_4075{left:96px;bottom:991px;letter-spacing:-0.13px;}
#tg_4075{left:96px;bottom:967px;}
#th_4075{left:122px;bottom:967px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_4075{left:122px;bottom:950px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#tj_4075{left:122px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tk_4075{left:96px;bottom:909px;}
#tl_4075{left:122px;bottom:909px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tm_4075{left:122px;bottom:892px;letter-spacing:-0.14px;}
#tn_4075{left:70px;bottom:866px;}
#to_4075{left:96px;bottom:869px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tp_4075{left:70px;bottom:845px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_4075{left:70px;bottom:777px;letter-spacing:0.16px;}
#tr_4075{left:151px;bottom:777px;letter-spacing:0.21px;word-spacing:-0.03px;}
#ts_4075{left:70px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tt_4075{left:258px;bottom:758px;}
#tu_4075{left:274px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_4075{left:70px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tw_4075{left:70px;bottom:718px;letter-spacing:-0.17px;word-spacing:-0.6px;}
#tx_4075{left:498px;bottom:725px;}
#ty_4075{left:513px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tz_4075{left:70px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t10_4075{left:70px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t11_4075{left:70px;bottom:660px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_4075{left:70px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_4075{left:70px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_4075{left:70px;bottom:602px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t15_4075{left:70px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_4075{left:70px;bottom:568px;letter-spacing:-0.14px;}
#t17_4075{left:70px;bottom:510px;letter-spacing:0.13px;}
#t18_4075{left:152px;bottom:510px;letter-spacing:0.16px;word-spacing:0.01px;}
#t19_4075{left:70px;bottom:486px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1a_4075{left:483px;bottom:492px;}
#t1b_4075{left:497px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1c_4075{left:70px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1d_4075{left:70px;bottom:452px;letter-spacing:-0.13px;}
#t1e_4075{left:147px;bottom:452px;letter-spacing:-0.16px;}
#t1f_4075{left:240px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1g_4075{left:775px;bottom:452px;letter-spacing:-0.17px;}
#t1h_4075{left:70px;bottom:435px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1i_4075{left:198px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_4075{left:70px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1k_4075{left:70px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t1l_4075{left:70px;bottom:377px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1m_4075{left:70px;bottom:351px;}
#t1n_4075{left:96px;bottom:354px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#t1o_4075{left:224px;bottom:354px;}
#t1p_4075{left:229px;bottom:361px;}
#t1q_4075{left:240px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1r_4075{left:96px;bottom:330px;}
#t1s_4075{left:122px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1t_4075{left:122px;bottom:313px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1u_4075{left:70px;bottom:259px;letter-spacing:-0.16px;}
#t1v_4075{left:92px;bottom:259px;letter-spacing:-0.12px;}
#t1w_4075{left:92px;bottom:243px;letter-spacing:-0.11px;}
#t1x_4075{left:92px;bottom:226px;letter-spacing:-0.11px;}
#t1y_4075{left:70px;bottom:204px;letter-spacing:-0.16px;}
#t1z_4075{left:92px;bottom:204px;letter-spacing:-0.13px;}
#t20_4075{left:128px;bottom:204px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#t21_4075{left:92px;bottom:188px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t22_4075{left:92px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t23_4075{left:92px;bottom:154px;letter-spacing:-0.11px;word-spacing:-0.56px;}
#t24_4075{left:92px;bottom:137px;letter-spacing:-0.12px;}
#t25_4075{left:70px;bottom:116px;letter-spacing:-0.1px;}
#t26_4075{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_4075{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4075{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4075{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4075{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_4075{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4075{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4075{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4075{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4075{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4075" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4075Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4075" style="-webkit-user-select: none;"><object width="935" height="1210" data="4075/4075.svg" type="image/svg+xml" id="pdf4075" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4075" class="t s1_4075">Vol. 3C </span><span id="t2_4075" class="t s1_4075">29-19 </span>
<span id="t3_4075" class="t s2_4075">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_4075" class="t s3_4075">— </span><span id="t5_4075" class="t s3_4075">If CR0.PG = 1, the PAT memory type is the memory type selected from the IA32_PAT MSR as specified in </span>
<span id="t6_4075" class="t s3_4075">Section 12.12.3, “Selecting a Memory Type from the PAT.” </span>
<span id="t7_4075" class="t s4_4075">1 </span>
<span id="t8_4075" class="t s5_4075">• </span><span id="t9_4075" class="t s3_4075">The </span><span id="ta_4075" class="t s6_4075">EPT memory type </span><span id="tb_4075" class="t s3_4075">is specified in bits 5:3 of the last EPT paging-structure entry: 0 = UC; 1 = WC; 4 = </span>
<span id="tc_4075" class="t s3_4075">WT; 5 = WP; and 6 = WB. Other values are reserved and cause EPT misconfigurations (see Section 29.3.3). </span>
<span id="td_4075" class="t s5_4075">• </span><span id="te_4075" class="t s3_4075">If CR0.CD = 0, the effective memory type depends upon the value of bit 6 of the last EPT paging-structure </span>
<span id="tf_4075" class="t s3_4075">entry: </span>
<span id="tg_4075" class="t s3_4075">— </span><span id="th_4075" class="t s3_4075">If the value is 0, the effective memory type is the combination of the EPT memory type and the PAT </span>
<span id="ti_4075" class="t s3_4075">memory type specified in Table 12-7 in Section 12.5.2.2, using the EPT memory type in place of the MTRR </span>
<span id="tj_4075" class="t s3_4075">memory type. </span>
<span id="tk_4075" class="t s3_4075">— </span><span id="tl_4075" class="t s3_4075">If the value is 1, the memory type used for the access is the EPT memory type. The PAT memory type is </span>
<span id="tm_4075" class="t s3_4075">ignored. </span>
<span id="tn_4075" class="t s5_4075">• </span><span id="to_4075" class="t s3_4075">If CR0.CD = 1, the effective memory type is UC. </span>
<span id="tp_4075" class="t s3_4075">The MTRRs have no effect on the memory type used for an access to a guest-physical address. </span>
<span id="tq_4075" class="t s7_4075">29.4 </span><span id="tr_4075" class="t s7_4075">CACHING TRANSLATION INFORMATION </span>
<span id="ts_4075" class="t s3_4075">Processors supporting Intel </span>
<span id="tt_4075" class="t s4_4075">® </span>
<span id="tu_4075" class="t s3_4075">64 and IA-32 architectures may accelerate the address-translation process by </span>
<span id="tv_4075" class="t s3_4075">caching on the processor data from the structures in memory that control that process. Such caching is discussed </span>
<span id="tw_4075" class="t s3_4075">in Section 4.10, “Caching Translation Information,” in the Intel </span>
<span id="tx_4075" class="t s4_4075">® </span>
<span id="ty_4075" class="t s3_4075">64 and IA-32 Architectures Software Developer’s </span>
<span id="tz_4075" class="t s3_4075">Manual, Volume 3A. The current section describes how this caching interacts with the VMX architecture. </span>
<span id="t10_4075" class="t s3_4075">The VPID and EPT features of the architecture for VMX operation augment this caching architecture. EPT defines </span>
<span id="t11_4075" class="t s3_4075">the guest-physical address space and defines translations to that address space (from the linear-address space) </span>
<span id="t12_4075" class="t s3_4075">and from that address space (to the physical-address space). Both features control the ways in which a logical </span>
<span id="t13_4075" class="t s3_4075">processor may create and use information cached from the paging structures. </span>
<span id="t14_4075" class="t s3_4075">Section 29.4.1 describes the different kinds of information that may be cached. Section 29.4.2 specifies when such </span>
<span id="t15_4075" class="t s3_4075">information may be cached and how it may be used. Section 29.4.3 details how software can invalidate cached </span>
<span id="t16_4075" class="t s3_4075">information. </span>
<span id="t17_4075" class="t s8_4075">29.4.1 </span><span id="t18_4075" class="t s8_4075">Information That May Be Cached </span>
<span id="t19_4075" class="t s3_4075">Section 4.10, “Caching Translation Information,” in the Intel </span>
<span id="t1a_4075" class="t s4_4075">® </span>
<span id="t1b_4075" class="t s3_4075">64 and IA-32 Architectures Software Developer’s </span>
<span id="t1c_4075" class="t s3_4075">Manual, Volume 3A, identifies two kinds of translation-related information that may be cached by a logical </span>
<span id="t1d_4075" class="t s3_4075">processor: </span><span id="t1e_4075" class="t s6_4075">translations</span><span id="t1f_4075" class="t s3_4075">, which are mappings from linear page numbers to physical page frames, and </span><span id="t1g_4075" class="t s6_4075">paging- </span>
<span id="t1h_4075" class="t s6_4075">structure caches</span><span id="t1i_4075" class="t s3_4075">, which map the upper bits of a linear page number to information from the paging-structure </span>
<span id="t1j_4075" class="t s3_4075">entries used to translate linear addresses matching those upper bits. </span>
<span id="t1k_4075" class="t s3_4075">The same kinds of information may be cached when VPIDs and EPT are in use. A logical processor may cache and </span>
<span id="t1l_4075" class="t s3_4075">use such information based on its function. Information with different functionality is identified as follows: </span>
<span id="t1m_4075" class="t s5_4075">• </span><span id="t1n_4075" class="t s6_4075">Linear mappings</span><span id="t1o_4075" class="t s3_4075">. </span>
<span id="t1p_4075" class="t s4_4075">2 </span>
<span id="t1q_4075" class="t s3_4075">There are two kinds: </span>
<span id="t1r_4075" class="t s3_4075">— </span><span id="t1s_4075" class="t s3_4075">Linear translations. Each of these is a mapping from a linear page number to the physical page frame to </span>
<span id="t1t_4075" class="t s3_4075">which it translates, along with information about access privileges and memory typing. </span>
<span id="t1u_4075" class="t s9_4075">1. </span><span id="t1v_4075" class="t s9_4075">If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PG must be 1 in VMX operation, CR0.PG can be 0 in VMX non-root </span>
<span id="t1w_4075" class="t s9_4075">operation only if the “unrestricted guest” VM-execution control and bit 31 of the primary processor-based VM-execution controls </span>
<span id="t1x_4075" class="t s9_4075">are both 1. </span>
<span id="t1y_4075" class="t s9_4075">1. </span><span id="t1z_4075" class="t s9_4075">Table </span><span id="t20_4075" class="t s9_4075">12-11 in Section 12.12.3, “Selecting a Memory Type from the PAT,” illustrates how the PAT memory type is selected based on </span>
<span id="t21_4075" class="t s9_4075">the values of the PAT, PCD, and PWT bits in a page-table entry (or page-directory entry with PS = 1). For accesses to a guest paging- </span>
<span id="t22_4075" class="t s9_4075">structure entry X, the PAT memory type is selected from the table by using a value of 0 for the PAT bit with the values of PCD and </span>
<span id="t23_4075" class="t s9_4075">PWT from the paging-structure entry Y that references X (or from CR3 if X is in the root paging structure). With PAE paging, the PAT </span>
<span id="t24_4075" class="t s9_4075">memory type for accesses to the PDPTEs is WB. </span>
<span id="t25_4075" class="t s9_4075">2. </span><span id="t26_4075" class="t s9_4075">Earlier versions of this manual used the term “VPID-tagged” to identify linear mappings. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
