INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_4_1_trigger/lab_4_1_trigger.srcs/sources_1/new/d_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_4_1_trigger/lab_4_1_trigger.srcs/sim_1/new/d_trigger_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_trigger_tst
