# Verilog_examples


## instroduction


## Module modeling style

1. Structural style
2. Dataflow style
3. Behavioral or algorithmic style
4. Mixed style