
Movement_Bluetooth_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008648  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002cc  080087e8  080087e8  000097e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ab4  08008ab4  0000a074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008ab4  08008ab4  00009ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008abc  08008abc  0000a074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008abc  08008abc  00009abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ac0  08008ac0  00009ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08008ac4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004de8  20000074  08008b38  0000a074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004e5c  08008b38  0000ae5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019d1f  00000000  00000000  0000a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000391c  00000000  00000000  00023dc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001588  00000000  00000000  000276e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010b5  00000000  00000000  00028c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018612  00000000  00000000  00029d1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017b93  00000000  00000000  0004232f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009aeba  00000000  00000000  00059ec2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f4d7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064e4  00000000  00000000  000f4dc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000fb2a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080087d0 	.word	0x080087d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080087d0 	.word	0x080087d0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <Set_Servo_Angle>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

void Set_Servo_Angle(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t angle)
{
 80005bc:	b480      	push	{r7}
 80005be:	b087      	sub	sp, #28
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	4613      	mov	r3, r2
 80005c8:	71fb      	strb	r3, [r7, #7]
    uint32_t pulse_length = 210 + (angle * (1050 - 210) / 180);
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	f44f 7252 	mov.w	r2, #840	@ 0x348
 80005d0:	fb02 f303 	mul.w	r3, r2, r3
 80005d4:	4a15      	ldr	r2, [pc, #84]	@ (800062c <Set_Servo_Angle+0x70>)
 80005d6:	fb82 1203 	smull	r1, r2, r2, r3
 80005da:	441a      	add	r2, r3
 80005dc:	11d2      	asrs	r2, r2, #7
 80005de:	17db      	asrs	r3, r3, #31
 80005e0:	1ad3      	subs	r3, r2, r3
 80005e2:	33d2      	adds	r3, #210	@ 0xd2
 80005e4:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 80005e6:	68bb      	ldr	r3, [r7, #8]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d104      	bne.n	80005f6 <Set_Servo_Angle+0x3a>
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	697a      	ldr	r2, [r7, #20]
 80005f2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80005f4:	e013      	b.n	800061e <Set_Servo_Angle+0x62>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	2b04      	cmp	r3, #4
 80005fa:	d104      	bne.n	8000606 <Set_Servo_Angle+0x4a>
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	697b      	ldr	r3, [r7, #20]
 8000602:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000604:	e00b      	b.n	800061e <Set_Servo_Angle+0x62>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000606:	68bb      	ldr	r3, [r7, #8]
 8000608:	2b08      	cmp	r3, #8
 800060a:	d104      	bne.n	8000616 <Set_Servo_Angle+0x5a>
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	697b      	ldr	r3, [r7, #20]
 8000612:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000614:	e003      	b.n	800061e <Set_Servo_Angle+0x62>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800061e:	bf00      	nop
 8000620:	371c      	adds	r7, #28
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	b60b60b7 	.word	0xb60b60b7

08000630 <Init_arm>:

void Init_arm()
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1); // Enable motors
 8000634:	2201      	movs	r2, #1
 8000636:	2140      	movs	r1, #64	@ 0x40
 8000638:	4830      	ldr	r0, [pc, #192]	@ (80006fc <Init_arm+0xcc>)
 800063a:	f001 fccf 	bl	8001fdc <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // A0  - M1
 800063e:	2100      	movs	r1, #0
 8000640:	482f      	ldr	r0, [pc, #188]	@ (8000700 <Init_arm+0xd0>)
 8000642:	f002 fabb 	bl	8002bbc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); // D10 - M2
 8000646:	2100      	movs	r1, #0
 8000648:	482e      	ldr	r0, [pc, #184]	@ (8000704 <Init_arm+0xd4>)
 800064a:	f002 fab7 	bl	8002bbc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // D9  - M3
 800064e:	2104      	movs	r1, #4
 8000650:	482d      	ldr	r0, [pc, #180]	@ (8000708 <Init_arm+0xd8>)
 8000652:	f002 fab3 	bl	8002bbc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3); // D6  - M4
 8000656:	2108      	movs	r1, #8
 8000658:	4829      	ldr	r0, [pc, #164]	@ (8000700 <Init_arm+0xd0>)
 800065a:	f002 faaf 	bl	8002bbc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // D5  - M5
 800065e:	2100      	movs	r1, #0
 8000660:	4829      	ldr	r0, [pc, #164]	@ (8000708 <Init_arm+0xd8>)
 8000662:	f002 faab 	bl	8002bbc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // D3  - M6
 8000666:	2104      	movs	r1, #4
 8000668:	4825      	ldr	r0, [pc, #148]	@ (8000700 <Init_arm+0xd0>)
 800066a:	f002 faa7 	bl	8002bbc <HAL_TIM_PWM_Start>

	// Set arm to initial position
    Set_Servo_Angle(&htim2, TIM_CHANNEL_1, current_value_base);
 800066e:	4b27      	ldr	r3, [pc, #156]	@ (800070c <Init_arm+0xdc>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	461a      	mov	r2, r3
 8000674:	2100      	movs	r1, #0
 8000676:	4822      	ldr	r0, [pc, #136]	@ (8000700 <Init_arm+0xd0>)
 8000678:	f7ff ffa0 	bl	80005bc <Set_Servo_Angle>
    HAL_Delay(1500);
 800067c:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000680:	f001 f990 	bl	80019a4 <HAL_Delay>

    Set_Servo_Angle(&htim4, TIM_CHANNEL_1, current_value_shoulder+45);
 8000684:	4b22      	ldr	r3, [pc, #136]	@ (8000710 <Init_arm+0xe0>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	332d      	adds	r3, #45	@ 0x2d
 800068a:	b2db      	uxtb	r3, r3
 800068c:	461a      	mov	r2, r3
 800068e:	2100      	movs	r1, #0
 8000690:	481c      	ldr	r0, [pc, #112]	@ (8000704 <Init_arm+0xd4>)
 8000692:	f7ff ff93 	bl	80005bc <Set_Servo_Angle>
    HAL_Delay(1500);
 8000696:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800069a:	f001 f983 	bl	80019a4 <HAL_Delay>

    Set_Servo_Angle(&htim3, TIM_CHANNEL_2, current_value_elbow);
 800069e:	4b1d      	ldr	r3, [pc, #116]	@ (8000714 <Init_arm+0xe4>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	461a      	mov	r2, r3
 80006a4:	2104      	movs	r1, #4
 80006a6:	4818      	ldr	r0, [pc, #96]	@ (8000708 <Init_arm+0xd8>)
 80006a8:	f7ff ff88 	bl	80005bc <Set_Servo_Angle>
    HAL_Delay(1500);
 80006ac:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80006b0:	f001 f978 	bl	80019a4 <HAL_Delay>

    Set_Servo_Angle(&htim2, TIM_CHANNEL_3, current_value_wrist_ver);
 80006b4:	4b18      	ldr	r3, [pc, #96]	@ (8000718 <Init_arm+0xe8>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	461a      	mov	r2, r3
 80006ba:	2108      	movs	r1, #8
 80006bc:	4810      	ldr	r0, [pc, #64]	@ (8000700 <Init_arm+0xd0>)
 80006be:	f7ff ff7d 	bl	80005bc <Set_Servo_Angle>
    HAL_Delay(1500);
 80006c2:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80006c6:	f001 f96d 	bl	80019a4 <HAL_Delay>

    Set_Servo_Angle(&htim3, TIM_CHANNEL_1, current_value_wrist_rot);
 80006ca:	4b14      	ldr	r3, [pc, #80]	@ (800071c <Init_arm+0xec>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	461a      	mov	r2, r3
 80006d0:	2100      	movs	r1, #0
 80006d2:	480d      	ldr	r0, [pc, #52]	@ (8000708 <Init_arm+0xd8>)
 80006d4:	f7ff ff72 	bl	80005bc <Set_Servo_Angle>
    HAL_Delay(1500);
 80006d8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80006dc:	f001 f962 	bl	80019a4 <HAL_Delay>

    Set_Servo_Angle(&htim2, TIM_CHANNEL_2, current_value_gripper);
 80006e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <Init_arm+0xf0>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	461a      	mov	r2, r3
 80006e6:	2104      	movs	r1, #4
 80006e8:	4805      	ldr	r0, [pc, #20]	@ (8000700 <Init_arm+0xd0>)
 80006ea:	f7ff ff67 	bl	80005bc <Set_Servo_Angle>
    HAL_Delay(1500);
 80006ee:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80006f2:	f001 f957 	bl	80019a4 <HAL_Delay>
}
 80006f6:	bf00      	nop
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40020000 	.word	0x40020000
 8000700:	20000090 	.word	0x20000090
 8000704:	20000120 	.word	0x20000120
 8000708:	200000d8 	.word	0x200000d8
 800070c:	20000000 	.word	0x20000000
 8000710:	20000001 	.word	0x20000001
 8000714:	20000002 	.word	0x20000002
 8000718:	20000003 	.word	0x20000003
 800071c:	20000004 	.word	0x20000004
 8000720:	20000005 	.word	0x20000005

08000724 <MoveArm>:


void MoveArm(uint8_t base_angle, uint8_t shoulder_angle, uint8_t elbow_angle, uint8_t wrist_ver_angle, uint8_t wrist_rot_angle, uint8_t gripper_angle)
{
 8000724:	b590      	push	{r4, r7, lr}
 8000726:	b085      	sub	sp, #20
 8000728:	af00      	add	r7, sp, #0
 800072a:	4604      	mov	r4, r0
 800072c:	4608      	mov	r0, r1
 800072e:	4611      	mov	r1, r2
 8000730:	461a      	mov	r2, r3
 8000732:	4623      	mov	r3, r4
 8000734:	71fb      	strb	r3, [r7, #7]
 8000736:	4603      	mov	r3, r0
 8000738:	71bb      	strb	r3, [r7, #6]
 800073a:	460b      	mov	r3, r1
 800073c:	717b      	strb	r3, [r7, #5]
 800073e:	4613      	mov	r3, r2
 8000740:	713b      	strb	r3, [r7, #4]
    int isMoving = 1;
 8000742:	2301      	movs	r3, #1
 8000744:	60fb      	str	r3, [r7, #12]

    while (isMoving)
 8000746:	e0de      	b.n	8000906 <MoveArm+0x1e2>
    {
        if (current_value_base != base_angle)
 8000748:	4b73      	ldr	r3, [pc, #460]	@ (8000918 <MoveArm+0x1f4>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	79fa      	ldrb	r2, [r7, #7]
 800074e:	429a      	cmp	r2, r3
 8000750:	d018      	beq.n	8000784 <MoveArm+0x60>
        {
            if (current_value_base > base_angle)
 8000752:	4b71      	ldr	r3, [pc, #452]	@ (8000918 <MoveArm+0x1f4>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	79fa      	ldrb	r2, [r7, #7]
 8000758:	429a      	cmp	r2, r3
 800075a:	d206      	bcs.n	800076a <MoveArm+0x46>
            {
            	current_value_base--;
 800075c:	4b6e      	ldr	r3, [pc, #440]	@ (8000918 <MoveArm+0x1f4>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	3b01      	subs	r3, #1
 8000762:	b2da      	uxtb	r2, r3
 8000764:	4b6c      	ldr	r3, [pc, #432]	@ (8000918 <MoveArm+0x1f4>)
 8000766:	701a      	strb	r2, [r3, #0]
 8000768:	e005      	b.n	8000776 <MoveArm+0x52>
            }
            else
            {
            	current_value_base++;
 800076a:	4b6b      	ldr	r3, [pc, #428]	@ (8000918 <MoveArm+0x1f4>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	3301      	adds	r3, #1
 8000770:	b2da      	uxtb	r2, r3
 8000772:	4b69      	ldr	r3, [pc, #420]	@ (8000918 <MoveArm+0x1f4>)
 8000774:	701a      	strb	r2, [r3, #0]
            }

            Set_Servo_Angle(&htim2, TIM_CHANNEL_1, current_value_base);
 8000776:	4b68      	ldr	r3, [pc, #416]	@ (8000918 <MoveArm+0x1f4>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	461a      	mov	r2, r3
 800077c:	2100      	movs	r1, #0
 800077e:	4867      	ldr	r0, [pc, #412]	@ (800091c <MoveArm+0x1f8>)
 8000780:	f7ff ff1c 	bl	80005bc <Set_Servo_Angle>
        }

        if ((current_value_shoulder + 45) != shoulder_angle + 45)
 8000784:	4b66      	ldr	r3, [pc, #408]	@ (8000920 <MoveArm+0x1fc>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	79ba      	ldrb	r2, [r7, #6]
 800078a:	429a      	cmp	r2, r3
 800078c:	d01a      	beq.n	80007c4 <MoveArm+0xa0>
        {
            if ((current_value_shoulder + 45) > shoulder_angle + 45)
 800078e:	4b64      	ldr	r3, [pc, #400]	@ (8000920 <MoveArm+0x1fc>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	79ba      	ldrb	r2, [r7, #6]
 8000794:	429a      	cmp	r2, r3
 8000796:	d206      	bcs.n	80007a6 <MoveArm+0x82>
            {
            	current_value_shoulder--;
 8000798:	4b61      	ldr	r3, [pc, #388]	@ (8000920 <MoveArm+0x1fc>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	3b01      	subs	r3, #1
 800079e:	b2da      	uxtb	r2, r3
 80007a0:	4b5f      	ldr	r3, [pc, #380]	@ (8000920 <MoveArm+0x1fc>)
 80007a2:	701a      	strb	r2, [r3, #0]
 80007a4:	e005      	b.n	80007b2 <MoveArm+0x8e>
            }
            else
            {
            	current_value_shoulder++;
 80007a6:	4b5e      	ldr	r3, [pc, #376]	@ (8000920 <MoveArm+0x1fc>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	3301      	adds	r3, #1
 80007ac:	b2da      	uxtb	r2, r3
 80007ae:	4b5c      	ldr	r3, [pc, #368]	@ (8000920 <MoveArm+0x1fc>)
 80007b0:	701a      	strb	r2, [r3, #0]
            }

            Set_Servo_Angle(&htim4, TIM_CHANNEL_1, current_value_shoulder + 45);
 80007b2:	4b5b      	ldr	r3, [pc, #364]	@ (8000920 <MoveArm+0x1fc>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	332d      	adds	r3, #45	@ 0x2d
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	461a      	mov	r2, r3
 80007bc:	2100      	movs	r1, #0
 80007be:	4859      	ldr	r0, [pc, #356]	@ (8000924 <MoveArm+0x200>)
 80007c0:	f7ff fefc 	bl	80005bc <Set_Servo_Angle>
        }

        if (current_value_elbow != elbow_angle)
 80007c4:	4b58      	ldr	r3, [pc, #352]	@ (8000928 <MoveArm+0x204>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	797a      	ldrb	r2, [r7, #5]
 80007ca:	429a      	cmp	r2, r3
 80007cc:	d018      	beq.n	8000800 <MoveArm+0xdc>
        {
            if (current_value_elbow > elbow_angle)
 80007ce:	4b56      	ldr	r3, [pc, #344]	@ (8000928 <MoveArm+0x204>)
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	797a      	ldrb	r2, [r7, #5]
 80007d4:	429a      	cmp	r2, r3
 80007d6:	d206      	bcs.n	80007e6 <MoveArm+0xc2>
            {
            	current_value_elbow--;
 80007d8:	4b53      	ldr	r3, [pc, #332]	@ (8000928 <MoveArm+0x204>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	3b01      	subs	r3, #1
 80007de:	b2da      	uxtb	r2, r3
 80007e0:	4b51      	ldr	r3, [pc, #324]	@ (8000928 <MoveArm+0x204>)
 80007e2:	701a      	strb	r2, [r3, #0]
 80007e4:	e005      	b.n	80007f2 <MoveArm+0xce>
            }
            else
            {
            	current_value_elbow++;
 80007e6:	4b50      	ldr	r3, [pc, #320]	@ (8000928 <MoveArm+0x204>)
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	3301      	adds	r3, #1
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	4b4e      	ldr	r3, [pc, #312]	@ (8000928 <MoveArm+0x204>)
 80007f0:	701a      	strb	r2, [r3, #0]
            }

            Set_Servo_Angle(&htim3, TIM_CHANNEL_2, current_value_elbow);
 80007f2:	4b4d      	ldr	r3, [pc, #308]	@ (8000928 <MoveArm+0x204>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	461a      	mov	r2, r3
 80007f8:	2104      	movs	r1, #4
 80007fa:	484c      	ldr	r0, [pc, #304]	@ (800092c <MoveArm+0x208>)
 80007fc:	f7ff fede 	bl	80005bc <Set_Servo_Angle>
        }

        if (current_value_wrist_ver != wrist_ver_angle)
 8000800:	4b4b      	ldr	r3, [pc, #300]	@ (8000930 <MoveArm+0x20c>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	793a      	ldrb	r2, [r7, #4]
 8000806:	429a      	cmp	r2, r3
 8000808:	d018      	beq.n	800083c <MoveArm+0x118>
        {
            if (current_value_wrist_ver > wrist_ver_angle)
 800080a:	4b49      	ldr	r3, [pc, #292]	@ (8000930 <MoveArm+0x20c>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	793a      	ldrb	r2, [r7, #4]
 8000810:	429a      	cmp	r2, r3
 8000812:	d206      	bcs.n	8000822 <MoveArm+0xfe>
            {
            	current_value_wrist_ver--;
 8000814:	4b46      	ldr	r3, [pc, #280]	@ (8000930 <MoveArm+0x20c>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	3b01      	subs	r3, #1
 800081a:	b2da      	uxtb	r2, r3
 800081c:	4b44      	ldr	r3, [pc, #272]	@ (8000930 <MoveArm+0x20c>)
 800081e:	701a      	strb	r2, [r3, #0]
 8000820:	e005      	b.n	800082e <MoveArm+0x10a>
            }
            else
            {
            	current_value_wrist_ver++;
 8000822:	4b43      	ldr	r3, [pc, #268]	@ (8000930 <MoveArm+0x20c>)
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	3301      	adds	r3, #1
 8000828:	b2da      	uxtb	r2, r3
 800082a:	4b41      	ldr	r3, [pc, #260]	@ (8000930 <MoveArm+0x20c>)
 800082c:	701a      	strb	r2, [r3, #0]
            }

            Set_Servo_Angle(&htim2, TIM_CHANNEL_3, current_value_wrist_ver);
 800082e:	4b40      	ldr	r3, [pc, #256]	@ (8000930 <MoveArm+0x20c>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	461a      	mov	r2, r3
 8000834:	2108      	movs	r1, #8
 8000836:	4839      	ldr	r0, [pc, #228]	@ (800091c <MoveArm+0x1f8>)
 8000838:	f7ff fec0 	bl	80005bc <Set_Servo_Angle>
        }

        if (current_value_wrist_rot != wrist_rot_angle)
 800083c:	4b3d      	ldr	r3, [pc, #244]	@ (8000934 <MoveArm+0x210>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000844:	429a      	cmp	r2, r3
 8000846:	d019      	beq.n	800087c <MoveArm+0x158>
        {
            if (current_value_wrist_rot > wrist_rot_angle)
 8000848:	4b3a      	ldr	r3, [pc, #232]	@ (8000934 <MoveArm+0x210>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000850:	429a      	cmp	r2, r3
 8000852:	d206      	bcs.n	8000862 <MoveArm+0x13e>
            {
            	current_value_wrist_rot--;
 8000854:	4b37      	ldr	r3, [pc, #220]	@ (8000934 <MoveArm+0x210>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	3b01      	subs	r3, #1
 800085a:	b2da      	uxtb	r2, r3
 800085c:	4b35      	ldr	r3, [pc, #212]	@ (8000934 <MoveArm+0x210>)
 800085e:	701a      	strb	r2, [r3, #0]
 8000860:	e005      	b.n	800086e <MoveArm+0x14a>
            }
            else
                current_value_wrist_rot++;
 8000862:	4b34      	ldr	r3, [pc, #208]	@ (8000934 <MoveArm+0x210>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	3301      	adds	r3, #1
 8000868:	b2da      	uxtb	r2, r3
 800086a:	4b32      	ldr	r3, [pc, #200]	@ (8000934 <MoveArm+0x210>)
 800086c:	701a      	strb	r2, [r3, #0]

            Set_Servo_Angle(&htim3, TIM_CHANNEL_1, current_value_wrist_rot);
 800086e:	4b31      	ldr	r3, [pc, #196]	@ (8000934 <MoveArm+0x210>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	461a      	mov	r2, r3
 8000874:	2100      	movs	r1, #0
 8000876:	482d      	ldr	r0, [pc, #180]	@ (800092c <MoveArm+0x208>)
 8000878:	f7ff fea0 	bl	80005bc <Set_Servo_Angle>
        }

        if (current_value_gripper != gripper_angle)
 800087c:	4b2e      	ldr	r3, [pc, #184]	@ (8000938 <MoveArm+0x214>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000884:	429a      	cmp	r2, r3
 8000886:	d019      	beq.n	80008bc <MoveArm+0x198>
        {
            if (current_value_gripper > gripper_angle)
 8000888:	4b2b      	ldr	r3, [pc, #172]	@ (8000938 <MoveArm+0x214>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000890:	429a      	cmp	r2, r3
 8000892:	d206      	bcs.n	80008a2 <MoveArm+0x17e>
            {
            	current_value_gripper--;
 8000894:	4b28      	ldr	r3, [pc, #160]	@ (8000938 <MoveArm+0x214>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	3b01      	subs	r3, #1
 800089a:	b2da      	uxtb	r2, r3
 800089c:	4b26      	ldr	r3, [pc, #152]	@ (8000938 <MoveArm+0x214>)
 800089e:	701a      	strb	r2, [r3, #0]
 80008a0:	e005      	b.n	80008ae <MoveArm+0x18a>
            }
            else
            {
            	current_value_gripper++;
 80008a2:	4b25      	ldr	r3, [pc, #148]	@ (8000938 <MoveArm+0x214>)
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	3301      	adds	r3, #1
 80008a8:	b2da      	uxtb	r2, r3
 80008aa:	4b23      	ldr	r3, [pc, #140]	@ (8000938 <MoveArm+0x214>)
 80008ac:	701a      	strb	r2, [r3, #0]
            }

            Set_Servo_Angle(&htim2, TIM_CHANNEL_2, current_value_gripper);
 80008ae:	4b22      	ldr	r3, [pc, #136]	@ (8000938 <MoveArm+0x214>)
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	461a      	mov	r2, r3
 80008b4:	2104      	movs	r1, #4
 80008b6:	4819      	ldr	r0, [pc, #100]	@ (800091c <MoveArm+0x1f8>)
 80008b8:	f7ff fe80 	bl	80005bc <Set_Servo_Angle>
        }

        HAL_Delay(25);
 80008bc:	2019      	movs	r0, #25
 80008be:	f001 f871 	bl	80019a4 <HAL_Delay>

        if ((current_value_base == base_angle) &&
 80008c2:	4b15      	ldr	r3, [pc, #84]	@ (8000918 <MoveArm+0x1f4>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	79fa      	ldrb	r2, [r7, #7]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	d11c      	bne.n	8000906 <MoveArm+0x1e2>
            (current_value_shoulder + 45 == shoulder_angle + 45) &&
 80008cc:	4b14      	ldr	r3, [pc, #80]	@ (8000920 <MoveArm+0x1fc>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
        if ((current_value_base == base_angle) &&
 80008d0:	79ba      	ldrb	r2, [r7, #6]
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d117      	bne.n	8000906 <MoveArm+0x1e2>
            (current_value_elbow == elbow_angle) &&
 80008d6:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <MoveArm+0x204>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
            (current_value_shoulder + 45 == shoulder_angle + 45) &&
 80008da:	797a      	ldrb	r2, [r7, #5]
 80008dc:	429a      	cmp	r2, r3
 80008de:	d112      	bne.n	8000906 <MoveArm+0x1e2>
            (current_value_wrist_ver == wrist_ver_angle) &&
 80008e0:	4b13      	ldr	r3, [pc, #76]	@ (8000930 <MoveArm+0x20c>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
            (current_value_elbow == elbow_angle) &&
 80008e4:	793a      	ldrb	r2, [r7, #4]
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d10d      	bne.n	8000906 <MoveArm+0x1e2>
            (current_value_wrist_rot == wrist_rot_angle) &&
 80008ea:	4b12      	ldr	r3, [pc, #72]	@ (8000934 <MoveArm+0x210>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
            (current_value_wrist_ver == wrist_ver_angle) &&
 80008ee:	f897 2020 	ldrb.w	r2, [r7, #32]
 80008f2:	429a      	cmp	r2, r3
 80008f4:	d107      	bne.n	8000906 <MoveArm+0x1e2>
            (current_value_gripper == gripper_angle))
 80008f6:	4b10      	ldr	r3, [pc, #64]	@ (8000938 <MoveArm+0x214>)
 80008f8:	781b      	ldrb	r3, [r3, #0]
            (current_value_wrist_rot == wrist_rot_angle) &&
 80008fa:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80008fe:	429a      	cmp	r2, r3
 8000900:	d101      	bne.n	8000906 <MoveArm+0x1e2>
        {
        	isMoving = 0;
 8000902:	2300      	movs	r3, #0
 8000904:	60fb      	str	r3, [r7, #12]
    while (isMoving)
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	2b00      	cmp	r3, #0
 800090a:	f47f af1d 	bne.w	8000748 <MoveArm+0x24>
        }
    }
}
 800090e:	bf00      	nop
 8000910:	bf00      	nop
 8000912:	3714      	adds	r7, #20
 8000914:	46bd      	mov	sp, r7
 8000916:	bd90      	pop	{r4, r7, pc}
 8000918:	20000000 	.word	0x20000000
 800091c:	20000090 	.word	0x20000090
 8000920:	20000001 	.word	0x20000001
 8000924:	20000120 	.word	0x20000120
 8000928:	20000002 	.word	0x20000002
 800092c:	200000d8 	.word	0x200000d8
 8000930:	20000003 	.word	0x20000003
 8000934:	20000004 	.word	0x20000004
 8000938:	20000005 	.word	0x20000005

0800093c <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800093c:	b590      	push	{r4, r7, lr}
 800093e:	b0a5      	sub	sp, #148	@ 0x94
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a77      	ldr	r2, [pc, #476]	@ (8000b28 <HAL_UART_RxCpltCallback+0x1ec>)
 800094a:	4293      	cmp	r3, r2
 800094c:	f040 80e7 	bne.w	8000b1e <HAL_UART_RxCpltCallback+0x1e2>
	        char response_msg[100];
	        char temp_buffer[21]; // Create a copy if you need to preserve the original
	        for(int i = 0; i < 21; i++)
 8000950:	2300      	movs	r3, #0
 8000952:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000956:	e01b      	b.n	8000990 <HAL_UART_RxCpltCallback+0x54>
	       	        	buffer_q[index_buffer_write.value][i] = buffer[i];
 8000958:	4b74      	ldr	r3, [pc, #464]	@ (8000b2c <HAL_UART_RxCpltCallback+0x1f0>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8000960:	b2db      	uxtb	r3, r3
 8000962:	4618      	mov	r0, r3
 8000964:	4a72      	ldr	r2, [pc, #456]	@ (8000b30 <HAL_UART_RxCpltCallback+0x1f4>)
 8000966:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800096a:	4413      	add	r3, r2
 800096c:	781c      	ldrb	r4, [r3, #0]
 800096e:	4971      	ldr	r1, [pc, #452]	@ (8000b34 <HAL_UART_RxCpltCallback+0x1f8>)
 8000970:	4603      	mov	r3, r0
 8000972:	005b      	lsls	r3, r3, #1
 8000974:	4403      	add	r3, r0
 8000976:	00da      	lsls	r2, r3, #3
 8000978:	1ad2      	subs	r2, r2, r3
 800097a:	440a      	add	r2, r1
 800097c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000980:	4413      	add	r3, r2
 8000982:	4622      	mov	r2, r4
 8000984:	701a      	strb	r2, [r3, #0]
	        for(int i = 0; i < 21; i++)
 8000986:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800098a:	3301      	adds	r3, #1
 800098c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000990:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000994:	2b14      	cmp	r3, #20
 8000996:	dddf      	ble.n	8000958 <HAL_UART_RxCpltCallback+0x1c>

	        strcpy(temp_buffer, buffer_q[index_buffer_read.value]); // Copy the original string
 8000998:	4b67      	ldr	r3, [pc, #412]	@ (8000b38 <HAL_UART_RxCpltCallback+0x1fc>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	461a      	mov	r2, r3
 80009a4:	4613      	mov	r3, r2
 80009a6:	005b      	lsls	r3, r3, #1
 80009a8:	4413      	add	r3, r2
 80009aa:	00da      	lsls	r2, r3, #3
 80009ac:	1ad2      	subs	r2, r2, r3
 80009ae:	4b61      	ldr	r3, [pc, #388]	@ (8000b34 <HAL_UART_RxCpltCallback+0x1f8>)
 80009b0:	441a      	add	r2, r3
 80009b2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80009b6:	4611      	mov	r1, r2
 80009b8:	4618      	mov	r0, r3
 80009ba:	f007 f8d6 	bl	8007b6a <strcpy>



	        if(++index_buffer_write.value == index_buffer_read.value){
 80009be:	4b5b      	ldr	r3, [pc, #364]	@ (8000b2c <HAL_UART_RxCpltCallback+0x1f0>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80009c6:	b2db      	uxtb	r3, r3
 80009c8:	3301      	adds	r3, #1
 80009ca:	f003 0307 	and.w	r3, r3, #7
 80009ce:	b2d9      	uxtb	r1, r3
 80009d0:	4a56      	ldr	r2, [pc, #344]	@ (8000b2c <HAL_UART_RxCpltCallback+0x1f0>)
 80009d2:	7813      	ldrb	r3, [r2, #0]
 80009d4:	f361 0302 	bfi	r3, r1, #0, #3
 80009d8:	7013      	strb	r3, [r2, #0]
 80009da:	4b54      	ldr	r3, [pc, #336]	@ (8000b2c <HAL_UART_RxCpltCallback+0x1f0>)
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80009e2:	b2da      	uxtb	r2, r3
 80009e4:	4b54      	ldr	r3, [pc, #336]	@ (8000b38 <HAL_UART_RxCpltCallback+0x1fc>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	429a      	cmp	r2, r3
 80009f0:	d102      	bne.n	80009f8 <HAL_UART_RxCpltCallback+0xbc>
	        	is_buffer_full = 1;
 80009f2:	4b52      	ldr	r3, [pc, #328]	@ (8000b3c <HAL_UART_RxCpltCallback+0x200>)
 80009f4:	2201      	movs	r2, #1
 80009f6:	601a      	str	r2, [r3, #0]
	        }
	        char *token;

	            token = strtok(temp_buffer, ",");
 80009f8:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80009fc:	4950      	ldr	r1, [pc, #320]	@ (8000b40 <HAL_UART_RxCpltCallback+0x204>)
 80009fe:	4618      	mov	r0, r3
 8000a00:	f006 ff86 	bl	8007910 <strtok>
 8000a04:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
	            if (token != NULL) {
 8000a08:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d007      	beq.n	8000a20 <HAL_UART_RxCpltCallback+0xe4>
	                base_angle = atoi(token);
 8000a10:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8000a14:	f006 fdd8 	bl	80075c8 <atoi>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	b2da      	uxtb	r2, r3
 8000a1c:	4b49      	ldr	r3, [pc, #292]	@ (8000b44 <HAL_UART_RxCpltCallback+0x208>)
 8000a1e:	701a      	strb	r2, [r3, #0]
	            }

	            token = strtok(NULL, ",");
 8000a20:	4947      	ldr	r1, [pc, #284]	@ (8000b40 <HAL_UART_RxCpltCallback+0x204>)
 8000a22:	2000      	movs	r0, #0
 8000a24:	f006 ff74 	bl	8007910 <strtok>
 8000a28:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
	            if (token != NULL) {
 8000a2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d007      	beq.n	8000a44 <HAL_UART_RxCpltCallback+0x108>
	                shoulder_angle = atoi(token);
 8000a34:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8000a38:	f006 fdc6 	bl	80075c8 <atoi>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	b2da      	uxtb	r2, r3
 8000a40:	4b41      	ldr	r3, [pc, #260]	@ (8000b48 <HAL_UART_RxCpltCallback+0x20c>)
 8000a42:	701a      	strb	r2, [r3, #0]
	            }

	            token = strtok(NULL, ",");
 8000a44:	493e      	ldr	r1, [pc, #248]	@ (8000b40 <HAL_UART_RxCpltCallback+0x204>)
 8000a46:	2000      	movs	r0, #0
 8000a48:	f006 ff62 	bl	8007910 <strtok>
 8000a4c:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
	            if (token != NULL) {
 8000a50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d007      	beq.n	8000a68 <HAL_UART_RxCpltCallback+0x12c>
	                elbow_angle = atoi(token);
 8000a58:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8000a5c:	f006 fdb4 	bl	80075c8 <atoi>
 8000a60:	4603      	mov	r3, r0
 8000a62:	b2da      	uxtb	r2, r3
 8000a64:	4b39      	ldr	r3, [pc, #228]	@ (8000b4c <HAL_UART_RxCpltCallback+0x210>)
 8000a66:	701a      	strb	r2, [r3, #0]
	            }

	            token = strtok(NULL, ",");
 8000a68:	4935      	ldr	r1, [pc, #212]	@ (8000b40 <HAL_UART_RxCpltCallback+0x204>)
 8000a6a:	2000      	movs	r0, #0
 8000a6c:	f006 ff50 	bl	8007910 <strtok>
 8000a70:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
	            if (token != NULL) {
 8000a74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d007      	beq.n	8000a8c <HAL_UART_RxCpltCallback+0x150>
	                wrist_ver_angle = atoi(token);
 8000a7c:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8000a80:	f006 fda2 	bl	80075c8 <atoi>
 8000a84:	4603      	mov	r3, r0
 8000a86:	b2da      	uxtb	r2, r3
 8000a88:	4b31      	ldr	r3, [pc, #196]	@ (8000b50 <HAL_UART_RxCpltCallback+0x214>)
 8000a8a:	701a      	strb	r2, [r3, #0]
	            }

	            token = strtok(NULL, ",");
 8000a8c:	492c      	ldr	r1, [pc, #176]	@ (8000b40 <HAL_UART_RxCpltCallback+0x204>)
 8000a8e:	2000      	movs	r0, #0
 8000a90:	f006 ff3e 	bl	8007910 <strtok>
 8000a94:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
	            if (token != NULL) {
 8000a98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d007      	beq.n	8000ab0 <HAL_UART_RxCpltCallback+0x174>
	            	wrist_rot_angle = atoi(token);
 8000aa0:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8000aa4:	f006 fd90 	bl	80075c8 <atoi>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	b2da      	uxtb	r2, r3
 8000aac:	4b29      	ldr	r3, [pc, #164]	@ (8000b54 <HAL_UART_RxCpltCallback+0x218>)
 8000aae:	701a      	strb	r2, [r3, #0]
	            }

	            token = strtok(NULL, ",");
 8000ab0:	4923      	ldr	r1, [pc, #140]	@ (8000b40 <HAL_UART_RxCpltCallback+0x204>)
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	f006 ff2c 	bl	8007910 <strtok>
 8000ab8:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
	            if (token != NULL) {
 8000abc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d007      	beq.n	8000ad4 <HAL_UART_RxCpltCallback+0x198>
	                detected_class = atoi(token);
 8000ac4:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8000ac8:	f006 fd7e 	bl	80075c8 <atoi>
 8000acc:	4603      	mov	r3, r0
 8000ace:	b2da      	uxtb	r2, r3
 8000ad0:	4b21      	ldr	r3, [pc, #132]	@ (8000b58 <HAL_UART_RxCpltCallback+0x21c>)
 8000ad2:	701a      	strb	r2, [r3, #0]
	            }
	            move_arm = 1;
 8000ad4:	4b21      	ldr	r3, [pc, #132]	@ (8000b5c <HAL_UART_RxCpltCallback+0x220>)
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	601a      	str	r2, [r3, #0]
	        // Construct the response message
	        strcpy(response_msg, "Received: ");
 8000ada:	f107 030c 	add.w	r3, r7, #12
 8000ade:	4a20      	ldr	r2, [pc, #128]	@ (8000b60 <HAL_UART_RxCpltCallback+0x224>)
 8000ae0:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ae2:	c303      	stmia	r3!, {r0, r1}
 8000ae4:	801a      	strh	r2, [r3, #0]
 8000ae6:	3302      	adds	r3, #2
 8000ae8:	0c12      	lsrs	r2, r2, #16
 8000aea:	701a      	strb	r2, [r3, #0]
	        strcat(response_msg, (char*)buffer); // Cast to char* is fine here as it's null-terminated
 8000aec:	f107 030c 	add.w	r3, r7, #12
 8000af0:	490f      	ldr	r1, [pc, #60]	@ (8000b30 <HAL_UART_RxCpltCallback+0x1f4>)
 8000af2:	4618      	mov	r0, r3
 8000af4:	f006 fefd 	bl	80078f2 <strcat>

	        // Transmit the response
	        HAL_UART_Transmit(&huart1, (uint8_t*) response_msg, strlen(response_msg), HAL_MAX_DELAY);
 8000af8:	f107 030c 	add.w	r3, r7, #12
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff fb6f 	bl	80001e0 <strlen>
 8000b02:	4603      	mov	r3, r0
 8000b04:	b29a      	uxth	r2, r3
 8000b06:	f107 010c 	add.w	r1, r7, #12
 8000b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b0e:	4815      	ldr	r0, [pc, #84]	@ (8000b64 <HAL_UART_RxCpltCallback+0x228>)
 8000b10:	f002 ff4a 	bl	80039a8 <HAL_UART_Transmit>

	        // Re-enable the receive interrupt *after* processing the current data
	        HAL_UART_Receive_IT(&huart1, buffer, 21);
 8000b14:	2215      	movs	r2, #21
 8000b16:	4906      	ldr	r1, [pc, #24]	@ (8000b30 <HAL_UART_RxCpltCallback+0x1f4>)
 8000b18:	4812      	ldr	r0, [pc, #72]	@ (8000b64 <HAL_UART_RxCpltCallback+0x228>)
 8000b1a:	f002 ffd0 	bl	8003abe <HAL_UART_Receive_IT>

	}
}
 8000b1e:	bf00      	nop
 8000b20:	3794      	adds	r7, #148	@ 0x94
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd90      	pop	{r4, r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40011000 	.word	0x40011000
 8000b2c:	20000204 	.word	0x20000204
 8000b30:	200002b8 	.word	0x200002b8
 8000b34:	20000210 	.word	0x20000210
 8000b38:	20000208 	.word	0x20000208
 8000b3c:	2000020c 	.word	0x2000020c
 8000b40:	08008810 	.word	0x08008810
 8000b44:	200002cd 	.word	0x200002cd
 8000b48:	200002ce 	.word	0x200002ce
 8000b4c:	200002cf 	.word	0x200002cf
 8000b50:	200002d0 	.word	0x200002d0
 8000b54:	200002d1 	.word	0x200002d1
 8000b58:	200002d2 	.word	0x200002d2
 8000b5c:	200002d4 	.word	0x200002d4
 8000b60:	08008814 	.word	0x08008814
 8000b64:	20000168 	.word	0x20000168

08000b68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b68:	b5b0      	push	{r4, r5, r7, lr}
 8000b6a:	b088      	sub	sp, #32
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b6e:	f000 fed7 	bl	8001920 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b72:	f000 f85d 	bl	8000c30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b76:	f000 fa9d 	bl	80010b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b7a:	f000 fa71 	bl	8001060 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000b7e:	f000 f8c1 	bl	8000d04 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b82:	f000 f94b 	bl	8000e1c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000b86:	f000 f9cb 	bl	8000f20 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000b8a:	f000 fa3f 	bl	800100c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  char temp_msg[32];
  strcpy(temp_msg, "HC-05 Initialised!\n");
 8000b8e:	463b      	mov	r3, r7
 8000b90:	4a1b      	ldr	r2, [pc, #108]	@ (8000c00 <main+0x98>)
 8000b92:	461c      	mov	r4, r3
 8000b94:	4615      	mov	r5, r2
 8000b96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b9a:	682b      	ldr	r3, [r5, #0]
 8000b9c:	6023      	str	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, (uint8_t*) temp_msg, strlen(temp_msg), HAL_MAX_DELAY);
 8000b9e:	463b      	mov	r3, r7
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fb1d 	bl	80001e0 <strlen>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	b29a      	uxth	r2, r3
 8000baa:	4639      	mov	r1, r7
 8000bac:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb0:	4814      	ldr	r0, [pc, #80]	@ (8000c04 <main+0x9c>)
 8000bb2:	f002 fef9 	bl	80039a8 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart1, buffer, 21);
 8000bb6:	2215      	movs	r2, #21
 8000bb8:	4913      	ldr	r1, [pc, #76]	@ (8000c08 <main+0xa0>)
 8000bba:	4812      	ldr	r0, [pc, #72]	@ (8000c04 <main+0x9c>)
 8000bbc:	f002 ff7f 	bl	8003abe <HAL_UART_Receive_IT>

  Init_arm();
 8000bc0:	f7ff fd36 	bl	8000630 <Init_arm>
  move_gripper(30);*/

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000bc4:	f003 ff50 	bl	8004a68 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of bluetooth */
  bluetoothHandle = osThreadNew(BluetoothTask, NULL, &bluetooth_attributes);
 8000bc8:	4a10      	ldr	r2, [pc, #64]	@ (8000c0c <main+0xa4>)
 8000bca:	2100      	movs	r1, #0
 8000bcc:	4810      	ldr	r0, [pc, #64]	@ (8000c10 <main+0xa8>)
 8000bce:	f003 ff95 	bl	8004afc <osThreadNew>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	4a0f      	ldr	r2, [pc, #60]	@ (8000c14 <main+0xac>)
 8000bd6:	6013      	str	r3, [r2, #0]

  /* creation of moveRobotArm */
  moveRobotArmHandle = osThreadNew(MoveRobotArmTask, NULL, &moveRobotArm_attributes);
 8000bd8:	4a0f      	ldr	r2, [pc, #60]	@ (8000c18 <main+0xb0>)
 8000bda:	2100      	movs	r1, #0
 8000bdc:	480f      	ldr	r0, [pc, #60]	@ (8000c1c <main+0xb4>)
 8000bde:	f003 ff8d 	bl	8004afc <osThreadNew>
 8000be2:	4603      	mov	r3, r0
 8000be4:	4a0e      	ldr	r2, [pc, #56]	@ (8000c20 <main+0xb8>)
 8000be6:	6013      	str	r3, [r2, #0]

  /* creation of colorSensor */
  colorSensorHandle = osThreadNew(ColorSensorTask, NULL, &colorSensor_attributes);
 8000be8:	4a0e      	ldr	r2, [pc, #56]	@ (8000c24 <main+0xbc>)
 8000bea:	2100      	movs	r1, #0
 8000bec:	480e      	ldr	r0, [pc, #56]	@ (8000c28 <main+0xc0>)
 8000bee:	f003 ff85 	bl	8004afc <osThreadNew>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	4a0d      	ldr	r2, [pc, #52]	@ (8000c2c <main+0xc4>)
 8000bf6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000bf8:	f003 ff5a 	bl	8004ab0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <main+0x94>
 8000c00:	08008820 	.word	0x08008820
 8000c04:	20000168 	.word	0x20000168
 8000c08:	200002b8 	.word	0x200002b8
 8000c0c:	0800884c 	.word	0x0800884c
 8000c10:	08001191 	.word	0x08001191
 8000c14:	200001f8 	.word	0x200001f8
 8000c18:	08008870 	.word	0x08008870
 8000c1c:	080011a1 	.word	0x080011a1
 8000c20:	200001fc 	.word	0x200001fc
 8000c24:	08008894 	.word	0x08008894
 8000c28:	08001219 	.word	0x08001219
 8000c2c:	20000200 	.word	0x20000200

08000c30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b094      	sub	sp, #80	@ 0x50
 8000c34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c36:	f107 0320 	add.w	r3, r7, #32
 8000c3a:	2230      	movs	r2, #48	@ 0x30
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f006 fe4f 	bl	80078e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c44:	f107 030c 	add.w	r3, r7, #12
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	609a      	str	r2, [r3, #8]
 8000c50:	60da      	str	r2, [r3, #12]
 8000c52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c54:	2300      	movs	r3, #0
 8000c56:	60bb      	str	r3, [r7, #8]
 8000c58:	4b28      	ldr	r3, [pc, #160]	@ (8000cfc <SystemClock_Config+0xcc>)
 8000c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5c:	4a27      	ldr	r2, [pc, #156]	@ (8000cfc <SystemClock_Config+0xcc>)
 8000c5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c62:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c64:	4b25      	ldr	r3, [pc, #148]	@ (8000cfc <SystemClock_Config+0xcc>)
 8000c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c70:	2300      	movs	r3, #0
 8000c72:	607b      	str	r3, [r7, #4]
 8000c74:	4b22      	ldr	r3, [pc, #136]	@ (8000d00 <SystemClock_Config+0xd0>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a21      	ldr	r2, [pc, #132]	@ (8000d00 <SystemClock_Config+0xd0>)
 8000c7a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c7e:	6013      	str	r3, [r2, #0]
 8000c80:	4b1f      	ldr	r3, [pc, #124]	@ (8000d00 <SystemClock_Config+0xd0>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c90:	2301      	movs	r3, #1
 8000c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c94:	2310      	movs	r3, #16
 8000c96:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ca0:	2310      	movs	r3, #16
 8000ca2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ca4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ca8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000caa:	2304      	movs	r3, #4
 8000cac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000cae:	2304      	movs	r3, #4
 8000cb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb2:	f107 0320 	add.w	r3, r7, #32
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f001 f9aa 	bl	8002010 <HAL_RCC_OscConfig>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000cc2:	f000 fac3 	bl	800124c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc6:	230f      	movs	r3, #15
 8000cc8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cd6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cdc:	f107 030c 	add.w	r3, r7, #12
 8000ce0:	2102      	movs	r1, #2
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f001 fc0c 	bl	8002500 <HAL_RCC_ClockConfig>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000cee:	f000 faad 	bl	800124c <Error_Handler>
  }
}
 8000cf2:	bf00      	nop
 8000cf4:	3750      	adds	r7, #80	@ 0x50
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40023800 	.word	0x40023800
 8000d00:	40007000 	.word	0x40007000

08000d04 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b08e      	sub	sp, #56	@ 0x38
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
 8000d16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d18:	f107 0320 	add.w	r3, r7, #32
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d22:	1d3b      	adds	r3, r7, #4
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
 8000d28:	605a      	str	r2, [r3, #4]
 8000d2a:	609a      	str	r2, [r3, #8]
 8000d2c:	60da      	str	r2, [r3, #12]
 8000d2e:	611a      	str	r2, [r3, #16]
 8000d30:	615a      	str	r2, [r3, #20]
 8000d32:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d34:	4b38      	ldr	r3, [pc, #224]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000d36:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 8000d3c:	4b36      	ldr	r3, [pc, #216]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000d3e:	22c7      	movs	r2, #199	@ 0xc7
 8000d40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d42:	4b35      	ldr	r3, [pc, #212]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8400-1;
 8000d48:	4b33      	ldr	r3, [pc, #204]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000d4a:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000d4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d50:	4b31      	ldr	r3, [pc, #196]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d56:	4b30      	ldr	r3, [pc, #192]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000d58:	2280      	movs	r2, #128	@ 0x80
 8000d5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d5c:	482e      	ldr	r0, [pc, #184]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000d5e:	f001 fe21 	bl	80029a4 <HAL_TIM_Base_Init>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000d68:	f000 fa70 	bl	800124c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d70:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d72:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d76:	4619      	mov	r1, r3
 8000d78:	4827      	ldr	r0, [pc, #156]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000d7a:	f002 f981 	bl	8003080 <HAL_TIM_ConfigClockSource>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000d84:	f000 fa62 	bl	800124c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d88:	4823      	ldr	r0, [pc, #140]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000d8a:	f001 febd 	bl	8002b08 <HAL_TIM_PWM_Init>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000d94:	f000 fa5a 	bl	800124c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000da0:	f107 0320 	add.w	r3, r7, #32
 8000da4:	4619      	mov	r1, r3
 8000da6:	481c      	ldr	r0, [pc, #112]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000da8:	f002 fd2c 	bl	8003804 <HAL_TIMEx_MasterConfigSynchronization>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000db2:	f000 fa4b 	bl	800124c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000db6:	2360      	movs	r3, #96	@ 0x60
 8000db8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000dc6:	1d3b      	adds	r3, r7, #4
 8000dc8:	2200      	movs	r2, #0
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4812      	ldr	r0, [pc, #72]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000dce:	f002 f895 	bl	8002efc <HAL_TIM_PWM_ConfigChannel>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000dd8:	f000 fa38 	bl	800124c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ddc:	1d3b      	adds	r3, r7, #4
 8000dde:	2204      	movs	r2, #4
 8000de0:	4619      	mov	r1, r3
 8000de2:	480d      	ldr	r0, [pc, #52]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000de4:	f002 f88a 	bl	8002efc <HAL_TIM_PWM_ConfigChannel>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8000dee:	f000 fa2d 	bl	800124c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	2208      	movs	r2, #8
 8000df6:	4619      	mov	r1, r3
 8000df8:	4807      	ldr	r0, [pc, #28]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000dfa:	f002 f87f 	bl	8002efc <HAL_TIM_PWM_ConfigChannel>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8000e04:	f000 fa22 	bl	800124c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000e08:	4803      	ldr	r0, [pc, #12]	@ (8000e18 <MX_TIM2_Init+0x114>)
 8000e0a:	f000 fa9d 	bl	8001348 <HAL_TIM_MspPostInit>

}
 8000e0e:	bf00      	nop
 8000e10:	3738      	adds	r7, #56	@ 0x38
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000090 	.word	0x20000090

08000e1c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b08e      	sub	sp, #56	@ 0x38
 8000e20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e22:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
 8000e2a:	605a      	str	r2, [r3, #4]
 8000e2c:	609a      	str	r2, [r3, #8]
 8000e2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e30:	f107 0320 	add.w	r3, r7, #32
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e3a:	1d3b      	adds	r3, r7, #4
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	60da      	str	r2, [r3, #12]
 8000e46:	611a      	str	r2, [r3, #16]
 8000e48:	615a      	str	r2, [r3, #20]
 8000e4a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e4c:	4b32      	ldr	r3, [pc, #200]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000e4e:	4a33      	ldr	r2, [pc, #204]	@ (8000f1c <MX_TIM3_Init+0x100>)
 8000e50:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200-1;
 8000e52:	4b31      	ldr	r3, [pc, #196]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000e54:	22c7      	movs	r2, #199	@ 0xc7
 8000e56:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e58:	4b2f      	ldr	r3, [pc, #188]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8400-1;
 8000e5e:	4b2e      	ldr	r3, [pc, #184]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000e60:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000e64:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e66:	4b2c      	ldr	r3, [pc, #176]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e6c:	4b2a      	ldr	r3, [pc, #168]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000e6e:	2280      	movs	r2, #128	@ 0x80
 8000e70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e72:	4829      	ldr	r0, [pc, #164]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000e74:	f001 fd96 	bl	80029a4 <HAL_TIM_Base_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000e7e:	f000 f9e5 	bl	800124c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e86:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e88:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4822      	ldr	r0, [pc, #136]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000e90:	f002 f8f6 	bl	8003080 <HAL_TIM_ConfigClockSource>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000e9a:	f000 f9d7 	bl	800124c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e9e:	481e      	ldr	r0, [pc, #120]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000ea0:	f001 fe32 	bl	8002b08 <HAL_TIM_PWM_Init>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000eaa:	f000 f9cf 	bl	800124c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000eb6:	f107 0320 	add.w	r3, r7, #32
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4816      	ldr	r0, [pc, #88]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000ebe:	f002 fca1 	bl	8003804 <HAL_TIMEx_MasterConfigSynchronization>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000ec8:	f000 f9c0 	bl	800124c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ecc:	2360      	movs	r3, #96	@ 0x60
 8000ece:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000edc:	1d3b      	adds	r3, r7, #4
 8000ede:	2200      	movs	r2, #0
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	480d      	ldr	r0, [pc, #52]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000ee4:	f002 f80a 	bl	8002efc <HAL_TIM_PWM_ConfigChannel>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000eee:	f000 f9ad 	bl	800124c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	2204      	movs	r2, #4
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4807      	ldr	r0, [pc, #28]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000efa:	f001 ffff 	bl	8002efc <HAL_TIM_PWM_ConfigChannel>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000f04:	f000 f9a2 	bl	800124c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f08:	4803      	ldr	r0, [pc, #12]	@ (8000f18 <MX_TIM3_Init+0xfc>)
 8000f0a:	f000 fa1d 	bl	8001348 <HAL_TIM_MspPostInit>

}
 8000f0e:	bf00      	nop
 8000f10:	3738      	adds	r7, #56	@ 0x38
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	200000d8 	.word	0x200000d8
 8000f1c:	40000400 	.word	0x40000400

08000f20 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b08e      	sub	sp, #56	@ 0x38
 8000f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f34:	f107 0320 	add.w	r3, r7, #32
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]
 8000f4c:	615a      	str	r2, [r3, #20]
 8000f4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000f50:	4b2c      	ldr	r3, [pc, #176]	@ (8001004 <MX_TIM4_Init+0xe4>)
 8000f52:	4a2d      	ldr	r2, [pc, #180]	@ (8001008 <MX_TIM4_Init+0xe8>)
 8000f54:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 200-1;
 8000f56:	4b2b      	ldr	r3, [pc, #172]	@ (8001004 <MX_TIM4_Init+0xe4>)
 8000f58:	22c7      	movs	r2, #199	@ 0xc7
 8000f5a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f5c:	4b29      	ldr	r3, [pc, #164]	@ (8001004 <MX_TIM4_Init+0xe4>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000f62:	4b28      	ldr	r3, [pc, #160]	@ (8001004 <MX_TIM4_Init+0xe4>)
 8000f64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f68:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f6a:	4b26      	ldr	r3, [pc, #152]	@ (8001004 <MX_TIM4_Init+0xe4>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f70:	4b24      	ldr	r3, [pc, #144]	@ (8001004 <MX_TIM4_Init+0xe4>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000f76:	4823      	ldr	r0, [pc, #140]	@ (8001004 <MX_TIM4_Init+0xe4>)
 8000f78:	f001 fd14 	bl	80029a4 <HAL_TIM_Base_Init>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000f82:	f000 f963 	bl	800124c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000f8c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f90:	4619      	mov	r1, r3
 8000f92:	481c      	ldr	r0, [pc, #112]	@ (8001004 <MX_TIM4_Init+0xe4>)
 8000f94:	f002 f874 	bl	8003080 <HAL_TIM_ConfigClockSource>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000f9e:	f000 f955 	bl	800124c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000fa2:	4818      	ldr	r0, [pc, #96]	@ (8001004 <MX_TIM4_Init+0xe4>)
 8000fa4:	f001 fdb0 	bl	8002b08 <HAL_TIM_PWM_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000fae:	f000 f94d 	bl	800124c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000fba:	f107 0320 	add.w	r3, r7, #32
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4810      	ldr	r0, [pc, #64]	@ (8001004 <MX_TIM4_Init+0xe4>)
 8000fc2:	f002 fc1f 	bl	8003804 <HAL_TIMEx_MasterConfigSynchronization>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000fcc:	f000 f93e 	bl	800124c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fd0:	2360      	movs	r3, #96	@ 0x60
 8000fd2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fe0:	1d3b      	adds	r3, r7, #4
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4807      	ldr	r0, [pc, #28]	@ (8001004 <MX_TIM4_Init+0xe4>)
 8000fe8:	f001 ff88 	bl	8002efc <HAL_TIM_PWM_ConfigChannel>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000ff2:	f000 f92b 	bl	800124c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000ff6:	4803      	ldr	r0, [pc, #12]	@ (8001004 <MX_TIM4_Init+0xe4>)
 8000ff8:	f000 f9a6 	bl	8001348 <HAL_TIM_MspPostInit>

}
 8000ffc:	bf00      	nop
 8000ffe:	3738      	adds	r7, #56	@ 0x38
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20000120 	.word	0x20000120
 8001008:	40000800 	.word	0x40000800

0800100c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001010:	4b11      	ldr	r3, [pc, #68]	@ (8001058 <MX_USART1_UART_Init+0x4c>)
 8001012:	4a12      	ldr	r2, [pc, #72]	@ (800105c <MX_USART1_UART_Init+0x50>)
 8001014:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001016:	4b10      	ldr	r3, [pc, #64]	@ (8001058 <MX_USART1_UART_Init+0x4c>)
 8001018:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800101c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800101e:	4b0e      	ldr	r3, [pc, #56]	@ (8001058 <MX_USART1_UART_Init+0x4c>)
 8001020:	2200      	movs	r2, #0
 8001022:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001024:	4b0c      	ldr	r3, [pc, #48]	@ (8001058 <MX_USART1_UART_Init+0x4c>)
 8001026:	2200      	movs	r2, #0
 8001028:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800102a:	4b0b      	ldr	r3, [pc, #44]	@ (8001058 <MX_USART1_UART_Init+0x4c>)
 800102c:	2200      	movs	r2, #0
 800102e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001030:	4b09      	ldr	r3, [pc, #36]	@ (8001058 <MX_USART1_UART_Init+0x4c>)
 8001032:	220c      	movs	r2, #12
 8001034:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001036:	4b08      	ldr	r3, [pc, #32]	@ (8001058 <MX_USART1_UART_Init+0x4c>)
 8001038:	2200      	movs	r2, #0
 800103a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800103c:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <MX_USART1_UART_Init+0x4c>)
 800103e:	2200      	movs	r2, #0
 8001040:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001042:	4805      	ldr	r0, [pc, #20]	@ (8001058 <MX_USART1_UART_Init+0x4c>)
 8001044:	f002 fc60 	bl	8003908 <HAL_UART_Init>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800104e:	f000 f8fd 	bl	800124c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000168 	.word	0x20000168
 800105c:	40011000 	.word	0x40011000

08001060 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001064:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <MX_USART2_UART_Init+0x4c>)
 8001066:	4a12      	ldr	r2, [pc, #72]	@ (80010b0 <MX_USART2_UART_Init+0x50>)
 8001068:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800106a:	4b10      	ldr	r3, [pc, #64]	@ (80010ac <MX_USART2_UART_Init+0x4c>)
 800106c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001070:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001072:	4b0e      	ldr	r3, [pc, #56]	@ (80010ac <MX_USART2_UART_Init+0x4c>)
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001078:	4b0c      	ldr	r3, [pc, #48]	@ (80010ac <MX_USART2_UART_Init+0x4c>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800107e:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <MX_USART2_UART_Init+0x4c>)
 8001080:	2200      	movs	r2, #0
 8001082:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001084:	4b09      	ldr	r3, [pc, #36]	@ (80010ac <MX_USART2_UART_Init+0x4c>)
 8001086:	220c      	movs	r2, #12
 8001088:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800108a:	4b08      	ldr	r3, [pc, #32]	@ (80010ac <MX_USART2_UART_Init+0x4c>)
 800108c:	2200      	movs	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001090:	4b06      	ldr	r3, [pc, #24]	@ (80010ac <MX_USART2_UART_Init+0x4c>)
 8001092:	2200      	movs	r2, #0
 8001094:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001096:	4805      	ldr	r0, [pc, #20]	@ (80010ac <MX_USART2_UART_Init+0x4c>)
 8001098:	f002 fc36 	bl	8003908 <HAL_UART_Init>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010a2:	f000 f8d3 	bl	800124c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	200001b0 	.word	0x200001b0
 80010b0:	40004400 	.word	0x40004400

080010b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b08a      	sub	sp, #40	@ 0x28
 80010b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ba:	f107 0314 	add.w	r3, r7, #20
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	605a      	str	r2, [r3, #4]
 80010c4:	609a      	str	r2, [r3, #8]
 80010c6:	60da      	str	r2, [r3, #12]
 80010c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
 80010ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001184 <MX_GPIO_Init+0xd0>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	4a2c      	ldr	r2, [pc, #176]	@ (8001184 <MX_GPIO_Init+0xd0>)
 80010d4:	f043 0304 	orr.w	r3, r3, #4
 80010d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010da:	4b2a      	ldr	r3, [pc, #168]	@ (8001184 <MX_GPIO_Init+0xd0>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010de:	f003 0304 	and.w	r3, r3, #4
 80010e2:	613b      	str	r3, [r7, #16]
 80010e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	4b26      	ldr	r3, [pc, #152]	@ (8001184 <MX_GPIO_Init+0xd0>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	4a25      	ldr	r2, [pc, #148]	@ (8001184 <MX_GPIO_Init+0xd0>)
 80010f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f6:	4b23      	ldr	r3, [pc, #140]	@ (8001184 <MX_GPIO_Init+0xd0>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	60bb      	str	r3, [r7, #8]
 8001106:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <MX_GPIO_Init+0xd0>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	4a1e      	ldr	r2, [pc, #120]	@ (8001184 <MX_GPIO_Init+0xd0>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	6313      	str	r3, [r2, #48]	@ 0x30
 8001112:	4b1c      	ldr	r3, [pc, #112]	@ (8001184 <MX_GPIO_Init+0xd0>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	607b      	str	r3, [r7, #4]
 8001122:	4b18      	ldr	r3, [pc, #96]	@ (8001184 <MX_GPIO_Init+0xd0>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	4a17      	ldr	r2, [pc, #92]	@ (8001184 <MX_GPIO_Init+0xd0>)
 8001128:	f043 0302 	orr.w	r3, r3, #2
 800112c:	6313      	str	r3, [r2, #48]	@ 0x30
 800112e:	4b15      	ldr	r3, [pc, #84]	@ (8001184 <MX_GPIO_Init+0xd0>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	607b      	str	r3, [r7, #4]
 8001138:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 800113a:	2200      	movs	r2, #0
 800113c:	2160      	movs	r1, #96	@ 0x60
 800113e:	4812      	ldr	r0, [pc, #72]	@ (8001188 <MX_GPIO_Init+0xd4>)
 8001140:	f000 ff4c 	bl	8001fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001144:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001148:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800114a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800114e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001154:	f107 0314 	add.w	r3, r7, #20
 8001158:	4619      	mov	r1, r3
 800115a:	480c      	ldr	r0, [pc, #48]	@ (800118c <MX_GPIO_Init+0xd8>)
 800115c:	f000 fdba 	bl	8001cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 8001160:	2360      	movs	r3, #96	@ 0x60
 8001162:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001164:	2301      	movs	r3, #1
 8001166:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116c:	2300      	movs	r3, #0
 800116e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	4619      	mov	r1, r3
 8001176:	4804      	ldr	r0, [pc, #16]	@ (8001188 <MX_GPIO_Init+0xd4>)
 8001178:	f000 fdac 	bl	8001cd4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800117c:	bf00      	nop
 800117e:	3728      	adds	r7, #40	@ 0x28
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40023800 	.word	0x40023800
 8001188:	40020000 	.word	0x40020000
 800118c:	40020800 	.word	0x40020800

08001190 <BluetoothTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_BluetoothTask */
void BluetoothTask(void *argument)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001198:	2001      	movs	r0, #1
 800119a:	f003 fd41 	bl	8004c20 <osDelay>
 800119e:	e7fb      	b.n	8001198 <BluetoothTask+0x8>

080011a0 <MoveRobotArmTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MoveRobotArmTask */
void MoveRobotArmTask(void *argument)
{
 80011a0:	b5b0      	push	{r4, r5, r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af02      	add	r7, sp, #8
 80011a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MoveRobotArmTask */
  /* Infinite loop */
  for(;;)
  {
	  if(move_arm){
 80011a8:	4b14      	ldr	r3, [pc, #80]	@ (80011fc <MoveRobotArmTask+0x5c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d020      	beq.n	80011f2 <MoveRobotArmTask+0x52>
	  		  MoveArm(base_angle, shoulder_angle, elbow_angle, wrist_ver_angle, wrist_rot_angle, 30);
 80011b0:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <MoveRobotArmTask+0x60>)
 80011b2:	7818      	ldrb	r0, [r3, #0]
 80011b4:	4b13      	ldr	r3, [pc, #76]	@ (8001204 <MoveRobotArmTask+0x64>)
 80011b6:	7819      	ldrb	r1, [r3, #0]
 80011b8:	4b13      	ldr	r3, [pc, #76]	@ (8001208 <MoveRobotArmTask+0x68>)
 80011ba:	781a      	ldrb	r2, [r3, #0]
 80011bc:	4b13      	ldr	r3, [pc, #76]	@ (800120c <MoveRobotArmTask+0x6c>)
 80011be:	781c      	ldrb	r4, [r3, #0]
 80011c0:	4b13      	ldr	r3, [pc, #76]	@ (8001210 <MoveRobotArmTask+0x70>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	251e      	movs	r5, #30
 80011c6:	9501      	str	r5, [sp, #4]
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	4623      	mov	r3, r4
 80011cc:	f7ff faaa 	bl	8000724 <MoveArm>
	  		  move_arm = 0;
 80011d0:	4b0a      	ldr	r3, [pc, #40]	@ (80011fc <MoveRobotArmTask+0x5c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
	  		  index_buffer_write.value--;
 80011d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <MoveRobotArmTask+0x74>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	3307      	adds	r3, #7
 80011e2:	f003 0307 	and.w	r3, r3, #7
 80011e6:	b2d9      	uxtb	r1, r3
 80011e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001214 <MoveRobotArmTask+0x74>)
 80011ea:	7813      	ldrb	r3, [r2, #0]
 80011ec:	f361 0302 	bfi	r3, r1, #0, #3
 80011f0:	7013      	strb	r3, [r2, #0]
	  	  }
    osDelay(1);
 80011f2:	2001      	movs	r0, #1
 80011f4:	f003 fd14 	bl	8004c20 <osDelay>
	  if(move_arm){
 80011f8:	e7d6      	b.n	80011a8 <MoveRobotArmTask+0x8>
 80011fa:	bf00      	nop
 80011fc:	200002d4 	.word	0x200002d4
 8001200:	200002cd 	.word	0x200002cd
 8001204:	200002ce 	.word	0x200002ce
 8001208:	200002cf 	.word	0x200002cf
 800120c:	200002d0 	.word	0x200002d0
 8001210:	200002d1 	.word	0x200002d1
 8001214:	20000204 	.word	0x20000204

08001218 <ColorSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ColorSensorTask */
void ColorSensorTask(void *argument)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ColorSensorTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001220:	2001      	movs	r0, #1
 8001222:	f003 fcfd 	bl	8004c20 <osDelay>
 8001226:	e7fb      	b.n	8001220 <ColorSensorTask+0x8>

08001228 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a04      	ldr	r2, [pc, #16]	@ (8001248 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d101      	bne.n	800123e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800123a:	f000 fb93 	bl	8001964 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40010000 	.word	0x40010000

0800124c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001250:	b672      	cpsid	i
}
 8001252:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001254:	bf00      	nop
 8001256:	e7fd      	b.n	8001254 <Error_Handler+0x8>

08001258 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	607b      	str	r3, [r7, #4]
 8001262:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <HAL_MspInit+0x54>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001266:	4a11      	ldr	r2, [pc, #68]	@ (80012ac <HAL_MspInit+0x54>)
 8001268:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800126c:	6453      	str	r3, [r2, #68]	@ 0x44
 800126e:	4b0f      	ldr	r3, [pc, #60]	@ (80012ac <HAL_MspInit+0x54>)
 8001270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001272:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800127a:	2300      	movs	r3, #0
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	4b0b      	ldr	r3, [pc, #44]	@ (80012ac <HAL_MspInit+0x54>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001282:	4a0a      	ldr	r2, [pc, #40]	@ (80012ac <HAL_MspInit+0x54>)
 8001284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001288:	6413      	str	r3, [r2, #64]	@ 0x40
 800128a:	4b08      	ldr	r3, [pc, #32]	@ (80012ac <HAL_MspInit+0x54>)
 800128c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001292:	603b      	str	r3, [r7, #0]
 8001294:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001296:	2200      	movs	r2, #0
 8001298:	210f      	movs	r1, #15
 800129a:	f06f 0001 	mvn.w	r0, #1
 800129e:	f000 fc5d 	bl	8001b5c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800

080012b0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b087      	sub	sp, #28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012c0:	d10e      	bne.n	80012e0 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	4b1d      	ldr	r3, [pc, #116]	@ (800133c <HAL_TIM_Base_MspInit+0x8c>)
 80012c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ca:	4a1c      	ldr	r2, [pc, #112]	@ (800133c <HAL_TIM_Base_MspInit+0x8c>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80012d2:	4b1a      	ldr	r3, [pc, #104]	@ (800133c <HAL_TIM_Base_MspInit+0x8c>)
 80012d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80012de:	e026      	b.n	800132e <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM3)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a16      	ldr	r2, [pc, #88]	@ (8001340 <HAL_TIM_Base_MspInit+0x90>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d10e      	bne.n	8001308 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	613b      	str	r3, [r7, #16]
 80012ee:	4b13      	ldr	r3, [pc, #76]	@ (800133c <HAL_TIM_Base_MspInit+0x8c>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f2:	4a12      	ldr	r2, [pc, #72]	@ (800133c <HAL_TIM_Base_MspInit+0x8c>)
 80012f4:	f043 0302 	orr.w	r3, r3, #2
 80012f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012fa:	4b10      	ldr	r3, [pc, #64]	@ (800133c <HAL_TIM_Base_MspInit+0x8c>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	613b      	str	r3, [r7, #16]
 8001304:	693b      	ldr	r3, [r7, #16]
}
 8001306:	e012      	b.n	800132e <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM4)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a0d      	ldr	r2, [pc, #52]	@ (8001344 <HAL_TIM_Base_MspInit+0x94>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d10d      	bne.n	800132e <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
 8001316:	4b09      	ldr	r3, [pc, #36]	@ (800133c <HAL_TIM_Base_MspInit+0x8c>)
 8001318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131a:	4a08      	ldr	r2, [pc, #32]	@ (800133c <HAL_TIM_Base_MspInit+0x8c>)
 800131c:	f043 0304 	orr.w	r3, r3, #4
 8001320:	6413      	str	r3, [r2, #64]	@ 0x40
 8001322:	4b06      	ldr	r3, [pc, #24]	@ (800133c <HAL_TIM_Base_MspInit+0x8c>)
 8001324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001326:	f003 0304 	and.w	r3, r3, #4
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
}
 800132e:	bf00      	nop
 8001330:	371c      	adds	r7, #28
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	40023800 	.word	0x40023800
 8001340:	40000400 	.word	0x40000400
 8001344:	40000800 	.word	0x40000800

08001348 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08c      	sub	sp, #48	@ 0x30
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001350:	f107 031c 	add.w	r3, r7, #28
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001368:	d13d      	bne.n	80013e6 <HAL_TIM_MspPostInit+0x9e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	61bb      	str	r3, [r7, #24]
 800136e:	4b52      	ldr	r3, [pc, #328]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	4a51      	ldr	r2, [pc, #324]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	6313      	str	r3, [r2, #48]	@ 0x30
 800137a:	4b4f      	ldr	r3, [pc, #316]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	61bb      	str	r3, [r7, #24]
 8001384:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	4b4b      	ldr	r3, [pc, #300]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	4a4a      	ldr	r2, [pc, #296]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 8001390:	f043 0302 	orr.w	r3, r3, #2
 8001394:	6313      	str	r3, [r2, #48]	@ 0x30
 8001396:	4b48      	ldr	r3, [pc, #288]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	f003 0302 	and.w	r3, r3, #2
 800139e:	617b      	str	r3, [r7, #20]
 80013a0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013a2:	2301      	movs	r3, #1
 80013a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a6:	2302      	movs	r3, #2
 80013a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ae:	2300      	movs	r3, #0
 80013b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013b2:	2301      	movs	r3, #1
 80013b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b6:	f107 031c 	add.w	r3, r7, #28
 80013ba:	4619      	mov	r1, r3
 80013bc:	483f      	ldr	r0, [pc, #252]	@ (80014bc <HAL_TIM_MspPostInit+0x174>)
 80013be:	f000 fc89 	bl	8001cd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 80013c2:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 80013c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c8:	2302      	movs	r3, #2
 80013ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d0:	2300      	movs	r3, #0
 80013d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013d4:	2301      	movs	r3, #1
 80013d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d8:	f107 031c 	add.w	r3, r7, #28
 80013dc:	4619      	mov	r1, r3
 80013de:	4838      	ldr	r0, [pc, #224]	@ (80014c0 <HAL_TIM_MspPostInit+0x178>)
 80013e0:	f000 fc78 	bl	8001cd4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80013e4:	e064      	b.n	80014b0 <HAL_TIM_MspPostInit+0x168>
  else if(htim->Instance==TIM3)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a36      	ldr	r2, [pc, #216]	@ (80014c4 <HAL_TIM_MspPostInit+0x17c>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d13c      	bne.n	800146a <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f0:	2300      	movs	r3, #0
 80013f2:	613b      	str	r3, [r7, #16]
 80013f4:	4b30      	ldr	r3, [pc, #192]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 80013f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f8:	4a2f      	ldr	r2, [pc, #188]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 80013fa:	f043 0304 	orr.w	r3, r3, #4
 80013fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001400:	4b2d      	ldr	r3, [pc, #180]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 8001402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001404:	f003 0304 	and.w	r3, r3, #4
 8001408:	613b      	str	r3, [r7, #16]
 800140a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800140c:	2300      	movs	r3, #0
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	4b29      	ldr	r3, [pc, #164]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 8001412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001414:	4a28      	ldr	r2, [pc, #160]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 8001416:	f043 0302 	orr.w	r3, r3, #2
 800141a:	6313      	str	r3, [r2, #48]	@ 0x30
 800141c:	4b26      	ldr	r3, [pc, #152]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 800141e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001420:	f003 0302 	and.w	r3, r3, #2
 8001424:	60fb      	str	r3, [r7, #12]
 8001426:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001428:	2380      	movs	r3, #128	@ 0x80
 800142a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142c:	2302      	movs	r3, #2
 800142e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001434:	2300      	movs	r3, #0
 8001436:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001438:	2302      	movs	r3, #2
 800143a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800143c:	f107 031c 	add.w	r3, r7, #28
 8001440:	4619      	mov	r1, r3
 8001442:	4821      	ldr	r0, [pc, #132]	@ (80014c8 <HAL_TIM_MspPostInit+0x180>)
 8001444:	f000 fc46 	bl	8001cd4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001448:	2310      	movs	r3, #16
 800144a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144c:	2302      	movs	r3, #2
 800144e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001454:	2300      	movs	r3, #0
 8001456:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001458:	2302      	movs	r3, #2
 800145a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800145c:	f107 031c 	add.w	r3, r7, #28
 8001460:	4619      	mov	r1, r3
 8001462:	4817      	ldr	r0, [pc, #92]	@ (80014c0 <HAL_TIM_MspPostInit+0x178>)
 8001464:	f000 fc36 	bl	8001cd4 <HAL_GPIO_Init>
}
 8001468:	e022      	b.n	80014b0 <HAL_TIM_MspPostInit+0x168>
  else if(htim->Instance==TIM4)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a17      	ldr	r2, [pc, #92]	@ (80014cc <HAL_TIM_MspPostInit+0x184>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d11d      	bne.n	80014b0 <HAL_TIM_MspPostInit+0x168>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001474:	2300      	movs	r3, #0
 8001476:	60bb      	str	r3, [r7, #8]
 8001478:	4b0f      	ldr	r3, [pc, #60]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 800147a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147c:	4a0e      	ldr	r2, [pc, #56]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 800147e:	f043 0302 	orr.w	r3, r3, #2
 8001482:	6313      	str	r3, [r2, #48]	@ 0x30
 8001484:	4b0c      	ldr	r3, [pc, #48]	@ (80014b8 <HAL_TIM_MspPostInit+0x170>)
 8001486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001488:	f003 0302 	and.w	r3, r3, #2
 800148c:	60bb      	str	r3, [r7, #8]
 800148e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001490:	2340      	movs	r3, #64	@ 0x40
 8001492:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001494:	2302      	movs	r3, #2
 8001496:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149c:	2300      	movs	r3, #0
 800149e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80014a0:	2302      	movs	r3, #2
 80014a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a4:	f107 031c 	add.w	r3, r7, #28
 80014a8:	4619      	mov	r1, r3
 80014aa:	4805      	ldr	r0, [pc, #20]	@ (80014c0 <HAL_TIM_MspPostInit+0x178>)
 80014ac:	f000 fc12 	bl	8001cd4 <HAL_GPIO_Init>
}
 80014b0:	bf00      	nop
 80014b2:	3730      	adds	r7, #48	@ 0x30
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40023800 	.word	0x40023800
 80014bc:	40020000 	.word	0x40020000
 80014c0:	40020400 	.word	0x40020400
 80014c4:	40000400 	.word	0x40000400
 80014c8:	40020800 	.word	0x40020800
 80014cc:	40000800 	.word	0x40000800

080014d0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b08c      	sub	sp, #48	@ 0x30
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	f107 031c 	add.w	r3, r7, #28
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]
 80014e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a36      	ldr	r2, [pc, #216]	@ (80015c8 <HAL_UART_MspInit+0xf8>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d135      	bne.n	800155e <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	61bb      	str	r3, [r7, #24]
 80014f6:	4b35      	ldr	r3, [pc, #212]	@ (80015cc <HAL_UART_MspInit+0xfc>)
 80014f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fa:	4a34      	ldr	r2, [pc, #208]	@ (80015cc <HAL_UART_MspInit+0xfc>)
 80014fc:	f043 0310 	orr.w	r3, r3, #16
 8001500:	6453      	str	r3, [r2, #68]	@ 0x44
 8001502:	4b32      	ldr	r3, [pc, #200]	@ (80015cc <HAL_UART_MspInit+0xfc>)
 8001504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001506:	f003 0310 	and.w	r3, r3, #16
 800150a:	61bb      	str	r3, [r7, #24]
 800150c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	4b2e      	ldr	r3, [pc, #184]	@ (80015cc <HAL_UART_MspInit+0xfc>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	4a2d      	ldr	r2, [pc, #180]	@ (80015cc <HAL_UART_MspInit+0xfc>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	6313      	str	r3, [r2, #48]	@ 0x30
 800151e:	4b2b      	ldr	r3, [pc, #172]	@ (80015cc <HAL_UART_MspInit+0xfc>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800152a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800152e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001530:	2302      	movs	r3, #2
 8001532:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001538:	2303      	movs	r3, #3
 800153a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800153c:	2307      	movs	r3, #7
 800153e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001540:	f107 031c 	add.w	r3, r7, #28
 8001544:	4619      	mov	r1, r3
 8001546:	4822      	ldr	r0, [pc, #136]	@ (80015d0 <HAL_UART_MspInit+0x100>)
 8001548:	f000 fbc4 	bl	8001cd4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800154c:	2200      	movs	r2, #0
 800154e:	2105      	movs	r1, #5
 8001550:	2025      	movs	r0, #37	@ 0x25
 8001552:	f000 fb03 	bl	8001b5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001556:	2025      	movs	r0, #37	@ 0x25
 8001558:	f000 fb1c 	bl	8001b94 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800155c:	e030      	b.n	80015c0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a1c      	ldr	r2, [pc, #112]	@ (80015d4 <HAL_UART_MspInit+0x104>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d12b      	bne.n	80015c0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001568:	2300      	movs	r3, #0
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	4b17      	ldr	r3, [pc, #92]	@ (80015cc <HAL_UART_MspInit+0xfc>)
 800156e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001570:	4a16      	ldr	r2, [pc, #88]	@ (80015cc <HAL_UART_MspInit+0xfc>)
 8001572:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001576:	6413      	str	r3, [r2, #64]	@ 0x40
 8001578:	4b14      	ldr	r3, [pc, #80]	@ (80015cc <HAL_UART_MspInit+0xfc>)
 800157a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001580:	613b      	str	r3, [r7, #16]
 8001582:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001584:	2300      	movs	r3, #0
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	4b10      	ldr	r3, [pc, #64]	@ (80015cc <HAL_UART_MspInit+0xfc>)
 800158a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158c:	4a0f      	ldr	r2, [pc, #60]	@ (80015cc <HAL_UART_MspInit+0xfc>)
 800158e:	f043 0301 	orr.w	r3, r3, #1
 8001592:	6313      	str	r3, [r2, #48]	@ 0x30
 8001594:	4b0d      	ldr	r3, [pc, #52]	@ (80015cc <HAL_UART_MspInit+0xfc>)
 8001596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001598:	f003 0301 	and.w	r3, r3, #1
 800159c:	60fb      	str	r3, [r7, #12]
 800159e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80015a0:	230c      	movs	r3, #12
 80015a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a4:	2302      	movs	r3, #2
 80015a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ac:	2303      	movs	r3, #3
 80015ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015b0:	2307      	movs	r3, #7
 80015b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b4:	f107 031c 	add.w	r3, r7, #28
 80015b8:	4619      	mov	r1, r3
 80015ba:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <HAL_UART_MspInit+0x100>)
 80015bc:	f000 fb8a 	bl	8001cd4 <HAL_GPIO_Init>
}
 80015c0:	bf00      	nop
 80015c2:	3730      	adds	r7, #48	@ 0x30
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40011000 	.word	0x40011000
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40020000 	.word	0x40020000
 80015d4:	40004400 	.word	0x40004400

080015d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b08c      	sub	sp, #48	@ 0x30
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80015e0:	2300      	movs	r3, #0
 80015e2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80015e4:	2300      	movs	r3, #0
 80015e6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80015e8:	2300      	movs	r3, #0
 80015ea:	60bb      	str	r3, [r7, #8]
 80015ec:	4b2e      	ldr	r3, [pc, #184]	@ (80016a8 <HAL_InitTick+0xd0>)
 80015ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f0:	4a2d      	ldr	r2, [pc, #180]	@ (80016a8 <HAL_InitTick+0xd0>)
 80015f2:	f043 0301 	orr.w	r3, r3, #1
 80015f6:	6453      	str	r3, [r2, #68]	@ 0x44
 80015f8:	4b2b      	ldr	r3, [pc, #172]	@ (80016a8 <HAL_InitTick+0xd0>)
 80015fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015fc:	f003 0301 	and.w	r3, r3, #1
 8001600:	60bb      	str	r3, [r7, #8]
 8001602:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001604:	f107 020c 	add.w	r2, r7, #12
 8001608:	f107 0310 	add.w	r3, r7, #16
 800160c:	4611      	mov	r1, r2
 800160e:	4618      	mov	r0, r3
 8001610:	f001 f996 	bl	8002940 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001614:	f001 f980 	bl	8002918 <HAL_RCC_GetPCLK2Freq>
 8001618:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800161a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800161c:	4a23      	ldr	r2, [pc, #140]	@ (80016ac <HAL_InitTick+0xd4>)
 800161e:	fba2 2303 	umull	r2, r3, r2, r3
 8001622:	0c9b      	lsrs	r3, r3, #18
 8001624:	3b01      	subs	r3, #1
 8001626:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001628:	4b21      	ldr	r3, [pc, #132]	@ (80016b0 <HAL_InitTick+0xd8>)
 800162a:	4a22      	ldr	r2, [pc, #136]	@ (80016b4 <HAL_InitTick+0xdc>)
 800162c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800162e:	4b20      	ldr	r3, [pc, #128]	@ (80016b0 <HAL_InitTick+0xd8>)
 8001630:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001634:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001636:	4a1e      	ldr	r2, [pc, #120]	@ (80016b0 <HAL_InitTick+0xd8>)
 8001638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800163a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800163c:	4b1c      	ldr	r3, [pc, #112]	@ (80016b0 <HAL_InitTick+0xd8>)
 800163e:	2200      	movs	r2, #0
 8001640:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001642:	4b1b      	ldr	r3, [pc, #108]	@ (80016b0 <HAL_InitTick+0xd8>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001648:	4b19      	ldr	r3, [pc, #100]	@ (80016b0 <HAL_InitTick+0xd8>)
 800164a:	2200      	movs	r2, #0
 800164c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800164e:	4818      	ldr	r0, [pc, #96]	@ (80016b0 <HAL_InitTick+0xd8>)
 8001650:	f001 f9a8 	bl	80029a4 <HAL_TIM_Base_Init>
 8001654:	4603      	mov	r3, r0
 8001656:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800165a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800165e:	2b00      	cmp	r3, #0
 8001660:	d11b      	bne.n	800169a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001662:	4813      	ldr	r0, [pc, #76]	@ (80016b0 <HAL_InitTick+0xd8>)
 8001664:	f001 f9ee 	bl	8002a44 <HAL_TIM_Base_Start_IT>
 8001668:	4603      	mov	r3, r0
 800166a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800166e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001672:	2b00      	cmp	r3, #0
 8001674:	d111      	bne.n	800169a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001676:	2019      	movs	r0, #25
 8001678:	f000 fa8c 	bl	8001b94 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2b0f      	cmp	r3, #15
 8001680:	d808      	bhi.n	8001694 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001682:	2200      	movs	r2, #0
 8001684:	6879      	ldr	r1, [r7, #4]
 8001686:	2019      	movs	r0, #25
 8001688:	f000 fa68 	bl	8001b5c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800168c:	4a0a      	ldr	r2, [pc, #40]	@ (80016b8 <HAL_InitTick+0xe0>)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6013      	str	r3, [r2, #0]
 8001692:	e002      	b.n	800169a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800169a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3730      	adds	r7, #48	@ 0x30
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40023800 	.word	0x40023800
 80016ac:	431bde83 	.word	0x431bde83
 80016b0:	200002d8 	.word	0x200002d8
 80016b4:	40010000 	.word	0x40010000
 80016b8:	2000000c 	.word	0x2000000c

080016bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <NMI_Handler+0x4>

080016c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <HardFault_Handler+0x4>

080016cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <MemManage_Handler+0x4>

080016d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <BusFault_Handler+0x4>

080016dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <UsageFault_Handler+0x4>

080016e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
	...

080016f4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80016f8:	4802      	ldr	r0, [pc, #8]	@ (8001704 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80016fa:	f001 fb0f 	bl	8002d1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	200002d8 	.word	0x200002d8

08001708 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800170c:	4802      	ldr	r0, [pc, #8]	@ (8001718 <USART1_IRQHandler+0x10>)
 800170e:	f002 f9fb 	bl	8003b08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	20000168 	.word	0x20000168

0800171c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return 1;
 8001720:	2301      	movs	r3, #1
}
 8001722:	4618      	mov	r0, r3
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <_kill>:

int _kill(int pid, int sig)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001736:	f006 f9eb 	bl	8007b10 <__errno>
 800173a:	4603      	mov	r3, r0
 800173c:	2216      	movs	r2, #22
 800173e:	601a      	str	r2, [r3, #0]
  return -1;
 8001740:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <_exit>:

void _exit (int status)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001754:	f04f 31ff 	mov.w	r1, #4294967295
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff ffe7 	bl	800172c <_kill>
  while (1) {}    /* Make sure we hang here */
 800175e:	bf00      	nop
 8001760:	e7fd      	b.n	800175e <_exit+0x12>

08001762 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b086      	sub	sp, #24
 8001766:	af00      	add	r7, sp, #0
 8001768:	60f8      	str	r0, [r7, #12]
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176e:	2300      	movs	r3, #0
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	e00a      	b.n	800178a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001774:	f3af 8000 	nop.w
 8001778:	4601      	mov	r1, r0
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	1c5a      	adds	r2, r3, #1
 800177e:	60ba      	str	r2, [r7, #8]
 8001780:	b2ca      	uxtb	r2, r1
 8001782:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	3301      	adds	r3, #1
 8001788:	617b      	str	r3, [r7, #20]
 800178a:	697a      	ldr	r2, [r7, #20]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	429a      	cmp	r2, r3
 8001790:	dbf0      	blt.n	8001774 <_read+0x12>
  }

  return len;
 8001792:	687b      	ldr	r3, [r7, #4]
}
 8001794:	4618      	mov	r0, r3
 8001796:	3718      	adds	r7, #24
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}

0800179c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	e009      	b.n	80017c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	1c5a      	adds	r2, r3, #1
 80017b2:	60ba      	str	r2, [r7, #8]
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	3301      	adds	r3, #1
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	dbf1      	blt.n	80017ae <_write+0x12>
  }
  return len;
 80017ca:	687b      	ldr	r3, [r7, #4]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3718      	adds	r7, #24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <_close>:

int _close(int file)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017fc:	605a      	str	r2, [r3, #4]
  return 0;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	4618      	mov	r0, r3
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <_isatty>:

int _isatty(int file)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001814:	2301      	movs	r3, #1
}
 8001816:	4618      	mov	r0, r3
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001822:	b480      	push	{r7}
 8001824:	b085      	sub	sp, #20
 8001826:	af00      	add	r7, sp, #0
 8001828:	60f8      	str	r0, [r7, #12]
 800182a:	60b9      	str	r1, [r7, #8]
 800182c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800182e:	2300      	movs	r3, #0
}
 8001830:	4618      	mov	r0, r3
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001844:	4a14      	ldr	r2, [pc, #80]	@ (8001898 <_sbrk+0x5c>)
 8001846:	4b15      	ldr	r3, [pc, #84]	@ (800189c <_sbrk+0x60>)
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001850:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <_sbrk+0x64>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001858:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <_sbrk+0x64>)
 800185a:	4a12      	ldr	r2, [pc, #72]	@ (80018a4 <_sbrk+0x68>)
 800185c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800185e:	4b10      	ldr	r3, [pc, #64]	@ (80018a0 <_sbrk+0x64>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4413      	add	r3, r2
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	429a      	cmp	r2, r3
 800186a:	d207      	bcs.n	800187c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800186c:	f006 f950 	bl	8007b10 <__errno>
 8001870:	4603      	mov	r3, r0
 8001872:	220c      	movs	r2, #12
 8001874:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295
 800187a:	e009      	b.n	8001890 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800187c:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <_sbrk+0x64>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001882:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	4a05      	ldr	r2, [pc, #20]	@ (80018a0 <_sbrk+0x64>)
 800188c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800188e:	68fb      	ldr	r3, [r7, #12]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20020000 	.word	0x20020000
 800189c:	00000400 	.word	0x00000400
 80018a0:	20000320 	.word	0x20000320
 80018a4:	20004e60 	.word	0x20004e60

080018a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018ac:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <SystemInit+0x20>)
 80018ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018b2:	4a05      	ldr	r2, [pc, #20]	@ (80018c8 <SystemInit+0x20>)
 80018b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80018cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001904 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018d0:	f7ff ffea 	bl	80018a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018d4:	480c      	ldr	r0, [pc, #48]	@ (8001908 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018d6:	490d      	ldr	r1, [pc, #52]	@ (800190c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001910 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018dc:	e002      	b.n	80018e4 <LoopCopyDataInit>

080018de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018e2:	3304      	adds	r3, #4

080018e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e8:	d3f9      	bcc.n	80018de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001914 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001918 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018f0:	e001      	b.n	80018f6 <LoopFillZerobss>

080018f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018f4:	3204      	adds	r2, #4

080018f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f8:	d3fb      	bcc.n	80018f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018fa:	f006 f90f 	bl	8007b1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018fe:	f7ff f933 	bl	8000b68 <main>
  bx  lr    
 8001902:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001904:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001908:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800190c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001910:	08008ac4 	.word	0x08008ac4
  ldr r2, =_sbss
 8001914:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001918:	20004e5c 	.word	0x20004e5c

0800191c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800191c:	e7fe      	b.n	800191c <ADC_IRQHandler>
	...

08001920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001924:	4b0e      	ldr	r3, [pc, #56]	@ (8001960 <HAL_Init+0x40>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a0d      	ldr	r2, [pc, #52]	@ (8001960 <HAL_Init+0x40>)
 800192a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800192e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001930:	4b0b      	ldr	r3, [pc, #44]	@ (8001960 <HAL_Init+0x40>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a0a      	ldr	r2, [pc, #40]	@ (8001960 <HAL_Init+0x40>)
 8001936:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800193a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800193c:	4b08      	ldr	r3, [pc, #32]	@ (8001960 <HAL_Init+0x40>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a07      	ldr	r2, [pc, #28]	@ (8001960 <HAL_Init+0x40>)
 8001942:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001946:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001948:	2003      	movs	r0, #3
 800194a:	f000 f8fc 	bl	8001b46 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800194e:	200f      	movs	r0, #15
 8001950:	f7ff fe42 	bl	80015d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001954:	f7ff fc80 	bl	8001258 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40023c00 	.word	0x40023c00

08001964 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <HAL_IncTick+0x20>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	461a      	mov	r2, r3
 800196e:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <HAL_IncTick+0x24>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4413      	add	r3, r2
 8001974:	4a04      	ldr	r2, [pc, #16]	@ (8001988 <HAL_IncTick+0x24>)
 8001976:	6013      	str	r3, [r2, #0]
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	20000010 	.word	0x20000010
 8001988:	20000324 	.word	0x20000324

0800198c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  return uwTick;
 8001990:	4b03      	ldr	r3, [pc, #12]	@ (80019a0 <HAL_GetTick+0x14>)
 8001992:	681b      	ldr	r3, [r3, #0]
}
 8001994:	4618      	mov	r0, r3
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	20000324 	.word	0x20000324

080019a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019ac:	f7ff ffee 	bl	800198c <HAL_GetTick>
 80019b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019bc:	d005      	beq.n	80019ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019be:	4b0a      	ldr	r3, [pc, #40]	@ (80019e8 <HAL_Delay+0x44>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	461a      	mov	r2, r3
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	4413      	add	r3, r2
 80019c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019ca:	bf00      	nop
 80019cc:	f7ff ffde 	bl	800198c <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	68fa      	ldr	r2, [r7, #12]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d8f7      	bhi.n	80019cc <HAL_Delay+0x28>
  {
  }
}
 80019dc:	bf00      	nop
 80019de:	bf00      	nop
 80019e0:	3710      	adds	r7, #16
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000010 	.word	0x20000010

080019ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a30 <__NVIC_SetPriorityGrouping+0x44>)
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a02:	68ba      	ldr	r2, [r7, #8]
 8001a04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a08:	4013      	ands	r3, r2
 8001a0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a1e:	4a04      	ldr	r2, [pc, #16]	@ (8001a30 <__NVIC_SetPriorityGrouping+0x44>)
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	60d3      	str	r3, [r2, #12]
}
 8001a24:	bf00      	nop
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	e000ed00 	.word	0xe000ed00

08001a34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a38:	4b04      	ldr	r3, [pc, #16]	@ (8001a4c <__NVIC_GetPriorityGrouping+0x18>)
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	0a1b      	lsrs	r3, r3, #8
 8001a3e:	f003 0307 	and.w	r3, r3, #7
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr
 8001a4c:	e000ed00 	.word	0xe000ed00

08001a50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	db0b      	blt.n	8001a7a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	f003 021f 	and.w	r2, r3, #31
 8001a68:	4907      	ldr	r1, [pc, #28]	@ (8001a88 <__NVIC_EnableIRQ+0x38>)
 8001a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6e:	095b      	lsrs	r3, r3, #5
 8001a70:	2001      	movs	r0, #1
 8001a72:	fa00 f202 	lsl.w	r2, r0, r2
 8001a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	e000e100 	.word	0xe000e100

08001a8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	6039      	str	r1, [r7, #0]
 8001a96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	db0a      	blt.n	8001ab6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	b2da      	uxtb	r2, r3
 8001aa4:	490c      	ldr	r1, [pc, #48]	@ (8001ad8 <__NVIC_SetPriority+0x4c>)
 8001aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aaa:	0112      	lsls	r2, r2, #4
 8001aac:	b2d2      	uxtb	r2, r2
 8001aae:	440b      	add	r3, r1
 8001ab0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ab4:	e00a      	b.n	8001acc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	b2da      	uxtb	r2, r3
 8001aba:	4908      	ldr	r1, [pc, #32]	@ (8001adc <__NVIC_SetPriority+0x50>)
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	f003 030f 	and.w	r3, r3, #15
 8001ac2:	3b04      	subs	r3, #4
 8001ac4:	0112      	lsls	r2, r2, #4
 8001ac6:	b2d2      	uxtb	r2, r2
 8001ac8:	440b      	add	r3, r1
 8001aca:	761a      	strb	r2, [r3, #24]
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	e000e100 	.word	0xe000e100
 8001adc:	e000ed00 	.word	0xe000ed00

08001ae0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b089      	sub	sp, #36	@ 0x24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	f1c3 0307 	rsb	r3, r3, #7
 8001afa:	2b04      	cmp	r3, #4
 8001afc:	bf28      	it	cs
 8001afe:	2304      	movcs	r3, #4
 8001b00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	3304      	adds	r3, #4
 8001b06:	2b06      	cmp	r3, #6
 8001b08:	d902      	bls.n	8001b10 <NVIC_EncodePriority+0x30>
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	3b03      	subs	r3, #3
 8001b0e:	e000      	b.n	8001b12 <NVIC_EncodePriority+0x32>
 8001b10:	2300      	movs	r3, #0
 8001b12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b14:	f04f 32ff 	mov.w	r2, #4294967295
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1e:	43da      	mvns	r2, r3
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	401a      	ands	r2, r3
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b28:	f04f 31ff 	mov.w	r1, #4294967295
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b32:	43d9      	mvns	r1, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b38:	4313      	orrs	r3, r2
         );
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3724      	adds	r7, #36	@ 0x24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b082      	sub	sp, #8
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f7ff ff4c 	bl	80019ec <__NVIC_SetPriorityGrouping>
}
 8001b54:	bf00      	nop
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
 8001b68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b6e:	f7ff ff61 	bl	8001a34 <__NVIC_GetPriorityGrouping>
 8001b72:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b74:	687a      	ldr	r2, [r7, #4]
 8001b76:	68b9      	ldr	r1, [r7, #8]
 8001b78:	6978      	ldr	r0, [r7, #20]
 8001b7a:	f7ff ffb1 	bl	8001ae0 <NVIC_EncodePriority>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b84:	4611      	mov	r1, r2
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff ff80 	bl	8001a8c <__NVIC_SetPriority>
}
 8001b8c:	bf00      	nop
 8001b8e:	3718      	adds	r7, #24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7ff ff54 	bl	8001a50 <__NVIC_EnableIRQ>
}
 8001ba8:	bf00      	nop
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bbc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001bbe:	f7ff fee5 	bl	800198c <HAL_GetTick>
 8001bc2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d008      	beq.n	8001be2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2280      	movs	r2, #128	@ 0x80
 8001bd4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e052      	b.n	8001c88 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f022 0216 	bic.w	r2, r2, #22
 8001bf0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	695a      	ldr	r2, [r3, #20]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c00:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d103      	bne.n	8001c12 <HAL_DMA_Abort+0x62>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d007      	beq.n	8001c22 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f022 0208 	bic.w	r2, r2, #8
 8001c20:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f022 0201 	bic.w	r2, r2, #1
 8001c30:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c32:	e013      	b.n	8001c5c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c34:	f7ff feaa 	bl	800198c <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b05      	cmp	r3, #5
 8001c40:	d90c      	bls.n	8001c5c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2220      	movs	r2, #32
 8001c46:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2203      	movs	r2, #3
 8001c4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e015      	b.n	8001c88 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0301 	and.w	r3, r3, #1
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1e4      	bne.n	8001c34 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c6e:	223f      	movs	r2, #63	@ 0x3f
 8001c70:	409a      	lsls	r2, r3
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001c86:	2300      	movs	r3, #0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d004      	beq.n	8001cae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2280      	movs	r2, #128	@ 0x80
 8001ca8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e00c      	b.n	8001cc8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2205      	movs	r2, #5
 8001cb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f022 0201 	bic.w	r2, r2, #1
 8001cc4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b089      	sub	sp, #36	@ 0x24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cea:	2300      	movs	r3, #0
 8001cec:	61fb      	str	r3, [r7, #28]
 8001cee:	e159      	b.n	8001fa4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	697a      	ldr	r2, [r7, #20]
 8001d00:	4013      	ands	r3, r2
 8001d02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	f040 8148 	bne.w	8001f9e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f003 0303 	and.w	r3, r3, #3
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d005      	beq.n	8001d26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d130      	bne.n	8001d88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	2203      	movs	r2, #3
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	43db      	mvns	r3, r3
 8001d38:	69ba      	ldr	r2, [r7, #24]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	68da      	ldr	r2, [r3, #12]
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	091b      	lsrs	r3, r3, #4
 8001d72:	f003 0201 	and.w	r2, r3, #1
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	69ba      	ldr	r2, [r7, #24]
 8001d86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f003 0303 	and.w	r3, r3, #3
 8001d90:	2b03      	cmp	r3, #3
 8001d92:	d017      	beq.n	8001dc4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	2203      	movs	r2, #3
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	43db      	mvns	r3, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4013      	ands	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	689a      	ldr	r2, [r3, #8]
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f003 0303 	and.w	r3, r3, #3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d123      	bne.n	8001e18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	08da      	lsrs	r2, r3, #3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	3208      	adds	r2, #8
 8001dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	f003 0307 	and.w	r3, r3, #7
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	220f      	movs	r2, #15
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	691a      	ldr	r2, [r3, #16]
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	f003 0307 	and.w	r3, r3, #7
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	08da      	lsrs	r2, r3, #3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	3208      	adds	r2, #8
 8001e12:	69b9      	ldr	r1, [r7, #24]
 8001e14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	2203      	movs	r2, #3
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f003 0203 	and.w	r2, r3, #3
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	f000 80a2 	beq.w	8001f9e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	4b57      	ldr	r3, [pc, #348]	@ (8001fbc <HAL_GPIO_Init+0x2e8>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e62:	4a56      	ldr	r2, [pc, #344]	@ (8001fbc <HAL_GPIO_Init+0x2e8>)
 8001e64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e6a:	4b54      	ldr	r3, [pc, #336]	@ (8001fbc <HAL_GPIO_Init+0x2e8>)
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e76:	4a52      	ldr	r2, [pc, #328]	@ (8001fc0 <HAL_GPIO_Init+0x2ec>)
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	089b      	lsrs	r3, r3, #2
 8001e7c:	3302      	adds	r3, #2
 8001e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	f003 0303 	and.w	r3, r3, #3
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	220f      	movs	r2, #15
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	43db      	mvns	r3, r3
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4013      	ands	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a49      	ldr	r2, [pc, #292]	@ (8001fc4 <HAL_GPIO_Init+0x2f0>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d019      	beq.n	8001ed6 <HAL_GPIO_Init+0x202>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a48      	ldr	r2, [pc, #288]	@ (8001fc8 <HAL_GPIO_Init+0x2f4>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d013      	beq.n	8001ed2 <HAL_GPIO_Init+0x1fe>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a47      	ldr	r2, [pc, #284]	@ (8001fcc <HAL_GPIO_Init+0x2f8>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d00d      	beq.n	8001ece <HAL_GPIO_Init+0x1fa>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a46      	ldr	r2, [pc, #280]	@ (8001fd0 <HAL_GPIO_Init+0x2fc>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d007      	beq.n	8001eca <HAL_GPIO_Init+0x1f6>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a45      	ldr	r2, [pc, #276]	@ (8001fd4 <HAL_GPIO_Init+0x300>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d101      	bne.n	8001ec6 <HAL_GPIO_Init+0x1f2>
 8001ec2:	2304      	movs	r3, #4
 8001ec4:	e008      	b.n	8001ed8 <HAL_GPIO_Init+0x204>
 8001ec6:	2307      	movs	r3, #7
 8001ec8:	e006      	b.n	8001ed8 <HAL_GPIO_Init+0x204>
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e004      	b.n	8001ed8 <HAL_GPIO_Init+0x204>
 8001ece:	2302      	movs	r3, #2
 8001ed0:	e002      	b.n	8001ed8 <HAL_GPIO_Init+0x204>
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <HAL_GPIO_Init+0x204>
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	69fa      	ldr	r2, [r7, #28]
 8001eda:	f002 0203 	and.w	r2, r2, #3
 8001ede:	0092      	lsls	r2, r2, #2
 8001ee0:	4093      	lsls	r3, r2
 8001ee2:	69ba      	ldr	r2, [r7, #24]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ee8:	4935      	ldr	r1, [pc, #212]	@ (8001fc0 <HAL_GPIO_Init+0x2ec>)
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	089b      	lsrs	r3, r3, #2
 8001eee:	3302      	adds	r3, #2
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ef6:	4b38      	ldr	r3, [pc, #224]	@ (8001fd8 <HAL_GPIO_Init+0x304>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	43db      	mvns	r3, r3
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	4013      	ands	r3, r2
 8001f04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d003      	beq.n	8001f1a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f1a:	4a2f      	ldr	r2, [pc, #188]	@ (8001fd8 <HAL_GPIO_Init+0x304>)
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f20:	4b2d      	ldr	r3, [pc, #180]	@ (8001fd8 <HAL_GPIO_Init+0x304>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d003      	beq.n	8001f44 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f44:	4a24      	ldr	r2, [pc, #144]	@ (8001fd8 <HAL_GPIO_Init+0x304>)
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f4a:	4b23      	ldr	r3, [pc, #140]	@ (8001fd8 <HAL_GPIO_Init+0x304>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	43db      	mvns	r3, r3
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	4013      	ands	r3, r2
 8001f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f6e:	4a1a      	ldr	r2, [pc, #104]	@ (8001fd8 <HAL_GPIO_Init+0x304>)
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f74:	4b18      	ldr	r3, [pc, #96]	@ (8001fd8 <HAL_GPIO_Init+0x304>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	4013      	ands	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d003      	beq.n	8001f98 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f98:	4a0f      	ldr	r2, [pc, #60]	@ (8001fd8 <HAL_GPIO_Init+0x304>)
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	61fb      	str	r3, [r7, #28]
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	2b0f      	cmp	r3, #15
 8001fa8:	f67f aea2 	bls.w	8001cf0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fac:	bf00      	nop
 8001fae:	bf00      	nop
 8001fb0:	3724      	adds	r7, #36	@ 0x24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40013800 	.word	0x40013800
 8001fc4:	40020000 	.word	0x40020000
 8001fc8:	40020400 	.word	0x40020400
 8001fcc:	40020800 	.word	0x40020800
 8001fd0:	40020c00 	.word	0x40020c00
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40013c00 	.word	0x40013c00

08001fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	807b      	strh	r3, [r7, #2]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fec:	787b      	ldrb	r3, [r7, #1]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d003      	beq.n	8001ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ff2:	887a      	ldrh	r2, [r7, #2]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ff8:	e003      	b.n	8002002 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ffa:	887b      	ldrh	r3, [r7, #2]
 8001ffc:	041a      	lsls	r2, r3, #16
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	619a      	str	r2, [r3, #24]
}
 8002002:	bf00      	nop
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
	...

08002010 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d101      	bne.n	8002022 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e267      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	d075      	beq.n	800211a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800202e:	4b88      	ldr	r3, [pc, #544]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f003 030c 	and.w	r3, r3, #12
 8002036:	2b04      	cmp	r3, #4
 8002038:	d00c      	beq.n	8002054 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800203a:	4b85      	ldr	r3, [pc, #532]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002042:	2b08      	cmp	r3, #8
 8002044:	d112      	bne.n	800206c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002046:	4b82      	ldr	r3, [pc, #520]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800204e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002052:	d10b      	bne.n	800206c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002054:	4b7e      	ldr	r3, [pc, #504]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d05b      	beq.n	8002118 <HAL_RCC_OscConfig+0x108>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d157      	bne.n	8002118 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e242      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002074:	d106      	bne.n	8002084 <HAL_RCC_OscConfig+0x74>
 8002076:	4b76      	ldr	r3, [pc, #472]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a75      	ldr	r2, [pc, #468]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 800207c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002080:	6013      	str	r3, [r2, #0]
 8002082:	e01d      	b.n	80020c0 <HAL_RCC_OscConfig+0xb0>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800208c:	d10c      	bne.n	80020a8 <HAL_RCC_OscConfig+0x98>
 800208e:	4b70      	ldr	r3, [pc, #448]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a6f      	ldr	r2, [pc, #444]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 8002094:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002098:	6013      	str	r3, [r2, #0]
 800209a:	4b6d      	ldr	r3, [pc, #436]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a6c      	ldr	r2, [pc, #432]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 80020a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020a4:	6013      	str	r3, [r2, #0]
 80020a6:	e00b      	b.n	80020c0 <HAL_RCC_OscConfig+0xb0>
 80020a8:	4b69      	ldr	r3, [pc, #420]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a68      	ldr	r2, [pc, #416]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 80020ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020b2:	6013      	str	r3, [r2, #0]
 80020b4:	4b66      	ldr	r3, [pc, #408]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a65      	ldr	r2, [pc, #404]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 80020ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d013      	beq.n	80020f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c8:	f7ff fc60 	bl	800198c <HAL_GetTick>
 80020cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ce:	e008      	b.n	80020e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020d0:	f7ff fc5c 	bl	800198c <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	2b64      	cmp	r3, #100	@ 0x64
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e207      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020e2:	4b5b      	ldr	r3, [pc, #364]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d0f0      	beq.n	80020d0 <HAL_RCC_OscConfig+0xc0>
 80020ee:	e014      	b.n	800211a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f0:	f7ff fc4c 	bl	800198c <HAL_GetTick>
 80020f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020f6:	e008      	b.n	800210a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020f8:	f7ff fc48 	bl	800198c <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b64      	cmp	r3, #100	@ 0x64
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e1f3      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800210a:	4b51      	ldr	r3, [pc, #324]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d1f0      	bne.n	80020f8 <HAL_RCC_OscConfig+0xe8>
 8002116:	e000      	b.n	800211a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002118:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d063      	beq.n	80021ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002126:	4b4a      	ldr	r3, [pc, #296]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	f003 030c 	and.w	r3, r3, #12
 800212e:	2b00      	cmp	r3, #0
 8002130:	d00b      	beq.n	800214a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002132:	4b47      	ldr	r3, [pc, #284]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800213a:	2b08      	cmp	r3, #8
 800213c:	d11c      	bne.n	8002178 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800213e:	4b44      	ldr	r3, [pc, #272]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d116      	bne.n	8002178 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800214a:	4b41      	ldr	r3, [pc, #260]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d005      	beq.n	8002162 <HAL_RCC_OscConfig+0x152>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	2b01      	cmp	r3, #1
 800215c:	d001      	beq.n	8002162 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e1c7      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002162:	4b3b      	ldr	r3, [pc, #236]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	691b      	ldr	r3, [r3, #16]
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	4937      	ldr	r1, [pc, #220]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 8002172:	4313      	orrs	r3, r2
 8002174:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002176:	e03a      	b.n	80021ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d020      	beq.n	80021c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002180:	4b34      	ldr	r3, [pc, #208]	@ (8002254 <HAL_RCC_OscConfig+0x244>)
 8002182:	2201      	movs	r2, #1
 8002184:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002186:	f7ff fc01 	bl	800198c <HAL_GetTick>
 800218a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800218c:	e008      	b.n	80021a0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800218e:	f7ff fbfd 	bl	800198c <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d901      	bls.n	80021a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e1a8      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0f0      	beq.n	800218e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ac:	4b28      	ldr	r3, [pc, #160]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	691b      	ldr	r3, [r3, #16]
 80021b8:	00db      	lsls	r3, r3, #3
 80021ba:	4925      	ldr	r1, [pc, #148]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	600b      	str	r3, [r1, #0]
 80021c0:	e015      	b.n	80021ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021c2:	4b24      	ldr	r3, [pc, #144]	@ (8002254 <HAL_RCC_OscConfig+0x244>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c8:	f7ff fbe0 	bl	800198c <HAL_GetTick>
 80021cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021ce:	e008      	b.n	80021e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021d0:	f7ff fbdc 	bl	800198c <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e187      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021e2:	4b1b      	ldr	r3, [pc, #108]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1f0      	bne.n	80021d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0308 	and.w	r3, r3, #8
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d036      	beq.n	8002268 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	695b      	ldr	r3, [r3, #20]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d016      	beq.n	8002230 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002202:	4b15      	ldr	r3, [pc, #84]	@ (8002258 <HAL_RCC_OscConfig+0x248>)
 8002204:	2201      	movs	r2, #1
 8002206:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002208:	f7ff fbc0 	bl	800198c <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002210:	f7ff fbbc 	bl	800198c <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e167      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002222:	4b0b      	ldr	r3, [pc, #44]	@ (8002250 <HAL_RCC_OscConfig+0x240>)
 8002224:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d0f0      	beq.n	8002210 <HAL_RCC_OscConfig+0x200>
 800222e:	e01b      	b.n	8002268 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002230:	4b09      	ldr	r3, [pc, #36]	@ (8002258 <HAL_RCC_OscConfig+0x248>)
 8002232:	2200      	movs	r2, #0
 8002234:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002236:	f7ff fba9 	bl	800198c <HAL_GetTick>
 800223a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800223c:	e00e      	b.n	800225c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800223e:	f7ff fba5 	bl	800198c <HAL_GetTick>
 8002242:	4602      	mov	r2, r0
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	2b02      	cmp	r3, #2
 800224a:	d907      	bls.n	800225c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e150      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
 8002250:	40023800 	.word	0x40023800
 8002254:	42470000 	.word	0x42470000
 8002258:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800225c:	4b88      	ldr	r3, [pc, #544]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 800225e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002260:	f003 0302 	and.w	r3, r3, #2
 8002264:	2b00      	cmp	r3, #0
 8002266:	d1ea      	bne.n	800223e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b00      	cmp	r3, #0
 8002272:	f000 8097 	beq.w	80023a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002276:	2300      	movs	r3, #0
 8002278:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800227a:	4b81      	ldr	r3, [pc, #516]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d10f      	bne.n	80022a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	60bb      	str	r3, [r7, #8]
 800228a:	4b7d      	ldr	r3, [pc, #500]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 800228c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228e:	4a7c      	ldr	r2, [pc, #496]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 8002290:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002294:	6413      	str	r3, [r2, #64]	@ 0x40
 8002296:	4b7a      	ldr	r3, [pc, #488]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800229e:	60bb      	str	r3, [r7, #8]
 80022a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022a2:	2301      	movs	r3, #1
 80022a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a6:	4b77      	ldr	r3, [pc, #476]	@ (8002484 <HAL_RCC_OscConfig+0x474>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d118      	bne.n	80022e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022b2:	4b74      	ldr	r3, [pc, #464]	@ (8002484 <HAL_RCC_OscConfig+0x474>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a73      	ldr	r2, [pc, #460]	@ (8002484 <HAL_RCC_OscConfig+0x474>)
 80022b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022be:	f7ff fb65 	bl	800198c <HAL_GetTick>
 80022c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c4:	e008      	b.n	80022d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022c6:	f7ff fb61 	bl	800198c <HAL_GetTick>
 80022ca:	4602      	mov	r2, r0
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d901      	bls.n	80022d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80022d4:	2303      	movs	r3, #3
 80022d6:	e10c      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022d8:	4b6a      	ldr	r3, [pc, #424]	@ (8002484 <HAL_RCC_OscConfig+0x474>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d0f0      	beq.n	80022c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d106      	bne.n	80022fa <HAL_RCC_OscConfig+0x2ea>
 80022ec:	4b64      	ldr	r3, [pc, #400]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 80022ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022f0:	4a63      	ldr	r2, [pc, #396]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 80022f2:	f043 0301 	orr.w	r3, r3, #1
 80022f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80022f8:	e01c      	b.n	8002334 <HAL_RCC_OscConfig+0x324>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	2b05      	cmp	r3, #5
 8002300:	d10c      	bne.n	800231c <HAL_RCC_OscConfig+0x30c>
 8002302:	4b5f      	ldr	r3, [pc, #380]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 8002304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002306:	4a5e      	ldr	r2, [pc, #376]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 8002308:	f043 0304 	orr.w	r3, r3, #4
 800230c:	6713      	str	r3, [r2, #112]	@ 0x70
 800230e:	4b5c      	ldr	r3, [pc, #368]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 8002310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002312:	4a5b      	ldr	r2, [pc, #364]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 8002314:	f043 0301 	orr.w	r3, r3, #1
 8002318:	6713      	str	r3, [r2, #112]	@ 0x70
 800231a:	e00b      	b.n	8002334 <HAL_RCC_OscConfig+0x324>
 800231c:	4b58      	ldr	r3, [pc, #352]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 800231e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002320:	4a57      	ldr	r2, [pc, #348]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 8002322:	f023 0301 	bic.w	r3, r3, #1
 8002326:	6713      	str	r3, [r2, #112]	@ 0x70
 8002328:	4b55      	ldr	r3, [pc, #340]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 800232a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800232c:	4a54      	ldr	r2, [pc, #336]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 800232e:	f023 0304 	bic.w	r3, r3, #4
 8002332:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d015      	beq.n	8002368 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800233c:	f7ff fb26 	bl	800198c <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002342:	e00a      	b.n	800235a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002344:	f7ff fb22 	bl	800198c <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002352:	4293      	cmp	r3, r2
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e0cb      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800235a:	4b49      	ldr	r3, [pc, #292]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 800235c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d0ee      	beq.n	8002344 <HAL_RCC_OscConfig+0x334>
 8002366:	e014      	b.n	8002392 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002368:	f7ff fb10 	bl	800198c <HAL_GetTick>
 800236c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800236e:	e00a      	b.n	8002386 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002370:	f7ff fb0c 	bl	800198c <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800237e:	4293      	cmp	r3, r2
 8002380:	d901      	bls.n	8002386 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e0b5      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002386:	4b3e      	ldr	r3, [pc, #248]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 8002388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1ee      	bne.n	8002370 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002392:	7dfb      	ldrb	r3, [r7, #23]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d105      	bne.n	80023a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002398:	4b39      	ldr	r3, [pc, #228]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 800239a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239c:	4a38      	ldr	r2, [pc, #224]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 800239e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	f000 80a1 	beq.w	80024f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023ae:	4b34      	ldr	r3, [pc, #208]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f003 030c 	and.w	r3, r3, #12
 80023b6:	2b08      	cmp	r3, #8
 80023b8:	d05c      	beq.n	8002474 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d141      	bne.n	8002446 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023c2:	4b31      	ldr	r3, [pc, #196]	@ (8002488 <HAL_RCC_OscConfig+0x478>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c8:	f7ff fae0 	bl	800198c <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023d0:	f7ff fadc 	bl	800198c <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e087      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023e2:	4b27      	ldr	r3, [pc, #156]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1f0      	bne.n	80023d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	69da      	ldr	r2, [r3, #28]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a1b      	ldr	r3, [r3, #32]
 80023f6:	431a      	orrs	r2, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fc:	019b      	lsls	r3, r3, #6
 80023fe:	431a      	orrs	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002404:	085b      	lsrs	r3, r3, #1
 8002406:	3b01      	subs	r3, #1
 8002408:	041b      	lsls	r3, r3, #16
 800240a:	431a      	orrs	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002410:	061b      	lsls	r3, r3, #24
 8002412:	491b      	ldr	r1, [pc, #108]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 8002414:	4313      	orrs	r3, r2
 8002416:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002418:	4b1b      	ldr	r3, [pc, #108]	@ (8002488 <HAL_RCC_OscConfig+0x478>)
 800241a:	2201      	movs	r2, #1
 800241c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800241e:	f7ff fab5 	bl	800198c <HAL_GetTick>
 8002422:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002424:	e008      	b.n	8002438 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002426:	f7ff fab1 	bl	800198c <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	2b02      	cmp	r3, #2
 8002432:	d901      	bls.n	8002438 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	e05c      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002438:	4b11      	ldr	r3, [pc, #68]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d0f0      	beq.n	8002426 <HAL_RCC_OscConfig+0x416>
 8002444:	e054      	b.n	80024f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002446:	4b10      	ldr	r3, [pc, #64]	@ (8002488 <HAL_RCC_OscConfig+0x478>)
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800244c:	f7ff fa9e 	bl	800198c <HAL_GetTick>
 8002450:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002454:	f7ff fa9a 	bl	800198c <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b02      	cmp	r3, #2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e045      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002466:	4b06      	ldr	r3, [pc, #24]	@ (8002480 <HAL_RCC_OscConfig+0x470>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f0      	bne.n	8002454 <HAL_RCC_OscConfig+0x444>
 8002472:	e03d      	b.n	80024f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	699b      	ldr	r3, [r3, #24]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d107      	bne.n	800248c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e038      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
 8002480:	40023800 	.word	0x40023800
 8002484:	40007000 	.word	0x40007000
 8002488:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800248c:	4b1b      	ldr	r3, [pc, #108]	@ (80024fc <HAL_RCC_OscConfig+0x4ec>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d028      	beq.n	80024ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d121      	bne.n	80024ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d11a      	bne.n	80024ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80024bc:	4013      	ands	r3, r2
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80024c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d111      	bne.n	80024ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d2:	085b      	lsrs	r3, r3, #1
 80024d4:	3b01      	subs	r3, #1
 80024d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024d8:	429a      	cmp	r2, r3
 80024da:	d107      	bne.n	80024ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d001      	beq.n	80024f0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e000      	b.n	80024f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3718      	adds	r7, #24
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40023800 	.word	0x40023800

08002500 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e0cc      	b.n	80026ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002514:	4b68      	ldr	r3, [pc, #416]	@ (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0307 	and.w	r3, r3, #7
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	429a      	cmp	r2, r3
 8002520:	d90c      	bls.n	800253c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002522:	4b65      	ldr	r3, [pc, #404]	@ (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800252a:	4b63      	ldr	r3, [pc, #396]	@ (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	429a      	cmp	r2, r3
 8002536:	d001      	beq.n	800253c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e0b8      	b.n	80026ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0302 	and.w	r3, r3, #2
 8002544:	2b00      	cmp	r3, #0
 8002546:	d020      	beq.n	800258a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0304 	and.w	r3, r3, #4
 8002550:	2b00      	cmp	r3, #0
 8002552:	d005      	beq.n	8002560 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002554:	4b59      	ldr	r3, [pc, #356]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	4a58      	ldr	r2, [pc, #352]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 800255a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800255e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0308 	and.w	r3, r3, #8
 8002568:	2b00      	cmp	r3, #0
 800256a:	d005      	beq.n	8002578 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800256c:	4b53      	ldr	r3, [pc, #332]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	4a52      	ldr	r2, [pc, #328]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 8002572:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002576:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002578:	4b50      	ldr	r3, [pc, #320]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	494d      	ldr	r1, [pc, #308]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 8002586:	4313      	orrs	r3, r2
 8002588:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	2b00      	cmp	r3, #0
 8002594:	d044      	beq.n	8002620 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d107      	bne.n	80025ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800259e:	4b47      	ldr	r3, [pc, #284]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d119      	bne.n	80025de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e07f      	b.n	80026ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d003      	beq.n	80025be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025ba:	2b03      	cmp	r3, #3
 80025bc:	d107      	bne.n	80025ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025be:	4b3f      	ldr	r3, [pc, #252]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d109      	bne.n	80025de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e06f      	b.n	80026ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ce:	4b3b      	ldr	r3, [pc, #236]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e067      	b.n	80026ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025de:	4b37      	ldr	r3, [pc, #220]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f023 0203 	bic.w	r2, r3, #3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	4934      	ldr	r1, [pc, #208]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025f0:	f7ff f9cc 	bl	800198c <HAL_GetTick>
 80025f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f6:	e00a      	b.n	800260e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f8:	f7ff f9c8 	bl	800198c <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002606:	4293      	cmp	r3, r2
 8002608:	d901      	bls.n	800260e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e04f      	b.n	80026ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800260e:	4b2b      	ldr	r3, [pc, #172]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 020c 	and.w	r2, r3, #12
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	429a      	cmp	r2, r3
 800261e:	d1eb      	bne.n	80025f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002620:	4b25      	ldr	r3, [pc, #148]	@ (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0307 	and.w	r3, r3, #7
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d20c      	bcs.n	8002648 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800262e:	4b22      	ldr	r3, [pc, #136]	@ (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002630:	683a      	ldr	r2, [r7, #0]
 8002632:	b2d2      	uxtb	r2, r2
 8002634:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002636:	4b20      	ldr	r3, [pc, #128]	@ (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	429a      	cmp	r2, r3
 8002642:	d001      	beq.n	8002648 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e032      	b.n	80026ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0304 	and.w	r3, r3, #4
 8002650:	2b00      	cmp	r3, #0
 8002652:	d008      	beq.n	8002666 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002654:	4b19      	ldr	r3, [pc, #100]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	4916      	ldr	r1, [pc, #88]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 8002662:	4313      	orrs	r3, r2
 8002664:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	2b00      	cmp	r3, #0
 8002670:	d009      	beq.n	8002686 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002672:	4b12      	ldr	r3, [pc, #72]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	490e      	ldr	r1, [pc, #56]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 8002682:	4313      	orrs	r3, r2
 8002684:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002686:	f000 f821 	bl	80026cc <HAL_RCC_GetSysClockFreq>
 800268a:	4602      	mov	r2, r0
 800268c:	4b0b      	ldr	r3, [pc, #44]	@ (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	091b      	lsrs	r3, r3, #4
 8002692:	f003 030f 	and.w	r3, r3, #15
 8002696:	490a      	ldr	r1, [pc, #40]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002698:	5ccb      	ldrb	r3, [r1, r3]
 800269a:	fa22 f303 	lsr.w	r3, r2, r3
 800269e:	4a09      	ldr	r2, [pc, #36]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 80026a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80026a2:	4b09      	ldr	r3, [pc, #36]	@ (80026c8 <HAL_RCC_ClockConfig+0x1c8>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7fe ff96 	bl	80015d8 <HAL_InitTick>

  return HAL_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40023c00 	.word	0x40023c00
 80026bc:	40023800 	.word	0x40023800
 80026c0:	080088b8 	.word	0x080088b8
 80026c4:	20000008 	.word	0x20000008
 80026c8:	2000000c 	.word	0x2000000c

080026cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026d0:	b094      	sub	sp, #80	@ 0x50
 80026d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80026d4:	2300      	movs	r3, #0
 80026d6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80026d8:	2300      	movs	r3, #0
 80026da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80026dc:	2300      	movs	r3, #0
 80026de:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80026e0:	2300      	movs	r3, #0
 80026e2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026e4:	4b79      	ldr	r3, [pc, #484]	@ (80028cc <HAL_RCC_GetSysClockFreq+0x200>)
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 030c 	and.w	r3, r3, #12
 80026ec:	2b08      	cmp	r3, #8
 80026ee:	d00d      	beq.n	800270c <HAL_RCC_GetSysClockFreq+0x40>
 80026f0:	2b08      	cmp	r3, #8
 80026f2:	f200 80e1 	bhi.w	80028b8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d002      	beq.n	8002700 <HAL_RCC_GetSysClockFreq+0x34>
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	d003      	beq.n	8002706 <HAL_RCC_GetSysClockFreq+0x3a>
 80026fe:	e0db      	b.n	80028b8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002700:	4b73      	ldr	r3, [pc, #460]	@ (80028d0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002702:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002704:	e0db      	b.n	80028be <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002706:	4b73      	ldr	r3, [pc, #460]	@ (80028d4 <HAL_RCC_GetSysClockFreq+0x208>)
 8002708:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800270a:	e0d8      	b.n	80028be <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800270c:	4b6f      	ldr	r3, [pc, #444]	@ (80028cc <HAL_RCC_GetSysClockFreq+0x200>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002714:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002716:	4b6d      	ldr	r3, [pc, #436]	@ (80028cc <HAL_RCC_GetSysClockFreq+0x200>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d063      	beq.n	80027ea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002722:	4b6a      	ldr	r3, [pc, #424]	@ (80028cc <HAL_RCC_GetSysClockFreq+0x200>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	099b      	lsrs	r3, r3, #6
 8002728:	2200      	movs	r2, #0
 800272a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800272c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800272e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002730:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002734:	633b      	str	r3, [r7, #48]	@ 0x30
 8002736:	2300      	movs	r3, #0
 8002738:	637b      	str	r3, [r7, #52]	@ 0x34
 800273a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800273e:	4622      	mov	r2, r4
 8002740:	462b      	mov	r3, r5
 8002742:	f04f 0000 	mov.w	r0, #0
 8002746:	f04f 0100 	mov.w	r1, #0
 800274a:	0159      	lsls	r1, r3, #5
 800274c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002750:	0150      	lsls	r0, r2, #5
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	4621      	mov	r1, r4
 8002758:	1a51      	subs	r1, r2, r1
 800275a:	6139      	str	r1, [r7, #16]
 800275c:	4629      	mov	r1, r5
 800275e:	eb63 0301 	sbc.w	r3, r3, r1
 8002762:	617b      	str	r3, [r7, #20]
 8002764:	f04f 0200 	mov.w	r2, #0
 8002768:	f04f 0300 	mov.w	r3, #0
 800276c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002770:	4659      	mov	r1, fp
 8002772:	018b      	lsls	r3, r1, #6
 8002774:	4651      	mov	r1, sl
 8002776:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800277a:	4651      	mov	r1, sl
 800277c:	018a      	lsls	r2, r1, #6
 800277e:	4651      	mov	r1, sl
 8002780:	ebb2 0801 	subs.w	r8, r2, r1
 8002784:	4659      	mov	r1, fp
 8002786:	eb63 0901 	sbc.w	r9, r3, r1
 800278a:	f04f 0200 	mov.w	r2, #0
 800278e:	f04f 0300 	mov.w	r3, #0
 8002792:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002796:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800279a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800279e:	4690      	mov	r8, r2
 80027a0:	4699      	mov	r9, r3
 80027a2:	4623      	mov	r3, r4
 80027a4:	eb18 0303 	adds.w	r3, r8, r3
 80027a8:	60bb      	str	r3, [r7, #8]
 80027aa:	462b      	mov	r3, r5
 80027ac:	eb49 0303 	adc.w	r3, r9, r3
 80027b0:	60fb      	str	r3, [r7, #12]
 80027b2:	f04f 0200 	mov.w	r2, #0
 80027b6:	f04f 0300 	mov.w	r3, #0
 80027ba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80027be:	4629      	mov	r1, r5
 80027c0:	024b      	lsls	r3, r1, #9
 80027c2:	4621      	mov	r1, r4
 80027c4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80027c8:	4621      	mov	r1, r4
 80027ca:	024a      	lsls	r2, r1, #9
 80027cc:	4610      	mov	r0, r2
 80027ce:	4619      	mov	r1, r3
 80027d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027d2:	2200      	movs	r2, #0
 80027d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80027d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027dc:	f7fd fd58 	bl	8000290 <__aeabi_uldivmod>
 80027e0:	4602      	mov	r2, r0
 80027e2:	460b      	mov	r3, r1
 80027e4:	4613      	mov	r3, r2
 80027e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80027e8:	e058      	b.n	800289c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027ea:	4b38      	ldr	r3, [pc, #224]	@ (80028cc <HAL_RCC_GetSysClockFreq+0x200>)
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	099b      	lsrs	r3, r3, #6
 80027f0:	2200      	movs	r2, #0
 80027f2:	4618      	mov	r0, r3
 80027f4:	4611      	mov	r1, r2
 80027f6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80027fa:	623b      	str	r3, [r7, #32]
 80027fc:	2300      	movs	r3, #0
 80027fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002800:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002804:	4642      	mov	r2, r8
 8002806:	464b      	mov	r3, r9
 8002808:	f04f 0000 	mov.w	r0, #0
 800280c:	f04f 0100 	mov.w	r1, #0
 8002810:	0159      	lsls	r1, r3, #5
 8002812:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002816:	0150      	lsls	r0, r2, #5
 8002818:	4602      	mov	r2, r0
 800281a:	460b      	mov	r3, r1
 800281c:	4641      	mov	r1, r8
 800281e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002822:	4649      	mov	r1, r9
 8002824:	eb63 0b01 	sbc.w	fp, r3, r1
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	f04f 0300 	mov.w	r3, #0
 8002830:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002834:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002838:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800283c:	ebb2 040a 	subs.w	r4, r2, sl
 8002840:	eb63 050b 	sbc.w	r5, r3, fp
 8002844:	f04f 0200 	mov.w	r2, #0
 8002848:	f04f 0300 	mov.w	r3, #0
 800284c:	00eb      	lsls	r3, r5, #3
 800284e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002852:	00e2      	lsls	r2, r4, #3
 8002854:	4614      	mov	r4, r2
 8002856:	461d      	mov	r5, r3
 8002858:	4643      	mov	r3, r8
 800285a:	18e3      	adds	r3, r4, r3
 800285c:	603b      	str	r3, [r7, #0]
 800285e:	464b      	mov	r3, r9
 8002860:	eb45 0303 	adc.w	r3, r5, r3
 8002864:	607b      	str	r3, [r7, #4]
 8002866:	f04f 0200 	mov.w	r2, #0
 800286a:	f04f 0300 	mov.w	r3, #0
 800286e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002872:	4629      	mov	r1, r5
 8002874:	028b      	lsls	r3, r1, #10
 8002876:	4621      	mov	r1, r4
 8002878:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800287c:	4621      	mov	r1, r4
 800287e:	028a      	lsls	r2, r1, #10
 8002880:	4610      	mov	r0, r2
 8002882:	4619      	mov	r1, r3
 8002884:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002886:	2200      	movs	r2, #0
 8002888:	61bb      	str	r3, [r7, #24]
 800288a:	61fa      	str	r2, [r7, #28]
 800288c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002890:	f7fd fcfe 	bl	8000290 <__aeabi_uldivmod>
 8002894:	4602      	mov	r2, r0
 8002896:	460b      	mov	r3, r1
 8002898:	4613      	mov	r3, r2
 800289a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800289c:	4b0b      	ldr	r3, [pc, #44]	@ (80028cc <HAL_RCC_GetSysClockFreq+0x200>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	0c1b      	lsrs	r3, r3, #16
 80028a2:	f003 0303 	and.w	r3, r3, #3
 80028a6:	3301      	adds	r3, #1
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80028ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028b6:	e002      	b.n	80028be <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80028b8:	4b05      	ldr	r3, [pc, #20]	@ (80028d0 <HAL_RCC_GetSysClockFreq+0x204>)
 80028ba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3750      	adds	r7, #80	@ 0x50
 80028c4:	46bd      	mov	sp, r7
 80028c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028ca:	bf00      	nop
 80028cc:	40023800 	.word	0x40023800
 80028d0:	00f42400 	.word	0x00f42400
 80028d4:	007a1200 	.word	0x007a1200

080028d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028dc:	4b03      	ldr	r3, [pc, #12]	@ (80028ec <HAL_RCC_GetHCLKFreq+0x14>)
 80028de:	681b      	ldr	r3, [r3, #0]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	20000008 	.word	0x20000008

080028f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028f4:	f7ff fff0 	bl	80028d8 <HAL_RCC_GetHCLKFreq>
 80028f8:	4602      	mov	r2, r0
 80028fa:	4b05      	ldr	r3, [pc, #20]	@ (8002910 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	0a9b      	lsrs	r3, r3, #10
 8002900:	f003 0307 	and.w	r3, r3, #7
 8002904:	4903      	ldr	r1, [pc, #12]	@ (8002914 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002906:	5ccb      	ldrb	r3, [r1, r3]
 8002908:	fa22 f303 	lsr.w	r3, r2, r3
}
 800290c:	4618      	mov	r0, r3
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40023800 	.word	0x40023800
 8002914:	080088c8 	.word	0x080088c8

08002918 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800291c:	f7ff ffdc 	bl	80028d8 <HAL_RCC_GetHCLKFreq>
 8002920:	4602      	mov	r2, r0
 8002922:	4b05      	ldr	r3, [pc, #20]	@ (8002938 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	0b5b      	lsrs	r3, r3, #13
 8002928:	f003 0307 	and.w	r3, r3, #7
 800292c:	4903      	ldr	r1, [pc, #12]	@ (800293c <HAL_RCC_GetPCLK2Freq+0x24>)
 800292e:	5ccb      	ldrb	r3, [r1, r3]
 8002930:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002934:	4618      	mov	r0, r3
 8002936:	bd80      	pop	{r7, pc}
 8002938:	40023800 	.word	0x40023800
 800293c:	080088c8 	.word	0x080088c8

08002940 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	220f      	movs	r2, #15
 800294e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002950:	4b12      	ldr	r3, [pc, #72]	@ (800299c <HAL_RCC_GetClockConfig+0x5c>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f003 0203 	and.w	r2, r3, #3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800295c:	4b0f      	ldr	r3, [pc, #60]	@ (800299c <HAL_RCC_GetClockConfig+0x5c>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002968:	4b0c      	ldr	r3, [pc, #48]	@ (800299c <HAL_RCC_GetClockConfig+0x5c>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002974:	4b09      	ldr	r3, [pc, #36]	@ (800299c <HAL_RCC_GetClockConfig+0x5c>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	08db      	lsrs	r3, r3, #3
 800297a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002982:	4b07      	ldr	r3, [pc, #28]	@ (80029a0 <HAL_RCC_GetClockConfig+0x60>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0207 	and.w	r2, r3, #7
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	601a      	str	r2, [r3, #0]
}
 800298e:	bf00      	nop
 8002990:	370c      	adds	r7, #12
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	40023800 	.word	0x40023800
 80029a0:	40023c00 	.word	0x40023c00

080029a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e041      	b.n	8002a3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d106      	bne.n	80029d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f7fe fc70 	bl	80012b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2202      	movs	r2, #2
 80029d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3304      	adds	r3, #4
 80029e0:	4619      	mov	r1, r3
 80029e2:	4610      	mov	r0, r2
 80029e4:	f000 fc3c 	bl	8003260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
	...

08002a44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d001      	beq.n	8002a5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e044      	b.n	8002ae6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2202      	movs	r2, #2
 8002a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68da      	ldr	r2, [r3, #12]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0201 	orr.w	r2, r2, #1
 8002a72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a1e      	ldr	r2, [pc, #120]	@ (8002af4 <HAL_TIM_Base_Start_IT+0xb0>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d018      	beq.n	8002ab0 <HAL_TIM_Base_Start_IT+0x6c>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a86:	d013      	beq.n	8002ab0 <HAL_TIM_Base_Start_IT+0x6c>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a1a      	ldr	r2, [pc, #104]	@ (8002af8 <HAL_TIM_Base_Start_IT+0xb4>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d00e      	beq.n	8002ab0 <HAL_TIM_Base_Start_IT+0x6c>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a19      	ldr	r2, [pc, #100]	@ (8002afc <HAL_TIM_Base_Start_IT+0xb8>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d009      	beq.n	8002ab0 <HAL_TIM_Base_Start_IT+0x6c>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a17      	ldr	r2, [pc, #92]	@ (8002b00 <HAL_TIM_Base_Start_IT+0xbc>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d004      	beq.n	8002ab0 <HAL_TIM_Base_Start_IT+0x6c>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a16      	ldr	r2, [pc, #88]	@ (8002b04 <HAL_TIM_Base_Start_IT+0xc0>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d111      	bne.n	8002ad4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f003 0307 	and.w	r3, r3, #7
 8002aba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2b06      	cmp	r3, #6
 8002ac0:	d010      	beq.n	8002ae4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f042 0201 	orr.w	r2, r2, #1
 8002ad0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ad2:	e007      	b.n	8002ae4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f042 0201 	orr.w	r2, r2, #1
 8002ae2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3714      	adds	r7, #20
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	40010000 	.word	0x40010000
 8002af8:	40000400 	.word	0x40000400
 8002afc:	40000800 	.word	0x40000800
 8002b00:	40000c00 	.word	0x40000c00
 8002b04:	40014000 	.word	0x40014000

08002b08 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e041      	b.n	8002b9e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d106      	bne.n	8002b34 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 f839 	bl	8002ba6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2202      	movs	r2, #2
 8002b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	3304      	adds	r3, #4
 8002b44:	4619      	mov	r1, r3
 8002b46:	4610      	mov	r0, r2
 8002b48:	f000 fb8a 	bl	8003260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	b083      	sub	sp, #12
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
	...

08002bbc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d109      	bne.n	8002be0 <HAL_TIM_PWM_Start+0x24>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	bf14      	ite	ne
 8002bd8:	2301      	movne	r3, #1
 8002bda:	2300      	moveq	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	e022      	b.n	8002c26 <HAL_TIM_PWM_Start+0x6a>
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d109      	bne.n	8002bfa <HAL_TIM_PWM_Start+0x3e>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	bf14      	ite	ne
 8002bf2:	2301      	movne	r3, #1
 8002bf4:	2300      	moveq	r3, #0
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	e015      	b.n	8002c26 <HAL_TIM_PWM_Start+0x6a>
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	2b08      	cmp	r3, #8
 8002bfe:	d109      	bne.n	8002c14 <HAL_TIM_PWM_Start+0x58>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	bf14      	ite	ne
 8002c0c:	2301      	movne	r3, #1
 8002c0e:	2300      	moveq	r3, #0
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	e008      	b.n	8002c26 <HAL_TIM_PWM_Start+0x6a>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	bf14      	ite	ne
 8002c20:	2301      	movne	r3, #1
 8002c22:	2300      	moveq	r3, #0
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e068      	b.n	8002d00 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d104      	bne.n	8002c3e <HAL_TIM_PWM_Start+0x82>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2202      	movs	r2, #2
 8002c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c3c:	e013      	b.n	8002c66 <HAL_TIM_PWM_Start+0xaa>
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	2b04      	cmp	r3, #4
 8002c42:	d104      	bne.n	8002c4e <HAL_TIM_PWM_Start+0x92>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2202      	movs	r2, #2
 8002c48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c4c:	e00b      	b.n	8002c66 <HAL_TIM_PWM_Start+0xaa>
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	2b08      	cmp	r3, #8
 8002c52:	d104      	bne.n	8002c5e <HAL_TIM_PWM_Start+0xa2>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2202      	movs	r2, #2
 8002c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c5c:	e003      	b.n	8002c66 <HAL_TIM_PWM_Start+0xaa>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2202      	movs	r2, #2
 8002c62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	6839      	ldr	r1, [r7, #0]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f000 fda2 	bl	80037b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a23      	ldr	r2, [pc, #140]	@ (8002d08 <HAL_TIM_PWM_Start+0x14c>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d107      	bne.n	8002c8e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c8c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a1d      	ldr	r2, [pc, #116]	@ (8002d08 <HAL_TIM_PWM_Start+0x14c>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d018      	beq.n	8002cca <HAL_TIM_PWM_Start+0x10e>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ca0:	d013      	beq.n	8002cca <HAL_TIM_PWM_Start+0x10e>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a19      	ldr	r2, [pc, #100]	@ (8002d0c <HAL_TIM_PWM_Start+0x150>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d00e      	beq.n	8002cca <HAL_TIM_PWM_Start+0x10e>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a17      	ldr	r2, [pc, #92]	@ (8002d10 <HAL_TIM_PWM_Start+0x154>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d009      	beq.n	8002cca <HAL_TIM_PWM_Start+0x10e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a16      	ldr	r2, [pc, #88]	@ (8002d14 <HAL_TIM_PWM_Start+0x158>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d004      	beq.n	8002cca <HAL_TIM_PWM_Start+0x10e>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a14      	ldr	r2, [pc, #80]	@ (8002d18 <HAL_TIM_PWM_Start+0x15c>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d111      	bne.n	8002cee <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 0307 	and.w	r3, r3, #7
 8002cd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2b06      	cmp	r3, #6
 8002cda:	d010      	beq.n	8002cfe <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f042 0201 	orr.w	r2, r2, #1
 8002cea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cec:	e007      	b.n	8002cfe <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f042 0201 	orr.w	r2, r2, #1
 8002cfc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	40010000 	.word	0x40010000
 8002d0c:	40000400 	.word	0x40000400
 8002d10:	40000800 	.word	0x40000800
 8002d14:	40000c00 	.word	0x40000c00
 8002d18:	40014000 	.word	0x40014000

08002d1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d020      	beq.n	8002d80 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f003 0302 	and.w	r3, r3, #2
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d01b      	beq.n	8002d80 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f06f 0202 	mvn.w	r2, #2
 8002d50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d003      	beq.n	8002d6e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f000 fa5b 	bl	8003222 <HAL_TIM_IC_CaptureCallback>
 8002d6c:	e005      	b.n	8002d7a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 fa4d 	bl	800320e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f000 fa5e 	bl	8003236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	f003 0304 	and.w	r3, r3, #4
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d020      	beq.n	8002dcc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	f003 0304 	and.w	r3, r3, #4
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d01b      	beq.n	8002dcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f06f 0204 	mvn.w	r2, #4
 8002d9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2202      	movs	r2, #2
 8002da2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	699b      	ldr	r3, [r3, #24]
 8002daa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d003      	beq.n	8002dba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f000 fa35 	bl	8003222 <HAL_TIM_IC_CaptureCallback>
 8002db8:	e005      	b.n	8002dc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 fa27 	bl	800320e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f000 fa38 	bl	8003236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	f003 0308 	and.w	r3, r3, #8
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d020      	beq.n	8002e18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f003 0308 	and.w	r3, r3, #8
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d01b      	beq.n	8002e18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f06f 0208 	mvn.w	r2, #8
 8002de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2204      	movs	r2, #4
 8002dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	69db      	ldr	r3, [r3, #28]
 8002df6:	f003 0303 	and.w	r3, r3, #3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d003      	beq.n	8002e06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f000 fa0f 	bl	8003222 <HAL_TIM_IC_CaptureCallback>
 8002e04:	e005      	b.n	8002e12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f000 fa01 	bl	800320e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f000 fa12 	bl	8003236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	f003 0310 	and.w	r3, r3, #16
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d020      	beq.n	8002e64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	f003 0310 	and.w	r3, r3, #16
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d01b      	beq.n	8002e64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f06f 0210 	mvn.w	r2, #16
 8002e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2208      	movs	r2, #8
 8002e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d003      	beq.n	8002e52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 f9e9 	bl	8003222 <HAL_TIM_IC_CaptureCallback>
 8002e50:	e005      	b.n	8002e5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 f9db 	bl	800320e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f000 f9ec 	bl	8003236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	f003 0301 	and.w	r3, r3, #1
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00c      	beq.n	8002e88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f003 0301 	and.w	r3, r3, #1
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d007      	beq.n	8002e88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f06f 0201 	mvn.w	r2, #1
 8002e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f7fe f9d0 	bl	8001228 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00c      	beq.n	8002eac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d007      	beq.n	8002eac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 fd24 	bl	80038f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00c      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d007      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 f9bd 	bl	800324a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	f003 0320 	and.w	r3, r3, #32
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00c      	beq.n	8002ef4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f003 0320 	and.w	r3, r3, #32
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d007      	beq.n	8002ef4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f06f 0220 	mvn.w	r2, #32
 8002eec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f000 fcf6 	bl	80038e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ef4:	bf00      	nop
 8002ef6:	3710      	adds	r7, #16
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002f16:	2302      	movs	r3, #2
 8002f18:	e0ae      	b.n	8003078 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2b0c      	cmp	r3, #12
 8002f26:	f200 809f 	bhi.w	8003068 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f30:	08002f65 	.word	0x08002f65
 8002f34:	08003069 	.word	0x08003069
 8002f38:	08003069 	.word	0x08003069
 8002f3c:	08003069 	.word	0x08003069
 8002f40:	08002fa5 	.word	0x08002fa5
 8002f44:	08003069 	.word	0x08003069
 8002f48:	08003069 	.word	0x08003069
 8002f4c:	08003069 	.word	0x08003069
 8002f50:	08002fe7 	.word	0x08002fe7
 8002f54:	08003069 	.word	0x08003069
 8002f58:	08003069 	.word	0x08003069
 8002f5c:	08003069 	.word	0x08003069
 8002f60:	08003027 	.word	0x08003027
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	68b9      	ldr	r1, [r7, #8]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f000 f9fe 	bl	800336c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	699a      	ldr	r2, [r3, #24]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f042 0208 	orr.w	r2, r2, #8
 8002f7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	699a      	ldr	r2, [r3, #24]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f022 0204 	bic.w	r2, r2, #4
 8002f8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6999      	ldr	r1, [r3, #24]
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	691a      	ldr	r2, [r3, #16]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	619a      	str	r2, [r3, #24]
      break;
 8002fa2:	e064      	b.n	800306e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	68b9      	ldr	r1, [r7, #8]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f000 fa44 	bl	8003438 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	699a      	ldr	r2, [r3, #24]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	699a      	ldr	r2, [r3, #24]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6999      	ldr	r1, [r3, #24]
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	021a      	lsls	r2, r3, #8
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	619a      	str	r2, [r3, #24]
      break;
 8002fe4:	e043      	b.n	800306e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68b9      	ldr	r1, [r7, #8]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f000 fa8f 	bl	8003510 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	69da      	ldr	r2, [r3, #28]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f042 0208 	orr.w	r2, r2, #8
 8003000:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	69da      	ldr	r2, [r3, #28]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f022 0204 	bic.w	r2, r2, #4
 8003010:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	69d9      	ldr	r1, [r3, #28]
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	691a      	ldr	r2, [r3, #16]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	430a      	orrs	r2, r1
 8003022:	61da      	str	r2, [r3, #28]
      break;
 8003024:	e023      	b.n	800306e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68b9      	ldr	r1, [r7, #8]
 800302c:	4618      	mov	r0, r3
 800302e:	f000 fad9 	bl	80035e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	69da      	ldr	r2, [r3, #28]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003040:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	69da      	ldr	r2, [r3, #28]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003050:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	69d9      	ldr	r1, [r3, #28]
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	021a      	lsls	r2, r3, #8
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	430a      	orrs	r2, r1
 8003064:	61da      	str	r2, [r3, #28]
      break;
 8003066:	e002      	b.n	800306e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	75fb      	strb	r3, [r7, #23]
      break;
 800306c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003076:	7dfb      	ldrb	r3, [r7, #23]
}
 8003078:	4618      	mov	r0, r3
 800307a:	3718      	adds	r7, #24
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800308a:	2300      	movs	r3, #0
 800308c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003094:	2b01      	cmp	r3, #1
 8003096:	d101      	bne.n	800309c <HAL_TIM_ConfigClockSource+0x1c>
 8003098:	2302      	movs	r3, #2
 800309a:	e0b4      	b.n	8003206 <HAL_TIM_ConfigClockSource+0x186>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2202      	movs	r2, #2
 80030a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80030ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80030c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68ba      	ldr	r2, [r7, #8]
 80030ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030d4:	d03e      	beq.n	8003154 <HAL_TIM_ConfigClockSource+0xd4>
 80030d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030da:	f200 8087 	bhi.w	80031ec <HAL_TIM_ConfigClockSource+0x16c>
 80030de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030e2:	f000 8086 	beq.w	80031f2 <HAL_TIM_ConfigClockSource+0x172>
 80030e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030ea:	d87f      	bhi.n	80031ec <HAL_TIM_ConfigClockSource+0x16c>
 80030ec:	2b70      	cmp	r3, #112	@ 0x70
 80030ee:	d01a      	beq.n	8003126 <HAL_TIM_ConfigClockSource+0xa6>
 80030f0:	2b70      	cmp	r3, #112	@ 0x70
 80030f2:	d87b      	bhi.n	80031ec <HAL_TIM_ConfigClockSource+0x16c>
 80030f4:	2b60      	cmp	r3, #96	@ 0x60
 80030f6:	d050      	beq.n	800319a <HAL_TIM_ConfigClockSource+0x11a>
 80030f8:	2b60      	cmp	r3, #96	@ 0x60
 80030fa:	d877      	bhi.n	80031ec <HAL_TIM_ConfigClockSource+0x16c>
 80030fc:	2b50      	cmp	r3, #80	@ 0x50
 80030fe:	d03c      	beq.n	800317a <HAL_TIM_ConfigClockSource+0xfa>
 8003100:	2b50      	cmp	r3, #80	@ 0x50
 8003102:	d873      	bhi.n	80031ec <HAL_TIM_ConfigClockSource+0x16c>
 8003104:	2b40      	cmp	r3, #64	@ 0x40
 8003106:	d058      	beq.n	80031ba <HAL_TIM_ConfigClockSource+0x13a>
 8003108:	2b40      	cmp	r3, #64	@ 0x40
 800310a:	d86f      	bhi.n	80031ec <HAL_TIM_ConfigClockSource+0x16c>
 800310c:	2b30      	cmp	r3, #48	@ 0x30
 800310e:	d064      	beq.n	80031da <HAL_TIM_ConfigClockSource+0x15a>
 8003110:	2b30      	cmp	r3, #48	@ 0x30
 8003112:	d86b      	bhi.n	80031ec <HAL_TIM_ConfigClockSource+0x16c>
 8003114:	2b20      	cmp	r3, #32
 8003116:	d060      	beq.n	80031da <HAL_TIM_ConfigClockSource+0x15a>
 8003118:	2b20      	cmp	r3, #32
 800311a:	d867      	bhi.n	80031ec <HAL_TIM_ConfigClockSource+0x16c>
 800311c:	2b00      	cmp	r3, #0
 800311e:	d05c      	beq.n	80031da <HAL_TIM_ConfigClockSource+0x15a>
 8003120:	2b10      	cmp	r3, #16
 8003122:	d05a      	beq.n	80031da <HAL_TIM_ConfigClockSource+0x15a>
 8003124:	e062      	b.n	80031ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003136:	f000 fb1f 	bl	8003778 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003148:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68ba      	ldr	r2, [r7, #8]
 8003150:	609a      	str	r2, [r3, #8]
      break;
 8003152:	e04f      	b.n	80031f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003164:	f000 fb08 	bl	8003778 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689a      	ldr	r2, [r3, #8]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003176:	609a      	str	r2, [r3, #8]
      break;
 8003178:	e03c      	b.n	80031f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003186:	461a      	mov	r2, r3
 8003188:	f000 fa7c 	bl	8003684 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2150      	movs	r1, #80	@ 0x50
 8003192:	4618      	mov	r0, r3
 8003194:	f000 fad5 	bl	8003742 <TIM_ITRx_SetConfig>
      break;
 8003198:	e02c      	b.n	80031f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80031a6:	461a      	mov	r2, r3
 80031a8:	f000 fa9b 	bl	80036e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2160      	movs	r1, #96	@ 0x60
 80031b2:	4618      	mov	r0, r3
 80031b4:	f000 fac5 	bl	8003742 <TIM_ITRx_SetConfig>
      break;
 80031b8:	e01c      	b.n	80031f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031c6:	461a      	mov	r2, r3
 80031c8:	f000 fa5c 	bl	8003684 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2140      	movs	r1, #64	@ 0x40
 80031d2:	4618      	mov	r0, r3
 80031d4:	f000 fab5 	bl	8003742 <TIM_ITRx_SetConfig>
      break;
 80031d8:	e00c      	b.n	80031f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4619      	mov	r1, r3
 80031e4:	4610      	mov	r0, r2
 80031e6:	f000 faac 	bl	8003742 <TIM_ITRx_SetConfig>
      break;
 80031ea:	e003      	b.n	80031f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	73fb      	strb	r3, [r7, #15]
      break;
 80031f0:	e000      	b.n	80031f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003204:	7bfb      	ldrb	r3, [r7, #15]
}
 8003206:	4618      	mov	r0, r3
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800320e:	b480      	push	{r7}
 8003210:	b083      	sub	sp, #12
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr

08003222 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003222:	b480      	push	{r7}
 8003224:	b083      	sub	sp, #12
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr

08003236 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr

0800324a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800324a:	b480      	push	{r7}
 800324c:	b083      	sub	sp, #12
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003252:	bf00      	nop
 8003254:	370c      	adds	r7, #12
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
	...

08003260 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	4a37      	ldr	r2, [pc, #220]	@ (8003350 <TIM_Base_SetConfig+0xf0>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d00f      	beq.n	8003298 <TIM_Base_SetConfig+0x38>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800327e:	d00b      	beq.n	8003298 <TIM_Base_SetConfig+0x38>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4a34      	ldr	r2, [pc, #208]	@ (8003354 <TIM_Base_SetConfig+0xf4>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d007      	beq.n	8003298 <TIM_Base_SetConfig+0x38>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a33      	ldr	r2, [pc, #204]	@ (8003358 <TIM_Base_SetConfig+0xf8>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d003      	beq.n	8003298 <TIM_Base_SetConfig+0x38>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	4a32      	ldr	r2, [pc, #200]	@ (800335c <TIM_Base_SetConfig+0xfc>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d108      	bne.n	80032aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800329e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a28      	ldr	r2, [pc, #160]	@ (8003350 <TIM_Base_SetConfig+0xf0>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d01b      	beq.n	80032ea <TIM_Base_SetConfig+0x8a>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032b8:	d017      	beq.n	80032ea <TIM_Base_SetConfig+0x8a>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a25      	ldr	r2, [pc, #148]	@ (8003354 <TIM_Base_SetConfig+0xf4>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d013      	beq.n	80032ea <TIM_Base_SetConfig+0x8a>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a24      	ldr	r2, [pc, #144]	@ (8003358 <TIM_Base_SetConfig+0xf8>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d00f      	beq.n	80032ea <TIM_Base_SetConfig+0x8a>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a23      	ldr	r2, [pc, #140]	@ (800335c <TIM_Base_SetConfig+0xfc>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d00b      	beq.n	80032ea <TIM_Base_SetConfig+0x8a>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a22      	ldr	r2, [pc, #136]	@ (8003360 <TIM_Base_SetConfig+0x100>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d007      	beq.n	80032ea <TIM_Base_SetConfig+0x8a>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a21      	ldr	r2, [pc, #132]	@ (8003364 <TIM_Base_SetConfig+0x104>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d003      	beq.n	80032ea <TIM_Base_SetConfig+0x8a>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a20      	ldr	r2, [pc, #128]	@ (8003368 <TIM_Base_SetConfig+0x108>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d108      	bne.n	80032fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	4313      	orrs	r3, r2
 8003308:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	689a      	ldr	r2, [r3, #8]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a0c      	ldr	r2, [pc, #48]	@ (8003350 <TIM_Base_SetConfig+0xf0>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d103      	bne.n	800332a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	691a      	ldr	r2, [r3, #16]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f043 0204 	orr.w	r2, r3, #4
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	68fa      	ldr	r2, [r7, #12]
 8003340:	601a      	str	r2, [r3, #0]
}
 8003342:	bf00      	nop
 8003344:	3714      	adds	r7, #20
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	40010000 	.word	0x40010000
 8003354:	40000400 	.word	0x40000400
 8003358:	40000800 	.word	0x40000800
 800335c:	40000c00 	.word	0x40000c00
 8003360:	40014000 	.word	0x40014000
 8003364:	40014400 	.word	0x40014400
 8003368:	40014800 	.word	0x40014800

0800336c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800336c:	b480      	push	{r7}
 800336e:	b087      	sub	sp, #28
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a1b      	ldr	r3, [r3, #32]
 800337a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a1b      	ldr	r3, [r3, #32]
 8003380:	f023 0201 	bic.w	r2, r3, #1
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800339a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f023 0303 	bic.w	r3, r3, #3
 80033a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68fa      	ldr	r2, [r7, #12]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f023 0302 	bic.w	r3, r3, #2
 80033b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	4313      	orrs	r3, r2
 80033be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003434 <TIM_OC1_SetConfig+0xc8>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d10c      	bne.n	80033e2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	f023 0308 	bic.w	r3, r3, #8
 80033ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	697a      	ldr	r2, [r7, #20]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	f023 0304 	bic.w	r3, r3, #4
 80033e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a13      	ldr	r2, [pc, #76]	@ (8003434 <TIM_OC1_SetConfig+0xc8>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d111      	bne.n	800340e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80033f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	4313      	orrs	r3, r2
 8003402:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	4313      	orrs	r3, r2
 800340c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685a      	ldr	r2, [r3, #4]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	621a      	str	r2, [r3, #32]
}
 8003428:	bf00      	nop
 800342a:	371c      	adds	r7, #28
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr
 8003434:	40010000 	.word	0x40010000

08003438 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003438:	b480      	push	{r7}
 800343a:	b087      	sub	sp, #28
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a1b      	ldr	r3, [r3, #32]
 8003446:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a1b      	ldr	r3, [r3, #32]
 800344c:	f023 0210 	bic.w	r2, r3, #16
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800346e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	021b      	lsls	r3, r3, #8
 8003476:	68fa      	ldr	r2, [r7, #12]
 8003478:	4313      	orrs	r3, r2
 800347a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	f023 0320 	bic.w	r3, r3, #32
 8003482:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	011b      	lsls	r3, r3, #4
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	4313      	orrs	r3, r2
 800348e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a1e      	ldr	r2, [pc, #120]	@ (800350c <TIM_OC2_SetConfig+0xd4>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d10d      	bne.n	80034b4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800349e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80034b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a15      	ldr	r2, [pc, #84]	@ (800350c <TIM_OC2_SetConfig+0xd4>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d113      	bne.n	80034e4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80034c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80034ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	695b      	ldr	r3, [r3, #20]
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	693a      	ldr	r2, [r7, #16]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68fa      	ldr	r2, [r7, #12]
 80034ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685a      	ldr	r2, [r3, #4]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	697a      	ldr	r2, [r7, #20]
 80034fc:	621a      	str	r2, [r3, #32]
}
 80034fe:	bf00      	nop
 8003500:	371c      	adds	r7, #28
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	40010000 	.word	0x40010000

08003510 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003510:	b480      	push	{r7}
 8003512:	b087      	sub	sp, #28
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800353e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f023 0303 	bic.w	r3, r3, #3
 8003546:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	4313      	orrs	r3, r2
 8003550:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003558:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	021b      	lsls	r3, r3, #8
 8003560:	697a      	ldr	r2, [r7, #20]
 8003562:	4313      	orrs	r3, r2
 8003564:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a1d      	ldr	r2, [pc, #116]	@ (80035e0 <TIM_OC3_SetConfig+0xd0>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d10d      	bne.n	800358a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003574:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	021b      	lsls	r3, r3, #8
 800357c:	697a      	ldr	r2, [r7, #20]
 800357e:	4313      	orrs	r3, r2
 8003580:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003588:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a14      	ldr	r2, [pc, #80]	@ (80035e0 <TIM_OC3_SetConfig+0xd0>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d113      	bne.n	80035ba <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003598:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	011b      	lsls	r3, r3, #4
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	011b      	lsls	r3, r3, #4
 80035b4:	693a      	ldr	r2, [r7, #16]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	693a      	ldr	r2, [r7, #16]
 80035be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	685a      	ldr	r2, [r3, #4]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	697a      	ldr	r2, [r7, #20]
 80035d2:	621a      	str	r2, [r3, #32]
}
 80035d4:	bf00      	nop
 80035d6:	371c      	adds	r7, #28
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr
 80035e0:	40010000 	.word	0x40010000

080035e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b087      	sub	sp, #28
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a1b      	ldr	r3, [r3, #32]
 80035f8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	69db      	ldr	r3, [r3, #28]
 800360a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800361a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	021b      	lsls	r3, r3, #8
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	4313      	orrs	r3, r2
 8003626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800362e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	031b      	lsls	r3, r3, #12
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	4313      	orrs	r3, r2
 800363a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a10      	ldr	r2, [pc, #64]	@ (8003680 <TIM_OC4_SetConfig+0x9c>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d109      	bne.n	8003658 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800364a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	695b      	ldr	r3, [r3, #20]
 8003650:	019b      	lsls	r3, r3, #6
 8003652:	697a      	ldr	r2, [r7, #20]
 8003654:	4313      	orrs	r3, r2
 8003656:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	697a      	ldr	r2, [r7, #20]
 800365c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68fa      	ldr	r2, [r7, #12]
 8003662:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685a      	ldr	r2, [r3, #4]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	693a      	ldr	r2, [r7, #16]
 8003670:	621a      	str	r2, [r3, #32]
}
 8003672:	bf00      	nop
 8003674:	371c      	adds	r7, #28
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	40010000 	.word	0x40010000

08003684 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003684:	b480      	push	{r7}
 8003686:	b087      	sub	sp, #28
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6a1b      	ldr	r3, [r3, #32]
 8003694:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6a1b      	ldr	r3, [r3, #32]
 800369a:	f023 0201 	bic.w	r2, r3, #1
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80036ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	011b      	lsls	r3, r3, #4
 80036b4:	693a      	ldr	r2, [r7, #16]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	f023 030a 	bic.w	r3, r3, #10
 80036c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80036c2:	697a      	ldr	r2, [r7, #20]
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	697a      	ldr	r2, [r7, #20]
 80036d4:	621a      	str	r2, [r3, #32]
}
 80036d6:	bf00      	nop
 80036d8:	371c      	adds	r7, #28
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr

080036e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036e2:	b480      	push	{r7}
 80036e4:	b087      	sub	sp, #28
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	60f8      	str	r0, [r7, #12]
 80036ea:	60b9      	str	r1, [r7, #8]
 80036ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	f023 0210 	bic.w	r2, r3, #16
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800370c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	031b      	lsls	r3, r3, #12
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	4313      	orrs	r3, r2
 8003716:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800371e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	011b      	lsls	r3, r3, #4
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	4313      	orrs	r3, r2
 8003728:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	697a      	ldr	r2, [r7, #20]
 8003734:	621a      	str	r2, [r3, #32]
}
 8003736:	bf00      	nop
 8003738:	371c      	adds	r7, #28
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003742:	b480      	push	{r7}
 8003744:	b085      	sub	sp, #20
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
 800374a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003758:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	4313      	orrs	r3, r2
 8003760:	f043 0307 	orr.w	r3, r3, #7
 8003764:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	609a      	str	r2, [r3, #8]
}
 800376c:	bf00      	nop
 800376e:	3714      	adds	r7, #20
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003778:	b480      	push	{r7}
 800377a:	b087      	sub	sp, #28
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
 8003784:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003792:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	021a      	lsls	r2, r3, #8
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	431a      	orrs	r2, r3
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	4313      	orrs	r3, r2
 80037a0:	697a      	ldr	r2, [r7, #20]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	609a      	str	r2, [r3, #8]
}
 80037ac:	bf00      	nop
 80037ae:	371c      	adds	r7, #28
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b087      	sub	sp, #28
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	f003 031f 	and.w	r3, r3, #31
 80037ca:	2201      	movs	r2, #1
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6a1a      	ldr	r2, [r3, #32]
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	43db      	mvns	r3, r3
 80037da:	401a      	ands	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6a1a      	ldr	r2, [r3, #32]
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	f003 031f 	and.w	r3, r3, #31
 80037ea:	6879      	ldr	r1, [r7, #4]
 80037ec:	fa01 f303 	lsl.w	r3, r1, r3
 80037f0:	431a      	orrs	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	621a      	str	r2, [r3, #32]
}
 80037f6:	bf00      	nop
 80037f8:	371c      	adds	r7, #28
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
	...

08003804 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003804:	b480      	push	{r7}
 8003806:	b085      	sub	sp, #20
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003814:	2b01      	cmp	r3, #1
 8003816:	d101      	bne.n	800381c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003818:	2302      	movs	r3, #2
 800381a:	e050      	b.n	80038be <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2202      	movs	r2, #2
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003842:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	4313      	orrs	r3, r2
 800384c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a1c      	ldr	r2, [pc, #112]	@ (80038cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d018      	beq.n	8003892 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003868:	d013      	beq.n	8003892 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a18      	ldr	r2, [pc, #96]	@ (80038d0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d00e      	beq.n	8003892 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a16      	ldr	r2, [pc, #88]	@ (80038d4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d009      	beq.n	8003892 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a15      	ldr	r2, [pc, #84]	@ (80038d8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d004      	beq.n	8003892 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a13      	ldr	r2, [pc, #76]	@ (80038dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d10c      	bne.n	80038ac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003898:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	68ba      	ldr	r2, [r7, #8]
 80038aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3714      	adds	r7, #20
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	40010000 	.word	0x40010000
 80038d0:	40000400 	.word	0x40000400
 80038d4:	40000800 	.word	0x40000800
 80038d8:	40000c00 	.word	0x40000c00
 80038dc:	40014000 	.word	0x40014000

080038e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038fc:	bf00      	nop
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr

08003908 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e042      	b.n	80039a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d106      	bne.n	8003934 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7fd fdce 	bl	80014d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2224      	movs	r2, #36	@ 0x24
 8003938:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68da      	ldr	r2, [r3, #12]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800394a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 fdd3 	bl	80044f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	691a      	ldr	r2, [r3, #16]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003960:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	695a      	ldr	r2, [r3, #20]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003970:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	68da      	ldr	r2, [r3, #12]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003980:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2220      	movs	r2, #32
 800398c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2220      	movs	r2, #32
 8003994:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3708      	adds	r7, #8
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b08a      	sub	sp, #40	@ 0x28
 80039ac:	af02      	add	r7, sp, #8
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	603b      	str	r3, [r7, #0]
 80039b4:	4613      	mov	r3, r2
 80039b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	2b20      	cmp	r3, #32
 80039c6:	d175      	bne.n	8003ab4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d002      	beq.n	80039d4 <HAL_UART_Transmit+0x2c>
 80039ce:	88fb      	ldrh	r3, [r7, #6]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d101      	bne.n	80039d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e06e      	b.n	8003ab6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2221      	movs	r2, #33	@ 0x21
 80039e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039e6:	f7fd ffd1 	bl	800198c <HAL_GetTick>
 80039ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	88fa      	ldrh	r2, [r7, #6]
 80039f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	88fa      	ldrh	r2, [r7, #6]
 80039f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a00:	d108      	bne.n	8003a14 <HAL_UART_Transmit+0x6c>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	691b      	ldr	r3, [r3, #16]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d104      	bne.n	8003a14 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	61bb      	str	r3, [r7, #24]
 8003a12:	e003      	b.n	8003a1c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a1c:	e02e      	b.n	8003a7c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	9300      	str	r3, [sp, #0]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	2200      	movs	r2, #0
 8003a26:	2180      	movs	r1, #128	@ 0x80
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 fb37 	bl	800409c <UART_WaitOnFlagUntilTimeout>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d005      	beq.n	8003a40 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2220      	movs	r2, #32
 8003a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e03a      	b.n	8003ab6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d10b      	bne.n	8003a5e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	881b      	ldrh	r3, [r3, #0]
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	3302      	adds	r3, #2
 8003a5a:	61bb      	str	r3, [r7, #24]
 8003a5c:	e007      	b.n	8003a6e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	781a      	ldrb	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	3b01      	subs	r3, #1
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d1cb      	bne.n	8003a1e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	9300      	str	r3, [sp, #0]
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	2140      	movs	r1, #64	@ 0x40
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f000 fb03 	bl	800409c <UART_WaitOnFlagUntilTimeout>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d005      	beq.n	8003aa8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e006      	b.n	8003ab6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2220      	movs	r2, #32
 8003aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	e000      	b.n	8003ab6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003ab4:	2302      	movs	r3, #2
  }
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3720      	adds	r7, #32
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b084      	sub	sp, #16
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	60f8      	str	r0, [r7, #12]
 8003ac6:	60b9      	str	r1, [r7, #8]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	2b20      	cmp	r3, #32
 8003ad6:	d112      	bne.n	8003afe <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d002      	beq.n	8003ae4 <HAL_UART_Receive_IT+0x26>
 8003ade:	88fb      	ldrh	r3, [r7, #6]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d101      	bne.n	8003ae8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e00b      	b.n	8003b00 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003aee:	88fb      	ldrh	r3, [r7, #6]
 8003af0:	461a      	mov	r2, r3
 8003af2:	68b9      	ldr	r1, [r7, #8]
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f000 fb2a 	bl	800414e <UART_Start_Receive_IT>
 8003afa:	4603      	mov	r3, r0
 8003afc:	e000      	b.n	8003b00 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003afe:	2302      	movs	r3, #2
  }
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3710      	adds	r7, #16
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b0ba      	sub	sp, #232	@ 0xe8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003b34:	2300      	movs	r3, #0
 8003b36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b3e:	f003 030f 	and.w	r3, r3, #15
 8003b42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003b46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10f      	bne.n	8003b6e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b52:	f003 0320 	and.w	r3, r3, #32
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d009      	beq.n	8003b6e <HAL_UART_IRQHandler+0x66>
 8003b5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b5e:	f003 0320 	and.w	r3, r3, #32
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f000 fc07 	bl	800437a <UART_Receive_IT>
      return;
 8003b6c:	e273      	b.n	8004056 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003b6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	f000 80de 	beq.w	8003d34 <HAL_UART_IRQHandler+0x22c>
 8003b78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b7c:	f003 0301 	and.w	r3, r3, #1
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d106      	bne.n	8003b92 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b88:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	f000 80d1 	beq.w	8003d34 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00b      	beq.n	8003bb6 <HAL_UART_IRQHandler+0xae>
 8003b9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ba2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d005      	beq.n	8003bb6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bae:	f043 0201 	orr.w	r2, r3, #1
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bba:	f003 0304 	and.w	r3, r3, #4
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00b      	beq.n	8003bda <HAL_UART_IRQHandler+0xd2>
 8003bc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d005      	beq.n	8003bda <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd2:	f043 0202 	orr.w	r2, r3, #2
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00b      	beq.n	8003bfe <HAL_UART_IRQHandler+0xf6>
 8003be6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bea:	f003 0301 	and.w	r3, r3, #1
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d005      	beq.n	8003bfe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf6:	f043 0204 	orr.w	r2, r3, #4
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c02:	f003 0308 	and.w	r3, r3, #8
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d011      	beq.n	8003c2e <HAL_UART_IRQHandler+0x126>
 8003c0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c0e:	f003 0320 	and.w	r3, r3, #32
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d105      	bne.n	8003c22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003c16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d005      	beq.n	8003c2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c26:	f043 0208 	orr.w	r2, r3, #8
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f000 820a 	beq.w	800404c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c3c:	f003 0320 	and.w	r3, r3, #32
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d008      	beq.n	8003c56 <HAL_UART_IRQHandler+0x14e>
 8003c44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c48:	f003 0320 	and.w	r3, r3, #32
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d002      	beq.n	8003c56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f000 fb92 	bl	800437a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c60:	2b40      	cmp	r3, #64	@ 0x40
 8003c62:	bf0c      	ite	eq
 8003c64:	2301      	moveq	r3, #1
 8003c66:	2300      	movne	r3, #0
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c72:	f003 0308 	and.w	r3, r3, #8
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d103      	bne.n	8003c82 <HAL_UART_IRQHandler+0x17a>
 8003c7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d04f      	beq.n	8003d22 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 fa9d 	bl	80041c2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c92:	2b40      	cmp	r3, #64	@ 0x40
 8003c94:	d141      	bne.n	8003d1a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	3314      	adds	r3, #20
 8003c9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ca0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003ca4:	e853 3f00 	ldrex	r3, [r3]
 8003ca8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003cac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003cb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	3314      	adds	r3, #20
 8003cbe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003cc2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003cc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003cce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003cd2:	e841 2300 	strex	r3, r2, [r1]
 8003cd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003cda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1d9      	bne.n	8003c96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d013      	beq.n	8003d12 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cee:	4a8a      	ldr	r2, [pc, #552]	@ (8003f18 <HAL_UART_IRQHandler+0x410>)
 8003cf0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7fd ffca 	bl	8001c90 <HAL_DMA_Abort_IT>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d016      	beq.n	8003d30 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d0c:	4610      	mov	r0, r2
 8003d0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d10:	e00e      	b.n	8003d30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 f9ac 	bl	8004070 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d18:	e00a      	b.n	8003d30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 f9a8 	bl	8004070 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d20:	e006      	b.n	8003d30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 f9a4 	bl	8004070 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003d2e:	e18d      	b.n	800404c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d30:	bf00      	nop
    return;
 8003d32:	e18b      	b.n	800404c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	f040 8167 	bne.w	800400c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003d3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d42:	f003 0310 	and.w	r3, r3, #16
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	f000 8160 	beq.w	800400c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003d4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d50:	f003 0310 	and.w	r3, r3, #16
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f000 8159 	beq.w	800400c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	60bb      	str	r3, [r7, #8]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	60bb      	str	r3, [r7, #8]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	60bb      	str	r3, [r7, #8]
 8003d6e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d7a:	2b40      	cmp	r3, #64	@ 0x40
 8003d7c:	f040 80ce 	bne.w	8003f1c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003d8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 80a9 	beq.w	8003ee8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003d9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	f080 80a2 	bcs.w	8003ee8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003daa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003db0:	69db      	ldr	r3, [r3, #28]
 8003db2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003db6:	f000 8088 	beq.w	8003eca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	330c      	adds	r3, #12
 8003dc0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003dc8:	e853 3f00 	ldrex	r3, [r3]
 8003dcc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003dd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003dd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003dd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	330c      	adds	r3, #12
 8003de2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003de6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003dea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003df2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003df6:	e841 2300 	strex	r3, r2, [r1]
 8003dfa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003dfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1d9      	bne.n	8003dba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	3314      	adds	r3, #20
 8003e0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e10:	e853 3f00 	ldrex	r3, [r3]
 8003e14:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003e16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e18:	f023 0301 	bic.w	r3, r3, #1
 8003e1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	3314      	adds	r3, #20
 8003e26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e2a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003e2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e30:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003e32:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003e36:	e841 2300 	strex	r3, r2, [r1]
 8003e3a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003e3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1e1      	bne.n	8003e06 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	3314      	adds	r3, #20
 8003e48:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e4c:	e853 3f00 	ldrex	r3, [r3]
 8003e50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003e52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	3314      	adds	r3, #20
 8003e62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003e66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e6a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003e6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003e6e:	e841 2300 	strex	r3, r2, [r1]
 8003e72:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003e74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1e3      	bne.n	8003e42 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2220      	movs	r2, #32
 8003e7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	330c      	adds	r3, #12
 8003e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e92:	e853 3f00 	ldrex	r3, [r3]
 8003e96:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003e98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e9a:	f023 0310 	bic.w	r3, r3, #16
 8003e9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	330c      	adds	r3, #12
 8003ea8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003eac:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003eae:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003eb2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003eb4:	e841 2300 	strex	r3, r2, [r1]
 8003eb8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003eba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1e3      	bne.n	8003e88 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7fd fe73 	bl	8001bb0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2202      	movs	r2, #2
 8003ece:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	4619      	mov	r1, r3
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f000 f8cf 	bl	8004084 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003ee6:	e0b3      	b.n	8004050 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003eec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	f040 80ad 	bne.w	8004050 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003efa:	69db      	ldr	r3, [r3, #28]
 8003efc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f00:	f040 80a6 	bne.w	8004050 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2202      	movs	r2, #2
 8003f08:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f0e:	4619      	mov	r1, r3
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f000 f8b7 	bl	8004084 <HAL_UARTEx_RxEventCallback>
      return;
 8003f16:	e09b      	b.n	8004050 <HAL_UART_IRQHandler+0x548>
 8003f18:	08004289 	.word	0x08004289
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f000 808e 	beq.w	8004054 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003f38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f000 8089 	beq.w	8004054 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	330c      	adds	r3, #12
 8003f48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f4c:	e853 3f00 	ldrex	r3, [r3]
 8003f50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	330c      	adds	r3, #12
 8003f62:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003f66:	647a      	str	r2, [r7, #68]	@ 0x44
 8003f68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f6e:	e841 2300 	strex	r3, r2, [r1]
 8003f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1e3      	bne.n	8003f42 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	3314      	adds	r3, #20
 8003f80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	e853 3f00 	ldrex	r3, [r3]
 8003f88:	623b      	str	r3, [r7, #32]
   return(result);
 8003f8a:	6a3b      	ldr	r3, [r7, #32]
 8003f8c:	f023 0301 	bic.w	r3, r3, #1
 8003f90:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	3314      	adds	r3, #20
 8003f9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003f9e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003fa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fa6:	e841 2300 	strex	r3, r2, [r1]
 8003faa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1e3      	bne.n	8003f7a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2220      	movs	r2, #32
 8003fb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	330c      	adds	r3, #12
 8003fc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	e853 3f00 	ldrex	r3, [r3]
 8003fce:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f023 0310 	bic.w	r3, r3, #16
 8003fd6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	330c      	adds	r3, #12
 8003fe0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003fe4:	61fa      	str	r2, [r7, #28]
 8003fe6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe8:	69b9      	ldr	r1, [r7, #24]
 8003fea:	69fa      	ldr	r2, [r7, #28]
 8003fec:	e841 2300 	strex	r3, r2, [r1]
 8003ff0:	617b      	str	r3, [r7, #20]
   return(result);
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d1e3      	bne.n	8003fc0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ffe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004002:	4619      	mov	r1, r3
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f000 f83d 	bl	8004084 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800400a:	e023      	b.n	8004054 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800400c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004010:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004014:	2b00      	cmp	r3, #0
 8004016:	d009      	beq.n	800402c <HAL_UART_IRQHandler+0x524>
 8004018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800401c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004020:	2b00      	cmp	r3, #0
 8004022:	d003      	beq.n	800402c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 f940 	bl	80042aa <UART_Transmit_IT>
    return;
 800402a:	e014      	b.n	8004056 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800402c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00e      	beq.n	8004056 <HAL_UART_IRQHandler+0x54e>
 8004038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800403c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004040:	2b00      	cmp	r3, #0
 8004042:	d008      	beq.n	8004056 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f000 f980 	bl	800434a <UART_EndTransmit_IT>
    return;
 800404a:	e004      	b.n	8004056 <HAL_UART_IRQHandler+0x54e>
    return;
 800404c:	bf00      	nop
 800404e:	e002      	b.n	8004056 <HAL_UART_IRQHandler+0x54e>
      return;
 8004050:	bf00      	nop
 8004052:	e000      	b.n	8004056 <HAL_UART_IRQHandler+0x54e>
      return;
 8004054:	bf00      	nop
  }
}
 8004056:	37e8      	adds	r7, #232	@ 0xe8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004064:	bf00      	nop
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr

08004070 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	460b      	mov	r3, r1
 800408e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004090:	bf00      	nop
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr

0800409c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b086      	sub	sp, #24
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	603b      	str	r3, [r7, #0]
 80040a8:	4613      	mov	r3, r2
 80040aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040ac:	e03b      	b.n	8004126 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ae:	6a3b      	ldr	r3, [r7, #32]
 80040b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b4:	d037      	beq.n	8004126 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040b6:	f7fd fc69 	bl	800198c <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	6a3a      	ldr	r2, [r7, #32]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d302      	bcc.n	80040cc <UART_WaitOnFlagUntilTimeout+0x30>
 80040c6:	6a3b      	ldr	r3, [r7, #32]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d101      	bne.n	80040d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80040cc:	2303      	movs	r3, #3
 80040ce:	e03a      	b.n	8004146 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	f003 0304 	and.w	r3, r3, #4
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d023      	beq.n	8004126 <UART_WaitOnFlagUntilTimeout+0x8a>
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	2b80      	cmp	r3, #128	@ 0x80
 80040e2:	d020      	beq.n	8004126 <UART_WaitOnFlagUntilTimeout+0x8a>
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	2b40      	cmp	r3, #64	@ 0x40
 80040e8:	d01d      	beq.n	8004126 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0308 	and.w	r3, r3, #8
 80040f4:	2b08      	cmp	r3, #8
 80040f6:	d116      	bne.n	8004126 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80040f8:	2300      	movs	r3, #0
 80040fa:	617b      	str	r3, [r7, #20]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	617b      	str	r3, [r7, #20]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	617b      	str	r3, [r7, #20]
 800410c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f000 f857 	bl	80041c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2208      	movs	r2, #8
 8004118:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e00f      	b.n	8004146 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	4013      	ands	r3, r2
 8004130:	68ba      	ldr	r2, [r7, #8]
 8004132:	429a      	cmp	r2, r3
 8004134:	bf0c      	ite	eq
 8004136:	2301      	moveq	r3, #1
 8004138:	2300      	movne	r3, #0
 800413a:	b2db      	uxtb	r3, r3
 800413c:	461a      	mov	r2, r3
 800413e:	79fb      	ldrb	r3, [r7, #7]
 8004140:	429a      	cmp	r2, r3
 8004142:	d0b4      	beq.n	80040ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3718      	adds	r7, #24
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}

0800414e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800414e:	b480      	push	{r7}
 8004150:	b085      	sub	sp, #20
 8004152:	af00      	add	r7, sp, #0
 8004154:	60f8      	str	r0, [r7, #12]
 8004156:	60b9      	str	r1, [r7, #8]
 8004158:	4613      	mov	r3, r2
 800415a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	68ba      	ldr	r2, [r7, #8]
 8004160:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	88fa      	ldrh	r2, [r7, #6]
 8004166:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	88fa      	ldrh	r2, [r7, #6]
 800416c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2222      	movs	r2, #34	@ 0x22
 8004178:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d007      	beq.n	8004194 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68da      	ldr	r2, [r3, #12]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004192:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	695a      	ldr	r2, [r3, #20]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f042 0201 	orr.w	r2, r2, #1
 80041a2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68da      	ldr	r2, [r3, #12]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0220 	orr.w	r2, r2, #32
 80041b2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3714      	adds	r7, #20
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr

080041c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041c2:	b480      	push	{r7}
 80041c4:	b095      	sub	sp, #84	@ 0x54
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	330c      	adds	r3, #12
 80041d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041d4:	e853 3f00 	ldrex	r3, [r3]
 80041d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80041da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	330c      	adds	r3, #12
 80041e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041ea:	643a      	str	r2, [r7, #64]	@ 0x40
 80041ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80041f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80041f2:	e841 2300 	strex	r3, r2, [r1]
 80041f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80041f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1e5      	bne.n	80041ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	3314      	adds	r3, #20
 8004204:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004206:	6a3b      	ldr	r3, [r7, #32]
 8004208:	e853 3f00 	ldrex	r3, [r3]
 800420c:	61fb      	str	r3, [r7, #28]
   return(result);
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	f023 0301 	bic.w	r3, r3, #1
 8004214:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	3314      	adds	r3, #20
 800421c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800421e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004220:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004222:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004224:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004226:	e841 2300 	strex	r3, r2, [r1]
 800422a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800422c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1e5      	bne.n	80041fe <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004236:	2b01      	cmp	r3, #1
 8004238:	d119      	bne.n	800426e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	330c      	adds	r3, #12
 8004240:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	e853 3f00 	ldrex	r3, [r3]
 8004248:	60bb      	str	r3, [r7, #8]
   return(result);
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	f023 0310 	bic.w	r3, r3, #16
 8004250:	647b      	str	r3, [r7, #68]	@ 0x44
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	330c      	adds	r3, #12
 8004258:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800425a:	61ba      	str	r2, [r7, #24]
 800425c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800425e:	6979      	ldr	r1, [r7, #20]
 8004260:	69ba      	ldr	r2, [r7, #24]
 8004262:	e841 2300 	strex	r3, r2, [r1]
 8004266:	613b      	str	r3, [r7, #16]
   return(result);
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1e5      	bne.n	800423a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2220      	movs	r2, #32
 8004272:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800427c:	bf00      	nop
 800427e:	3754      	adds	r7, #84	@ 0x54
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004294:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800429c:	68f8      	ldr	r0, [r7, #12]
 800429e:	f7ff fee7 	bl	8004070 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042a2:	bf00      	nop
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b085      	sub	sp, #20
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	2b21      	cmp	r3, #33	@ 0x21
 80042bc:	d13e      	bne.n	800433c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042c6:	d114      	bne.n	80042f2 <UART_Transmit_IT+0x48>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d110      	bne.n	80042f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a1b      	ldr	r3, [r3, #32]
 80042d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	881b      	ldrh	r3, [r3, #0]
 80042da:	461a      	mov	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	1c9a      	adds	r2, r3, #2
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	621a      	str	r2, [r3, #32]
 80042f0:	e008      	b.n	8004304 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	1c59      	adds	r1, r3, #1
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	6211      	str	r1, [r2, #32]
 80042fc:	781a      	ldrb	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004308:	b29b      	uxth	r3, r3
 800430a:	3b01      	subs	r3, #1
 800430c:	b29b      	uxth	r3, r3
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	4619      	mov	r1, r3
 8004312:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004314:	2b00      	cmp	r3, #0
 8004316:	d10f      	bne.n	8004338 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68da      	ldr	r2, [r3, #12]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004326:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68da      	ldr	r2, [r3, #12]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004336:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004338:	2300      	movs	r3, #0
 800433a:	e000      	b.n	800433e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800433c:	2302      	movs	r3, #2
  }
}
 800433e:	4618      	mov	r0, r3
 8004340:	3714      	adds	r7, #20
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr

0800434a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	b082      	sub	sp, #8
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68da      	ldr	r2, [r3, #12]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004360:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2220      	movs	r2, #32
 8004366:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f7ff fe76 	bl	800405c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3708      	adds	r7, #8
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b08c      	sub	sp, #48	@ 0x30
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004382:	2300      	movs	r3, #0
 8004384:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004386:	2300      	movs	r3, #0
 8004388:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b22      	cmp	r3, #34	@ 0x22
 8004394:	f040 80aa 	bne.w	80044ec <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043a0:	d115      	bne.n	80043ce <UART_Receive_IT+0x54>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d111      	bne.n	80043ce <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043bc:	b29a      	uxth	r2, r3
 80043be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043c0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c6:	1c9a      	adds	r2, r3, #2
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80043cc:	e024      	b.n	8004418 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043dc:	d007      	beq.n	80043ee <UART_Receive_IT+0x74>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d10a      	bne.n	80043fc <UART_Receive_IT+0x82>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d106      	bne.n	80043fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	b2da      	uxtb	r2, r3
 80043f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043f8:	701a      	strb	r2, [r3, #0]
 80043fa:	e008      	b.n	800440e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	b2db      	uxtb	r3, r3
 8004404:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004408:	b2da      	uxtb	r2, r3
 800440a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800440c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004412:	1c5a      	adds	r2, r3, #1
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800441c:	b29b      	uxth	r3, r3
 800441e:	3b01      	subs	r3, #1
 8004420:	b29b      	uxth	r3, r3
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	4619      	mov	r1, r3
 8004426:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004428:	2b00      	cmp	r3, #0
 800442a:	d15d      	bne.n	80044e8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68da      	ldr	r2, [r3, #12]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0220 	bic.w	r2, r2, #32
 800443a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68da      	ldr	r2, [r3, #12]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800444a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	695a      	ldr	r2, [r3, #20]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f022 0201 	bic.w	r2, r2, #1
 800445a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2220      	movs	r2, #32
 8004460:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800446e:	2b01      	cmp	r3, #1
 8004470:	d135      	bne.n	80044de <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	330c      	adds	r3, #12
 800447e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	e853 3f00 	ldrex	r3, [r3]
 8004486:	613b      	str	r3, [r7, #16]
   return(result);
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	f023 0310 	bic.w	r3, r3, #16
 800448e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	330c      	adds	r3, #12
 8004496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004498:	623a      	str	r2, [r7, #32]
 800449a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449c:	69f9      	ldr	r1, [r7, #28]
 800449e:	6a3a      	ldr	r2, [r7, #32]
 80044a0:	e841 2300 	strex	r3, r2, [r1]
 80044a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1e5      	bne.n	8004478 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0310 	and.w	r3, r3, #16
 80044b6:	2b10      	cmp	r3, #16
 80044b8:	d10a      	bne.n	80044d0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044ba:	2300      	movs	r3, #0
 80044bc:	60fb      	str	r3, [r7, #12]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	60fb      	str	r3, [r7, #12]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	60fb      	str	r3, [r7, #12]
 80044ce:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044d4:	4619      	mov	r1, r3
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f7ff fdd4 	bl	8004084 <HAL_UARTEx_RxEventCallback>
 80044dc:	e002      	b.n	80044e4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f7fc fa2c 	bl	800093c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80044e4:	2300      	movs	r3, #0
 80044e6:	e002      	b.n	80044ee <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80044e8:	2300      	movs	r3, #0
 80044ea:	e000      	b.n	80044ee <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80044ec:	2302      	movs	r3, #2
  }
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3730      	adds	r7, #48	@ 0x30
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
	...

080044f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044fc:	b0c0      	sub	sp, #256	@ 0x100
 80044fe:	af00      	add	r7, sp, #0
 8004500:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	691b      	ldr	r3, [r3, #16]
 800450c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004514:	68d9      	ldr	r1, [r3, #12]
 8004516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	ea40 0301 	orr.w	r3, r0, r1
 8004520:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004526:	689a      	ldr	r2, [r3, #8]
 8004528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	431a      	orrs	r2, r3
 8004530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	431a      	orrs	r2, r3
 8004538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800453c:	69db      	ldr	r3, [r3, #28]
 800453e:	4313      	orrs	r3, r2
 8004540:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004550:	f021 010c 	bic.w	r1, r1, #12
 8004554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800455e:	430b      	orrs	r3, r1
 8004560:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	695b      	ldr	r3, [r3, #20]
 800456a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800456e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004572:	6999      	ldr	r1, [r3, #24]
 8004574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	ea40 0301 	orr.w	r3, r0, r1
 800457e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	4b8f      	ldr	r3, [pc, #572]	@ (80047c4 <UART_SetConfig+0x2cc>)
 8004588:	429a      	cmp	r2, r3
 800458a:	d005      	beq.n	8004598 <UART_SetConfig+0xa0>
 800458c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	4b8d      	ldr	r3, [pc, #564]	@ (80047c8 <UART_SetConfig+0x2d0>)
 8004594:	429a      	cmp	r2, r3
 8004596:	d104      	bne.n	80045a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004598:	f7fe f9be 	bl	8002918 <HAL_RCC_GetPCLK2Freq>
 800459c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80045a0:	e003      	b.n	80045aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80045a2:	f7fe f9a5 	bl	80028f0 <HAL_RCC_GetPCLK1Freq>
 80045a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ae:	69db      	ldr	r3, [r3, #28]
 80045b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045b4:	f040 810c 	bne.w	80047d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80045b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045bc:	2200      	movs	r2, #0
 80045be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80045c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80045c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80045ca:	4622      	mov	r2, r4
 80045cc:	462b      	mov	r3, r5
 80045ce:	1891      	adds	r1, r2, r2
 80045d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80045d2:	415b      	adcs	r3, r3
 80045d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80045da:	4621      	mov	r1, r4
 80045dc:	eb12 0801 	adds.w	r8, r2, r1
 80045e0:	4629      	mov	r1, r5
 80045e2:	eb43 0901 	adc.w	r9, r3, r1
 80045e6:	f04f 0200 	mov.w	r2, #0
 80045ea:	f04f 0300 	mov.w	r3, #0
 80045ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045fa:	4690      	mov	r8, r2
 80045fc:	4699      	mov	r9, r3
 80045fe:	4623      	mov	r3, r4
 8004600:	eb18 0303 	adds.w	r3, r8, r3
 8004604:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004608:	462b      	mov	r3, r5
 800460a:	eb49 0303 	adc.w	r3, r9, r3
 800460e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800461e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004622:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004626:	460b      	mov	r3, r1
 8004628:	18db      	adds	r3, r3, r3
 800462a:	653b      	str	r3, [r7, #80]	@ 0x50
 800462c:	4613      	mov	r3, r2
 800462e:	eb42 0303 	adc.w	r3, r2, r3
 8004632:	657b      	str	r3, [r7, #84]	@ 0x54
 8004634:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004638:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800463c:	f7fb fe28 	bl	8000290 <__aeabi_uldivmod>
 8004640:	4602      	mov	r2, r0
 8004642:	460b      	mov	r3, r1
 8004644:	4b61      	ldr	r3, [pc, #388]	@ (80047cc <UART_SetConfig+0x2d4>)
 8004646:	fba3 2302 	umull	r2, r3, r3, r2
 800464a:	095b      	lsrs	r3, r3, #5
 800464c:	011c      	lsls	r4, r3, #4
 800464e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004652:	2200      	movs	r2, #0
 8004654:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004658:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800465c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004660:	4642      	mov	r2, r8
 8004662:	464b      	mov	r3, r9
 8004664:	1891      	adds	r1, r2, r2
 8004666:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004668:	415b      	adcs	r3, r3
 800466a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800466c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004670:	4641      	mov	r1, r8
 8004672:	eb12 0a01 	adds.w	sl, r2, r1
 8004676:	4649      	mov	r1, r9
 8004678:	eb43 0b01 	adc.w	fp, r3, r1
 800467c:	f04f 0200 	mov.w	r2, #0
 8004680:	f04f 0300 	mov.w	r3, #0
 8004684:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004688:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800468c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004690:	4692      	mov	sl, r2
 8004692:	469b      	mov	fp, r3
 8004694:	4643      	mov	r3, r8
 8004696:	eb1a 0303 	adds.w	r3, sl, r3
 800469a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800469e:	464b      	mov	r3, r9
 80046a0:	eb4b 0303 	adc.w	r3, fp, r3
 80046a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80046a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80046b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80046b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80046bc:	460b      	mov	r3, r1
 80046be:	18db      	adds	r3, r3, r3
 80046c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80046c2:	4613      	mov	r3, r2
 80046c4:	eb42 0303 	adc.w	r3, r2, r3
 80046c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80046ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80046ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80046d2:	f7fb fddd 	bl	8000290 <__aeabi_uldivmod>
 80046d6:	4602      	mov	r2, r0
 80046d8:	460b      	mov	r3, r1
 80046da:	4611      	mov	r1, r2
 80046dc:	4b3b      	ldr	r3, [pc, #236]	@ (80047cc <UART_SetConfig+0x2d4>)
 80046de:	fba3 2301 	umull	r2, r3, r3, r1
 80046e2:	095b      	lsrs	r3, r3, #5
 80046e4:	2264      	movs	r2, #100	@ 0x64
 80046e6:	fb02 f303 	mul.w	r3, r2, r3
 80046ea:	1acb      	subs	r3, r1, r3
 80046ec:	00db      	lsls	r3, r3, #3
 80046ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80046f2:	4b36      	ldr	r3, [pc, #216]	@ (80047cc <UART_SetConfig+0x2d4>)
 80046f4:	fba3 2302 	umull	r2, r3, r3, r2
 80046f8:	095b      	lsrs	r3, r3, #5
 80046fa:	005b      	lsls	r3, r3, #1
 80046fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004700:	441c      	add	r4, r3
 8004702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004706:	2200      	movs	r2, #0
 8004708:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800470c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004710:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004714:	4642      	mov	r2, r8
 8004716:	464b      	mov	r3, r9
 8004718:	1891      	adds	r1, r2, r2
 800471a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800471c:	415b      	adcs	r3, r3
 800471e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004720:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004724:	4641      	mov	r1, r8
 8004726:	1851      	adds	r1, r2, r1
 8004728:	6339      	str	r1, [r7, #48]	@ 0x30
 800472a:	4649      	mov	r1, r9
 800472c:	414b      	adcs	r3, r1
 800472e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004730:	f04f 0200 	mov.w	r2, #0
 8004734:	f04f 0300 	mov.w	r3, #0
 8004738:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800473c:	4659      	mov	r1, fp
 800473e:	00cb      	lsls	r3, r1, #3
 8004740:	4651      	mov	r1, sl
 8004742:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004746:	4651      	mov	r1, sl
 8004748:	00ca      	lsls	r2, r1, #3
 800474a:	4610      	mov	r0, r2
 800474c:	4619      	mov	r1, r3
 800474e:	4603      	mov	r3, r0
 8004750:	4642      	mov	r2, r8
 8004752:	189b      	adds	r3, r3, r2
 8004754:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004758:	464b      	mov	r3, r9
 800475a:	460a      	mov	r2, r1
 800475c:	eb42 0303 	adc.w	r3, r2, r3
 8004760:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004770:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004774:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004778:	460b      	mov	r3, r1
 800477a:	18db      	adds	r3, r3, r3
 800477c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800477e:	4613      	mov	r3, r2
 8004780:	eb42 0303 	adc.w	r3, r2, r3
 8004784:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004786:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800478a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800478e:	f7fb fd7f 	bl	8000290 <__aeabi_uldivmod>
 8004792:	4602      	mov	r2, r0
 8004794:	460b      	mov	r3, r1
 8004796:	4b0d      	ldr	r3, [pc, #52]	@ (80047cc <UART_SetConfig+0x2d4>)
 8004798:	fba3 1302 	umull	r1, r3, r3, r2
 800479c:	095b      	lsrs	r3, r3, #5
 800479e:	2164      	movs	r1, #100	@ 0x64
 80047a0:	fb01 f303 	mul.w	r3, r1, r3
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	3332      	adds	r3, #50	@ 0x32
 80047aa:	4a08      	ldr	r2, [pc, #32]	@ (80047cc <UART_SetConfig+0x2d4>)
 80047ac:	fba2 2303 	umull	r2, r3, r2, r3
 80047b0:	095b      	lsrs	r3, r3, #5
 80047b2:	f003 0207 	and.w	r2, r3, #7
 80047b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4422      	add	r2, r4
 80047be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80047c0:	e106      	b.n	80049d0 <UART_SetConfig+0x4d8>
 80047c2:	bf00      	nop
 80047c4:	40011000 	.word	0x40011000
 80047c8:	40011400 	.word	0x40011400
 80047cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047d4:	2200      	movs	r2, #0
 80047d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80047da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80047de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80047e2:	4642      	mov	r2, r8
 80047e4:	464b      	mov	r3, r9
 80047e6:	1891      	adds	r1, r2, r2
 80047e8:	6239      	str	r1, [r7, #32]
 80047ea:	415b      	adcs	r3, r3
 80047ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80047ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80047f2:	4641      	mov	r1, r8
 80047f4:	1854      	adds	r4, r2, r1
 80047f6:	4649      	mov	r1, r9
 80047f8:	eb43 0501 	adc.w	r5, r3, r1
 80047fc:	f04f 0200 	mov.w	r2, #0
 8004800:	f04f 0300 	mov.w	r3, #0
 8004804:	00eb      	lsls	r3, r5, #3
 8004806:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800480a:	00e2      	lsls	r2, r4, #3
 800480c:	4614      	mov	r4, r2
 800480e:	461d      	mov	r5, r3
 8004810:	4643      	mov	r3, r8
 8004812:	18e3      	adds	r3, r4, r3
 8004814:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004818:	464b      	mov	r3, r9
 800481a:	eb45 0303 	adc.w	r3, r5, r3
 800481e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800482e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004832:	f04f 0200 	mov.w	r2, #0
 8004836:	f04f 0300 	mov.w	r3, #0
 800483a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800483e:	4629      	mov	r1, r5
 8004840:	008b      	lsls	r3, r1, #2
 8004842:	4621      	mov	r1, r4
 8004844:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004848:	4621      	mov	r1, r4
 800484a:	008a      	lsls	r2, r1, #2
 800484c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004850:	f7fb fd1e 	bl	8000290 <__aeabi_uldivmod>
 8004854:	4602      	mov	r2, r0
 8004856:	460b      	mov	r3, r1
 8004858:	4b60      	ldr	r3, [pc, #384]	@ (80049dc <UART_SetConfig+0x4e4>)
 800485a:	fba3 2302 	umull	r2, r3, r3, r2
 800485e:	095b      	lsrs	r3, r3, #5
 8004860:	011c      	lsls	r4, r3, #4
 8004862:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004866:	2200      	movs	r2, #0
 8004868:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800486c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004870:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004874:	4642      	mov	r2, r8
 8004876:	464b      	mov	r3, r9
 8004878:	1891      	adds	r1, r2, r2
 800487a:	61b9      	str	r1, [r7, #24]
 800487c:	415b      	adcs	r3, r3
 800487e:	61fb      	str	r3, [r7, #28]
 8004880:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004884:	4641      	mov	r1, r8
 8004886:	1851      	adds	r1, r2, r1
 8004888:	6139      	str	r1, [r7, #16]
 800488a:	4649      	mov	r1, r9
 800488c:	414b      	adcs	r3, r1
 800488e:	617b      	str	r3, [r7, #20]
 8004890:	f04f 0200 	mov.w	r2, #0
 8004894:	f04f 0300 	mov.w	r3, #0
 8004898:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800489c:	4659      	mov	r1, fp
 800489e:	00cb      	lsls	r3, r1, #3
 80048a0:	4651      	mov	r1, sl
 80048a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048a6:	4651      	mov	r1, sl
 80048a8:	00ca      	lsls	r2, r1, #3
 80048aa:	4610      	mov	r0, r2
 80048ac:	4619      	mov	r1, r3
 80048ae:	4603      	mov	r3, r0
 80048b0:	4642      	mov	r2, r8
 80048b2:	189b      	adds	r3, r3, r2
 80048b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80048b8:	464b      	mov	r3, r9
 80048ba:	460a      	mov	r2, r1
 80048bc:	eb42 0303 	adc.w	r3, r2, r3
 80048c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80048c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80048ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80048d0:	f04f 0200 	mov.w	r2, #0
 80048d4:	f04f 0300 	mov.w	r3, #0
 80048d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80048dc:	4649      	mov	r1, r9
 80048de:	008b      	lsls	r3, r1, #2
 80048e0:	4641      	mov	r1, r8
 80048e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048e6:	4641      	mov	r1, r8
 80048e8:	008a      	lsls	r2, r1, #2
 80048ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80048ee:	f7fb fccf 	bl	8000290 <__aeabi_uldivmod>
 80048f2:	4602      	mov	r2, r0
 80048f4:	460b      	mov	r3, r1
 80048f6:	4611      	mov	r1, r2
 80048f8:	4b38      	ldr	r3, [pc, #224]	@ (80049dc <UART_SetConfig+0x4e4>)
 80048fa:	fba3 2301 	umull	r2, r3, r3, r1
 80048fe:	095b      	lsrs	r3, r3, #5
 8004900:	2264      	movs	r2, #100	@ 0x64
 8004902:	fb02 f303 	mul.w	r3, r2, r3
 8004906:	1acb      	subs	r3, r1, r3
 8004908:	011b      	lsls	r3, r3, #4
 800490a:	3332      	adds	r3, #50	@ 0x32
 800490c:	4a33      	ldr	r2, [pc, #204]	@ (80049dc <UART_SetConfig+0x4e4>)
 800490e:	fba2 2303 	umull	r2, r3, r2, r3
 8004912:	095b      	lsrs	r3, r3, #5
 8004914:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004918:	441c      	add	r4, r3
 800491a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800491e:	2200      	movs	r2, #0
 8004920:	673b      	str	r3, [r7, #112]	@ 0x70
 8004922:	677a      	str	r2, [r7, #116]	@ 0x74
 8004924:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004928:	4642      	mov	r2, r8
 800492a:	464b      	mov	r3, r9
 800492c:	1891      	adds	r1, r2, r2
 800492e:	60b9      	str	r1, [r7, #8]
 8004930:	415b      	adcs	r3, r3
 8004932:	60fb      	str	r3, [r7, #12]
 8004934:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004938:	4641      	mov	r1, r8
 800493a:	1851      	adds	r1, r2, r1
 800493c:	6039      	str	r1, [r7, #0]
 800493e:	4649      	mov	r1, r9
 8004940:	414b      	adcs	r3, r1
 8004942:	607b      	str	r3, [r7, #4]
 8004944:	f04f 0200 	mov.w	r2, #0
 8004948:	f04f 0300 	mov.w	r3, #0
 800494c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004950:	4659      	mov	r1, fp
 8004952:	00cb      	lsls	r3, r1, #3
 8004954:	4651      	mov	r1, sl
 8004956:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800495a:	4651      	mov	r1, sl
 800495c:	00ca      	lsls	r2, r1, #3
 800495e:	4610      	mov	r0, r2
 8004960:	4619      	mov	r1, r3
 8004962:	4603      	mov	r3, r0
 8004964:	4642      	mov	r2, r8
 8004966:	189b      	adds	r3, r3, r2
 8004968:	66bb      	str	r3, [r7, #104]	@ 0x68
 800496a:	464b      	mov	r3, r9
 800496c:	460a      	mov	r2, r1
 800496e:	eb42 0303 	adc.w	r3, r2, r3
 8004972:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	663b      	str	r3, [r7, #96]	@ 0x60
 800497e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004980:	f04f 0200 	mov.w	r2, #0
 8004984:	f04f 0300 	mov.w	r3, #0
 8004988:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800498c:	4649      	mov	r1, r9
 800498e:	008b      	lsls	r3, r1, #2
 8004990:	4641      	mov	r1, r8
 8004992:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004996:	4641      	mov	r1, r8
 8004998:	008a      	lsls	r2, r1, #2
 800499a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800499e:	f7fb fc77 	bl	8000290 <__aeabi_uldivmod>
 80049a2:	4602      	mov	r2, r0
 80049a4:	460b      	mov	r3, r1
 80049a6:	4b0d      	ldr	r3, [pc, #52]	@ (80049dc <UART_SetConfig+0x4e4>)
 80049a8:	fba3 1302 	umull	r1, r3, r3, r2
 80049ac:	095b      	lsrs	r3, r3, #5
 80049ae:	2164      	movs	r1, #100	@ 0x64
 80049b0:	fb01 f303 	mul.w	r3, r1, r3
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	011b      	lsls	r3, r3, #4
 80049b8:	3332      	adds	r3, #50	@ 0x32
 80049ba:	4a08      	ldr	r2, [pc, #32]	@ (80049dc <UART_SetConfig+0x4e4>)
 80049bc:	fba2 2303 	umull	r2, r3, r2, r3
 80049c0:	095b      	lsrs	r3, r3, #5
 80049c2:	f003 020f 	and.w	r2, r3, #15
 80049c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4422      	add	r2, r4
 80049ce:	609a      	str	r2, [r3, #8]
}
 80049d0:	bf00      	nop
 80049d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80049d6:	46bd      	mov	sp, r7
 80049d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049dc:	51eb851f 	.word	0x51eb851f

080049e0 <__NVIC_SetPriority>:
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	4603      	mov	r3, r0
 80049e8:	6039      	str	r1, [r7, #0]
 80049ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	db0a      	blt.n	8004a0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	b2da      	uxtb	r2, r3
 80049f8:	490c      	ldr	r1, [pc, #48]	@ (8004a2c <__NVIC_SetPriority+0x4c>)
 80049fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049fe:	0112      	lsls	r2, r2, #4
 8004a00:	b2d2      	uxtb	r2, r2
 8004a02:	440b      	add	r3, r1
 8004a04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004a08:	e00a      	b.n	8004a20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	b2da      	uxtb	r2, r3
 8004a0e:	4908      	ldr	r1, [pc, #32]	@ (8004a30 <__NVIC_SetPriority+0x50>)
 8004a10:	79fb      	ldrb	r3, [r7, #7]
 8004a12:	f003 030f 	and.w	r3, r3, #15
 8004a16:	3b04      	subs	r3, #4
 8004a18:	0112      	lsls	r2, r2, #4
 8004a1a:	b2d2      	uxtb	r2, r2
 8004a1c:	440b      	add	r3, r1
 8004a1e:	761a      	strb	r2, [r3, #24]
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr
 8004a2c:	e000e100 	.word	0xe000e100
 8004a30:	e000ed00 	.word	0xe000ed00

08004a34 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004a34:	b580      	push	{r7, lr}
 8004a36:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004a38:	4b05      	ldr	r3, [pc, #20]	@ (8004a50 <SysTick_Handler+0x1c>)
 8004a3a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004a3c:	f001 fd46 	bl	80064cc <xTaskGetSchedulerState>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d001      	beq.n	8004a4a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004a46:	f002 fb3f 	bl	80070c8 <xPortSysTickHandler>
  }
}
 8004a4a:	bf00      	nop
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	e000e010 	.word	0xe000e010

08004a54 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004a58:	2100      	movs	r1, #0
 8004a5a:	f06f 0004 	mvn.w	r0, #4
 8004a5e:	f7ff ffbf 	bl	80049e0 <__NVIC_SetPriority>
#endif
}
 8004a62:	bf00      	nop
 8004a64:	bd80      	pop	{r7, pc}
	...

08004a68 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a6e:	f3ef 8305 	mrs	r3, IPSR
 8004a72:	603b      	str	r3, [r7, #0]
  return(result);
 8004a74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d003      	beq.n	8004a82 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004a7a:	f06f 0305 	mvn.w	r3, #5
 8004a7e:	607b      	str	r3, [r7, #4]
 8004a80:	e00c      	b.n	8004a9c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004a82:	4b0a      	ldr	r3, [pc, #40]	@ (8004aac <osKernelInitialize+0x44>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d105      	bne.n	8004a96 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004a8a:	4b08      	ldr	r3, [pc, #32]	@ (8004aac <osKernelInitialize+0x44>)
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004a90:	2300      	movs	r3, #0
 8004a92:	607b      	str	r3, [r7, #4]
 8004a94:	e002      	b.n	8004a9c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004a96:	f04f 33ff 	mov.w	r3, #4294967295
 8004a9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004a9c:	687b      	ldr	r3, [r7, #4]
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	370c      	adds	r7, #12
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	20000328 	.word	0x20000328

08004ab0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ab6:	f3ef 8305 	mrs	r3, IPSR
 8004aba:	603b      	str	r3, [r7, #0]
  return(result);
 8004abc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <osKernelStart+0x1a>
    stat = osErrorISR;
 8004ac2:	f06f 0305 	mvn.w	r3, #5
 8004ac6:	607b      	str	r3, [r7, #4]
 8004ac8:	e010      	b.n	8004aec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004aca:	4b0b      	ldr	r3, [pc, #44]	@ (8004af8 <osKernelStart+0x48>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d109      	bne.n	8004ae6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004ad2:	f7ff ffbf 	bl	8004a54 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004ad6:	4b08      	ldr	r3, [pc, #32]	@ (8004af8 <osKernelStart+0x48>)
 8004ad8:	2202      	movs	r2, #2
 8004ada:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004adc:	f001 f892 	bl	8005c04 <vTaskStartScheduler>
      stat = osOK;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	607b      	str	r3, [r7, #4]
 8004ae4:	e002      	b.n	8004aec <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8004aea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004aec:	687b      	ldr	r3, [r7, #4]
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3708      	adds	r7, #8
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	20000328 	.word	0x20000328

08004afc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b08e      	sub	sp, #56	@ 0x38
 8004b00:	af04      	add	r7, sp, #16
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b0c:	f3ef 8305 	mrs	r3, IPSR
 8004b10:	617b      	str	r3, [r7, #20]
  return(result);
 8004b12:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d17e      	bne.n	8004c16 <osThreadNew+0x11a>
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d07b      	beq.n	8004c16 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004b1e:	2380      	movs	r3, #128	@ 0x80
 8004b20:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004b22:	2318      	movs	r3, #24
 8004b24:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004b26:	2300      	movs	r3, #0
 8004b28:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b2e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d045      	beq.n	8004bc2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d002      	beq.n	8004b44 <osThreadNew+0x48>
        name = attr->name;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d002      	beq.n	8004b52 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d008      	beq.n	8004b6a <osThreadNew+0x6e>
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	2b38      	cmp	r3, #56	@ 0x38
 8004b5c:	d805      	bhi.n	8004b6a <osThreadNew+0x6e>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	f003 0301 	and.w	r3, r3, #1
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d001      	beq.n	8004b6e <osThreadNew+0x72>
        return (NULL);
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	e054      	b.n	8004c18 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d003      	beq.n	8004b7e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	089b      	lsrs	r3, r3, #2
 8004b7c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00e      	beq.n	8004ba4 <osThreadNew+0xa8>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	2ba7      	cmp	r3, #167	@ 0xa7
 8004b8c:	d90a      	bls.n	8004ba4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d006      	beq.n	8004ba4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	695b      	ldr	r3, [r3, #20]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d002      	beq.n	8004ba4 <osThreadNew+0xa8>
        mem = 1;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	61bb      	str	r3, [r7, #24]
 8004ba2:	e010      	b.n	8004bc6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10c      	bne.n	8004bc6 <osThreadNew+0xca>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d108      	bne.n	8004bc6 <osThreadNew+0xca>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	691b      	ldr	r3, [r3, #16]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d104      	bne.n	8004bc6 <osThreadNew+0xca>
          mem = 0;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	61bb      	str	r3, [r7, #24]
 8004bc0:	e001      	b.n	8004bc6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d110      	bne.n	8004bee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004bd4:	9202      	str	r2, [sp, #8]
 8004bd6:	9301      	str	r3, [sp, #4]
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	9300      	str	r3, [sp, #0]
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	6a3a      	ldr	r2, [r7, #32]
 8004be0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004be2:	68f8      	ldr	r0, [r7, #12]
 8004be4:	f000 fe1a 	bl	800581c <xTaskCreateStatic>
 8004be8:	4603      	mov	r3, r0
 8004bea:	613b      	str	r3, [r7, #16]
 8004bec:	e013      	b.n	8004c16 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d110      	bne.n	8004c16 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004bf4:	6a3b      	ldr	r3, [r7, #32]
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	f107 0310 	add.w	r3, r7, #16
 8004bfc:	9301      	str	r3, [sp, #4]
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c06:	68f8      	ldr	r0, [r7, #12]
 8004c08:	f000 fe68 	bl	80058dc <xTaskCreate>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d001      	beq.n	8004c16 <osThreadNew+0x11a>
            hTask = NULL;
 8004c12:	2300      	movs	r3, #0
 8004c14:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004c16:	693b      	ldr	r3, [r7, #16]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3728      	adds	r7, #40	@ 0x28
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c28:	f3ef 8305 	mrs	r3, IPSR
 8004c2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c2e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d003      	beq.n	8004c3c <osDelay+0x1c>
    stat = osErrorISR;
 8004c34:	f06f 0305 	mvn.w	r3, #5
 8004c38:	60fb      	str	r3, [r7, #12]
 8004c3a:	e007      	b.n	8004c4c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d002      	beq.n	8004c4c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 ffa6 	bl	8005b98 <vTaskDelay>
    }
  }

  return (stat);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
	...

08004c58 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	4a07      	ldr	r2, [pc, #28]	@ (8004c84 <vApplicationGetIdleTaskMemory+0x2c>)
 8004c68:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	4a06      	ldr	r2, [pc, #24]	@ (8004c88 <vApplicationGetIdleTaskMemory+0x30>)
 8004c6e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2280      	movs	r2, #128	@ 0x80
 8004c74:	601a      	str	r2, [r3, #0]
}
 8004c76:	bf00      	nop
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	2000032c 	.word	0x2000032c
 8004c88:	200003d4 	.word	0x200003d4

08004c8c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004c8c:	b480      	push	{r7}
 8004c8e:	b085      	sub	sp, #20
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	4a07      	ldr	r2, [pc, #28]	@ (8004cb8 <vApplicationGetTimerTaskMemory+0x2c>)
 8004c9c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	4a06      	ldr	r2, [pc, #24]	@ (8004cbc <vApplicationGetTimerTaskMemory+0x30>)
 8004ca2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004caa:	601a      	str	r2, [r3, #0]
}
 8004cac:	bf00      	nop
 8004cae:	3714      	adds	r7, #20
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr
 8004cb8:	200005d4 	.word	0x200005d4
 8004cbc:	2000067c 	.word	0x2000067c

08004cc0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f103 0208 	add.w	r2, r3, #8
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8004cd8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f103 0208 	add.w	r2, r3, #8
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f103 0208 	add.w	r2, r3, #8
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004cf4:	bf00      	nop
 8004cf6:	370c      	adds	r7, #12
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr

08004d00 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d00:	b480      	push	{r7}
 8004d02:	b083      	sub	sp, #12
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d0e:	bf00      	nop
 8004d10:	370c      	adds	r7, #12
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr

08004d1a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d1a:	b480      	push	{r7}
 8004d1c:	b085      	sub	sp, #20
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
 8004d22:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	689a      	ldr	r2, [r3, #8]
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	683a      	ldr	r2, [r7, #0]
 8004d3e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	683a      	ldr	r2, [r7, #0]
 8004d44:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	1c5a      	adds	r2, r3, #1
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	601a      	str	r2, [r3, #0]
}
 8004d56:	bf00      	nop
 8004d58:	3714      	adds	r7, #20
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr

08004d62 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d62:	b480      	push	{r7}
 8004d64:	b085      	sub	sp, #20
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
 8004d6a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d78:	d103      	bne.n	8004d82 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	60fb      	str	r3, [r7, #12]
 8004d80:	e00c      	b.n	8004d9c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	3308      	adds	r3, #8
 8004d86:	60fb      	str	r3, [r7, #12]
 8004d88:	e002      	b.n	8004d90 <vListInsert+0x2e>
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	60fb      	str	r3, [r7, #12]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d2f6      	bcs.n	8004d8a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	685a      	ldr	r2, [r3, #4]
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	683a      	ldr	r2, [r7, #0]
 8004daa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	683a      	ldr	r2, [r7, #0]
 8004db6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	1c5a      	adds	r2, r3, #1
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	601a      	str	r2, [r3, #0]
}
 8004dc8:	bf00      	nop
 8004dca:	3714      	adds	r7, #20
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b085      	sub	sp, #20
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	6892      	ldr	r2, [r2, #8]
 8004dea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6852      	ldr	r2, [r2, #4]
 8004df4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d103      	bne.n	8004e08 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689a      	ldr	r2, [r3, #8]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	1e5a      	subs	r2, r3, #1
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3714      	adds	r7, #20
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b084      	sub	sp, #16
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d10b      	bne.n	8004e54 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e40:	f383 8811 	msr	BASEPRI, r3
 8004e44:	f3bf 8f6f 	isb	sy
 8004e48:	f3bf 8f4f 	dsb	sy
 8004e4c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004e4e:	bf00      	nop
 8004e50:	bf00      	nop
 8004e52:	e7fd      	b.n	8004e50 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004e54:	f002 f8a8 	bl	8006fa8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e60:	68f9      	ldr	r1, [r7, #12]
 8004e62:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004e64:	fb01 f303 	mul.w	r3, r1, r3
 8004e68:	441a      	add	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2200      	movs	r2, #0
 8004e72:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e84:	3b01      	subs	r3, #1
 8004e86:	68f9      	ldr	r1, [r7, #12]
 8004e88:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004e8a:	fb01 f303 	mul.w	r3, r1, r3
 8004e8e:	441a      	add	r2, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	22ff      	movs	r2, #255	@ 0xff
 8004e98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	22ff      	movs	r2, #255	@ 0xff
 8004ea0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d114      	bne.n	8004ed4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d01a      	beq.n	8004ee8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	3310      	adds	r3, #16
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f001 f942 	bl	8006140 <xTaskRemoveFromEventList>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d012      	beq.n	8004ee8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ef8 <xQueueGenericReset+0xd0>)
 8004ec4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ec8:	601a      	str	r2, [r3, #0]
 8004eca:	f3bf 8f4f 	dsb	sy
 8004ece:	f3bf 8f6f 	isb	sy
 8004ed2:	e009      	b.n	8004ee8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	3310      	adds	r3, #16
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f7ff fef1 	bl	8004cc0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	3324      	adds	r3, #36	@ 0x24
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7ff feec 	bl	8004cc0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004ee8:	f002 f890 	bl	800700c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004eec:	2301      	movs	r3, #1
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	e000ed04 	.word	0xe000ed04

08004efc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b08e      	sub	sp, #56	@ 0x38
 8004f00:	af02      	add	r7, sp, #8
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	607a      	str	r2, [r7, #4]
 8004f08:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d10b      	bne.n	8004f28 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f14:	f383 8811 	msr	BASEPRI, r3
 8004f18:	f3bf 8f6f 	isb	sy
 8004f1c:	f3bf 8f4f 	dsb	sy
 8004f20:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004f22:	bf00      	nop
 8004f24:	bf00      	nop
 8004f26:	e7fd      	b.n	8004f24 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10b      	bne.n	8004f46 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f32:	f383 8811 	msr	BASEPRI, r3
 8004f36:	f3bf 8f6f 	isb	sy
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f40:	bf00      	nop
 8004f42:	bf00      	nop
 8004f44:	e7fd      	b.n	8004f42 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d002      	beq.n	8004f52 <xQueueGenericCreateStatic+0x56>
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d001      	beq.n	8004f56 <xQueueGenericCreateStatic+0x5a>
 8004f52:	2301      	movs	r3, #1
 8004f54:	e000      	b.n	8004f58 <xQueueGenericCreateStatic+0x5c>
 8004f56:	2300      	movs	r3, #0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d10b      	bne.n	8004f74 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f60:	f383 8811 	msr	BASEPRI, r3
 8004f64:	f3bf 8f6f 	isb	sy
 8004f68:	f3bf 8f4f 	dsb	sy
 8004f6c:	623b      	str	r3, [r7, #32]
}
 8004f6e:	bf00      	nop
 8004f70:	bf00      	nop
 8004f72:	e7fd      	b.n	8004f70 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d102      	bne.n	8004f80 <xQueueGenericCreateStatic+0x84>
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d101      	bne.n	8004f84 <xQueueGenericCreateStatic+0x88>
 8004f80:	2301      	movs	r3, #1
 8004f82:	e000      	b.n	8004f86 <xQueueGenericCreateStatic+0x8a>
 8004f84:	2300      	movs	r3, #0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d10b      	bne.n	8004fa2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f8e:	f383 8811 	msr	BASEPRI, r3
 8004f92:	f3bf 8f6f 	isb	sy
 8004f96:	f3bf 8f4f 	dsb	sy
 8004f9a:	61fb      	str	r3, [r7, #28]
}
 8004f9c:	bf00      	nop
 8004f9e:	bf00      	nop
 8004fa0:	e7fd      	b.n	8004f9e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004fa2:	2350      	movs	r3, #80	@ 0x50
 8004fa4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b50      	cmp	r3, #80	@ 0x50
 8004faa:	d00b      	beq.n	8004fc4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb0:	f383 8811 	msr	BASEPRI, r3
 8004fb4:	f3bf 8f6f 	isb	sy
 8004fb8:	f3bf 8f4f 	dsb	sy
 8004fbc:	61bb      	str	r3, [r7, #24]
}
 8004fbe:	bf00      	nop
 8004fc0:	bf00      	nop
 8004fc2:	e7fd      	b.n	8004fc0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004fc4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d00d      	beq.n	8004fec <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004fd8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fde:	9300      	str	r3, [sp, #0]
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	68b9      	ldr	r1, [r7, #8]
 8004fe6:	68f8      	ldr	r0, [r7, #12]
 8004fe8:	f000 f805 	bl	8004ff6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3730      	adds	r7, #48	@ 0x30
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}

08004ff6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b084      	sub	sp, #16
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	60f8      	str	r0, [r7, #12]
 8004ffe:	60b9      	str	r1, [r7, #8]
 8005000:	607a      	str	r2, [r7, #4]
 8005002:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d103      	bne.n	8005012 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800500a:	69bb      	ldr	r3, [r7, #24]
 800500c:	69ba      	ldr	r2, [r7, #24]
 800500e:	601a      	str	r2, [r3, #0]
 8005010:	e002      	b.n	8005018 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005012:	69bb      	ldr	r3, [r7, #24]
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	68ba      	ldr	r2, [r7, #8]
 8005022:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005024:	2101      	movs	r1, #1
 8005026:	69b8      	ldr	r0, [r7, #24]
 8005028:	f7ff fefe 	bl	8004e28 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	78fa      	ldrb	r2, [r7, #3]
 8005030:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005034:	bf00      	nop
 8005036:	3710      	adds	r7, #16
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}

0800503c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b08e      	sub	sp, #56	@ 0x38
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]
 8005048:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800504a:	2300      	movs	r3, #0
 800504c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005054:	2b00      	cmp	r3, #0
 8005056:	d10b      	bne.n	8005070 <xQueueGenericSend+0x34>
	__asm volatile
 8005058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800505c:	f383 8811 	msr	BASEPRI, r3
 8005060:	f3bf 8f6f 	isb	sy
 8005064:	f3bf 8f4f 	dsb	sy
 8005068:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800506a:	bf00      	nop
 800506c:	bf00      	nop
 800506e:	e7fd      	b.n	800506c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d103      	bne.n	800507e <xQueueGenericSend+0x42>
 8005076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507a:	2b00      	cmp	r3, #0
 800507c:	d101      	bne.n	8005082 <xQueueGenericSend+0x46>
 800507e:	2301      	movs	r3, #1
 8005080:	e000      	b.n	8005084 <xQueueGenericSend+0x48>
 8005082:	2300      	movs	r3, #0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d10b      	bne.n	80050a0 <xQueueGenericSend+0x64>
	__asm volatile
 8005088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800508c:	f383 8811 	msr	BASEPRI, r3
 8005090:	f3bf 8f6f 	isb	sy
 8005094:	f3bf 8f4f 	dsb	sy
 8005098:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800509a:	bf00      	nop
 800509c:	bf00      	nop
 800509e:	e7fd      	b.n	800509c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d103      	bne.n	80050ae <xQueueGenericSend+0x72>
 80050a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d101      	bne.n	80050b2 <xQueueGenericSend+0x76>
 80050ae:	2301      	movs	r3, #1
 80050b0:	e000      	b.n	80050b4 <xQueueGenericSend+0x78>
 80050b2:	2300      	movs	r3, #0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d10b      	bne.n	80050d0 <xQueueGenericSend+0x94>
	__asm volatile
 80050b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050bc:	f383 8811 	msr	BASEPRI, r3
 80050c0:	f3bf 8f6f 	isb	sy
 80050c4:	f3bf 8f4f 	dsb	sy
 80050c8:	623b      	str	r3, [r7, #32]
}
 80050ca:	bf00      	nop
 80050cc:	bf00      	nop
 80050ce:	e7fd      	b.n	80050cc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80050d0:	f001 f9fc 	bl	80064cc <xTaskGetSchedulerState>
 80050d4:	4603      	mov	r3, r0
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d102      	bne.n	80050e0 <xQueueGenericSend+0xa4>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d101      	bne.n	80050e4 <xQueueGenericSend+0xa8>
 80050e0:	2301      	movs	r3, #1
 80050e2:	e000      	b.n	80050e6 <xQueueGenericSend+0xaa>
 80050e4:	2300      	movs	r3, #0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d10b      	bne.n	8005102 <xQueueGenericSend+0xc6>
	__asm volatile
 80050ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ee:	f383 8811 	msr	BASEPRI, r3
 80050f2:	f3bf 8f6f 	isb	sy
 80050f6:	f3bf 8f4f 	dsb	sy
 80050fa:	61fb      	str	r3, [r7, #28]
}
 80050fc:	bf00      	nop
 80050fe:	bf00      	nop
 8005100:	e7fd      	b.n	80050fe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005102:	f001 ff51 	bl	8006fa8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005108:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800510a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800510c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800510e:	429a      	cmp	r2, r3
 8005110:	d302      	bcc.n	8005118 <xQueueGenericSend+0xdc>
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	2b02      	cmp	r3, #2
 8005116:	d129      	bne.n	800516c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005118:	683a      	ldr	r2, [r7, #0]
 800511a:	68b9      	ldr	r1, [r7, #8]
 800511c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800511e:	f000 fa0f 	bl	8005540 <prvCopyDataToQueue>
 8005122:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005128:	2b00      	cmp	r3, #0
 800512a:	d010      	beq.n	800514e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800512c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512e:	3324      	adds	r3, #36	@ 0x24
 8005130:	4618      	mov	r0, r3
 8005132:	f001 f805 	bl	8006140 <xTaskRemoveFromEventList>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d013      	beq.n	8005164 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800513c:	4b3f      	ldr	r3, [pc, #252]	@ (800523c <xQueueGenericSend+0x200>)
 800513e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005142:	601a      	str	r2, [r3, #0]
 8005144:	f3bf 8f4f 	dsb	sy
 8005148:	f3bf 8f6f 	isb	sy
 800514c:	e00a      	b.n	8005164 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800514e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005150:	2b00      	cmp	r3, #0
 8005152:	d007      	beq.n	8005164 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005154:	4b39      	ldr	r3, [pc, #228]	@ (800523c <xQueueGenericSend+0x200>)
 8005156:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800515a:	601a      	str	r2, [r3, #0]
 800515c:	f3bf 8f4f 	dsb	sy
 8005160:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005164:	f001 ff52 	bl	800700c <vPortExitCritical>
				return pdPASS;
 8005168:	2301      	movs	r3, #1
 800516a:	e063      	b.n	8005234 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d103      	bne.n	800517a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005172:	f001 ff4b 	bl	800700c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005176:	2300      	movs	r3, #0
 8005178:	e05c      	b.n	8005234 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800517a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800517c:	2b00      	cmp	r3, #0
 800517e:	d106      	bne.n	800518e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005180:	f107 0314 	add.w	r3, r7, #20
 8005184:	4618      	mov	r0, r3
 8005186:	f001 f83f 	bl	8006208 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800518a:	2301      	movs	r3, #1
 800518c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800518e:	f001 ff3d 	bl	800700c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005192:	f000 fda7 	bl	8005ce4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005196:	f001 ff07 	bl	8006fa8 <vPortEnterCritical>
 800519a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800519c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80051a0:	b25b      	sxtb	r3, r3
 80051a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a6:	d103      	bne.n	80051b0 <xQueueGenericSend+0x174>
 80051a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051b6:	b25b      	sxtb	r3, r3
 80051b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051bc:	d103      	bne.n	80051c6 <xQueueGenericSend+0x18a>
 80051be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c0:	2200      	movs	r2, #0
 80051c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051c6:	f001 ff21 	bl	800700c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80051ca:	1d3a      	adds	r2, r7, #4
 80051cc:	f107 0314 	add.w	r3, r7, #20
 80051d0:	4611      	mov	r1, r2
 80051d2:	4618      	mov	r0, r3
 80051d4:	f001 f82e 	bl	8006234 <xTaskCheckForTimeOut>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d124      	bne.n	8005228 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80051de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051e0:	f000 faa6 	bl	8005730 <prvIsQueueFull>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d018      	beq.n	800521c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80051ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ec:	3310      	adds	r3, #16
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	4611      	mov	r1, r2
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 ff52 	bl	800609c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80051f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051fa:	f000 fa31 	bl	8005660 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80051fe:	f000 fd7f 	bl	8005d00 <xTaskResumeAll>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	f47f af7c 	bne.w	8005102 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800520a:	4b0c      	ldr	r3, [pc, #48]	@ (800523c <xQueueGenericSend+0x200>)
 800520c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005210:	601a      	str	r2, [r3, #0]
 8005212:	f3bf 8f4f 	dsb	sy
 8005216:	f3bf 8f6f 	isb	sy
 800521a:	e772      	b.n	8005102 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800521c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800521e:	f000 fa1f 	bl	8005660 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005222:	f000 fd6d 	bl	8005d00 <xTaskResumeAll>
 8005226:	e76c      	b.n	8005102 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005228:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800522a:	f000 fa19 	bl	8005660 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800522e:	f000 fd67 	bl	8005d00 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005232:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005234:	4618      	mov	r0, r3
 8005236:	3738      	adds	r7, #56	@ 0x38
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	e000ed04 	.word	0xe000ed04

08005240 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b090      	sub	sp, #64	@ 0x40
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
 800524c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005254:	2b00      	cmp	r3, #0
 8005256:	d10b      	bne.n	8005270 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800525c:	f383 8811 	msr	BASEPRI, r3
 8005260:	f3bf 8f6f 	isb	sy
 8005264:	f3bf 8f4f 	dsb	sy
 8005268:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800526a:	bf00      	nop
 800526c:	bf00      	nop
 800526e:	e7fd      	b.n	800526c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d103      	bne.n	800527e <xQueueGenericSendFromISR+0x3e>
 8005276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800527a:	2b00      	cmp	r3, #0
 800527c:	d101      	bne.n	8005282 <xQueueGenericSendFromISR+0x42>
 800527e:	2301      	movs	r3, #1
 8005280:	e000      	b.n	8005284 <xQueueGenericSendFromISR+0x44>
 8005282:	2300      	movs	r3, #0
 8005284:	2b00      	cmp	r3, #0
 8005286:	d10b      	bne.n	80052a0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800528c:	f383 8811 	msr	BASEPRI, r3
 8005290:	f3bf 8f6f 	isb	sy
 8005294:	f3bf 8f4f 	dsb	sy
 8005298:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800529a:	bf00      	nop
 800529c:	bf00      	nop
 800529e:	e7fd      	b.n	800529c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d103      	bne.n	80052ae <xQueueGenericSendFromISR+0x6e>
 80052a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d101      	bne.n	80052b2 <xQueueGenericSendFromISR+0x72>
 80052ae:	2301      	movs	r3, #1
 80052b0:	e000      	b.n	80052b4 <xQueueGenericSendFromISR+0x74>
 80052b2:	2300      	movs	r3, #0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d10b      	bne.n	80052d0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80052b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052bc:	f383 8811 	msr	BASEPRI, r3
 80052c0:	f3bf 8f6f 	isb	sy
 80052c4:	f3bf 8f4f 	dsb	sy
 80052c8:	623b      	str	r3, [r7, #32]
}
 80052ca:	bf00      	nop
 80052cc:	bf00      	nop
 80052ce:	e7fd      	b.n	80052cc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80052d0:	f001 ff4a 	bl	8007168 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80052d4:	f3ef 8211 	mrs	r2, BASEPRI
 80052d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052dc:	f383 8811 	msr	BASEPRI, r3
 80052e0:	f3bf 8f6f 	isb	sy
 80052e4:	f3bf 8f4f 	dsb	sy
 80052e8:	61fa      	str	r2, [r7, #28]
 80052ea:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80052ec:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80052ee:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d302      	bcc.n	8005302 <xQueueGenericSendFromISR+0xc2>
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	2b02      	cmp	r3, #2
 8005300:	d12f      	bne.n	8005362 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005304:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005308:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800530c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800530e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005310:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005312:	683a      	ldr	r2, [r7, #0]
 8005314:	68b9      	ldr	r1, [r7, #8]
 8005316:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005318:	f000 f912 	bl	8005540 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800531c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005324:	d112      	bne.n	800534c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532a:	2b00      	cmp	r3, #0
 800532c:	d016      	beq.n	800535c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800532e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005330:	3324      	adds	r3, #36	@ 0x24
 8005332:	4618      	mov	r0, r3
 8005334:	f000 ff04 	bl	8006140 <xTaskRemoveFromEventList>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00e      	beq.n	800535c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d00b      	beq.n	800535c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	601a      	str	r2, [r3, #0]
 800534a:	e007      	b.n	800535c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800534c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005350:	3301      	adds	r3, #1
 8005352:	b2db      	uxtb	r3, r3
 8005354:	b25a      	sxtb	r2, r3
 8005356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005358:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800535c:	2301      	movs	r3, #1
 800535e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005360:	e001      	b.n	8005366 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005362:	2300      	movs	r3, #0
 8005364:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005368:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005370:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005374:	4618      	mov	r0, r3
 8005376:	3740      	adds	r7, #64	@ 0x40
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}

0800537c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b08c      	sub	sp, #48	@ 0x30
 8005380:	af00      	add	r7, sp, #0
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005388:	2300      	movs	r3, #0
 800538a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10b      	bne.n	80053ae <xQueueReceive+0x32>
	__asm volatile
 8005396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800539a:	f383 8811 	msr	BASEPRI, r3
 800539e:	f3bf 8f6f 	isb	sy
 80053a2:	f3bf 8f4f 	dsb	sy
 80053a6:	623b      	str	r3, [r7, #32]
}
 80053a8:	bf00      	nop
 80053aa:	bf00      	nop
 80053ac:	e7fd      	b.n	80053aa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d103      	bne.n	80053bc <xQueueReceive+0x40>
 80053b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d101      	bne.n	80053c0 <xQueueReceive+0x44>
 80053bc:	2301      	movs	r3, #1
 80053be:	e000      	b.n	80053c2 <xQueueReceive+0x46>
 80053c0:	2300      	movs	r3, #0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10b      	bne.n	80053de <xQueueReceive+0x62>
	__asm volatile
 80053c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ca:	f383 8811 	msr	BASEPRI, r3
 80053ce:	f3bf 8f6f 	isb	sy
 80053d2:	f3bf 8f4f 	dsb	sy
 80053d6:	61fb      	str	r3, [r7, #28]
}
 80053d8:	bf00      	nop
 80053da:	bf00      	nop
 80053dc:	e7fd      	b.n	80053da <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053de:	f001 f875 	bl	80064cc <xTaskGetSchedulerState>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d102      	bne.n	80053ee <xQueueReceive+0x72>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <xQueueReceive+0x76>
 80053ee:	2301      	movs	r3, #1
 80053f0:	e000      	b.n	80053f4 <xQueueReceive+0x78>
 80053f2:	2300      	movs	r3, #0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d10b      	bne.n	8005410 <xQueueReceive+0x94>
	__asm volatile
 80053f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053fc:	f383 8811 	msr	BASEPRI, r3
 8005400:	f3bf 8f6f 	isb	sy
 8005404:	f3bf 8f4f 	dsb	sy
 8005408:	61bb      	str	r3, [r7, #24]
}
 800540a:	bf00      	nop
 800540c:	bf00      	nop
 800540e:	e7fd      	b.n	800540c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005410:	f001 fdca 	bl	8006fa8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005418:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800541a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541c:	2b00      	cmp	r3, #0
 800541e:	d01f      	beq.n	8005460 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005420:	68b9      	ldr	r1, [r7, #8]
 8005422:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005424:	f000 f8f6 	bl	8005614 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542a:	1e5a      	subs	r2, r3, #1
 800542c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800542e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005432:	691b      	ldr	r3, [r3, #16]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d00f      	beq.n	8005458 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543a:	3310      	adds	r3, #16
 800543c:	4618      	mov	r0, r3
 800543e:	f000 fe7f 	bl	8006140 <xTaskRemoveFromEventList>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	d007      	beq.n	8005458 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005448:	4b3c      	ldr	r3, [pc, #240]	@ (800553c <xQueueReceive+0x1c0>)
 800544a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800544e:	601a      	str	r2, [r3, #0]
 8005450:	f3bf 8f4f 	dsb	sy
 8005454:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005458:	f001 fdd8 	bl	800700c <vPortExitCritical>
				return pdPASS;
 800545c:	2301      	movs	r3, #1
 800545e:	e069      	b.n	8005534 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d103      	bne.n	800546e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005466:	f001 fdd1 	bl	800700c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800546a:	2300      	movs	r3, #0
 800546c:	e062      	b.n	8005534 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800546e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005470:	2b00      	cmp	r3, #0
 8005472:	d106      	bne.n	8005482 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005474:	f107 0310 	add.w	r3, r7, #16
 8005478:	4618      	mov	r0, r3
 800547a:	f000 fec5 	bl	8006208 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800547e:	2301      	movs	r3, #1
 8005480:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005482:	f001 fdc3 	bl	800700c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005486:	f000 fc2d 	bl	8005ce4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800548a:	f001 fd8d 	bl	8006fa8 <vPortEnterCritical>
 800548e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005490:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005494:	b25b      	sxtb	r3, r3
 8005496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800549a:	d103      	bne.n	80054a4 <xQueueReceive+0x128>
 800549c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800549e:	2200      	movs	r2, #0
 80054a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054aa:	b25b      	sxtb	r3, r3
 80054ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b0:	d103      	bne.n	80054ba <xQueueReceive+0x13e>
 80054b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054ba:	f001 fda7 	bl	800700c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80054be:	1d3a      	adds	r2, r7, #4
 80054c0:	f107 0310 	add.w	r3, r7, #16
 80054c4:	4611      	mov	r1, r2
 80054c6:	4618      	mov	r0, r3
 80054c8:	f000 feb4 	bl	8006234 <xTaskCheckForTimeOut>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d123      	bne.n	800551a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054d4:	f000 f916 	bl	8005704 <prvIsQueueEmpty>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d017      	beq.n	800550e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80054de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e0:	3324      	adds	r3, #36	@ 0x24
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	4611      	mov	r1, r2
 80054e6:	4618      	mov	r0, r3
 80054e8:	f000 fdd8 	bl	800609c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80054ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054ee:	f000 f8b7 	bl	8005660 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80054f2:	f000 fc05 	bl	8005d00 <xTaskResumeAll>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d189      	bne.n	8005410 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80054fc:	4b0f      	ldr	r3, [pc, #60]	@ (800553c <xQueueReceive+0x1c0>)
 80054fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005502:	601a      	str	r2, [r3, #0]
 8005504:	f3bf 8f4f 	dsb	sy
 8005508:	f3bf 8f6f 	isb	sy
 800550c:	e780      	b.n	8005410 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800550e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005510:	f000 f8a6 	bl	8005660 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005514:	f000 fbf4 	bl	8005d00 <xTaskResumeAll>
 8005518:	e77a      	b.n	8005410 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800551a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800551c:	f000 f8a0 	bl	8005660 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005520:	f000 fbee 	bl	8005d00 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005524:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005526:	f000 f8ed 	bl	8005704 <prvIsQueueEmpty>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	f43f af6f 	beq.w	8005410 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005532:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005534:	4618      	mov	r0, r3
 8005536:	3730      	adds	r7, #48	@ 0x30
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}
 800553c:	e000ed04 	.word	0xe000ed04

08005540 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b086      	sub	sp, #24
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800554c:	2300      	movs	r3, #0
 800554e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005554:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555a:	2b00      	cmp	r3, #0
 800555c:	d10d      	bne.n	800557a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d14d      	bne.n	8005602 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	4618      	mov	r0, r3
 800556c:	f000 ffcc 	bl	8006508 <xTaskPriorityDisinherit>
 8005570:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	609a      	str	r2, [r3, #8]
 8005578:	e043      	b.n	8005602 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d119      	bne.n	80055b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6858      	ldr	r0, [r3, #4]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005588:	461a      	mov	r2, r3
 800558a:	68b9      	ldr	r1, [r7, #8]
 800558c:	f002 faf5 	bl	8007b7a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	685a      	ldr	r2, [r3, #4]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005598:	441a      	add	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	685a      	ldr	r2, [r3, #4]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d32b      	bcc.n	8005602 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	605a      	str	r2, [r3, #4]
 80055b2:	e026      	b.n	8005602 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	68d8      	ldr	r0, [r3, #12]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055bc:	461a      	mov	r2, r3
 80055be:	68b9      	ldr	r1, [r7, #8]
 80055c0:	f002 fadb 	bl	8007b7a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	68da      	ldr	r2, [r3, #12]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055cc:	425b      	negs	r3, r3
 80055ce:	441a      	add	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	68da      	ldr	r2, [r3, #12]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	429a      	cmp	r2, r3
 80055de:	d207      	bcs.n	80055f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	689a      	ldr	r2, [r3, #8]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e8:	425b      	negs	r3, r3
 80055ea:	441a      	add	r2, r3
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d105      	bne.n	8005602 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	3b01      	subs	r3, #1
 8005600:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	1c5a      	adds	r2, r3, #1
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800560a:	697b      	ldr	r3, [r7, #20]
}
 800560c:	4618      	mov	r0, r3
 800560e:	3718      	adds	r7, #24
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005622:	2b00      	cmp	r3, #0
 8005624:	d018      	beq.n	8005658 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	68da      	ldr	r2, [r3, #12]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562e:	441a      	add	r2, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	68da      	ldr	r2, [r3, #12]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	429a      	cmp	r2, r3
 800563e:	d303      	bcc.n	8005648 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	68d9      	ldr	r1, [r3, #12]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005650:	461a      	mov	r2, r3
 8005652:	6838      	ldr	r0, [r7, #0]
 8005654:	f002 fa91 	bl	8007b7a <memcpy>
	}
}
 8005658:	bf00      	nop
 800565a:	3708      	adds	r7, #8
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005668:	f001 fc9e 	bl	8006fa8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005672:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005674:	e011      	b.n	800569a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800567a:	2b00      	cmp	r3, #0
 800567c:	d012      	beq.n	80056a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	3324      	adds	r3, #36	@ 0x24
 8005682:	4618      	mov	r0, r3
 8005684:	f000 fd5c 	bl	8006140 <xTaskRemoveFromEventList>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d001      	beq.n	8005692 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800568e:	f000 fe35 	bl	80062fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005692:	7bfb      	ldrb	r3, [r7, #15]
 8005694:	3b01      	subs	r3, #1
 8005696:	b2db      	uxtb	r3, r3
 8005698:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800569a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	dce9      	bgt.n	8005676 <prvUnlockQueue+0x16>
 80056a2:	e000      	b.n	80056a6 <prvUnlockQueue+0x46>
					break;
 80056a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	22ff      	movs	r2, #255	@ 0xff
 80056aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80056ae:	f001 fcad 	bl	800700c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80056b2:	f001 fc79 	bl	8006fa8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80056be:	e011      	b.n	80056e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	691b      	ldr	r3, [r3, #16]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d012      	beq.n	80056ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	3310      	adds	r3, #16
 80056cc:	4618      	mov	r0, r3
 80056ce:	f000 fd37 	bl	8006140 <xTaskRemoveFromEventList>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d001      	beq.n	80056dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80056d8:	f000 fe10 	bl	80062fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80056dc:	7bbb      	ldrb	r3, [r7, #14]
 80056de:	3b01      	subs	r3, #1
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80056e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	dce9      	bgt.n	80056c0 <prvUnlockQueue+0x60>
 80056ec:	e000      	b.n	80056f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80056ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	22ff      	movs	r2, #255	@ 0xff
 80056f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80056f8:	f001 fc88 	bl	800700c <vPortExitCritical>
}
 80056fc:	bf00      	nop
 80056fe:	3710      	adds	r7, #16
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800570c:	f001 fc4c 	bl	8006fa8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005714:	2b00      	cmp	r3, #0
 8005716:	d102      	bne.n	800571e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005718:	2301      	movs	r3, #1
 800571a:	60fb      	str	r3, [r7, #12]
 800571c:	e001      	b.n	8005722 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800571e:	2300      	movs	r3, #0
 8005720:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005722:	f001 fc73 	bl	800700c <vPortExitCritical>

	return xReturn;
 8005726:	68fb      	ldr	r3, [r7, #12]
}
 8005728:	4618      	mov	r0, r3
 800572a:	3710      	adds	r7, #16
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005738:	f001 fc36 	bl	8006fa8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005744:	429a      	cmp	r2, r3
 8005746:	d102      	bne.n	800574e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005748:	2301      	movs	r3, #1
 800574a:	60fb      	str	r3, [r7, #12]
 800574c:	e001      	b.n	8005752 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800574e:	2300      	movs	r3, #0
 8005750:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005752:	f001 fc5b 	bl	800700c <vPortExitCritical>

	return xReturn;
 8005756:	68fb      	ldr	r3, [r7, #12]
}
 8005758:	4618      	mov	r0, r3
 800575a:	3710      	adds	r7, #16
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800576a:	2300      	movs	r3, #0
 800576c:	60fb      	str	r3, [r7, #12]
 800576e:	e014      	b.n	800579a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005770:	4a0f      	ldr	r2, [pc, #60]	@ (80057b0 <vQueueAddToRegistry+0x50>)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d10b      	bne.n	8005794 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800577c:	490c      	ldr	r1, [pc, #48]	@ (80057b0 <vQueueAddToRegistry+0x50>)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	683a      	ldr	r2, [r7, #0]
 8005782:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005786:	4a0a      	ldr	r2, [pc, #40]	@ (80057b0 <vQueueAddToRegistry+0x50>)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	00db      	lsls	r3, r3, #3
 800578c:	4413      	add	r3, r2
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005792:	e006      	b.n	80057a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	3301      	adds	r3, #1
 8005798:	60fb      	str	r3, [r7, #12]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2b07      	cmp	r3, #7
 800579e:	d9e7      	bls.n	8005770 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80057a0:	bf00      	nop
 80057a2:	bf00      	nop
 80057a4:	3714      	adds	r7, #20
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
 80057ae:	bf00      	nop
 80057b0:	20000a7c 	.word	0x20000a7c

080057b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b086      	sub	sp, #24
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	60f8      	str	r0, [r7, #12]
 80057bc:	60b9      	str	r1, [r7, #8]
 80057be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80057c4:	f001 fbf0 	bl	8006fa8 <vPortEnterCritical>
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057ce:	b25b      	sxtb	r3, r3
 80057d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d4:	d103      	bne.n	80057de <vQueueWaitForMessageRestricted+0x2a>
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057e4:	b25b      	sxtb	r3, r3
 80057e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ea:	d103      	bne.n	80057f4 <vQueueWaitForMessageRestricted+0x40>
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057f4:	f001 fc0a 	bl	800700c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d106      	bne.n	800580e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	3324      	adds	r3, #36	@ 0x24
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	68b9      	ldr	r1, [r7, #8]
 8005808:	4618      	mov	r0, r3
 800580a:	f000 fc6d 	bl	80060e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800580e:	6978      	ldr	r0, [r7, #20]
 8005810:	f7ff ff26 	bl	8005660 <prvUnlockQueue>
	}
 8005814:	bf00      	nop
 8005816:	3718      	adds	r7, #24
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800581c:	b580      	push	{r7, lr}
 800581e:	b08e      	sub	sp, #56	@ 0x38
 8005820:	af04      	add	r7, sp, #16
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
 8005828:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800582a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10b      	bne.n	8005848 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005834:	f383 8811 	msr	BASEPRI, r3
 8005838:	f3bf 8f6f 	isb	sy
 800583c:	f3bf 8f4f 	dsb	sy
 8005840:	623b      	str	r3, [r7, #32]
}
 8005842:	bf00      	nop
 8005844:	bf00      	nop
 8005846:	e7fd      	b.n	8005844 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800584a:	2b00      	cmp	r3, #0
 800584c:	d10b      	bne.n	8005866 <xTaskCreateStatic+0x4a>
	__asm volatile
 800584e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005852:	f383 8811 	msr	BASEPRI, r3
 8005856:	f3bf 8f6f 	isb	sy
 800585a:	f3bf 8f4f 	dsb	sy
 800585e:	61fb      	str	r3, [r7, #28]
}
 8005860:	bf00      	nop
 8005862:	bf00      	nop
 8005864:	e7fd      	b.n	8005862 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005866:	23a8      	movs	r3, #168	@ 0xa8
 8005868:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	2ba8      	cmp	r3, #168	@ 0xa8
 800586e:	d00b      	beq.n	8005888 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005874:	f383 8811 	msr	BASEPRI, r3
 8005878:	f3bf 8f6f 	isb	sy
 800587c:	f3bf 8f4f 	dsb	sy
 8005880:	61bb      	str	r3, [r7, #24]
}
 8005882:	bf00      	nop
 8005884:	bf00      	nop
 8005886:	e7fd      	b.n	8005884 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005888:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800588a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800588c:	2b00      	cmp	r3, #0
 800588e:	d01e      	beq.n	80058ce <xTaskCreateStatic+0xb2>
 8005890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005892:	2b00      	cmp	r3, #0
 8005894:	d01b      	beq.n	80058ce <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005898:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800589a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800589e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80058a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a2:	2202      	movs	r2, #2
 80058a4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80058a8:	2300      	movs	r3, #0
 80058aa:	9303      	str	r3, [sp, #12]
 80058ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ae:	9302      	str	r3, [sp, #8]
 80058b0:	f107 0314 	add.w	r3, r7, #20
 80058b4:	9301      	str	r3, [sp, #4]
 80058b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b8:	9300      	str	r3, [sp, #0]
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	68b9      	ldr	r1, [r7, #8]
 80058c0:	68f8      	ldr	r0, [r7, #12]
 80058c2:	f000 f851 	bl	8005968 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80058c8:	f000 f8f6 	bl	8005ab8 <prvAddNewTaskToReadyList>
 80058cc:	e001      	b.n	80058d2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80058ce:	2300      	movs	r3, #0
 80058d0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80058d2:	697b      	ldr	r3, [r7, #20]
	}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3728      	adds	r7, #40	@ 0x28
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b08c      	sub	sp, #48	@ 0x30
 80058e0:	af04      	add	r7, sp, #16
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	603b      	str	r3, [r7, #0]
 80058e8:	4613      	mov	r3, r2
 80058ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80058ec:	88fb      	ldrh	r3, [r7, #6]
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	4618      	mov	r0, r3
 80058f2:	f001 fc7b 	bl	80071ec <pvPortMalloc>
 80058f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d00e      	beq.n	800591c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80058fe:	20a8      	movs	r0, #168	@ 0xa8
 8005900:	f001 fc74 	bl	80071ec <pvPortMalloc>
 8005904:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d003      	beq.n	8005914 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	697a      	ldr	r2, [r7, #20]
 8005910:	631a      	str	r2, [r3, #48]	@ 0x30
 8005912:	e005      	b.n	8005920 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005914:	6978      	ldr	r0, [r7, #20]
 8005916:	f001 fd37 	bl	8007388 <vPortFree>
 800591a:	e001      	b.n	8005920 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800591c:	2300      	movs	r3, #0
 800591e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d017      	beq.n	8005956 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	2200      	movs	r2, #0
 800592a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800592e:	88fa      	ldrh	r2, [r7, #6]
 8005930:	2300      	movs	r3, #0
 8005932:	9303      	str	r3, [sp, #12]
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	9302      	str	r3, [sp, #8]
 8005938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800593a:	9301      	str	r3, [sp, #4]
 800593c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593e:	9300      	str	r3, [sp, #0]
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	68b9      	ldr	r1, [r7, #8]
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f000 f80f 	bl	8005968 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800594a:	69f8      	ldr	r0, [r7, #28]
 800594c:	f000 f8b4 	bl	8005ab8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005950:	2301      	movs	r3, #1
 8005952:	61bb      	str	r3, [r7, #24]
 8005954:	e002      	b.n	800595c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005956:	f04f 33ff 	mov.w	r3, #4294967295
 800595a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800595c:	69bb      	ldr	r3, [r7, #24]
	}
 800595e:	4618      	mov	r0, r3
 8005960:	3720      	adds	r7, #32
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
	...

08005968 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b088      	sub	sp, #32
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	60b9      	str	r1, [r7, #8]
 8005972:	607a      	str	r2, [r7, #4]
 8005974:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005978:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	461a      	mov	r2, r3
 8005980:	21a5      	movs	r1, #165	@ 0xa5
 8005982:	f001 ffae 	bl	80078e2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005988:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005990:	3b01      	subs	r3, #1
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	4413      	add	r3, r2
 8005996:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	f023 0307 	bic.w	r3, r3, #7
 800599e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	f003 0307 	and.w	r3, r3, #7
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00b      	beq.n	80059c2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80059aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ae:	f383 8811 	msr	BASEPRI, r3
 80059b2:	f3bf 8f6f 	isb	sy
 80059b6:	f3bf 8f4f 	dsb	sy
 80059ba:	617b      	str	r3, [r7, #20]
}
 80059bc:	bf00      	nop
 80059be:	bf00      	nop
 80059c0:	e7fd      	b.n	80059be <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d01f      	beq.n	8005a08 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059c8:	2300      	movs	r3, #0
 80059ca:	61fb      	str	r3, [r7, #28]
 80059cc:	e012      	b.n	80059f4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	4413      	add	r3, r2
 80059d4:	7819      	ldrb	r1, [r3, #0]
 80059d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	4413      	add	r3, r2
 80059dc:	3334      	adds	r3, #52	@ 0x34
 80059de:	460a      	mov	r2, r1
 80059e0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80059e2:	68ba      	ldr	r2, [r7, #8]
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	4413      	add	r3, r2
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d006      	beq.n	80059fc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	3301      	adds	r3, #1
 80059f2:	61fb      	str	r3, [r7, #28]
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	2b0f      	cmp	r3, #15
 80059f8:	d9e9      	bls.n	80059ce <prvInitialiseNewTask+0x66>
 80059fa:	e000      	b.n	80059fe <prvInitialiseNewTask+0x96>
			{
				break;
 80059fc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80059fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a06:	e003      	b.n	8005a10 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a12:	2b37      	cmp	r3, #55	@ 0x37
 8005a14:	d901      	bls.n	8005a1a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005a16:	2337      	movs	r3, #55	@ 0x37
 8005a18:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a1e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a24:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a28:	2200      	movs	r2, #0
 8005a2a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a2e:	3304      	adds	r3, #4
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7ff f965 	bl	8004d00 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a38:	3318      	adds	r3, #24
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f7ff f960 	bl	8004d00 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a44:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a48:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a54:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a68:	3354      	adds	r3, #84	@ 0x54
 8005a6a:	224c      	movs	r2, #76	@ 0x4c
 8005a6c:	2100      	movs	r1, #0
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f001 ff37 	bl	80078e2 <memset>
 8005a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a76:	4a0d      	ldr	r2, [pc, #52]	@ (8005aac <prvInitialiseNewTask+0x144>)
 8005a78:	659a      	str	r2, [r3, #88]	@ 0x58
 8005a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7c:	4a0c      	ldr	r2, [pc, #48]	@ (8005ab0 <prvInitialiseNewTask+0x148>)
 8005a7e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a82:	4a0c      	ldr	r2, [pc, #48]	@ (8005ab4 <prvInitialiseNewTask+0x14c>)
 8005a84:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005a86:	683a      	ldr	r2, [r7, #0]
 8005a88:	68f9      	ldr	r1, [r7, #12]
 8005a8a:	69b8      	ldr	r0, [r7, #24]
 8005a8c:	f001 f95a 	bl	8006d44 <pxPortInitialiseStack>
 8005a90:	4602      	mov	r2, r0
 8005a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a94:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d002      	beq.n	8005aa2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005aa0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005aa2:	bf00      	nop
 8005aa4:	3720      	adds	r7, #32
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	20004d10 	.word	0x20004d10
 8005ab0:	20004d78 	.word	0x20004d78
 8005ab4:	20004de0 	.word	0x20004de0

08005ab8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005ac0:	f001 fa72 	bl	8006fa8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005ac4:	4b2d      	ldr	r3, [pc, #180]	@ (8005b7c <prvAddNewTaskToReadyList+0xc4>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	3301      	adds	r3, #1
 8005aca:	4a2c      	ldr	r2, [pc, #176]	@ (8005b7c <prvAddNewTaskToReadyList+0xc4>)
 8005acc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005ace:	4b2c      	ldr	r3, [pc, #176]	@ (8005b80 <prvAddNewTaskToReadyList+0xc8>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d109      	bne.n	8005aea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005ad6:	4a2a      	ldr	r2, [pc, #168]	@ (8005b80 <prvAddNewTaskToReadyList+0xc8>)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005adc:	4b27      	ldr	r3, [pc, #156]	@ (8005b7c <prvAddNewTaskToReadyList+0xc4>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d110      	bne.n	8005b06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005ae4:	f000 fc2e 	bl	8006344 <prvInitialiseTaskLists>
 8005ae8:	e00d      	b.n	8005b06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005aea:	4b26      	ldr	r3, [pc, #152]	@ (8005b84 <prvAddNewTaskToReadyList+0xcc>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d109      	bne.n	8005b06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005af2:	4b23      	ldr	r3, [pc, #140]	@ (8005b80 <prvAddNewTaskToReadyList+0xc8>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d802      	bhi.n	8005b06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005b00:	4a1f      	ldr	r2, [pc, #124]	@ (8005b80 <prvAddNewTaskToReadyList+0xc8>)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005b06:	4b20      	ldr	r3, [pc, #128]	@ (8005b88 <prvAddNewTaskToReadyList+0xd0>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	4a1e      	ldr	r2, [pc, #120]	@ (8005b88 <prvAddNewTaskToReadyList+0xd0>)
 8005b0e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005b10:	4b1d      	ldr	r3, [pc, #116]	@ (8005b88 <prvAddNewTaskToReadyList+0xd0>)
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b1c:	4b1b      	ldr	r3, [pc, #108]	@ (8005b8c <prvAddNewTaskToReadyList+0xd4>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d903      	bls.n	8005b2c <prvAddNewTaskToReadyList+0x74>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b28:	4a18      	ldr	r2, [pc, #96]	@ (8005b8c <prvAddNewTaskToReadyList+0xd4>)
 8005b2a:	6013      	str	r3, [r2, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b30:	4613      	mov	r3, r2
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	4413      	add	r3, r2
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	4a15      	ldr	r2, [pc, #84]	@ (8005b90 <prvAddNewTaskToReadyList+0xd8>)
 8005b3a:	441a      	add	r2, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	3304      	adds	r3, #4
 8005b40:	4619      	mov	r1, r3
 8005b42:	4610      	mov	r0, r2
 8005b44:	f7ff f8e9 	bl	8004d1a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005b48:	f001 fa60 	bl	800700c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8005b84 <prvAddNewTaskToReadyList+0xcc>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00e      	beq.n	8005b72 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b54:	4b0a      	ldr	r3, [pc, #40]	@ (8005b80 <prvAddNewTaskToReadyList+0xc8>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d207      	bcs.n	8005b72 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005b62:	4b0c      	ldr	r3, [pc, #48]	@ (8005b94 <prvAddNewTaskToReadyList+0xdc>)
 8005b64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b68:	601a      	str	r2, [r3, #0]
 8005b6a:	f3bf 8f4f 	dsb	sy
 8005b6e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b72:	bf00      	nop
 8005b74:	3708      	adds	r7, #8
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	20000f90 	.word	0x20000f90
 8005b80:	20000abc 	.word	0x20000abc
 8005b84:	20000f9c 	.word	0x20000f9c
 8005b88:	20000fac 	.word	0x20000fac
 8005b8c:	20000f98 	.word	0x20000f98
 8005b90:	20000ac0 	.word	0x20000ac0
 8005b94:	e000ed04 	.word	0xe000ed04

08005b98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d018      	beq.n	8005bdc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005baa:	4b14      	ldr	r3, [pc, #80]	@ (8005bfc <vTaskDelay+0x64>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00b      	beq.n	8005bca <vTaskDelay+0x32>
	__asm volatile
 8005bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb6:	f383 8811 	msr	BASEPRI, r3
 8005bba:	f3bf 8f6f 	isb	sy
 8005bbe:	f3bf 8f4f 	dsb	sy
 8005bc2:	60bb      	str	r3, [r7, #8]
}
 8005bc4:	bf00      	nop
 8005bc6:	bf00      	nop
 8005bc8:	e7fd      	b.n	8005bc6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005bca:	f000 f88b 	bl	8005ce4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005bce:	2100      	movs	r1, #0
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f000 fd09 	bl	80065e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005bd6:	f000 f893 	bl	8005d00 <xTaskResumeAll>
 8005bda:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d107      	bne.n	8005bf2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005be2:	4b07      	ldr	r3, [pc, #28]	@ (8005c00 <vTaskDelay+0x68>)
 8005be4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005be8:	601a      	str	r2, [r3, #0]
 8005bea:	f3bf 8f4f 	dsb	sy
 8005bee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005bf2:	bf00      	nop
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	20000fb8 	.word	0x20000fb8
 8005c00:	e000ed04 	.word	0xe000ed04

08005c04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b08a      	sub	sp, #40	@ 0x28
 8005c08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c12:	463a      	mov	r2, r7
 8005c14:	1d39      	adds	r1, r7, #4
 8005c16:	f107 0308 	add.w	r3, r7, #8
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f7ff f81c 	bl	8004c58 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c20:	6839      	ldr	r1, [r7, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	68ba      	ldr	r2, [r7, #8]
 8005c26:	9202      	str	r2, [sp, #8]
 8005c28:	9301      	str	r3, [sp, #4]
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	2300      	movs	r3, #0
 8005c30:	460a      	mov	r2, r1
 8005c32:	4924      	ldr	r1, [pc, #144]	@ (8005cc4 <vTaskStartScheduler+0xc0>)
 8005c34:	4824      	ldr	r0, [pc, #144]	@ (8005cc8 <vTaskStartScheduler+0xc4>)
 8005c36:	f7ff fdf1 	bl	800581c <xTaskCreateStatic>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	4a23      	ldr	r2, [pc, #140]	@ (8005ccc <vTaskStartScheduler+0xc8>)
 8005c3e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c40:	4b22      	ldr	r3, [pc, #136]	@ (8005ccc <vTaskStartScheduler+0xc8>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	617b      	str	r3, [r7, #20]
 8005c4c:	e001      	b.n	8005c52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d102      	bne.n	8005c5e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005c58:	f000 fd1a 	bl	8006690 <xTimerCreateTimerTask>
 8005c5c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d11b      	bne.n	8005c9c <vTaskStartScheduler+0x98>
	__asm volatile
 8005c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c68:	f383 8811 	msr	BASEPRI, r3
 8005c6c:	f3bf 8f6f 	isb	sy
 8005c70:	f3bf 8f4f 	dsb	sy
 8005c74:	613b      	str	r3, [r7, #16]
}
 8005c76:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005c78:	4b15      	ldr	r3, [pc, #84]	@ (8005cd0 <vTaskStartScheduler+0xcc>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	3354      	adds	r3, #84	@ 0x54
 8005c7e:	4a15      	ldr	r2, [pc, #84]	@ (8005cd4 <vTaskStartScheduler+0xd0>)
 8005c80:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005c82:	4b15      	ldr	r3, [pc, #84]	@ (8005cd8 <vTaskStartScheduler+0xd4>)
 8005c84:	f04f 32ff 	mov.w	r2, #4294967295
 8005c88:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005c8a:	4b14      	ldr	r3, [pc, #80]	@ (8005cdc <vTaskStartScheduler+0xd8>)
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005c90:	4b13      	ldr	r3, [pc, #76]	@ (8005ce0 <vTaskStartScheduler+0xdc>)
 8005c92:	2200      	movs	r2, #0
 8005c94:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005c96:	f001 f8e3 	bl	8006e60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005c9a:	e00f      	b.n	8005cbc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca2:	d10b      	bne.n	8005cbc <vTaskStartScheduler+0xb8>
	__asm volatile
 8005ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ca8:	f383 8811 	msr	BASEPRI, r3
 8005cac:	f3bf 8f6f 	isb	sy
 8005cb0:	f3bf 8f4f 	dsb	sy
 8005cb4:	60fb      	str	r3, [r7, #12]
}
 8005cb6:	bf00      	nop
 8005cb8:	bf00      	nop
 8005cba:	e7fd      	b.n	8005cb8 <vTaskStartScheduler+0xb4>
}
 8005cbc:	bf00      	nop
 8005cbe:	3718      	adds	r7, #24
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	08008834 	.word	0x08008834
 8005cc8:	08006315 	.word	0x08006315
 8005ccc:	20000fb4 	.word	0x20000fb4
 8005cd0:	20000abc 	.word	0x20000abc
 8005cd4:	20000024 	.word	0x20000024
 8005cd8:	20000fb0 	.word	0x20000fb0
 8005cdc:	20000f9c 	.word	0x20000f9c
 8005ce0:	20000f94 	.word	0x20000f94

08005ce4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005ce8:	4b04      	ldr	r3, [pc, #16]	@ (8005cfc <vTaskSuspendAll+0x18>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	3301      	adds	r3, #1
 8005cee:	4a03      	ldr	r2, [pc, #12]	@ (8005cfc <vTaskSuspendAll+0x18>)
 8005cf0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005cf2:	bf00      	nop
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr
 8005cfc:	20000fb8 	.word	0x20000fb8

08005d00 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d06:	2300      	movs	r3, #0
 8005d08:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005d0e:	4b42      	ldr	r3, [pc, #264]	@ (8005e18 <xTaskResumeAll+0x118>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d10b      	bne.n	8005d2e <xTaskResumeAll+0x2e>
	__asm volatile
 8005d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d1a:	f383 8811 	msr	BASEPRI, r3
 8005d1e:	f3bf 8f6f 	isb	sy
 8005d22:	f3bf 8f4f 	dsb	sy
 8005d26:	603b      	str	r3, [r7, #0]
}
 8005d28:	bf00      	nop
 8005d2a:	bf00      	nop
 8005d2c:	e7fd      	b.n	8005d2a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d2e:	f001 f93b 	bl	8006fa8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d32:	4b39      	ldr	r3, [pc, #228]	@ (8005e18 <xTaskResumeAll+0x118>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	3b01      	subs	r3, #1
 8005d38:	4a37      	ldr	r2, [pc, #220]	@ (8005e18 <xTaskResumeAll+0x118>)
 8005d3a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d3c:	4b36      	ldr	r3, [pc, #216]	@ (8005e18 <xTaskResumeAll+0x118>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d162      	bne.n	8005e0a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d44:	4b35      	ldr	r3, [pc, #212]	@ (8005e1c <xTaskResumeAll+0x11c>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d05e      	beq.n	8005e0a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d4c:	e02f      	b.n	8005dae <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d4e:	4b34      	ldr	r3, [pc, #208]	@ (8005e20 <xTaskResumeAll+0x120>)
 8005d50:	68db      	ldr	r3, [r3, #12]
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	3318      	adds	r3, #24
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7ff f83a 	bl	8004dd4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	3304      	adds	r3, #4
 8005d64:	4618      	mov	r0, r3
 8005d66:	f7ff f835 	bl	8004dd4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d6e:	4b2d      	ldr	r3, [pc, #180]	@ (8005e24 <xTaskResumeAll+0x124>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d903      	bls.n	8005d7e <xTaskResumeAll+0x7e>
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7a:	4a2a      	ldr	r2, [pc, #168]	@ (8005e24 <xTaskResumeAll+0x124>)
 8005d7c:	6013      	str	r3, [r2, #0]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d82:	4613      	mov	r3, r2
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	4413      	add	r3, r2
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	4a27      	ldr	r2, [pc, #156]	@ (8005e28 <xTaskResumeAll+0x128>)
 8005d8c:	441a      	add	r2, r3
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	3304      	adds	r3, #4
 8005d92:	4619      	mov	r1, r3
 8005d94:	4610      	mov	r0, r2
 8005d96:	f7fe ffc0 	bl	8004d1a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d9e:	4b23      	ldr	r3, [pc, #140]	@ (8005e2c <xTaskResumeAll+0x12c>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d302      	bcc.n	8005dae <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005da8:	4b21      	ldr	r3, [pc, #132]	@ (8005e30 <xTaskResumeAll+0x130>)
 8005daa:	2201      	movs	r2, #1
 8005dac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005dae:	4b1c      	ldr	r3, [pc, #112]	@ (8005e20 <xTaskResumeAll+0x120>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1cb      	bne.n	8005d4e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d001      	beq.n	8005dc0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005dbc:	f000 fb66 	bl	800648c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005dc0:	4b1c      	ldr	r3, [pc, #112]	@ (8005e34 <xTaskResumeAll+0x134>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d010      	beq.n	8005dee <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005dcc:	f000 f846 	bl	8005e5c <xTaskIncrementTick>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d002      	beq.n	8005ddc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005dd6:	4b16      	ldr	r3, [pc, #88]	@ (8005e30 <xTaskResumeAll+0x130>)
 8005dd8:	2201      	movs	r2, #1
 8005dda:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	3b01      	subs	r3, #1
 8005de0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d1f1      	bne.n	8005dcc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005de8:	4b12      	ldr	r3, [pc, #72]	@ (8005e34 <xTaskResumeAll+0x134>)
 8005dea:	2200      	movs	r2, #0
 8005dec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005dee:	4b10      	ldr	r3, [pc, #64]	@ (8005e30 <xTaskResumeAll+0x130>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d009      	beq.n	8005e0a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005df6:	2301      	movs	r3, #1
 8005df8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8005e38 <xTaskResumeAll+0x138>)
 8005dfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e00:	601a      	str	r2, [r3, #0]
 8005e02:	f3bf 8f4f 	dsb	sy
 8005e06:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e0a:	f001 f8ff 	bl	800700c <vPortExitCritical>

	return xAlreadyYielded;
 8005e0e:	68bb      	ldr	r3, [r7, #8]
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	20000fb8 	.word	0x20000fb8
 8005e1c:	20000f90 	.word	0x20000f90
 8005e20:	20000f50 	.word	0x20000f50
 8005e24:	20000f98 	.word	0x20000f98
 8005e28:	20000ac0 	.word	0x20000ac0
 8005e2c:	20000abc 	.word	0x20000abc
 8005e30:	20000fa4 	.word	0x20000fa4
 8005e34:	20000fa0 	.word	0x20000fa0
 8005e38:	e000ed04 	.word	0xe000ed04

08005e3c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005e42:	4b05      	ldr	r3, [pc, #20]	@ (8005e58 <xTaskGetTickCount+0x1c>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005e48:	687b      	ldr	r3, [r7, #4]
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	370c      	adds	r7, #12
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr
 8005e56:	bf00      	nop
 8005e58:	20000f94 	.word	0x20000f94

08005e5c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e62:	2300      	movs	r3, #0
 8005e64:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e66:	4b4f      	ldr	r3, [pc, #316]	@ (8005fa4 <xTaskIncrementTick+0x148>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f040 8090 	bne.w	8005f90 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005e70:	4b4d      	ldr	r3, [pc, #308]	@ (8005fa8 <xTaskIncrementTick+0x14c>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	3301      	adds	r3, #1
 8005e76:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005e78:	4a4b      	ldr	r2, [pc, #300]	@ (8005fa8 <xTaskIncrementTick+0x14c>)
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d121      	bne.n	8005ec8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005e84:	4b49      	ldr	r3, [pc, #292]	@ (8005fac <xTaskIncrementTick+0x150>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00b      	beq.n	8005ea6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e92:	f383 8811 	msr	BASEPRI, r3
 8005e96:	f3bf 8f6f 	isb	sy
 8005e9a:	f3bf 8f4f 	dsb	sy
 8005e9e:	603b      	str	r3, [r7, #0]
}
 8005ea0:	bf00      	nop
 8005ea2:	bf00      	nop
 8005ea4:	e7fd      	b.n	8005ea2 <xTaskIncrementTick+0x46>
 8005ea6:	4b41      	ldr	r3, [pc, #260]	@ (8005fac <xTaskIncrementTick+0x150>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	60fb      	str	r3, [r7, #12]
 8005eac:	4b40      	ldr	r3, [pc, #256]	@ (8005fb0 <xTaskIncrementTick+0x154>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a3e      	ldr	r2, [pc, #248]	@ (8005fac <xTaskIncrementTick+0x150>)
 8005eb2:	6013      	str	r3, [r2, #0]
 8005eb4:	4a3e      	ldr	r2, [pc, #248]	@ (8005fb0 <xTaskIncrementTick+0x154>)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6013      	str	r3, [r2, #0]
 8005eba:	4b3e      	ldr	r3, [pc, #248]	@ (8005fb4 <xTaskIncrementTick+0x158>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	4a3c      	ldr	r2, [pc, #240]	@ (8005fb4 <xTaskIncrementTick+0x158>)
 8005ec2:	6013      	str	r3, [r2, #0]
 8005ec4:	f000 fae2 	bl	800648c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005ec8:	4b3b      	ldr	r3, [pc, #236]	@ (8005fb8 <xTaskIncrementTick+0x15c>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	693a      	ldr	r2, [r7, #16]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d349      	bcc.n	8005f66 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ed2:	4b36      	ldr	r3, [pc, #216]	@ (8005fac <xTaskIncrementTick+0x150>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d104      	bne.n	8005ee6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005edc:	4b36      	ldr	r3, [pc, #216]	@ (8005fb8 <xTaskIncrementTick+0x15c>)
 8005ede:	f04f 32ff 	mov.w	r2, #4294967295
 8005ee2:	601a      	str	r2, [r3, #0]
					break;
 8005ee4:	e03f      	b.n	8005f66 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ee6:	4b31      	ldr	r3, [pc, #196]	@ (8005fac <xTaskIncrementTick+0x150>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005ef6:	693a      	ldr	r2, [r7, #16]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d203      	bcs.n	8005f06 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005efe:	4a2e      	ldr	r2, [pc, #184]	@ (8005fb8 <xTaskIncrementTick+0x15c>)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005f04:	e02f      	b.n	8005f66 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	3304      	adds	r3, #4
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7fe ff62 	bl	8004dd4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d004      	beq.n	8005f22 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	3318      	adds	r3, #24
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f7fe ff59 	bl	8004dd4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f26:	4b25      	ldr	r3, [pc, #148]	@ (8005fbc <xTaskIncrementTick+0x160>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d903      	bls.n	8005f36 <xTaskIncrementTick+0xda>
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f32:	4a22      	ldr	r2, [pc, #136]	@ (8005fbc <xTaskIncrementTick+0x160>)
 8005f34:	6013      	str	r3, [r2, #0]
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	4413      	add	r3, r2
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	4a1f      	ldr	r2, [pc, #124]	@ (8005fc0 <xTaskIncrementTick+0x164>)
 8005f44:	441a      	add	r2, r3
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	3304      	adds	r3, #4
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	4610      	mov	r0, r2
 8005f4e:	f7fe fee4 	bl	8004d1a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f56:	4b1b      	ldr	r3, [pc, #108]	@ (8005fc4 <xTaskIncrementTick+0x168>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d3b8      	bcc.n	8005ed2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005f60:	2301      	movs	r3, #1
 8005f62:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f64:	e7b5      	b.n	8005ed2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005f66:	4b17      	ldr	r3, [pc, #92]	@ (8005fc4 <xTaskIncrementTick+0x168>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f6c:	4914      	ldr	r1, [pc, #80]	@ (8005fc0 <xTaskIncrementTick+0x164>)
 8005f6e:	4613      	mov	r3, r2
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	4413      	add	r3, r2
 8005f74:	009b      	lsls	r3, r3, #2
 8005f76:	440b      	add	r3, r1
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d901      	bls.n	8005f82 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005f82:	4b11      	ldr	r3, [pc, #68]	@ (8005fc8 <xTaskIncrementTick+0x16c>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d007      	beq.n	8005f9a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	617b      	str	r3, [r7, #20]
 8005f8e:	e004      	b.n	8005f9a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005f90:	4b0e      	ldr	r3, [pc, #56]	@ (8005fcc <xTaskIncrementTick+0x170>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	3301      	adds	r3, #1
 8005f96:	4a0d      	ldr	r2, [pc, #52]	@ (8005fcc <xTaskIncrementTick+0x170>)
 8005f98:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005f9a:	697b      	ldr	r3, [r7, #20]
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3718      	adds	r7, #24
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	20000fb8 	.word	0x20000fb8
 8005fa8:	20000f94 	.word	0x20000f94
 8005fac:	20000f48 	.word	0x20000f48
 8005fb0:	20000f4c 	.word	0x20000f4c
 8005fb4:	20000fa8 	.word	0x20000fa8
 8005fb8:	20000fb0 	.word	0x20000fb0
 8005fbc:	20000f98 	.word	0x20000f98
 8005fc0:	20000ac0 	.word	0x20000ac0
 8005fc4:	20000abc 	.word	0x20000abc
 8005fc8:	20000fa4 	.word	0x20000fa4
 8005fcc:	20000fa0 	.word	0x20000fa0

08005fd0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b085      	sub	sp, #20
 8005fd4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005fd6:	4b2b      	ldr	r3, [pc, #172]	@ (8006084 <vTaskSwitchContext+0xb4>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d003      	beq.n	8005fe6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005fde:	4b2a      	ldr	r3, [pc, #168]	@ (8006088 <vTaskSwitchContext+0xb8>)
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005fe4:	e047      	b.n	8006076 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005fe6:	4b28      	ldr	r3, [pc, #160]	@ (8006088 <vTaskSwitchContext+0xb8>)
 8005fe8:	2200      	movs	r2, #0
 8005fea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fec:	4b27      	ldr	r3, [pc, #156]	@ (800608c <vTaskSwitchContext+0xbc>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	60fb      	str	r3, [r7, #12]
 8005ff2:	e011      	b.n	8006018 <vTaskSwitchContext+0x48>
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d10b      	bne.n	8006012 <vTaskSwitchContext+0x42>
	__asm volatile
 8005ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ffe:	f383 8811 	msr	BASEPRI, r3
 8006002:	f3bf 8f6f 	isb	sy
 8006006:	f3bf 8f4f 	dsb	sy
 800600a:	607b      	str	r3, [r7, #4]
}
 800600c:	bf00      	nop
 800600e:	bf00      	nop
 8006010:	e7fd      	b.n	800600e <vTaskSwitchContext+0x3e>
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	3b01      	subs	r3, #1
 8006016:	60fb      	str	r3, [r7, #12]
 8006018:	491d      	ldr	r1, [pc, #116]	@ (8006090 <vTaskSwitchContext+0xc0>)
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	4613      	mov	r3, r2
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	4413      	add	r3, r2
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	440b      	add	r3, r1
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d0e3      	beq.n	8005ff4 <vTaskSwitchContext+0x24>
 800602c:	68fa      	ldr	r2, [r7, #12]
 800602e:	4613      	mov	r3, r2
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	4413      	add	r3, r2
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	4a16      	ldr	r2, [pc, #88]	@ (8006090 <vTaskSwitchContext+0xc0>)
 8006038:	4413      	add	r3, r2
 800603a:	60bb      	str	r3, [r7, #8]
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	605a      	str	r2, [r3, #4]
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	685a      	ldr	r2, [r3, #4]
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	3308      	adds	r3, #8
 800604e:	429a      	cmp	r2, r3
 8006050:	d104      	bne.n	800605c <vTaskSwitchContext+0x8c>
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	685a      	ldr	r2, [r3, #4]
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	605a      	str	r2, [r3, #4]
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	4a0c      	ldr	r2, [pc, #48]	@ (8006094 <vTaskSwitchContext+0xc4>)
 8006064:	6013      	str	r3, [r2, #0]
 8006066:	4a09      	ldr	r2, [pc, #36]	@ (800608c <vTaskSwitchContext+0xbc>)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800606c:	4b09      	ldr	r3, [pc, #36]	@ (8006094 <vTaskSwitchContext+0xc4>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	3354      	adds	r3, #84	@ 0x54
 8006072:	4a09      	ldr	r2, [pc, #36]	@ (8006098 <vTaskSwitchContext+0xc8>)
 8006074:	6013      	str	r3, [r2, #0]
}
 8006076:	bf00      	nop
 8006078:	3714      	adds	r7, #20
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop
 8006084:	20000fb8 	.word	0x20000fb8
 8006088:	20000fa4 	.word	0x20000fa4
 800608c:	20000f98 	.word	0x20000f98
 8006090:	20000ac0 	.word	0x20000ac0
 8006094:	20000abc 	.word	0x20000abc
 8006098:	20000024 	.word	0x20000024

0800609c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d10b      	bne.n	80060c4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80060ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b0:	f383 8811 	msr	BASEPRI, r3
 80060b4:	f3bf 8f6f 	isb	sy
 80060b8:	f3bf 8f4f 	dsb	sy
 80060bc:	60fb      	str	r3, [r7, #12]
}
 80060be:	bf00      	nop
 80060c0:	bf00      	nop
 80060c2:	e7fd      	b.n	80060c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80060c4:	4b07      	ldr	r3, [pc, #28]	@ (80060e4 <vTaskPlaceOnEventList+0x48>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	3318      	adds	r3, #24
 80060ca:	4619      	mov	r1, r3
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f7fe fe48 	bl	8004d62 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80060d2:	2101      	movs	r1, #1
 80060d4:	6838      	ldr	r0, [r7, #0]
 80060d6:	f000 fa87 	bl	80065e8 <prvAddCurrentTaskToDelayedList>
}
 80060da:	bf00      	nop
 80060dc:	3710      	adds	r7, #16
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	20000abc 	.word	0x20000abc

080060e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b086      	sub	sp, #24
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d10b      	bne.n	8006112 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80060fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060fe:	f383 8811 	msr	BASEPRI, r3
 8006102:	f3bf 8f6f 	isb	sy
 8006106:	f3bf 8f4f 	dsb	sy
 800610a:	617b      	str	r3, [r7, #20]
}
 800610c:	bf00      	nop
 800610e:	bf00      	nop
 8006110:	e7fd      	b.n	800610e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006112:	4b0a      	ldr	r3, [pc, #40]	@ (800613c <vTaskPlaceOnEventListRestricted+0x54>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	3318      	adds	r3, #24
 8006118:	4619      	mov	r1, r3
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f7fe fdfd 	bl	8004d1a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d002      	beq.n	800612c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006126:	f04f 33ff 	mov.w	r3, #4294967295
 800612a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800612c:	6879      	ldr	r1, [r7, #4]
 800612e:	68b8      	ldr	r0, [r7, #8]
 8006130:	f000 fa5a 	bl	80065e8 <prvAddCurrentTaskToDelayedList>
	}
 8006134:	bf00      	nop
 8006136:	3718      	adds	r7, #24
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}
 800613c:	20000abc 	.word	0x20000abc

08006140 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b086      	sub	sp, #24
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d10b      	bne.n	800616e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800615a:	f383 8811 	msr	BASEPRI, r3
 800615e:	f3bf 8f6f 	isb	sy
 8006162:	f3bf 8f4f 	dsb	sy
 8006166:	60fb      	str	r3, [r7, #12]
}
 8006168:	bf00      	nop
 800616a:	bf00      	nop
 800616c:	e7fd      	b.n	800616a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	3318      	adds	r3, #24
 8006172:	4618      	mov	r0, r3
 8006174:	f7fe fe2e 	bl	8004dd4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006178:	4b1d      	ldr	r3, [pc, #116]	@ (80061f0 <xTaskRemoveFromEventList+0xb0>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d11d      	bne.n	80061bc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	3304      	adds	r3, #4
 8006184:	4618      	mov	r0, r3
 8006186:	f7fe fe25 	bl	8004dd4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800618e:	4b19      	ldr	r3, [pc, #100]	@ (80061f4 <xTaskRemoveFromEventList+0xb4>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	429a      	cmp	r2, r3
 8006194:	d903      	bls.n	800619e <xTaskRemoveFromEventList+0x5e>
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800619a:	4a16      	ldr	r2, [pc, #88]	@ (80061f4 <xTaskRemoveFromEventList+0xb4>)
 800619c:	6013      	str	r3, [r2, #0]
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061a2:	4613      	mov	r3, r2
 80061a4:	009b      	lsls	r3, r3, #2
 80061a6:	4413      	add	r3, r2
 80061a8:	009b      	lsls	r3, r3, #2
 80061aa:	4a13      	ldr	r2, [pc, #76]	@ (80061f8 <xTaskRemoveFromEventList+0xb8>)
 80061ac:	441a      	add	r2, r3
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	3304      	adds	r3, #4
 80061b2:	4619      	mov	r1, r3
 80061b4:	4610      	mov	r0, r2
 80061b6:	f7fe fdb0 	bl	8004d1a <vListInsertEnd>
 80061ba:	e005      	b.n	80061c8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	3318      	adds	r3, #24
 80061c0:	4619      	mov	r1, r3
 80061c2:	480e      	ldr	r0, [pc, #56]	@ (80061fc <xTaskRemoveFromEventList+0xbc>)
 80061c4:	f7fe fda9 	bl	8004d1a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006200 <xTaskRemoveFromEventList+0xc0>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d905      	bls.n	80061e2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80061d6:	2301      	movs	r3, #1
 80061d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80061da:	4b0a      	ldr	r3, [pc, #40]	@ (8006204 <xTaskRemoveFromEventList+0xc4>)
 80061dc:	2201      	movs	r2, #1
 80061de:	601a      	str	r2, [r3, #0]
 80061e0:	e001      	b.n	80061e6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80061e2:	2300      	movs	r3, #0
 80061e4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80061e6:	697b      	ldr	r3, [r7, #20]
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3718      	adds	r7, #24
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	20000fb8 	.word	0x20000fb8
 80061f4:	20000f98 	.word	0x20000f98
 80061f8:	20000ac0 	.word	0x20000ac0
 80061fc:	20000f50 	.word	0x20000f50
 8006200:	20000abc 	.word	0x20000abc
 8006204:	20000fa4 	.word	0x20000fa4

08006208 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006210:	4b06      	ldr	r3, [pc, #24]	@ (800622c <vTaskInternalSetTimeOutState+0x24>)
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006218:	4b05      	ldr	r3, [pc, #20]	@ (8006230 <vTaskInternalSetTimeOutState+0x28>)
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	605a      	str	r2, [r3, #4]
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr
 800622c:	20000fa8 	.word	0x20000fa8
 8006230:	20000f94 	.word	0x20000f94

08006234 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b088      	sub	sp, #32
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d10b      	bne.n	800625c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006248:	f383 8811 	msr	BASEPRI, r3
 800624c:	f3bf 8f6f 	isb	sy
 8006250:	f3bf 8f4f 	dsb	sy
 8006254:	613b      	str	r3, [r7, #16]
}
 8006256:	bf00      	nop
 8006258:	bf00      	nop
 800625a:	e7fd      	b.n	8006258 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10b      	bne.n	800627a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006266:	f383 8811 	msr	BASEPRI, r3
 800626a:	f3bf 8f6f 	isb	sy
 800626e:	f3bf 8f4f 	dsb	sy
 8006272:	60fb      	str	r3, [r7, #12]
}
 8006274:	bf00      	nop
 8006276:	bf00      	nop
 8006278:	e7fd      	b.n	8006276 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800627a:	f000 fe95 	bl	8006fa8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800627e:	4b1d      	ldr	r3, [pc, #116]	@ (80062f4 <xTaskCheckForTimeOut+0xc0>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	69ba      	ldr	r2, [r7, #24]
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006296:	d102      	bne.n	800629e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006298:	2300      	movs	r3, #0
 800629a:	61fb      	str	r3, [r7, #28]
 800629c:	e023      	b.n	80062e6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	4b15      	ldr	r3, [pc, #84]	@ (80062f8 <xTaskCheckForTimeOut+0xc4>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d007      	beq.n	80062ba <xTaskCheckForTimeOut+0x86>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	69ba      	ldr	r2, [r7, #24]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d302      	bcc.n	80062ba <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80062b4:	2301      	movs	r3, #1
 80062b6:	61fb      	str	r3, [r7, #28]
 80062b8:	e015      	b.n	80062e6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d20b      	bcs.n	80062dc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	1ad2      	subs	r2, r2, r3
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f7ff ff99 	bl	8006208 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80062d6:	2300      	movs	r3, #0
 80062d8:	61fb      	str	r3, [r7, #28]
 80062da:	e004      	b.n	80062e6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	2200      	movs	r2, #0
 80062e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80062e2:	2301      	movs	r3, #1
 80062e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80062e6:	f000 fe91 	bl	800700c <vPortExitCritical>

	return xReturn;
 80062ea:	69fb      	ldr	r3, [r7, #28]
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3720      	adds	r7, #32
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	20000f94 	.word	0x20000f94
 80062f8:	20000fa8 	.word	0x20000fa8

080062fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80062fc:	b480      	push	{r7}
 80062fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006300:	4b03      	ldr	r3, [pc, #12]	@ (8006310 <vTaskMissedYield+0x14>)
 8006302:	2201      	movs	r2, #1
 8006304:	601a      	str	r2, [r3, #0]
}
 8006306:	bf00      	nop
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr
 8006310:	20000fa4 	.word	0x20000fa4

08006314 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b082      	sub	sp, #8
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800631c:	f000 f852 	bl	80063c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006320:	4b06      	ldr	r3, [pc, #24]	@ (800633c <prvIdleTask+0x28>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2b01      	cmp	r3, #1
 8006326:	d9f9      	bls.n	800631c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006328:	4b05      	ldr	r3, [pc, #20]	@ (8006340 <prvIdleTask+0x2c>)
 800632a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800632e:	601a      	str	r2, [r3, #0]
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006338:	e7f0      	b.n	800631c <prvIdleTask+0x8>
 800633a:	bf00      	nop
 800633c:	20000ac0 	.word	0x20000ac0
 8006340:	e000ed04 	.word	0xe000ed04

08006344 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b082      	sub	sp, #8
 8006348:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800634a:	2300      	movs	r3, #0
 800634c:	607b      	str	r3, [r7, #4]
 800634e:	e00c      	b.n	800636a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	4613      	mov	r3, r2
 8006354:	009b      	lsls	r3, r3, #2
 8006356:	4413      	add	r3, r2
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	4a12      	ldr	r2, [pc, #72]	@ (80063a4 <prvInitialiseTaskLists+0x60>)
 800635c:	4413      	add	r3, r2
 800635e:	4618      	mov	r0, r3
 8006360:	f7fe fcae 	bl	8004cc0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	3301      	adds	r3, #1
 8006368:	607b      	str	r3, [r7, #4]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2b37      	cmp	r3, #55	@ 0x37
 800636e:	d9ef      	bls.n	8006350 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006370:	480d      	ldr	r0, [pc, #52]	@ (80063a8 <prvInitialiseTaskLists+0x64>)
 8006372:	f7fe fca5 	bl	8004cc0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006376:	480d      	ldr	r0, [pc, #52]	@ (80063ac <prvInitialiseTaskLists+0x68>)
 8006378:	f7fe fca2 	bl	8004cc0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800637c:	480c      	ldr	r0, [pc, #48]	@ (80063b0 <prvInitialiseTaskLists+0x6c>)
 800637e:	f7fe fc9f 	bl	8004cc0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006382:	480c      	ldr	r0, [pc, #48]	@ (80063b4 <prvInitialiseTaskLists+0x70>)
 8006384:	f7fe fc9c 	bl	8004cc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006388:	480b      	ldr	r0, [pc, #44]	@ (80063b8 <prvInitialiseTaskLists+0x74>)
 800638a:	f7fe fc99 	bl	8004cc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800638e:	4b0b      	ldr	r3, [pc, #44]	@ (80063bc <prvInitialiseTaskLists+0x78>)
 8006390:	4a05      	ldr	r2, [pc, #20]	@ (80063a8 <prvInitialiseTaskLists+0x64>)
 8006392:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006394:	4b0a      	ldr	r3, [pc, #40]	@ (80063c0 <prvInitialiseTaskLists+0x7c>)
 8006396:	4a05      	ldr	r2, [pc, #20]	@ (80063ac <prvInitialiseTaskLists+0x68>)
 8006398:	601a      	str	r2, [r3, #0]
}
 800639a:	bf00      	nop
 800639c:	3708      	adds	r7, #8
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	20000ac0 	.word	0x20000ac0
 80063a8:	20000f20 	.word	0x20000f20
 80063ac:	20000f34 	.word	0x20000f34
 80063b0:	20000f50 	.word	0x20000f50
 80063b4:	20000f64 	.word	0x20000f64
 80063b8:	20000f7c 	.word	0x20000f7c
 80063bc:	20000f48 	.word	0x20000f48
 80063c0:	20000f4c 	.word	0x20000f4c

080063c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80063ca:	e019      	b.n	8006400 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80063cc:	f000 fdec 	bl	8006fa8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063d0:	4b10      	ldr	r3, [pc, #64]	@ (8006414 <prvCheckTasksWaitingTermination+0x50>)
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	3304      	adds	r3, #4
 80063dc:	4618      	mov	r0, r3
 80063de:	f7fe fcf9 	bl	8004dd4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80063e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006418 <prvCheckTasksWaitingTermination+0x54>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	3b01      	subs	r3, #1
 80063e8:	4a0b      	ldr	r2, [pc, #44]	@ (8006418 <prvCheckTasksWaitingTermination+0x54>)
 80063ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80063ec:	4b0b      	ldr	r3, [pc, #44]	@ (800641c <prvCheckTasksWaitingTermination+0x58>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	3b01      	subs	r3, #1
 80063f2:	4a0a      	ldr	r2, [pc, #40]	@ (800641c <prvCheckTasksWaitingTermination+0x58>)
 80063f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80063f6:	f000 fe09 	bl	800700c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 f810 	bl	8006420 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006400:	4b06      	ldr	r3, [pc, #24]	@ (800641c <prvCheckTasksWaitingTermination+0x58>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1e1      	bne.n	80063cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006408:	bf00      	nop
 800640a:	bf00      	nop
 800640c:	3708      	adds	r7, #8
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	20000f64 	.word	0x20000f64
 8006418:	20000f90 	.word	0x20000f90
 800641c:	20000f78 	.word	0x20000f78

08006420 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	3354      	adds	r3, #84	@ 0x54
 800642c:	4618      	mov	r0, r3
 800642e:	f001 fadb 	bl	80079e8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006438:	2b00      	cmp	r3, #0
 800643a:	d108      	bne.n	800644e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006440:	4618      	mov	r0, r3
 8006442:	f000 ffa1 	bl	8007388 <vPortFree>
				vPortFree( pxTCB );
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 ff9e 	bl	8007388 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800644c:	e019      	b.n	8006482 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006454:	2b01      	cmp	r3, #1
 8006456:	d103      	bne.n	8006460 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f000 ff95 	bl	8007388 <vPortFree>
	}
 800645e:	e010      	b.n	8006482 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006466:	2b02      	cmp	r3, #2
 8006468:	d00b      	beq.n	8006482 <prvDeleteTCB+0x62>
	__asm volatile
 800646a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800646e:	f383 8811 	msr	BASEPRI, r3
 8006472:	f3bf 8f6f 	isb	sy
 8006476:	f3bf 8f4f 	dsb	sy
 800647a:	60fb      	str	r3, [r7, #12]
}
 800647c:	bf00      	nop
 800647e:	bf00      	nop
 8006480:	e7fd      	b.n	800647e <prvDeleteTCB+0x5e>
	}
 8006482:	bf00      	nop
 8006484:	3710      	adds	r7, #16
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
	...

0800648c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006492:	4b0c      	ldr	r3, [pc, #48]	@ (80064c4 <prvResetNextTaskUnblockTime+0x38>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d104      	bne.n	80064a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800649c:	4b0a      	ldr	r3, [pc, #40]	@ (80064c8 <prvResetNextTaskUnblockTime+0x3c>)
 800649e:	f04f 32ff 	mov.w	r2, #4294967295
 80064a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80064a4:	e008      	b.n	80064b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064a6:	4b07      	ldr	r3, [pc, #28]	@ (80064c4 <prvResetNextTaskUnblockTime+0x38>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	4a04      	ldr	r2, [pc, #16]	@ (80064c8 <prvResetNextTaskUnblockTime+0x3c>)
 80064b6:	6013      	str	r3, [r2, #0]
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr
 80064c4:	20000f48 	.word	0x20000f48
 80064c8:	20000fb0 	.word	0x20000fb0

080064cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80064d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006500 <xTaskGetSchedulerState+0x34>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d102      	bne.n	80064e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80064da:	2301      	movs	r3, #1
 80064dc:	607b      	str	r3, [r7, #4]
 80064de:	e008      	b.n	80064f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064e0:	4b08      	ldr	r3, [pc, #32]	@ (8006504 <xTaskGetSchedulerState+0x38>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d102      	bne.n	80064ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80064e8:	2302      	movs	r3, #2
 80064ea:	607b      	str	r3, [r7, #4]
 80064ec:	e001      	b.n	80064f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80064ee:	2300      	movs	r3, #0
 80064f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80064f2:	687b      	ldr	r3, [r7, #4]
	}
 80064f4:	4618      	mov	r0, r3
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr
 8006500:	20000f9c 	.word	0x20000f9c
 8006504:	20000fb8 	.word	0x20000fb8

08006508 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006508:	b580      	push	{r7, lr}
 800650a:	b086      	sub	sp, #24
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006514:	2300      	movs	r3, #0
 8006516:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d058      	beq.n	80065d0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800651e:	4b2f      	ldr	r3, [pc, #188]	@ (80065dc <xTaskPriorityDisinherit+0xd4>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	429a      	cmp	r2, r3
 8006526:	d00b      	beq.n	8006540 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652c:	f383 8811 	msr	BASEPRI, r3
 8006530:	f3bf 8f6f 	isb	sy
 8006534:	f3bf 8f4f 	dsb	sy
 8006538:	60fb      	str	r3, [r7, #12]
}
 800653a:	bf00      	nop
 800653c:	bf00      	nop
 800653e:	e7fd      	b.n	800653c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006544:	2b00      	cmp	r3, #0
 8006546:	d10b      	bne.n	8006560 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800654c:	f383 8811 	msr	BASEPRI, r3
 8006550:	f3bf 8f6f 	isb	sy
 8006554:	f3bf 8f4f 	dsb	sy
 8006558:	60bb      	str	r3, [r7, #8]
}
 800655a:	bf00      	nop
 800655c:	bf00      	nop
 800655e:	e7fd      	b.n	800655c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006564:	1e5a      	subs	r2, r3, #1
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006572:	429a      	cmp	r2, r3
 8006574:	d02c      	beq.n	80065d0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800657a:	2b00      	cmp	r3, #0
 800657c:	d128      	bne.n	80065d0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	3304      	adds	r3, #4
 8006582:	4618      	mov	r0, r3
 8006584:	f7fe fc26 	bl	8004dd4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006594:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065a0:	4b0f      	ldr	r3, [pc, #60]	@ (80065e0 <xTaskPriorityDisinherit+0xd8>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d903      	bls.n	80065b0 <xTaskPriorityDisinherit+0xa8>
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ac:	4a0c      	ldr	r2, [pc, #48]	@ (80065e0 <xTaskPriorityDisinherit+0xd8>)
 80065ae:	6013      	str	r3, [r2, #0]
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065b4:	4613      	mov	r3, r2
 80065b6:	009b      	lsls	r3, r3, #2
 80065b8:	4413      	add	r3, r2
 80065ba:	009b      	lsls	r3, r3, #2
 80065bc:	4a09      	ldr	r2, [pc, #36]	@ (80065e4 <xTaskPriorityDisinherit+0xdc>)
 80065be:	441a      	add	r2, r3
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	3304      	adds	r3, #4
 80065c4:	4619      	mov	r1, r3
 80065c6:	4610      	mov	r0, r2
 80065c8:	f7fe fba7 	bl	8004d1a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80065cc:	2301      	movs	r3, #1
 80065ce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80065d0:	697b      	ldr	r3, [r7, #20]
	}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3718      	adds	r7, #24
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	20000abc 	.word	0x20000abc
 80065e0:	20000f98 	.word	0x20000f98
 80065e4:	20000ac0 	.word	0x20000ac0

080065e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
 80065f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80065f2:	4b21      	ldr	r3, [pc, #132]	@ (8006678 <prvAddCurrentTaskToDelayedList+0x90>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065f8:	4b20      	ldr	r3, [pc, #128]	@ (800667c <prvAddCurrentTaskToDelayedList+0x94>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	3304      	adds	r3, #4
 80065fe:	4618      	mov	r0, r3
 8006600:	f7fe fbe8 	bl	8004dd4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800660a:	d10a      	bne.n	8006622 <prvAddCurrentTaskToDelayedList+0x3a>
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d007      	beq.n	8006622 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006612:	4b1a      	ldr	r3, [pc, #104]	@ (800667c <prvAddCurrentTaskToDelayedList+0x94>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	3304      	adds	r3, #4
 8006618:	4619      	mov	r1, r3
 800661a:	4819      	ldr	r0, [pc, #100]	@ (8006680 <prvAddCurrentTaskToDelayedList+0x98>)
 800661c:	f7fe fb7d 	bl	8004d1a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006620:	e026      	b.n	8006670 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4413      	add	r3, r2
 8006628:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800662a:	4b14      	ldr	r3, [pc, #80]	@ (800667c <prvAddCurrentTaskToDelayedList+0x94>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	68ba      	ldr	r2, [r7, #8]
 8006630:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006632:	68ba      	ldr	r2, [r7, #8]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	429a      	cmp	r2, r3
 8006638:	d209      	bcs.n	800664e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800663a:	4b12      	ldr	r3, [pc, #72]	@ (8006684 <prvAddCurrentTaskToDelayedList+0x9c>)
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	4b0f      	ldr	r3, [pc, #60]	@ (800667c <prvAddCurrentTaskToDelayedList+0x94>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	3304      	adds	r3, #4
 8006644:	4619      	mov	r1, r3
 8006646:	4610      	mov	r0, r2
 8006648:	f7fe fb8b 	bl	8004d62 <vListInsert>
}
 800664c:	e010      	b.n	8006670 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800664e:	4b0e      	ldr	r3, [pc, #56]	@ (8006688 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	4b0a      	ldr	r3, [pc, #40]	@ (800667c <prvAddCurrentTaskToDelayedList+0x94>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	3304      	adds	r3, #4
 8006658:	4619      	mov	r1, r3
 800665a:	4610      	mov	r0, r2
 800665c:	f7fe fb81 	bl	8004d62 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006660:	4b0a      	ldr	r3, [pc, #40]	@ (800668c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68ba      	ldr	r2, [r7, #8]
 8006666:	429a      	cmp	r2, r3
 8006668:	d202      	bcs.n	8006670 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800666a:	4a08      	ldr	r2, [pc, #32]	@ (800668c <prvAddCurrentTaskToDelayedList+0xa4>)
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	6013      	str	r3, [r2, #0]
}
 8006670:	bf00      	nop
 8006672:	3710      	adds	r7, #16
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}
 8006678:	20000f94 	.word	0x20000f94
 800667c:	20000abc 	.word	0x20000abc
 8006680:	20000f7c 	.word	0x20000f7c
 8006684:	20000f4c 	.word	0x20000f4c
 8006688:	20000f48 	.word	0x20000f48
 800668c:	20000fb0 	.word	0x20000fb0

08006690 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b08a      	sub	sp, #40	@ 0x28
 8006694:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006696:	2300      	movs	r3, #0
 8006698:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800669a:	f000 fb13 	bl	8006cc4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800669e:	4b1d      	ldr	r3, [pc, #116]	@ (8006714 <xTimerCreateTimerTask+0x84>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d021      	beq.n	80066ea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80066a6:	2300      	movs	r3, #0
 80066a8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80066aa:	2300      	movs	r3, #0
 80066ac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80066ae:	1d3a      	adds	r2, r7, #4
 80066b0:	f107 0108 	add.w	r1, r7, #8
 80066b4:	f107 030c 	add.w	r3, r7, #12
 80066b8:	4618      	mov	r0, r3
 80066ba:	f7fe fae7 	bl	8004c8c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80066be:	6879      	ldr	r1, [r7, #4]
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	68fa      	ldr	r2, [r7, #12]
 80066c4:	9202      	str	r2, [sp, #8]
 80066c6:	9301      	str	r3, [sp, #4]
 80066c8:	2302      	movs	r3, #2
 80066ca:	9300      	str	r3, [sp, #0]
 80066cc:	2300      	movs	r3, #0
 80066ce:	460a      	mov	r2, r1
 80066d0:	4911      	ldr	r1, [pc, #68]	@ (8006718 <xTimerCreateTimerTask+0x88>)
 80066d2:	4812      	ldr	r0, [pc, #72]	@ (800671c <xTimerCreateTimerTask+0x8c>)
 80066d4:	f7ff f8a2 	bl	800581c <xTaskCreateStatic>
 80066d8:	4603      	mov	r3, r0
 80066da:	4a11      	ldr	r2, [pc, #68]	@ (8006720 <xTimerCreateTimerTask+0x90>)
 80066dc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80066de:	4b10      	ldr	r3, [pc, #64]	@ (8006720 <xTimerCreateTimerTask+0x90>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d001      	beq.n	80066ea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80066e6:	2301      	movs	r3, #1
 80066e8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d10b      	bne.n	8006708 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80066f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f4:	f383 8811 	msr	BASEPRI, r3
 80066f8:	f3bf 8f6f 	isb	sy
 80066fc:	f3bf 8f4f 	dsb	sy
 8006700:	613b      	str	r3, [r7, #16]
}
 8006702:	bf00      	nop
 8006704:	bf00      	nop
 8006706:	e7fd      	b.n	8006704 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006708:	697b      	ldr	r3, [r7, #20]
}
 800670a:	4618      	mov	r0, r3
 800670c:	3718      	adds	r7, #24
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	20000fec 	.word	0x20000fec
 8006718:	0800883c 	.word	0x0800883c
 800671c:	0800685d 	.word	0x0800685d
 8006720:	20000ff0 	.word	0x20000ff0

08006724 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b08a      	sub	sp, #40	@ 0x28
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	607a      	str	r2, [r7, #4]
 8006730:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006732:	2300      	movs	r3, #0
 8006734:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d10b      	bne.n	8006754 <xTimerGenericCommand+0x30>
	__asm volatile
 800673c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006740:	f383 8811 	msr	BASEPRI, r3
 8006744:	f3bf 8f6f 	isb	sy
 8006748:	f3bf 8f4f 	dsb	sy
 800674c:	623b      	str	r3, [r7, #32]
}
 800674e:	bf00      	nop
 8006750:	bf00      	nop
 8006752:	e7fd      	b.n	8006750 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006754:	4b19      	ldr	r3, [pc, #100]	@ (80067bc <xTimerGenericCommand+0x98>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d02a      	beq.n	80067b2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	2b05      	cmp	r3, #5
 800676c:	dc18      	bgt.n	80067a0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800676e:	f7ff fead 	bl	80064cc <xTaskGetSchedulerState>
 8006772:	4603      	mov	r3, r0
 8006774:	2b02      	cmp	r3, #2
 8006776:	d109      	bne.n	800678c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006778:	4b10      	ldr	r3, [pc, #64]	@ (80067bc <xTimerGenericCommand+0x98>)
 800677a:	6818      	ldr	r0, [r3, #0]
 800677c:	f107 0110 	add.w	r1, r7, #16
 8006780:	2300      	movs	r3, #0
 8006782:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006784:	f7fe fc5a 	bl	800503c <xQueueGenericSend>
 8006788:	6278      	str	r0, [r7, #36]	@ 0x24
 800678a:	e012      	b.n	80067b2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800678c:	4b0b      	ldr	r3, [pc, #44]	@ (80067bc <xTimerGenericCommand+0x98>)
 800678e:	6818      	ldr	r0, [r3, #0]
 8006790:	f107 0110 	add.w	r1, r7, #16
 8006794:	2300      	movs	r3, #0
 8006796:	2200      	movs	r2, #0
 8006798:	f7fe fc50 	bl	800503c <xQueueGenericSend>
 800679c:	6278      	str	r0, [r7, #36]	@ 0x24
 800679e:	e008      	b.n	80067b2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80067a0:	4b06      	ldr	r3, [pc, #24]	@ (80067bc <xTimerGenericCommand+0x98>)
 80067a2:	6818      	ldr	r0, [r3, #0]
 80067a4:	f107 0110 	add.w	r1, r7, #16
 80067a8:	2300      	movs	r3, #0
 80067aa:	683a      	ldr	r2, [r7, #0]
 80067ac:	f7fe fd48 	bl	8005240 <xQueueGenericSendFromISR>
 80067b0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80067b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	3728      	adds	r7, #40	@ 0x28
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}
 80067bc:	20000fec 	.word	0x20000fec

080067c0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b088      	sub	sp, #32
 80067c4:	af02      	add	r7, sp, #8
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067ca:	4b23      	ldr	r3, [pc, #140]	@ (8006858 <prvProcessExpiredTimer+0x98>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	68db      	ldr	r3, [r3, #12]
 80067d2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	3304      	adds	r3, #4
 80067d8:	4618      	mov	r0, r3
 80067da:	f7fe fafb 	bl	8004dd4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067e4:	f003 0304 	and.w	r3, r3, #4
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d023      	beq.n	8006834 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	699a      	ldr	r2, [r3, #24]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	18d1      	adds	r1, r2, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	6978      	ldr	r0, [r7, #20]
 80067fa:	f000 f8d5 	bl	80069a8 <prvInsertTimerInActiveList>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d020      	beq.n	8006846 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006804:	2300      	movs	r3, #0
 8006806:	9300      	str	r3, [sp, #0]
 8006808:	2300      	movs	r3, #0
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	2100      	movs	r1, #0
 800680e:	6978      	ldr	r0, [r7, #20]
 8006810:	f7ff ff88 	bl	8006724 <xTimerGenericCommand>
 8006814:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d114      	bne.n	8006846 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800681c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006820:	f383 8811 	msr	BASEPRI, r3
 8006824:	f3bf 8f6f 	isb	sy
 8006828:	f3bf 8f4f 	dsb	sy
 800682c:	60fb      	str	r3, [r7, #12]
}
 800682e:	bf00      	nop
 8006830:	bf00      	nop
 8006832:	e7fd      	b.n	8006830 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800683a:	f023 0301 	bic.w	r3, r3, #1
 800683e:	b2da      	uxtb	r2, r3
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	6978      	ldr	r0, [r7, #20]
 800684c:	4798      	blx	r3
}
 800684e:	bf00      	nop
 8006850:	3718      	adds	r7, #24
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop
 8006858:	20000fe4 	.word	0x20000fe4

0800685c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b084      	sub	sp, #16
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006864:	f107 0308 	add.w	r3, r7, #8
 8006868:	4618      	mov	r0, r3
 800686a:	f000 f859 	bl	8006920 <prvGetNextExpireTime>
 800686e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	4619      	mov	r1, r3
 8006874:	68f8      	ldr	r0, [r7, #12]
 8006876:	f000 f805 	bl	8006884 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800687a:	f000 f8d7 	bl	8006a2c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800687e:	bf00      	nop
 8006880:	e7f0      	b.n	8006864 <prvTimerTask+0x8>
	...

08006884 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800688e:	f7ff fa29 	bl	8005ce4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006892:	f107 0308 	add.w	r3, r7, #8
 8006896:	4618      	mov	r0, r3
 8006898:	f000 f866 	bl	8006968 <prvSampleTimeNow>
 800689c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d130      	bne.n	8006906 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d10a      	bne.n	80068c0 <prvProcessTimerOrBlockTask+0x3c>
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d806      	bhi.n	80068c0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80068b2:	f7ff fa25 	bl	8005d00 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80068b6:	68f9      	ldr	r1, [r7, #12]
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f7ff ff81 	bl	80067c0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80068be:	e024      	b.n	800690a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d008      	beq.n	80068d8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80068c6:	4b13      	ldr	r3, [pc, #76]	@ (8006914 <prvProcessTimerOrBlockTask+0x90>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d101      	bne.n	80068d4 <prvProcessTimerOrBlockTask+0x50>
 80068d0:	2301      	movs	r3, #1
 80068d2:	e000      	b.n	80068d6 <prvProcessTimerOrBlockTask+0x52>
 80068d4:	2300      	movs	r3, #0
 80068d6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80068d8:	4b0f      	ldr	r3, [pc, #60]	@ (8006918 <prvProcessTimerOrBlockTask+0x94>)
 80068da:	6818      	ldr	r0, [r3, #0]
 80068dc:	687a      	ldr	r2, [r7, #4]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	683a      	ldr	r2, [r7, #0]
 80068e4:	4619      	mov	r1, r3
 80068e6:	f7fe ff65 	bl	80057b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80068ea:	f7ff fa09 	bl	8005d00 <xTaskResumeAll>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d10a      	bne.n	800690a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80068f4:	4b09      	ldr	r3, [pc, #36]	@ (800691c <prvProcessTimerOrBlockTask+0x98>)
 80068f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068fa:	601a      	str	r2, [r3, #0]
 80068fc:	f3bf 8f4f 	dsb	sy
 8006900:	f3bf 8f6f 	isb	sy
}
 8006904:	e001      	b.n	800690a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006906:	f7ff f9fb 	bl	8005d00 <xTaskResumeAll>
}
 800690a:	bf00      	nop
 800690c:	3710      	adds	r7, #16
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	20000fe8 	.word	0x20000fe8
 8006918:	20000fec 	.word	0x20000fec
 800691c:	e000ed04 	.word	0xe000ed04

08006920 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006920:	b480      	push	{r7}
 8006922:	b085      	sub	sp, #20
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006928:	4b0e      	ldr	r3, [pc, #56]	@ (8006964 <prvGetNextExpireTime+0x44>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d101      	bne.n	8006936 <prvGetNextExpireTime+0x16>
 8006932:	2201      	movs	r2, #1
 8006934:	e000      	b.n	8006938 <prvGetNextExpireTime+0x18>
 8006936:	2200      	movs	r2, #0
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d105      	bne.n	8006950 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006944:	4b07      	ldr	r3, [pc, #28]	@ (8006964 <prvGetNextExpireTime+0x44>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	60fb      	str	r3, [r7, #12]
 800694e:	e001      	b.n	8006954 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006950:	2300      	movs	r3, #0
 8006952:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006954:	68fb      	ldr	r3, [r7, #12]
}
 8006956:	4618      	mov	r0, r3
 8006958:	3714      	adds	r7, #20
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	20000fe4 	.word	0x20000fe4

08006968 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b084      	sub	sp, #16
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006970:	f7ff fa64 	bl	8005e3c <xTaskGetTickCount>
 8006974:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006976:	4b0b      	ldr	r3, [pc, #44]	@ (80069a4 <prvSampleTimeNow+0x3c>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	429a      	cmp	r2, r3
 800697e:	d205      	bcs.n	800698c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006980:	f000 f93a 	bl	8006bf8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	601a      	str	r2, [r3, #0]
 800698a:	e002      	b.n	8006992 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006992:	4a04      	ldr	r2, [pc, #16]	@ (80069a4 <prvSampleTimeNow+0x3c>)
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006998:	68fb      	ldr	r3, [r7, #12]
}
 800699a:	4618      	mov	r0, r3
 800699c:	3710      	adds	r7, #16
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	20000ff4 	.word	0x20000ff4

080069a8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b086      	sub	sp, #24
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
 80069b4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80069b6:	2300      	movs	r3, #0
 80069b8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	68ba      	ldr	r2, [r7, #8]
 80069be:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80069c6:	68ba      	ldr	r2, [r7, #8]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d812      	bhi.n	80069f4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	1ad2      	subs	r2, r2, r3
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	699b      	ldr	r3, [r3, #24]
 80069d8:	429a      	cmp	r2, r3
 80069da:	d302      	bcc.n	80069e2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80069dc:	2301      	movs	r3, #1
 80069de:	617b      	str	r3, [r7, #20]
 80069e0:	e01b      	b.n	8006a1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80069e2:	4b10      	ldr	r3, [pc, #64]	@ (8006a24 <prvInsertTimerInActiveList+0x7c>)
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	3304      	adds	r3, #4
 80069ea:	4619      	mov	r1, r3
 80069ec:	4610      	mov	r0, r2
 80069ee:	f7fe f9b8 	bl	8004d62 <vListInsert>
 80069f2:	e012      	b.n	8006a1a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d206      	bcs.n	8006a0a <prvInsertTimerInActiveList+0x62>
 80069fc:	68ba      	ldr	r2, [r7, #8]
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d302      	bcc.n	8006a0a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006a04:	2301      	movs	r3, #1
 8006a06:	617b      	str	r3, [r7, #20]
 8006a08:	e007      	b.n	8006a1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006a0a:	4b07      	ldr	r3, [pc, #28]	@ (8006a28 <prvInsertTimerInActiveList+0x80>)
 8006a0c:	681a      	ldr	r2, [r3, #0]
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	3304      	adds	r3, #4
 8006a12:	4619      	mov	r1, r3
 8006a14:	4610      	mov	r0, r2
 8006a16:	f7fe f9a4 	bl	8004d62 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006a1a:	697b      	ldr	r3, [r7, #20]
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3718      	adds	r7, #24
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	20000fe8 	.word	0x20000fe8
 8006a28:	20000fe4 	.word	0x20000fe4

08006a2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b08e      	sub	sp, #56	@ 0x38
 8006a30:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006a32:	e0ce      	b.n	8006bd2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	da19      	bge.n	8006a6e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006a3a:	1d3b      	adds	r3, r7, #4
 8006a3c:	3304      	adds	r3, #4
 8006a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d10b      	bne.n	8006a5e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4a:	f383 8811 	msr	BASEPRI, r3
 8006a4e:	f3bf 8f6f 	isb	sy
 8006a52:	f3bf 8f4f 	dsb	sy
 8006a56:	61fb      	str	r3, [r7, #28]
}
 8006a58:	bf00      	nop
 8006a5a:	bf00      	nop
 8006a5c:	e7fd      	b.n	8006a5a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a64:	6850      	ldr	r0, [r2, #4]
 8006a66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a68:	6892      	ldr	r2, [r2, #8]
 8006a6a:	4611      	mov	r1, r2
 8006a6c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f2c0 80ae 	blt.w	8006bd2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a7c:	695b      	ldr	r3, [r3, #20]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d004      	beq.n	8006a8c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a84:	3304      	adds	r3, #4
 8006a86:	4618      	mov	r0, r3
 8006a88:	f7fe f9a4 	bl	8004dd4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a8c:	463b      	mov	r3, r7
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7ff ff6a 	bl	8006968 <prvSampleTimeNow>
 8006a94:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2b09      	cmp	r3, #9
 8006a9a:	f200 8097 	bhi.w	8006bcc <prvProcessReceivedCommands+0x1a0>
 8006a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8006aa4 <prvProcessReceivedCommands+0x78>)
 8006aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aa4:	08006acd 	.word	0x08006acd
 8006aa8:	08006acd 	.word	0x08006acd
 8006aac:	08006acd 	.word	0x08006acd
 8006ab0:	08006b43 	.word	0x08006b43
 8006ab4:	08006b57 	.word	0x08006b57
 8006ab8:	08006ba3 	.word	0x08006ba3
 8006abc:	08006acd 	.word	0x08006acd
 8006ac0:	08006acd 	.word	0x08006acd
 8006ac4:	08006b43 	.word	0x08006b43
 8006ac8:	08006b57 	.word	0x08006b57
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ace:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ad2:	f043 0301 	orr.w	r3, r3, #1
 8006ad6:	b2da      	uxtb	r2, r3
 8006ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ada:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006ade:	68ba      	ldr	r2, [r7, #8]
 8006ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ae2:	699b      	ldr	r3, [r3, #24]
 8006ae4:	18d1      	adds	r1, r2, r3
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006aea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006aec:	f7ff ff5c 	bl	80069a8 <prvInsertTimerInActiveList>
 8006af0:	4603      	mov	r3, r0
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d06c      	beq.n	8006bd0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006afc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b04:	f003 0304 	and.w	r3, r3, #4
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d061      	beq.n	8006bd0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006b0c:	68ba      	ldr	r2, [r7, #8]
 8006b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	441a      	add	r2, r3
 8006b14:	2300      	movs	r3, #0
 8006b16:	9300      	str	r3, [sp, #0]
 8006b18:	2300      	movs	r3, #0
 8006b1a:	2100      	movs	r1, #0
 8006b1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b1e:	f7ff fe01 	bl	8006724 <xTimerGenericCommand>
 8006b22:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006b24:	6a3b      	ldr	r3, [r7, #32]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d152      	bne.n	8006bd0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b2e:	f383 8811 	msr	BASEPRI, r3
 8006b32:	f3bf 8f6f 	isb	sy
 8006b36:	f3bf 8f4f 	dsb	sy
 8006b3a:	61bb      	str	r3, [r7, #24]
}
 8006b3c:	bf00      	nop
 8006b3e:	bf00      	nop
 8006b40:	e7fd      	b.n	8006b3e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b48:	f023 0301 	bic.w	r3, r3, #1
 8006b4c:	b2da      	uxtb	r2, r3
 8006b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b50:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006b54:	e03d      	b.n	8006bd2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b5c:	f043 0301 	orr.w	r3, r3, #1
 8006b60:	b2da      	uxtb	r2, r3
 8006b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b64:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006b68:	68ba      	ldr	r2, [r7, #8]
 8006b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b6c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d10b      	bne.n	8006b8e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b7a:	f383 8811 	msr	BASEPRI, r3
 8006b7e:	f3bf 8f6f 	isb	sy
 8006b82:	f3bf 8f4f 	dsb	sy
 8006b86:	617b      	str	r3, [r7, #20]
}
 8006b88:	bf00      	nop
 8006b8a:	bf00      	nop
 8006b8c:	e7fd      	b.n	8006b8a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b90:	699a      	ldr	r2, [r3, #24]
 8006b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b94:	18d1      	adds	r1, r2, r3
 8006b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b9c:	f7ff ff04 	bl	80069a8 <prvInsertTimerInActiveList>
					break;
 8006ba0:	e017      	b.n	8006bd2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ba8:	f003 0302 	and.w	r3, r3, #2
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d103      	bne.n	8006bb8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006bb0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bb2:	f000 fbe9 	bl	8007388 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006bb6:	e00c      	b.n	8006bd2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006bbe:	f023 0301 	bic.w	r3, r3, #1
 8006bc2:	b2da      	uxtb	r2, r3
 8006bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006bca:	e002      	b.n	8006bd2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006bcc:	bf00      	nop
 8006bce:	e000      	b.n	8006bd2 <prvProcessReceivedCommands+0x1a6>
					break;
 8006bd0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006bd2:	4b08      	ldr	r3, [pc, #32]	@ (8006bf4 <prvProcessReceivedCommands+0x1c8>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	1d39      	adds	r1, r7, #4
 8006bd8:	2200      	movs	r2, #0
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f7fe fbce 	bl	800537c <xQueueReceive>
 8006be0:	4603      	mov	r3, r0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	f47f af26 	bne.w	8006a34 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006be8:	bf00      	nop
 8006bea:	bf00      	nop
 8006bec:	3730      	adds	r7, #48	@ 0x30
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	20000fec 	.word	0x20000fec

08006bf8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b088      	sub	sp, #32
 8006bfc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006bfe:	e049      	b.n	8006c94 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c00:	4b2e      	ldr	r3, [pc, #184]	@ (8006cbc <prvSwitchTimerLists+0xc4>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c0a:	4b2c      	ldr	r3, [pc, #176]	@ (8006cbc <prvSwitchTimerLists+0xc4>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	3304      	adds	r3, #4
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f7fe f8db 	bl	8004dd4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6a1b      	ldr	r3, [r3, #32]
 8006c22:	68f8      	ldr	r0, [r7, #12]
 8006c24:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006c2c:	f003 0304 	and.w	r3, r3, #4
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d02f      	beq.n	8006c94 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	699b      	ldr	r3, [r3, #24]
 8006c38:	693a      	ldr	r2, [r7, #16]
 8006c3a:	4413      	add	r3, r2
 8006c3c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006c3e:	68ba      	ldr	r2, [r7, #8]
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	429a      	cmp	r2, r3
 8006c44:	d90e      	bls.n	8006c64 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	68ba      	ldr	r2, [r7, #8]
 8006c4a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	68fa      	ldr	r2, [r7, #12]
 8006c50:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c52:	4b1a      	ldr	r3, [pc, #104]	@ (8006cbc <prvSwitchTimerLists+0xc4>)
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	3304      	adds	r3, #4
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	4610      	mov	r0, r2
 8006c5e:	f7fe f880 	bl	8004d62 <vListInsert>
 8006c62:	e017      	b.n	8006c94 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006c64:	2300      	movs	r3, #0
 8006c66:	9300      	str	r3, [sp, #0]
 8006c68:	2300      	movs	r3, #0
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f7ff fd58 	bl	8006724 <xTimerGenericCommand>
 8006c74:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d10b      	bne.n	8006c94 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c80:	f383 8811 	msr	BASEPRI, r3
 8006c84:	f3bf 8f6f 	isb	sy
 8006c88:	f3bf 8f4f 	dsb	sy
 8006c8c:	603b      	str	r3, [r7, #0]
}
 8006c8e:	bf00      	nop
 8006c90:	bf00      	nop
 8006c92:	e7fd      	b.n	8006c90 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c94:	4b09      	ldr	r3, [pc, #36]	@ (8006cbc <prvSwitchTimerLists+0xc4>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d1b0      	bne.n	8006c00 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006c9e:	4b07      	ldr	r3, [pc, #28]	@ (8006cbc <prvSwitchTimerLists+0xc4>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006ca4:	4b06      	ldr	r3, [pc, #24]	@ (8006cc0 <prvSwitchTimerLists+0xc8>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a04      	ldr	r2, [pc, #16]	@ (8006cbc <prvSwitchTimerLists+0xc4>)
 8006caa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006cac:	4a04      	ldr	r2, [pc, #16]	@ (8006cc0 <prvSwitchTimerLists+0xc8>)
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	6013      	str	r3, [r2, #0]
}
 8006cb2:	bf00      	nop
 8006cb4:	3718      	adds	r7, #24
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	20000fe4 	.word	0x20000fe4
 8006cc0:	20000fe8 	.word	0x20000fe8

08006cc4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b082      	sub	sp, #8
 8006cc8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006cca:	f000 f96d 	bl	8006fa8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006cce:	4b15      	ldr	r3, [pc, #84]	@ (8006d24 <prvCheckForValidListAndQueue+0x60>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d120      	bne.n	8006d18 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006cd6:	4814      	ldr	r0, [pc, #80]	@ (8006d28 <prvCheckForValidListAndQueue+0x64>)
 8006cd8:	f7fd fff2 	bl	8004cc0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006cdc:	4813      	ldr	r0, [pc, #76]	@ (8006d2c <prvCheckForValidListAndQueue+0x68>)
 8006cde:	f7fd ffef 	bl	8004cc0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006ce2:	4b13      	ldr	r3, [pc, #76]	@ (8006d30 <prvCheckForValidListAndQueue+0x6c>)
 8006ce4:	4a10      	ldr	r2, [pc, #64]	@ (8006d28 <prvCheckForValidListAndQueue+0x64>)
 8006ce6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006ce8:	4b12      	ldr	r3, [pc, #72]	@ (8006d34 <prvCheckForValidListAndQueue+0x70>)
 8006cea:	4a10      	ldr	r2, [pc, #64]	@ (8006d2c <prvCheckForValidListAndQueue+0x68>)
 8006cec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006cee:	2300      	movs	r3, #0
 8006cf0:	9300      	str	r3, [sp, #0]
 8006cf2:	4b11      	ldr	r3, [pc, #68]	@ (8006d38 <prvCheckForValidListAndQueue+0x74>)
 8006cf4:	4a11      	ldr	r2, [pc, #68]	@ (8006d3c <prvCheckForValidListAndQueue+0x78>)
 8006cf6:	2110      	movs	r1, #16
 8006cf8:	200a      	movs	r0, #10
 8006cfa:	f7fe f8ff 	bl	8004efc <xQueueGenericCreateStatic>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	4a08      	ldr	r2, [pc, #32]	@ (8006d24 <prvCheckForValidListAndQueue+0x60>)
 8006d02:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006d04:	4b07      	ldr	r3, [pc, #28]	@ (8006d24 <prvCheckForValidListAndQueue+0x60>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d005      	beq.n	8006d18 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006d0c:	4b05      	ldr	r3, [pc, #20]	@ (8006d24 <prvCheckForValidListAndQueue+0x60>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	490b      	ldr	r1, [pc, #44]	@ (8006d40 <prvCheckForValidListAndQueue+0x7c>)
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7fe fd24 	bl	8005760 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d18:	f000 f978 	bl	800700c <vPortExitCritical>
}
 8006d1c:	bf00      	nop
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}
 8006d22:	bf00      	nop
 8006d24:	20000fec 	.word	0x20000fec
 8006d28:	20000fbc 	.word	0x20000fbc
 8006d2c:	20000fd0 	.word	0x20000fd0
 8006d30:	20000fe4 	.word	0x20000fe4
 8006d34:	20000fe8 	.word	0x20000fe8
 8006d38:	20001098 	.word	0x20001098
 8006d3c:	20000ff8 	.word	0x20000ff8
 8006d40:	08008844 	.word	0x08008844

08006d44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006d44:	b480      	push	{r7}
 8006d46:	b085      	sub	sp, #20
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	3b04      	subs	r3, #4
 8006d54:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006d5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	3b04      	subs	r3, #4
 8006d62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	f023 0201 	bic.w	r2, r3, #1
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	3b04      	subs	r3, #4
 8006d72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006d74:	4a0c      	ldr	r2, [pc, #48]	@ (8006da8 <pxPortInitialiseStack+0x64>)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	3b14      	subs	r3, #20
 8006d7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	3b04      	subs	r3, #4
 8006d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f06f 0202 	mvn.w	r2, #2
 8006d92:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	3b20      	subs	r3, #32
 8006d98:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3714      	adds	r7, #20
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr
 8006da8:	08006dad 	.word	0x08006dad

08006dac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006dac:	b480      	push	{r7}
 8006dae:	b085      	sub	sp, #20
 8006db0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006db2:	2300      	movs	r3, #0
 8006db4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006db6:	4b13      	ldr	r3, [pc, #76]	@ (8006e04 <prvTaskExitError+0x58>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dbe:	d00b      	beq.n	8006dd8 <prvTaskExitError+0x2c>
	__asm volatile
 8006dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc4:	f383 8811 	msr	BASEPRI, r3
 8006dc8:	f3bf 8f6f 	isb	sy
 8006dcc:	f3bf 8f4f 	dsb	sy
 8006dd0:	60fb      	str	r3, [r7, #12]
}
 8006dd2:	bf00      	nop
 8006dd4:	bf00      	nop
 8006dd6:	e7fd      	b.n	8006dd4 <prvTaskExitError+0x28>
	__asm volatile
 8006dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ddc:	f383 8811 	msr	BASEPRI, r3
 8006de0:	f3bf 8f6f 	isb	sy
 8006de4:	f3bf 8f4f 	dsb	sy
 8006de8:	60bb      	str	r3, [r7, #8]
}
 8006dea:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006dec:	bf00      	nop
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d0fc      	beq.n	8006dee <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006df4:	bf00      	nop
 8006df6:	bf00      	nop
 8006df8:	3714      	adds	r7, #20
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr
 8006e02:	bf00      	nop
 8006e04:	20000014 	.word	0x20000014
	...

08006e10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006e10:	4b07      	ldr	r3, [pc, #28]	@ (8006e30 <pxCurrentTCBConst2>)
 8006e12:	6819      	ldr	r1, [r3, #0]
 8006e14:	6808      	ldr	r0, [r1, #0]
 8006e16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e1a:	f380 8809 	msr	PSP, r0
 8006e1e:	f3bf 8f6f 	isb	sy
 8006e22:	f04f 0000 	mov.w	r0, #0
 8006e26:	f380 8811 	msr	BASEPRI, r0
 8006e2a:	4770      	bx	lr
 8006e2c:	f3af 8000 	nop.w

08006e30 <pxCurrentTCBConst2>:
 8006e30:	20000abc 	.word	0x20000abc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e34:	bf00      	nop
 8006e36:	bf00      	nop

08006e38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006e38:	4808      	ldr	r0, [pc, #32]	@ (8006e5c <prvPortStartFirstTask+0x24>)
 8006e3a:	6800      	ldr	r0, [r0, #0]
 8006e3c:	6800      	ldr	r0, [r0, #0]
 8006e3e:	f380 8808 	msr	MSP, r0
 8006e42:	f04f 0000 	mov.w	r0, #0
 8006e46:	f380 8814 	msr	CONTROL, r0
 8006e4a:	b662      	cpsie	i
 8006e4c:	b661      	cpsie	f
 8006e4e:	f3bf 8f4f 	dsb	sy
 8006e52:	f3bf 8f6f 	isb	sy
 8006e56:	df00      	svc	0
 8006e58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006e5a:	bf00      	nop
 8006e5c:	e000ed08 	.word	0xe000ed08

08006e60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b086      	sub	sp, #24
 8006e64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006e66:	4b47      	ldr	r3, [pc, #284]	@ (8006f84 <xPortStartScheduler+0x124>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a47      	ldr	r2, [pc, #284]	@ (8006f88 <xPortStartScheduler+0x128>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d10b      	bne.n	8006e88 <xPortStartScheduler+0x28>
	__asm volatile
 8006e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e74:	f383 8811 	msr	BASEPRI, r3
 8006e78:	f3bf 8f6f 	isb	sy
 8006e7c:	f3bf 8f4f 	dsb	sy
 8006e80:	60fb      	str	r3, [r7, #12]
}
 8006e82:	bf00      	nop
 8006e84:	bf00      	nop
 8006e86:	e7fd      	b.n	8006e84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006e88:	4b3e      	ldr	r3, [pc, #248]	@ (8006f84 <xPortStartScheduler+0x124>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a3f      	ldr	r2, [pc, #252]	@ (8006f8c <xPortStartScheduler+0x12c>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d10b      	bne.n	8006eaa <xPortStartScheduler+0x4a>
	__asm volatile
 8006e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e96:	f383 8811 	msr	BASEPRI, r3
 8006e9a:	f3bf 8f6f 	isb	sy
 8006e9e:	f3bf 8f4f 	dsb	sy
 8006ea2:	613b      	str	r3, [r7, #16]
}
 8006ea4:	bf00      	nop
 8006ea6:	bf00      	nop
 8006ea8:	e7fd      	b.n	8006ea6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006eaa:	4b39      	ldr	r3, [pc, #228]	@ (8006f90 <xPortStartScheduler+0x130>)
 8006eac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	781b      	ldrb	r3, [r3, #0]
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	22ff      	movs	r2, #255	@ 0xff
 8006eba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	781b      	ldrb	r3, [r3, #0]
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ec4:	78fb      	ldrb	r3, [r7, #3]
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006ecc:	b2da      	uxtb	r2, r3
 8006ece:	4b31      	ldr	r3, [pc, #196]	@ (8006f94 <xPortStartScheduler+0x134>)
 8006ed0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ed2:	4b31      	ldr	r3, [pc, #196]	@ (8006f98 <xPortStartScheduler+0x138>)
 8006ed4:	2207      	movs	r2, #7
 8006ed6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ed8:	e009      	b.n	8006eee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006eda:	4b2f      	ldr	r3, [pc, #188]	@ (8006f98 <xPortStartScheduler+0x138>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	4a2d      	ldr	r2, [pc, #180]	@ (8006f98 <xPortStartScheduler+0x138>)
 8006ee2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006ee4:	78fb      	ldrb	r3, [r7, #3]
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	005b      	lsls	r3, r3, #1
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006eee:	78fb      	ldrb	r3, [r7, #3]
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ef6:	2b80      	cmp	r3, #128	@ 0x80
 8006ef8:	d0ef      	beq.n	8006eda <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006efa:	4b27      	ldr	r3, [pc, #156]	@ (8006f98 <xPortStartScheduler+0x138>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f1c3 0307 	rsb	r3, r3, #7
 8006f02:	2b04      	cmp	r3, #4
 8006f04:	d00b      	beq.n	8006f1e <xPortStartScheduler+0xbe>
	__asm volatile
 8006f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f0a:	f383 8811 	msr	BASEPRI, r3
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	60bb      	str	r3, [r7, #8]
}
 8006f18:	bf00      	nop
 8006f1a:	bf00      	nop
 8006f1c:	e7fd      	b.n	8006f1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8006f98 <xPortStartScheduler+0x138>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	021b      	lsls	r3, r3, #8
 8006f24:	4a1c      	ldr	r2, [pc, #112]	@ (8006f98 <xPortStartScheduler+0x138>)
 8006f26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f28:	4b1b      	ldr	r3, [pc, #108]	@ (8006f98 <xPortStartScheduler+0x138>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006f30:	4a19      	ldr	r2, [pc, #100]	@ (8006f98 <xPortStartScheduler+0x138>)
 8006f32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	b2da      	uxtb	r2, r3
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006f3c:	4b17      	ldr	r3, [pc, #92]	@ (8006f9c <xPortStartScheduler+0x13c>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a16      	ldr	r2, [pc, #88]	@ (8006f9c <xPortStartScheduler+0x13c>)
 8006f42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006f46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006f48:	4b14      	ldr	r3, [pc, #80]	@ (8006f9c <xPortStartScheduler+0x13c>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a13      	ldr	r2, [pc, #76]	@ (8006f9c <xPortStartScheduler+0x13c>)
 8006f4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006f52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006f54:	f000 f8da 	bl	800710c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006f58:	4b11      	ldr	r3, [pc, #68]	@ (8006fa0 <xPortStartScheduler+0x140>)
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006f5e:	f000 f8f9 	bl	8007154 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006f62:	4b10      	ldr	r3, [pc, #64]	@ (8006fa4 <xPortStartScheduler+0x144>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a0f      	ldr	r2, [pc, #60]	@ (8006fa4 <xPortStartScheduler+0x144>)
 8006f68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006f6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006f6e:	f7ff ff63 	bl	8006e38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006f72:	f7ff f82d 	bl	8005fd0 <vTaskSwitchContext>
	prvTaskExitError();
 8006f76:	f7ff ff19 	bl	8006dac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3718      	adds	r7, #24
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	e000ed00 	.word	0xe000ed00
 8006f88:	410fc271 	.word	0x410fc271
 8006f8c:	410fc270 	.word	0x410fc270
 8006f90:	e000e400 	.word	0xe000e400
 8006f94:	200010e8 	.word	0x200010e8
 8006f98:	200010ec 	.word	0x200010ec
 8006f9c:	e000ed20 	.word	0xe000ed20
 8006fa0:	20000014 	.word	0x20000014
 8006fa4:	e000ef34 	.word	0xe000ef34

08006fa8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
	__asm volatile
 8006fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb2:	f383 8811 	msr	BASEPRI, r3
 8006fb6:	f3bf 8f6f 	isb	sy
 8006fba:	f3bf 8f4f 	dsb	sy
 8006fbe:	607b      	str	r3, [r7, #4]
}
 8006fc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006fc2:	4b10      	ldr	r3, [pc, #64]	@ (8007004 <vPortEnterCritical+0x5c>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	4a0e      	ldr	r2, [pc, #56]	@ (8007004 <vPortEnterCritical+0x5c>)
 8006fca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8007004 <vPortEnterCritical+0x5c>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d110      	bne.n	8006ff6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8007008 <vPortEnterCritical+0x60>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00b      	beq.n	8006ff6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe2:	f383 8811 	msr	BASEPRI, r3
 8006fe6:	f3bf 8f6f 	isb	sy
 8006fea:	f3bf 8f4f 	dsb	sy
 8006fee:	603b      	str	r3, [r7, #0]
}
 8006ff0:	bf00      	nop
 8006ff2:	bf00      	nop
 8006ff4:	e7fd      	b.n	8006ff2 <vPortEnterCritical+0x4a>
	}
}
 8006ff6:	bf00      	nop
 8006ff8:	370c      	adds	r7, #12
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop
 8007004:	20000014 	.word	0x20000014
 8007008:	e000ed04 	.word	0xe000ed04

0800700c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007012:	4b12      	ldr	r3, [pc, #72]	@ (800705c <vPortExitCritical+0x50>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d10b      	bne.n	8007032 <vPortExitCritical+0x26>
	__asm volatile
 800701a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800701e:	f383 8811 	msr	BASEPRI, r3
 8007022:	f3bf 8f6f 	isb	sy
 8007026:	f3bf 8f4f 	dsb	sy
 800702a:	607b      	str	r3, [r7, #4]
}
 800702c:	bf00      	nop
 800702e:	bf00      	nop
 8007030:	e7fd      	b.n	800702e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007032:	4b0a      	ldr	r3, [pc, #40]	@ (800705c <vPortExitCritical+0x50>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	3b01      	subs	r3, #1
 8007038:	4a08      	ldr	r2, [pc, #32]	@ (800705c <vPortExitCritical+0x50>)
 800703a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800703c:	4b07      	ldr	r3, [pc, #28]	@ (800705c <vPortExitCritical+0x50>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d105      	bne.n	8007050 <vPortExitCritical+0x44>
 8007044:	2300      	movs	r3, #0
 8007046:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	f383 8811 	msr	BASEPRI, r3
}
 800704e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007050:	bf00      	nop
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr
 800705c:	20000014 	.word	0x20000014

08007060 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007060:	f3ef 8009 	mrs	r0, PSP
 8007064:	f3bf 8f6f 	isb	sy
 8007068:	4b15      	ldr	r3, [pc, #84]	@ (80070c0 <pxCurrentTCBConst>)
 800706a:	681a      	ldr	r2, [r3, #0]
 800706c:	f01e 0f10 	tst.w	lr, #16
 8007070:	bf08      	it	eq
 8007072:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007076:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800707a:	6010      	str	r0, [r2, #0]
 800707c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007080:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007084:	f380 8811 	msr	BASEPRI, r0
 8007088:	f3bf 8f4f 	dsb	sy
 800708c:	f3bf 8f6f 	isb	sy
 8007090:	f7fe ff9e 	bl	8005fd0 <vTaskSwitchContext>
 8007094:	f04f 0000 	mov.w	r0, #0
 8007098:	f380 8811 	msr	BASEPRI, r0
 800709c:	bc09      	pop	{r0, r3}
 800709e:	6819      	ldr	r1, [r3, #0]
 80070a0:	6808      	ldr	r0, [r1, #0]
 80070a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070a6:	f01e 0f10 	tst.w	lr, #16
 80070aa:	bf08      	it	eq
 80070ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80070b0:	f380 8809 	msr	PSP, r0
 80070b4:	f3bf 8f6f 	isb	sy
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop
 80070bc:	f3af 8000 	nop.w

080070c0 <pxCurrentTCBConst>:
 80070c0:	20000abc 	.word	0x20000abc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80070c4:	bf00      	nop
 80070c6:	bf00      	nop

080070c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b082      	sub	sp, #8
 80070cc:	af00      	add	r7, sp, #0
	__asm volatile
 80070ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070d2:	f383 8811 	msr	BASEPRI, r3
 80070d6:	f3bf 8f6f 	isb	sy
 80070da:	f3bf 8f4f 	dsb	sy
 80070de:	607b      	str	r3, [r7, #4]
}
 80070e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80070e2:	f7fe febb 	bl	8005e5c <xTaskIncrementTick>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d003      	beq.n	80070f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80070ec:	4b06      	ldr	r3, [pc, #24]	@ (8007108 <xPortSysTickHandler+0x40>)
 80070ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070f2:	601a      	str	r2, [r3, #0]
 80070f4:	2300      	movs	r3, #0
 80070f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	f383 8811 	msr	BASEPRI, r3
}
 80070fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007100:	bf00      	nop
 8007102:	3708      	adds	r7, #8
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}
 8007108:	e000ed04 	.word	0xe000ed04

0800710c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800710c:	b480      	push	{r7}
 800710e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007110:	4b0b      	ldr	r3, [pc, #44]	@ (8007140 <vPortSetupTimerInterrupt+0x34>)
 8007112:	2200      	movs	r2, #0
 8007114:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007116:	4b0b      	ldr	r3, [pc, #44]	@ (8007144 <vPortSetupTimerInterrupt+0x38>)
 8007118:	2200      	movs	r2, #0
 800711a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800711c:	4b0a      	ldr	r3, [pc, #40]	@ (8007148 <vPortSetupTimerInterrupt+0x3c>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a0a      	ldr	r2, [pc, #40]	@ (800714c <vPortSetupTimerInterrupt+0x40>)
 8007122:	fba2 2303 	umull	r2, r3, r2, r3
 8007126:	099b      	lsrs	r3, r3, #6
 8007128:	4a09      	ldr	r2, [pc, #36]	@ (8007150 <vPortSetupTimerInterrupt+0x44>)
 800712a:	3b01      	subs	r3, #1
 800712c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800712e:	4b04      	ldr	r3, [pc, #16]	@ (8007140 <vPortSetupTimerInterrupt+0x34>)
 8007130:	2207      	movs	r2, #7
 8007132:	601a      	str	r2, [r3, #0]
}
 8007134:	bf00      	nop
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr
 800713e:	bf00      	nop
 8007140:	e000e010 	.word	0xe000e010
 8007144:	e000e018 	.word	0xe000e018
 8007148:	20000008 	.word	0x20000008
 800714c:	10624dd3 	.word	0x10624dd3
 8007150:	e000e014 	.word	0xe000e014

08007154 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007154:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007164 <vPortEnableVFP+0x10>
 8007158:	6801      	ldr	r1, [r0, #0]
 800715a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800715e:	6001      	str	r1, [r0, #0]
 8007160:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007162:	bf00      	nop
 8007164:	e000ed88 	.word	0xe000ed88

08007168 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007168:	b480      	push	{r7}
 800716a:	b085      	sub	sp, #20
 800716c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800716e:	f3ef 8305 	mrs	r3, IPSR
 8007172:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2b0f      	cmp	r3, #15
 8007178:	d915      	bls.n	80071a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800717a:	4a18      	ldr	r2, [pc, #96]	@ (80071dc <vPortValidateInterruptPriority+0x74>)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	4413      	add	r3, r2
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007184:	4b16      	ldr	r3, [pc, #88]	@ (80071e0 <vPortValidateInterruptPriority+0x78>)
 8007186:	781b      	ldrb	r3, [r3, #0]
 8007188:	7afa      	ldrb	r2, [r7, #11]
 800718a:	429a      	cmp	r2, r3
 800718c:	d20b      	bcs.n	80071a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800718e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007192:	f383 8811 	msr	BASEPRI, r3
 8007196:	f3bf 8f6f 	isb	sy
 800719a:	f3bf 8f4f 	dsb	sy
 800719e:	607b      	str	r3, [r7, #4]
}
 80071a0:	bf00      	nop
 80071a2:	bf00      	nop
 80071a4:	e7fd      	b.n	80071a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80071a6:	4b0f      	ldr	r3, [pc, #60]	@ (80071e4 <vPortValidateInterruptPriority+0x7c>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80071ae:	4b0e      	ldr	r3, [pc, #56]	@ (80071e8 <vPortValidateInterruptPriority+0x80>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d90b      	bls.n	80071ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80071b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ba:	f383 8811 	msr	BASEPRI, r3
 80071be:	f3bf 8f6f 	isb	sy
 80071c2:	f3bf 8f4f 	dsb	sy
 80071c6:	603b      	str	r3, [r7, #0]
}
 80071c8:	bf00      	nop
 80071ca:	bf00      	nop
 80071cc:	e7fd      	b.n	80071ca <vPortValidateInterruptPriority+0x62>
	}
 80071ce:	bf00      	nop
 80071d0:	3714      	adds	r7, #20
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr
 80071da:	bf00      	nop
 80071dc:	e000e3f0 	.word	0xe000e3f0
 80071e0:	200010e8 	.word	0x200010e8
 80071e4:	e000ed0c 	.word	0xe000ed0c
 80071e8:	200010ec 	.word	0x200010ec

080071ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b08a      	sub	sp, #40	@ 0x28
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80071f4:	2300      	movs	r3, #0
 80071f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80071f8:	f7fe fd74 	bl	8005ce4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80071fc:	4b5c      	ldr	r3, [pc, #368]	@ (8007370 <pvPortMalloc+0x184>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d101      	bne.n	8007208 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007204:	f000 f924 	bl	8007450 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007208:	4b5a      	ldr	r3, [pc, #360]	@ (8007374 <pvPortMalloc+0x188>)
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	4013      	ands	r3, r2
 8007210:	2b00      	cmp	r3, #0
 8007212:	f040 8095 	bne.w	8007340 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d01e      	beq.n	800725a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800721c:	2208      	movs	r2, #8
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4413      	add	r3, r2
 8007222:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f003 0307 	and.w	r3, r3, #7
 800722a:	2b00      	cmp	r3, #0
 800722c:	d015      	beq.n	800725a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f023 0307 	bic.w	r3, r3, #7
 8007234:	3308      	adds	r3, #8
 8007236:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f003 0307 	and.w	r3, r3, #7
 800723e:	2b00      	cmp	r3, #0
 8007240:	d00b      	beq.n	800725a <pvPortMalloc+0x6e>
	__asm volatile
 8007242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007246:	f383 8811 	msr	BASEPRI, r3
 800724a:	f3bf 8f6f 	isb	sy
 800724e:	f3bf 8f4f 	dsb	sy
 8007252:	617b      	str	r3, [r7, #20]
}
 8007254:	bf00      	nop
 8007256:	bf00      	nop
 8007258:	e7fd      	b.n	8007256 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d06f      	beq.n	8007340 <pvPortMalloc+0x154>
 8007260:	4b45      	ldr	r3, [pc, #276]	@ (8007378 <pvPortMalloc+0x18c>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	429a      	cmp	r2, r3
 8007268:	d86a      	bhi.n	8007340 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800726a:	4b44      	ldr	r3, [pc, #272]	@ (800737c <pvPortMalloc+0x190>)
 800726c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800726e:	4b43      	ldr	r3, [pc, #268]	@ (800737c <pvPortMalloc+0x190>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007274:	e004      	b.n	8007280 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007278:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800727a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	429a      	cmp	r2, r3
 8007288:	d903      	bls.n	8007292 <pvPortMalloc+0xa6>
 800728a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d1f1      	bne.n	8007276 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007292:	4b37      	ldr	r3, [pc, #220]	@ (8007370 <pvPortMalloc+0x184>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007298:	429a      	cmp	r2, r3
 800729a:	d051      	beq.n	8007340 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800729c:	6a3b      	ldr	r3, [r7, #32]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	2208      	movs	r2, #8
 80072a2:	4413      	add	r3, r2
 80072a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80072a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	6a3b      	ldr	r3, [r7, #32]
 80072ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80072ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b0:	685a      	ldr	r2, [r3, #4]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	1ad2      	subs	r2, r2, r3
 80072b6:	2308      	movs	r3, #8
 80072b8:	005b      	lsls	r3, r3, #1
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d920      	bls.n	8007300 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80072be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	4413      	add	r3, r2
 80072c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072c6:	69bb      	ldr	r3, [r7, #24]
 80072c8:	f003 0307 	and.w	r3, r3, #7
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d00b      	beq.n	80072e8 <pvPortMalloc+0xfc>
	__asm volatile
 80072d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d4:	f383 8811 	msr	BASEPRI, r3
 80072d8:	f3bf 8f6f 	isb	sy
 80072dc:	f3bf 8f4f 	dsb	sy
 80072e0:	613b      	str	r3, [r7, #16]
}
 80072e2:	bf00      	nop
 80072e4:	bf00      	nop
 80072e6:	e7fd      	b.n	80072e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80072e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ea:	685a      	ldr	r2, [r3, #4]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	1ad2      	subs	r2, r2, r3
 80072f0:	69bb      	ldr	r3, [r7, #24]
 80072f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80072f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f6:	687a      	ldr	r2, [r7, #4]
 80072f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80072fa:	69b8      	ldr	r0, [r7, #24]
 80072fc:	f000 f90a 	bl	8007514 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007300:	4b1d      	ldr	r3, [pc, #116]	@ (8007378 <pvPortMalloc+0x18c>)
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	1ad3      	subs	r3, r2, r3
 800730a:	4a1b      	ldr	r2, [pc, #108]	@ (8007378 <pvPortMalloc+0x18c>)
 800730c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800730e:	4b1a      	ldr	r3, [pc, #104]	@ (8007378 <pvPortMalloc+0x18c>)
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	4b1b      	ldr	r3, [pc, #108]	@ (8007380 <pvPortMalloc+0x194>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	429a      	cmp	r2, r3
 8007318:	d203      	bcs.n	8007322 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800731a:	4b17      	ldr	r3, [pc, #92]	@ (8007378 <pvPortMalloc+0x18c>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a18      	ldr	r2, [pc, #96]	@ (8007380 <pvPortMalloc+0x194>)
 8007320:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007324:	685a      	ldr	r2, [r3, #4]
 8007326:	4b13      	ldr	r3, [pc, #76]	@ (8007374 <pvPortMalloc+0x188>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	431a      	orrs	r2, r3
 800732c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800732e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007336:	4b13      	ldr	r3, [pc, #76]	@ (8007384 <pvPortMalloc+0x198>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	3301      	adds	r3, #1
 800733c:	4a11      	ldr	r2, [pc, #68]	@ (8007384 <pvPortMalloc+0x198>)
 800733e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007340:	f7fe fcde 	bl	8005d00 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007344:	69fb      	ldr	r3, [r7, #28]
 8007346:	f003 0307 	and.w	r3, r3, #7
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00b      	beq.n	8007366 <pvPortMalloc+0x17a>
	__asm volatile
 800734e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007352:	f383 8811 	msr	BASEPRI, r3
 8007356:	f3bf 8f6f 	isb	sy
 800735a:	f3bf 8f4f 	dsb	sy
 800735e:	60fb      	str	r3, [r7, #12]
}
 8007360:	bf00      	nop
 8007362:	bf00      	nop
 8007364:	e7fd      	b.n	8007362 <pvPortMalloc+0x176>
	return pvReturn;
 8007366:	69fb      	ldr	r3, [r7, #28]
}
 8007368:	4618      	mov	r0, r3
 800736a:	3728      	adds	r7, #40	@ 0x28
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}
 8007370:	20004cf8 	.word	0x20004cf8
 8007374:	20004d0c 	.word	0x20004d0c
 8007378:	20004cfc 	.word	0x20004cfc
 800737c:	20004cf0 	.word	0x20004cf0
 8007380:	20004d00 	.word	0x20004d00
 8007384:	20004d04 	.word	0x20004d04

08007388 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b086      	sub	sp, #24
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d04f      	beq.n	800743a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800739a:	2308      	movs	r3, #8
 800739c:	425b      	negs	r3, r3
 800739e:	697a      	ldr	r2, [r7, #20]
 80073a0:	4413      	add	r3, r2
 80073a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	685a      	ldr	r2, [r3, #4]
 80073ac:	4b25      	ldr	r3, [pc, #148]	@ (8007444 <vPortFree+0xbc>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4013      	ands	r3, r2
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d10b      	bne.n	80073ce <vPortFree+0x46>
	__asm volatile
 80073b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ba:	f383 8811 	msr	BASEPRI, r3
 80073be:	f3bf 8f6f 	isb	sy
 80073c2:	f3bf 8f4f 	dsb	sy
 80073c6:	60fb      	str	r3, [r7, #12]
}
 80073c8:	bf00      	nop
 80073ca:	bf00      	nop
 80073cc:	e7fd      	b.n	80073ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d00b      	beq.n	80073ee <vPortFree+0x66>
	__asm volatile
 80073d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073da:	f383 8811 	msr	BASEPRI, r3
 80073de:	f3bf 8f6f 	isb	sy
 80073e2:	f3bf 8f4f 	dsb	sy
 80073e6:	60bb      	str	r3, [r7, #8]
}
 80073e8:	bf00      	nop
 80073ea:	bf00      	nop
 80073ec:	e7fd      	b.n	80073ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	685a      	ldr	r2, [r3, #4]
 80073f2:	4b14      	ldr	r3, [pc, #80]	@ (8007444 <vPortFree+0xbc>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4013      	ands	r3, r2
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d01e      	beq.n	800743a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d11a      	bne.n	800743a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	685a      	ldr	r2, [r3, #4]
 8007408:	4b0e      	ldr	r3, [pc, #56]	@ (8007444 <vPortFree+0xbc>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	43db      	mvns	r3, r3
 800740e:	401a      	ands	r2, r3
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007414:	f7fe fc66 	bl	8005ce4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	685a      	ldr	r2, [r3, #4]
 800741c:	4b0a      	ldr	r3, [pc, #40]	@ (8007448 <vPortFree+0xc0>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4413      	add	r3, r2
 8007422:	4a09      	ldr	r2, [pc, #36]	@ (8007448 <vPortFree+0xc0>)
 8007424:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007426:	6938      	ldr	r0, [r7, #16]
 8007428:	f000 f874 	bl	8007514 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800742c:	4b07      	ldr	r3, [pc, #28]	@ (800744c <vPortFree+0xc4>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	3301      	adds	r3, #1
 8007432:	4a06      	ldr	r2, [pc, #24]	@ (800744c <vPortFree+0xc4>)
 8007434:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007436:	f7fe fc63 	bl	8005d00 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800743a:	bf00      	nop
 800743c:	3718      	adds	r7, #24
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop
 8007444:	20004d0c 	.word	0x20004d0c
 8007448:	20004cfc 	.word	0x20004cfc
 800744c:	20004d08 	.word	0x20004d08

08007450 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007450:	b480      	push	{r7}
 8007452:	b085      	sub	sp, #20
 8007454:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007456:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800745a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800745c:	4b27      	ldr	r3, [pc, #156]	@ (80074fc <prvHeapInit+0xac>)
 800745e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f003 0307 	and.w	r3, r3, #7
 8007466:	2b00      	cmp	r3, #0
 8007468:	d00c      	beq.n	8007484 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	3307      	adds	r3, #7
 800746e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f023 0307 	bic.w	r3, r3, #7
 8007476:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007478:	68ba      	ldr	r2, [r7, #8]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	1ad3      	subs	r3, r2, r3
 800747e:	4a1f      	ldr	r2, [pc, #124]	@ (80074fc <prvHeapInit+0xac>)
 8007480:	4413      	add	r3, r2
 8007482:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007488:	4a1d      	ldr	r2, [pc, #116]	@ (8007500 <prvHeapInit+0xb0>)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800748e:	4b1c      	ldr	r3, [pc, #112]	@ (8007500 <prvHeapInit+0xb0>)
 8007490:	2200      	movs	r2, #0
 8007492:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	68ba      	ldr	r2, [r7, #8]
 8007498:	4413      	add	r3, r2
 800749a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800749c:	2208      	movs	r2, #8
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	1a9b      	subs	r3, r3, r2
 80074a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f023 0307 	bic.w	r3, r3, #7
 80074aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	4a15      	ldr	r2, [pc, #84]	@ (8007504 <prvHeapInit+0xb4>)
 80074b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80074b2:	4b14      	ldr	r3, [pc, #80]	@ (8007504 <prvHeapInit+0xb4>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	2200      	movs	r2, #0
 80074b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80074ba:	4b12      	ldr	r3, [pc, #72]	@ (8007504 <prvHeapInit+0xb4>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2200      	movs	r2, #0
 80074c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	1ad2      	subs	r2, r2, r3
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80074d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007504 <prvHeapInit+0xb4>)
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	4a0a      	ldr	r2, [pc, #40]	@ (8007508 <prvHeapInit+0xb8>)
 80074de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	4a09      	ldr	r2, [pc, #36]	@ (800750c <prvHeapInit+0xbc>)
 80074e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80074e8:	4b09      	ldr	r3, [pc, #36]	@ (8007510 <prvHeapInit+0xc0>)
 80074ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80074ee:	601a      	str	r2, [r3, #0]
}
 80074f0:	bf00      	nop
 80074f2:	3714      	adds	r7, #20
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr
 80074fc:	200010f0 	.word	0x200010f0
 8007500:	20004cf0 	.word	0x20004cf0
 8007504:	20004cf8 	.word	0x20004cf8
 8007508:	20004d00 	.word	0x20004d00
 800750c:	20004cfc 	.word	0x20004cfc
 8007510:	20004d0c 	.word	0x20004d0c

08007514 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007514:	b480      	push	{r7}
 8007516:	b085      	sub	sp, #20
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800751c:	4b28      	ldr	r3, [pc, #160]	@ (80075c0 <prvInsertBlockIntoFreeList+0xac>)
 800751e:	60fb      	str	r3, [r7, #12]
 8007520:	e002      	b.n	8007528 <prvInsertBlockIntoFreeList+0x14>
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	60fb      	str	r3, [r7, #12]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	687a      	ldr	r2, [r7, #4]
 800752e:	429a      	cmp	r2, r3
 8007530:	d8f7      	bhi.n	8007522 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	68ba      	ldr	r2, [r7, #8]
 800753c:	4413      	add	r3, r2
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	429a      	cmp	r2, r3
 8007542:	d108      	bne.n	8007556 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	685a      	ldr	r2, [r3, #4]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	441a      	add	r2, r3
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	68ba      	ldr	r2, [r7, #8]
 8007560:	441a      	add	r2, r3
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	429a      	cmp	r2, r3
 8007568:	d118      	bne.n	800759c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	4b15      	ldr	r3, [pc, #84]	@ (80075c4 <prvInsertBlockIntoFreeList+0xb0>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	429a      	cmp	r2, r3
 8007574:	d00d      	beq.n	8007592 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	685a      	ldr	r2, [r3, #4]
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	441a      	add	r2, r3
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	601a      	str	r2, [r3, #0]
 8007590:	e008      	b.n	80075a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007592:	4b0c      	ldr	r3, [pc, #48]	@ (80075c4 <prvInsertBlockIntoFreeList+0xb0>)
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	601a      	str	r2, [r3, #0]
 800759a:	e003      	b.n	80075a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80075a4:	68fa      	ldr	r2, [r7, #12]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d002      	beq.n	80075b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	687a      	ldr	r2, [r7, #4]
 80075b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075b2:	bf00      	nop
 80075b4:	3714      	adds	r7, #20
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop
 80075c0:	20004cf0 	.word	0x20004cf0
 80075c4:	20004cf8 	.word	0x20004cf8

080075c8 <atoi>:
 80075c8:	220a      	movs	r2, #10
 80075ca:	2100      	movs	r1, #0
 80075cc:	f000 b87a 	b.w	80076c4 <strtol>

080075d0 <_strtol_l.isra.0>:
 80075d0:	2b24      	cmp	r3, #36	@ 0x24
 80075d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075d6:	4686      	mov	lr, r0
 80075d8:	4690      	mov	r8, r2
 80075da:	d801      	bhi.n	80075e0 <_strtol_l.isra.0+0x10>
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d106      	bne.n	80075ee <_strtol_l.isra.0+0x1e>
 80075e0:	f000 fa96 	bl	8007b10 <__errno>
 80075e4:	2316      	movs	r3, #22
 80075e6:	6003      	str	r3, [r0, #0]
 80075e8:	2000      	movs	r0, #0
 80075ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075ee:	4834      	ldr	r0, [pc, #208]	@ (80076c0 <_strtol_l.isra.0+0xf0>)
 80075f0:	460d      	mov	r5, r1
 80075f2:	462a      	mov	r2, r5
 80075f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80075f8:	5d06      	ldrb	r6, [r0, r4]
 80075fa:	f016 0608 	ands.w	r6, r6, #8
 80075fe:	d1f8      	bne.n	80075f2 <_strtol_l.isra.0+0x22>
 8007600:	2c2d      	cmp	r4, #45	@ 0x2d
 8007602:	d110      	bne.n	8007626 <_strtol_l.isra.0+0x56>
 8007604:	782c      	ldrb	r4, [r5, #0]
 8007606:	2601      	movs	r6, #1
 8007608:	1c95      	adds	r5, r2, #2
 800760a:	f033 0210 	bics.w	r2, r3, #16
 800760e:	d115      	bne.n	800763c <_strtol_l.isra.0+0x6c>
 8007610:	2c30      	cmp	r4, #48	@ 0x30
 8007612:	d10d      	bne.n	8007630 <_strtol_l.isra.0+0x60>
 8007614:	782a      	ldrb	r2, [r5, #0]
 8007616:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800761a:	2a58      	cmp	r2, #88	@ 0x58
 800761c:	d108      	bne.n	8007630 <_strtol_l.isra.0+0x60>
 800761e:	786c      	ldrb	r4, [r5, #1]
 8007620:	3502      	adds	r5, #2
 8007622:	2310      	movs	r3, #16
 8007624:	e00a      	b.n	800763c <_strtol_l.isra.0+0x6c>
 8007626:	2c2b      	cmp	r4, #43	@ 0x2b
 8007628:	bf04      	itt	eq
 800762a:	782c      	ldrbeq	r4, [r5, #0]
 800762c:	1c95      	addeq	r5, r2, #2
 800762e:	e7ec      	b.n	800760a <_strtol_l.isra.0+0x3a>
 8007630:	2b00      	cmp	r3, #0
 8007632:	d1f6      	bne.n	8007622 <_strtol_l.isra.0+0x52>
 8007634:	2c30      	cmp	r4, #48	@ 0x30
 8007636:	bf14      	ite	ne
 8007638:	230a      	movne	r3, #10
 800763a:	2308      	moveq	r3, #8
 800763c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007640:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007644:	2200      	movs	r2, #0
 8007646:	fbbc f9f3 	udiv	r9, ip, r3
 800764a:	4610      	mov	r0, r2
 800764c:	fb03 ca19 	mls	sl, r3, r9, ip
 8007650:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007654:	2f09      	cmp	r7, #9
 8007656:	d80f      	bhi.n	8007678 <_strtol_l.isra.0+0xa8>
 8007658:	463c      	mov	r4, r7
 800765a:	42a3      	cmp	r3, r4
 800765c:	dd1b      	ble.n	8007696 <_strtol_l.isra.0+0xc6>
 800765e:	1c57      	adds	r7, r2, #1
 8007660:	d007      	beq.n	8007672 <_strtol_l.isra.0+0xa2>
 8007662:	4581      	cmp	r9, r0
 8007664:	d314      	bcc.n	8007690 <_strtol_l.isra.0+0xc0>
 8007666:	d101      	bne.n	800766c <_strtol_l.isra.0+0x9c>
 8007668:	45a2      	cmp	sl, r4
 800766a:	db11      	blt.n	8007690 <_strtol_l.isra.0+0xc0>
 800766c:	fb00 4003 	mla	r0, r0, r3, r4
 8007670:	2201      	movs	r2, #1
 8007672:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007676:	e7eb      	b.n	8007650 <_strtol_l.isra.0+0x80>
 8007678:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800767c:	2f19      	cmp	r7, #25
 800767e:	d801      	bhi.n	8007684 <_strtol_l.isra.0+0xb4>
 8007680:	3c37      	subs	r4, #55	@ 0x37
 8007682:	e7ea      	b.n	800765a <_strtol_l.isra.0+0x8a>
 8007684:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007688:	2f19      	cmp	r7, #25
 800768a:	d804      	bhi.n	8007696 <_strtol_l.isra.0+0xc6>
 800768c:	3c57      	subs	r4, #87	@ 0x57
 800768e:	e7e4      	b.n	800765a <_strtol_l.isra.0+0x8a>
 8007690:	f04f 32ff 	mov.w	r2, #4294967295
 8007694:	e7ed      	b.n	8007672 <_strtol_l.isra.0+0xa2>
 8007696:	1c53      	adds	r3, r2, #1
 8007698:	d108      	bne.n	80076ac <_strtol_l.isra.0+0xdc>
 800769a:	2322      	movs	r3, #34	@ 0x22
 800769c:	f8ce 3000 	str.w	r3, [lr]
 80076a0:	4660      	mov	r0, ip
 80076a2:	f1b8 0f00 	cmp.w	r8, #0
 80076a6:	d0a0      	beq.n	80075ea <_strtol_l.isra.0+0x1a>
 80076a8:	1e69      	subs	r1, r5, #1
 80076aa:	e006      	b.n	80076ba <_strtol_l.isra.0+0xea>
 80076ac:	b106      	cbz	r6, 80076b0 <_strtol_l.isra.0+0xe0>
 80076ae:	4240      	negs	r0, r0
 80076b0:	f1b8 0f00 	cmp.w	r8, #0
 80076b4:	d099      	beq.n	80075ea <_strtol_l.isra.0+0x1a>
 80076b6:	2a00      	cmp	r2, #0
 80076b8:	d1f6      	bne.n	80076a8 <_strtol_l.isra.0+0xd8>
 80076ba:	f8c8 1000 	str.w	r1, [r8]
 80076be:	e794      	b.n	80075ea <_strtol_l.isra.0+0x1a>
 80076c0:	080088d1 	.word	0x080088d1

080076c4 <strtol>:
 80076c4:	4613      	mov	r3, r2
 80076c6:	460a      	mov	r2, r1
 80076c8:	4601      	mov	r1, r0
 80076ca:	4802      	ldr	r0, [pc, #8]	@ (80076d4 <strtol+0x10>)
 80076cc:	6800      	ldr	r0, [r0, #0]
 80076ce:	f7ff bf7f 	b.w	80075d0 <_strtol_l.isra.0>
 80076d2:	bf00      	nop
 80076d4:	20000024 	.word	0x20000024

080076d8 <std>:
 80076d8:	2300      	movs	r3, #0
 80076da:	b510      	push	{r4, lr}
 80076dc:	4604      	mov	r4, r0
 80076de:	e9c0 3300 	strd	r3, r3, [r0]
 80076e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80076e6:	6083      	str	r3, [r0, #8]
 80076e8:	8181      	strh	r1, [r0, #12]
 80076ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80076ec:	81c2      	strh	r2, [r0, #14]
 80076ee:	6183      	str	r3, [r0, #24]
 80076f0:	4619      	mov	r1, r3
 80076f2:	2208      	movs	r2, #8
 80076f4:	305c      	adds	r0, #92	@ 0x5c
 80076f6:	f000 f8f4 	bl	80078e2 <memset>
 80076fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007730 <std+0x58>)
 80076fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80076fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007734 <std+0x5c>)
 8007700:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007702:	4b0d      	ldr	r3, [pc, #52]	@ (8007738 <std+0x60>)
 8007704:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007706:	4b0d      	ldr	r3, [pc, #52]	@ (800773c <std+0x64>)
 8007708:	6323      	str	r3, [r4, #48]	@ 0x30
 800770a:	4b0d      	ldr	r3, [pc, #52]	@ (8007740 <std+0x68>)
 800770c:	6224      	str	r4, [r4, #32]
 800770e:	429c      	cmp	r4, r3
 8007710:	d006      	beq.n	8007720 <std+0x48>
 8007712:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007716:	4294      	cmp	r4, r2
 8007718:	d002      	beq.n	8007720 <std+0x48>
 800771a:	33d0      	adds	r3, #208	@ 0xd0
 800771c:	429c      	cmp	r4, r3
 800771e:	d105      	bne.n	800772c <std+0x54>
 8007720:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007728:	f000 ba1c 	b.w	8007b64 <__retarget_lock_init_recursive>
 800772c:	bd10      	pop	{r4, pc}
 800772e:	bf00      	nop
 8007730:	0800785d 	.word	0x0800785d
 8007734:	0800787f 	.word	0x0800787f
 8007738:	080078b7 	.word	0x080078b7
 800773c:	080078db 	.word	0x080078db
 8007740:	20004d10 	.word	0x20004d10

08007744 <stdio_exit_handler>:
 8007744:	4a02      	ldr	r2, [pc, #8]	@ (8007750 <stdio_exit_handler+0xc>)
 8007746:	4903      	ldr	r1, [pc, #12]	@ (8007754 <stdio_exit_handler+0x10>)
 8007748:	4803      	ldr	r0, [pc, #12]	@ (8007758 <stdio_exit_handler+0x14>)
 800774a:	f000 b869 	b.w	8007820 <_fwalk_sglue>
 800774e:	bf00      	nop
 8007750:	20000018 	.word	0x20000018
 8007754:	08007edd 	.word	0x08007edd
 8007758:	20000028 	.word	0x20000028

0800775c <cleanup_stdio>:
 800775c:	6841      	ldr	r1, [r0, #4]
 800775e:	4b0c      	ldr	r3, [pc, #48]	@ (8007790 <cleanup_stdio+0x34>)
 8007760:	4299      	cmp	r1, r3
 8007762:	b510      	push	{r4, lr}
 8007764:	4604      	mov	r4, r0
 8007766:	d001      	beq.n	800776c <cleanup_stdio+0x10>
 8007768:	f000 fbb8 	bl	8007edc <_fflush_r>
 800776c:	68a1      	ldr	r1, [r4, #8]
 800776e:	4b09      	ldr	r3, [pc, #36]	@ (8007794 <cleanup_stdio+0x38>)
 8007770:	4299      	cmp	r1, r3
 8007772:	d002      	beq.n	800777a <cleanup_stdio+0x1e>
 8007774:	4620      	mov	r0, r4
 8007776:	f000 fbb1 	bl	8007edc <_fflush_r>
 800777a:	68e1      	ldr	r1, [r4, #12]
 800777c:	4b06      	ldr	r3, [pc, #24]	@ (8007798 <cleanup_stdio+0x3c>)
 800777e:	4299      	cmp	r1, r3
 8007780:	d004      	beq.n	800778c <cleanup_stdio+0x30>
 8007782:	4620      	mov	r0, r4
 8007784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007788:	f000 bba8 	b.w	8007edc <_fflush_r>
 800778c:	bd10      	pop	{r4, pc}
 800778e:	bf00      	nop
 8007790:	20004d10 	.word	0x20004d10
 8007794:	20004d78 	.word	0x20004d78
 8007798:	20004de0 	.word	0x20004de0

0800779c <global_stdio_init.part.0>:
 800779c:	b510      	push	{r4, lr}
 800779e:	4b0b      	ldr	r3, [pc, #44]	@ (80077cc <global_stdio_init.part.0+0x30>)
 80077a0:	4c0b      	ldr	r4, [pc, #44]	@ (80077d0 <global_stdio_init.part.0+0x34>)
 80077a2:	4a0c      	ldr	r2, [pc, #48]	@ (80077d4 <global_stdio_init.part.0+0x38>)
 80077a4:	601a      	str	r2, [r3, #0]
 80077a6:	4620      	mov	r0, r4
 80077a8:	2200      	movs	r2, #0
 80077aa:	2104      	movs	r1, #4
 80077ac:	f7ff ff94 	bl	80076d8 <std>
 80077b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80077b4:	2201      	movs	r2, #1
 80077b6:	2109      	movs	r1, #9
 80077b8:	f7ff ff8e 	bl	80076d8 <std>
 80077bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80077c0:	2202      	movs	r2, #2
 80077c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077c6:	2112      	movs	r1, #18
 80077c8:	f7ff bf86 	b.w	80076d8 <std>
 80077cc:	20004e48 	.word	0x20004e48
 80077d0:	20004d10 	.word	0x20004d10
 80077d4:	08007745 	.word	0x08007745

080077d8 <__sfp_lock_acquire>:
 80077d8:	4801      	ldr	r0, [pc, #4]	@ (80077e0 <__sfp_lock_acquire+0x8>)
 80077da:	f000 b9c4 	b.w	8007b66 <__retarget_lock_acquire_recursive>
 80077de:	bf00      	nop
 80077e0:	20004e51 	.word	0x20004e51

080077e4 <__sfp_lock_release>:
 80077e4:	4801      	ldr	r0, [pc, #4]	@ (80077ec <__sfp_lock_release+0x8>)
 80077e6:	f000 b9bf 	b.w	8007b68 <__retarget_lock_release_recursive>
 80077ea:	bf00      	nop
 80077ec:	20004e51 	.word	0x20004e51

080077f0 <__sinit>:
 80077f0:	b510      	push	{r4, lr}
 80077f2:	4604      	mov	r4, r0
 80077f4:	f7ff fff0 	bl	80077d8 <__sfp_lock_acquire>
 80077f8:	6a23      	ldr	r3, [r4, #32]
 80077fa:	b11b      	cbz	r3, 8007804 <__sinit+0x14>
 80077fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007800:	f7ff bff0 	b.w	80077e4 <__sfp_lock_release>
 8007804:	4b04      	ldr	r3, [pc, #16]	@ (8007818 <__sinit+0x28>)
 8007806:	6223      	str	r3, [r4, #32]
 8007808:	4b04      	ldr	r3, [pc, #16]	@ (800781c <__sinit+0x2c>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d1f5      	bne.n	80077fc <__sinit+0xc>
 8007810:	f7ff ffc4 	bl	800779c <global_stdio_init.part.0>
 8007814:	e7f2      	b.n	80077fc <__sinit+0xc>
 8007816:	bf00      	nop
 8007818:	0800775d 	.word	0x0800775d
 800781c:	20004e48 	.word	0x20004e48

08007820 <_fwalk_sglue>:
 8007820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007824:	4607      	mov	r7, r0
 8007826:	4688      	mov	r8, r1
 8007828:	4614      	mov	r4, r2
 800782a:	2600      	movs	r6, #0
 800782c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007830:	f1b9 0901 	subs.w	r9, r9, #1
 8007834:	d505      	bpl.n	8007842 <_fwalk_sglue+0x22>
 8007836:	6824      	ldr	r4, [r4, #0]
 8007838:	2c00      	cmp	r4, #0
 800783a:	d1f7      	bne.n	800782c <_fwalk_sglue+0xc>
 800783c:	4630      	mov	r0, r6
 800783e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007842:	89ab      	ldrh	r3, [r5, #12]
 8007844:	2b01      	cmp	r3, #1
 8007846:	d907      	bls.n	8007858 <_fwalk_sglue+0x38>
 8007848:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800784c:	3301      	adds	r3, #1
 800784e:	d003      	beq.n	8007858 <_fwalk_sglue+0x38>
 8007850:	4629      	mov	r1, r5
 8007852:	4638      	mov	r0, r7
 8007854:	47c0      	blx	r8
 8007856:	4306      	orrs	r6, r0
 8007858:	3568      	adds	r5, #104	@ 0x68
 800785a:	e7e9      	b.n	8007830 <_fwalk_sglue+0x10>

0800785c <__sread>:
 800785c:	b510      	push	{r4, lr}
 800785e:	460c      	mov	r4, r1
 8007860:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007864:	f000 f930 	bl	8007ac8 <_read_r>
 8007868:	2800      	cmp	r0, #0
 800786a:	bfab      	itete	ge
 800786c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800786e:	89a3      	ldrhlt	r3, [r4, #12]
 8007870:	181b      	addge	r3, r3, r0
 8007872:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007876:	bfac      	ite	ge
 8007878:	6563      	strge	r3, [r4, #84]	@ 0x54
 800787a:	81a3      	strhlt	r3, [r4, #12]
 800787c:	bd10      	pop	{r4, pc}

0800787e <__swrite>:
 800787e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007882:	461f      	mov	r7, r3
 8007884:	898b      	ldrh	r3, [r1, #12]
 8007886:	05db      	lsls	r3, r3, #23
 8007888:	4605      	mov	r5, r0
 800788a:	460c      	mov	r4, r1
 800788c:	4616      	mov	r6, r2
 800788e:	d505      	bpl.n	800789c <__swrite+0x1e>
 8007890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007894:	2302      	movs	r3, #2
 8007896:	2200      	movs	r2, #0
 8007898:	f000 f904 	bl	8007aa4 <_lseek_r>
 800789c:	89a3      	ldrh	r3, [r4, #12]
 800789e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80078a6:	81a3      	strh	r3, [r4, #12]
 80078a8:	4632      	mov	r2, r6
 80078aa:	463b      	mov	r3, r7
 80078ac:	4628      	mov	r0, r5
 80078ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078b2:	f000 b91b 	b.w	8007aec <_write_r>

080078b6 <__sseek>:
 80078b6:	b510      	push	{r4, lr}
 80078b8:	460c      	mov	r4, r1
 80078ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078be:	f000 f8f1 	bl	8007aa4 <_lseek_r>
 80078c2:	1c43      	adds	r3, r0, #1
 80078c4:	89a3      	ldrh	r3, [r4, #12]
 80078c6:	bf15      	itete	ne
 80078c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80078ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80078ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80078d2:	81a3      	strheq	r3, [r4, #12]
 80078d4:	bf18      	it	ne
 80078d6:	81a3      	strhne	r3, [r4, #12]
 80078d8:	bd10      	pop	{r4, pc}

080078da <__sclose>:
 80078da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078de:	f000 b873 	b.w	80079c8 <_close_r>

080078e2 <memset>:
 80078e2:	4402      	add	r2, r0
 80078e4:	4603      	mov	r3, r0
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d100      	bne.n	80078ec <memset+0xa>
 80078ea:	4770      	bx	lr
 80078ec:	f803 1b01 	strb.w	r1, [r3], #1
 80078f0:	e7f9      	b.n	80078e6 <memset+0x4>

080078f2 <strcat>:
 80078f2:	b510      	push	{r4, lr}
 80078f4:	4602      	mov	r2, r0
 80078f6:	7814      	ldrb	r4, [r2, #0]
 80078f8:	4613      	mov	r3, r2
 80078fa:	3201      	adds	r2, #1
 80078fc:	2c00      	cmp	r4, #0
 80078fe:	d1fa      	bne.n	80078f6 <strcat+0x4>
 8007900:	3b01      	subs	r3, #1
 8007902:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007906:	f803 2f01 	strb.w	r2, [r3, #1]!
 800790a:	2a00      	cmp	r2, #0
 800790c:	d1f9      	bne.n	8007902 <strcat+0x10>
 800790e:	bd10      	pop	{r4, pc}

08007910 <strtok>:
 8007910:	4b16      	ldr	r3, [pc, #88]	@ (800796c <strtok+0x5c>)
 8007912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007916:	681f      	ldr	r7, [r3, #0]
 8007918:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800791a:	4605      	mov	r5, r0
 800791c:	460e      	mov	r6, r1
 800791e:	b9ec      	cbnz	r4, 800795c <strtok+0x4c>
 8007920:	2050      	movs	r0, #80	@ 0x50
 8007922:	f000 f9a1 	bl	8007c68 <malloc>
 8007926:	4602      	mov	r2, r0
 8007928:	6478      	str	r0, [r7, #68]	@ 0x44
 800792a:	b920      	cbnz	r0, 8007936 <strtok+0x26>
 800792c:	4b10      	ldr	r3, [pc, #64]	@ (8007970 <strtok+0x60>)
 800792e:	4811      	ldr	r0, [pc, #68]	@ (8007974 <strtok+0x64>)
 8007930:	215b      	movs	r1, #91	@ 0x5b
 8007932:	f000 f931 	bl	8007b98 <__assert_func>
 8007936:	e9c0 4400 	strd	r4, r4, [r0]
 800793a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800793e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007942:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8007946:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800794a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800794e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8007952:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8007956:	6184      	str	r4, [r0, #24]
 8007958:	7704      	strb	r4, [r0, #28]
 800795a:	6244      	str	r4, [r0, #36]	@ 0x24
 800795c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800795e:	4631      	mov	r1, r6
 8007960:	4628      	mov	r0, r5
 8007962:	2301      	movs	r3, #1
 8007964:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007968:	f000 b806 	b.w	8007978 <__strtok_r>
 800796c:	20000024 	.word	0x20000024
 8007970:	080089d1 	.word	0x080089d1
 8007974:	080089e8 	.word	0x080089e8

08007978 <__strtok_r>:
 8007978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800797a:	4604      	mov	r4, r0
 800797c:	b908      	cbnz	r0, 8007982 <__strtok_r+0xa>
 800797e:	6814      	ldr	r4, [r2, #0]
 8007980:	b144      	cbz	r4, 8007994 <__strtok_r+0x1c>
 8007982:	4620      	mov	r0, r4
 8007984:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007988:	460f      	mov	r7, r1
 800798a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800798e:	b91e      	cbnz	r6, 8007998 <__strtok_r+0x20>
 8007990:	b965      	cbnz	r5, 80079ac <__strtok_r+0x34>
 8007992:	6015      	str	r5, [r2, #0]
 8007994:	2000      	movs	r0, #0
 8007996:	e005      	b.n	80079a4 <__strtok_r+0x2c>
 8007998:	42b5      	cmp	r5, r6
 800799a:	d1f6      	bne.n	800798a <__strtok_r+0x12>
 800799c:	2b00      	cmp	r3, #0
 800799e:	d1f0      	bne.n	8007982 <__strtok_r+0xa>
 80079a0:	6014      	str	r4, [r2, #0]
 80079a2:	7003      	strb	r3, [r0, #0]
 80079a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079a6:	461c      	mov	r4, r3
 80079a8:	e00c      	b.n	80079c4 <__strtok_r+0x4c>
 80079aa:	b91d      	cbnz	r5, 80079b4 <__strtok_r+0x3c>
 80079ac:	4627      	mov	r7, r4
 80079ae:	f814 3b01 	ldrb.w	r3, [r4], #1
 80079b2:	460e      	mov	r6, r1
 80079b4:	f816 5b01 	ldrb.w	r5, [r6], #1
 80079b8:	42ab      	cmp	r3, r5
 80079ba:	d1f6      	bne.n	80079aa <__strtok_r+0x32>
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d0f2      	beq.n	80079a6 <__strtok_r+0x2e>
 80079c0:	2300      	movs	r3, #0
 80079c2:	703b      	strb	r3, [r7, #0]
 80079c4:	6014      	str	r4, [r2, #0]
 80079c6:	e7ed      	b.n	80079a4 <__strtok_r+0x2c>

080079c8 <_close_r>:
 80079c8:	b538      	push	{r3, r4, r5, lr}
 80079ca:	4d06      	ldr	r5, [pc, #24]	@ (80079e4 <_close_r+0x1c>)
 80079cc:	2300      	movs	r3, #0
 80079ce:	4604      	mov	r4, r0
 80079d0:	4608      	mov	r0, r1
 80079d2:	602b      	str	r3, [r5, #0]
 80079d4:	f7f9 fefe 	bl	80017d4 <_close>
 80079d8:	1c43      	adds	r3, r0, #1
 80079da:	d102      	bne.n	80079e2 <_close_r+0x1a>
 80079dc:	682b      	ldr	r3, [r5, #0]
 80079de:	b103      	cbz	r3, 80079e2 <_close_r+0x1a>
 80079e0:	6023      	str	r3, [r4, #0]
 80079e2:	bd38      	pop	{r3, r4, r5, pc}
 80079e4:	20004e4c 	.word	0x20004e4c

080079e8 <_reclaim_reent>:
 80079e8:	4b2d      	ldr	r3, [pc, #180]	@ (8007aa0 <_reclaim_reent+0xb8>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4283      	cmp	r3, r0
 80079ee:	b570      	push	{r4, r5, r6, lr}
 80079f0:	4604      	mov	r4, r0
 80079f2:	d053      	beq.n	8007a9c <_reclaim_reent+0xb4>
 80079f4:	69c3      	ldr	r3, [r0, #28]
 80079f6:	b31b      	cbz	r3, 8007a40 <_reclaim_reent+0x58>
 80079f8:	68db      	ldr	r3, [r3, #12]
 80079fa:	b163      	cbz	r3, 8007a16 <_reclaim_reent+0x2e>
 80079fc:	2500      	movs	r5, #0
 80079fe:	69e3      	ldr	r3, [r4, #28]
 8007a00:	68db      	ldr	r3, [r3, #12]
 8007a02:	5959      	ldr	r1, [r3, r5]
 8007a04:	b9b1      	cbnz	r1, 8007a34 <_reclaim_reent+0x4c>
 8007a06:	3504      	adds	r5, #4
 8007a08:	2d80      	cmp	r5, #128	@ 0x80
 8007a0a:	d1f8      	bne.n	80079fe <_reclaim_reent+0x16>
 8007a0c:	69e3      	ldr	r3, [r4, #28]
 8007a0e:	4620      	mov	r0, r4
 8007a10:	68d9      	ldr	r1, [r3, #12]
 8007a12:	f000 f8df 	bl	8007bd4 <_free_r>
 8007a16:	69e3      	ldr	r3, [r4, #28]
 8007a18:	6819      	ldr	r1, [r3, #0]
 8007a1a:	b111      	cbz	r1, 8007a22 <_reclaim_reent+0x3a>
 8007a1c:	4620      	mov	r0, r4
 8007a1e:	f000 f8d9 	bl	8007bd4 <_free_r>
 8007a22:	69e3      	ldr	r3, [r4, #28]
 8007a24:	689d      	ldr	r5, [r3, #8]
 8007a26:	b15d      	cbz	r5, 8007a40 <_reclaim_reent+0x58>
 8007a28:	4629      	mov	r1, r5
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	682d      	ldr	r5, [r5, #0]
 8007a2e:	f000 f8d1 	bl	8007bd4 <_free_r>
 8007a32:	e7f8      	b.n	8007a26 <_reclaim_reent+0x3e>
 8007a34:	680e      	ldr	r6, [r1, #0]
 8007a36:	4620      	mov	r0, r4
 8007a38:	f000 f8cc 	bl	8007bd4 <_free_r>
 8007a3c:	4631      	mov	r1, r6
 8007a3e:	e7e1      	b.n	8007a04 <_reclaim_reent+0x1c>
 8007a40:	6961      	ldr	r1, [r4, #20]
 8007a42:	b111      	cbz	r1, 8007a4a <_reclaim_reent+0x62>
 8007a44:	4620      	mov	r0, r4
 8007a46:	f000 f8c5 	bl	8007bd4 <_free_r>
 8007a4a:	69e1      	ldr	r1, [r4, #28]
 8007a4c:	b111      	cbz	r1, 8007a54 <_reclaim_reent+0x6c>
 8007a4e:	4620      	mov	r0, r4
 8007a50:	f000 f8c0 	bl	8007bd4 <_free_r>
 8007a54:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007a56:	b111      	cbz	r1, 8007a5e <_reclaim_reent+0x76>
 8007a58:	4620      	mov	r0, r4
 8007a5a:	f000 f8bb 	bl	8007bd4 <_free_r>
 8007a5e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a60:	b111      	cbz	r1, 8007a68 <_reclaim_reent+0x80>
 8007a62:	4620      	mov	r0, r4
 8007a64:	f000 f8b6 	bl	8007bd4 <_free_r>
 8007a68:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007a6a:	b111      	cbz	r1, 8007a72 <_reclaim_reent+0x8a>
 8007a6c:	4620      	mov	r0, r4
 8007a6e:	f000 f8b1 	bl	8007bd4 <_free_r>
 8007a72:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007a74:	b111      	cbz	r1, 8007a7c <_reclaim_reent+0x94>
 8007a76:	4620      	mov	r0, r4
 8007a78:	f000 f8ac 	bl	8007bd4 <_free_r>
 8007a7c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007a7e:	b111      	cbz	r1, 8007a86 <_reclaim_reent+0x9e>
 8007a80:	4620      	mov	r0, r4
 8007a82:	f000 f8a7 	bl	8007bd4 <_free_r>
 8007a86:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007a88:	b111      	cbz	r1, 8007a90 <_reclaim_reent+0xa8>
 8007a8a:	4620      	mov	r0, r4
 8007a8c:	f000 f8a2 	bl	8007bd4 <_free_r>
 8007a90:	6a23      	ldr	r3, [r4, #32]
 8007a92:	b11b      	cbz	r3, 8007a9c <_reclaim_reent+0xb4>
 8007a94:	4620      	mov	r0, r4
 8007a96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007a9a:	4718      	bx	r3
 8007a9c:	bd70      	pop	{r4, r5, r6, pc}
 8007a9e:	bf00      	nop
 8007aa0:	20000024 	.word	0x20000024

08007aa4 <_lseek_r>:
 8007aa4:	b538      	push	{r3, r4, r5, lr}
 8007aa6:	4d07      	ldr	r5, [pc, #28]	@ (8007ac4 <_lseek_r+0x20>)
 8007aa8:	4604      	mov	r4, r0
 8007aaa:	4608      	mov	r0, r1
 8007aac:	4611      	mov	r1, r2
 8007aae:	2200      	movs	r2, #0
 8007ab0:	602a      	str	r2, [r5, #0]
 8007ab2:	461a      	mov	r2, r3
 8007ab4:	f7f9 feb5 	bl	8001822 <_lseek>
 8007ab8:	1c43      	adds	r3, r0, #1
 8007aba:	d102      	bne.n	8007ac2 <_lseek_r+0x1e>
 8007abc:	682b      	ldr	r3, [r5, #0]
 8007abe:	b103      	cbz	r3, 8007ac2 <_lseek_r+0x1e>
 8007ac0:	6023      	str	r3, [r4, #0]
 8007ac2:	bd38      	pop	{r3, r4, r5, pc}
 8007ac4:	20004e4c 	.word	0x20004e4c

08007ac8 <_read_r>:
 8007ac8:	b538      	push	{r3, r4, r5, lr}
 8007aca:	4d07      	ldr	r5, [pc, #28]	@ (8007ae8 <_read_r+0x20>)
 8007acc:	4604      	mov	r4, r0
 8007ace:	4608      	mov	r0, r1
 8007ad0:	4611      	mov	r1, r2
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	602a      	str	r2, [r5, #0]
 8007ad6:	461a      	mov	r2, r3
 8007ad8:	f7f9 fe43 	bl	8001762 <_read>
 8007adc:	1c43      	adds	r3, r0, #1
 8007ade:	d102      	bne.n	8007ae6 <_read_r+0x1e>
 8007ae0:	682b      	ldr	r3, [r5, #0]
 8007ae2:	b103      	cbz	r3, 8007ae6 <_read_r+0x1e>
 8007ae4:	6023      	str	r3, [r4, #0]
 8007ae6:	bd38      	pop	{r3, r4, r5, pc}
 8007ae8:	20004e4c 	.word	0x20004e4c

08007aec <_write_r>:
 8007aec:	b538      	push	{r3, r4, r5, lr}
 8007aee:	4d07      	ldr	r5, [pc, #28]	@ (8007b0c <_write_r+0x20>)
 8007af0:	4604      	mov	r4, r0
 8007af2:	4608      	mov	r0, r1
 8007af4:	4611      	mov	r1, r2
 8007af6:	2200      	movs	r2, #0
 8007af8:	602a      	str	r2, [r5, #0]
 8007afa:	461a      	mov	r2, r3
 8007afc:	f7f9 fe4e 	bl	800179c <_write>
 8007b00:	1c43      	adds	r3, r0, #1
 8007b02:	d102      	bne.n	8007b0a <_write_r+0x1e>
 8007b04:	682b      	ldr	r3, [r5, #0]
 8007b06:	b103      	cbz	r3, 8007b0a <_write_r+0x1e>
 8007b08:	6023      	str	r3, [r4, #0]
 8007b0a:	bd38      	pop	{r3, r4, r5, pc}
 8007b0c:	20004e4c 	.word	0x20004e4c

08007b10 <__errno>:
 8007b10:	4b01      	ldr	r3, [pc, #4]	@ (8007b18 <__errno+0x8>)
 8007b12:	6818      	ldr	r0, [r3, #0]
 8007b14:	4770      	bx	lr
 8007b16:	bf00      	nop
 8007b18:	20000024 	.word	0x20000024

08007b1c <__libc_init_array>:
 8007b1c:	b570      	push	{r4, r5, r6, lr}
 8007b1e:	4d0d      	ldr	r5, [pc, #52]	@ (8007b54 <__libc_init_array+0x38>)
 8007b20:	4c0d      	ldr	r4, [pc, #52]	@ (8007b58 <__libc_init_array+0x3c>)
 8007b22:	1b64      	subs	r4, r4, r5
 8007b24:	10a4      	asrs	r4, r4, #2
 8007b26:	2600      	movs	r6, #0
 8007b28:	42a6      	cmp	r6, r4
 8007b2a:	d109      	bne.n	8007b40 <__libc_init_array+0x24>
 8007b2c:	4d0b      	ldr	r5, [pc, #44]	@ (8007b5c <__libc_init_array+0x40>)
 8007b2e:	4c0c      	ldr	r4, [pc, #48]	@ (8007b60 <__libc_init_array+0x44>)
 8007b30:	f000 fe4e 	bl	80087d0 <_init>
 8007b34:	1b64      	subs	r4, r4, r5
 8007b36:	10a4      	asrs	r4, r4, #2
 8007b38:	2600      	movs	r6, #0
 8007b3a:	42a6      	cmp	r6, r4
 8007b3c:	d105      	bne.n	8007b4a <__libc_init_array+0x2e>
 8007b3e:	bd70      	pop	{r4, r5, r6, pc}
 8007b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b44:	4798      	blx	r3
 8007b46:	3601      	adds	r6, #1
 8007b48:	e7ee      	b.n	8007b28 <__libc_init_array+0xc>
 8007b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b4e:	4798      	blx	r3
 8007b50:	3601      	adds	r6, #1
 8007b52:	e7f2      	b.n	8007b3a <__libc_init_array+0x1e>
 8007b54:	08008abc 	.word	0x08008abc
 8007b58:	08008abc 	.word	0x08008abc
 8007b5c:	08008abc 	.word	0x08008abc
 8007b60:	08008ac0 	.word	0x08008ac0

08007b64 <__retarget_lock_init_recursive>:
 8007b64:	4770      	bx	lr

08007b66 <__retarget_lock_acquire_recursive>:
 8007b66:	4770      	bx	lr

08007b68 <__retarget_lock_release_recursive>:
 8007b68:	4770      	bx	lr

08007b6a <strcpy>:
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b70:	f803 2b01 	strb.w	r2, [r3], #1
 8007b74:	2a00      	cmp	r2, #0
 8007b76:	d1f9      	bne.n	8007b6c <strcpy+0x2>
 8007b78:	4770      	bx	lr

08007b7a <memcpy>:
 8007b7a:	440a      	add	r2, r1
 8007b7c:	4291      	cmp	r1, r2
 8007b7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b82:	d100      	bne.n	8007b86 <memcpy+0xc>
 8007b84:	4770      	bx	lr
 8007b86:	b510      	push	{r4, lr}
 8007b88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b90:	4291      	cmp	r1, r2
 8007b92:	d1f9      	bne.n	8007b88 <memcpy+0xe>
 8007b94:	bd10      	pop	{r4, pc}
	...

08007b98 <__assert_func>:
 8007b98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b9a:	4614      	mov	r4, r2
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	4b09      	ldr	r3, [pc, #36]	@ (8007bc4 <__assert_func+0x2c>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4605      	mov	r5, r0
 8007ba4:	68d8      	ldr	r0, [r3, #12]
 8007ba6:	b14c      	cbz	r4, 8007bbc <__assert_func+0x24>
 8007ba8:	4b07      	ldr	r3, [pc, #28]	@ (8007bc8 <__assert_func+0x30>)
 8007baa:	9100      	str	r1, [sp, #0]
 8007bac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bb0:	4906      	ldr	r1, [pc, #24]	@ (8007bcc <__assert_func+0x34>)
 8007bb2:	462b      	mov	r3, r5
 8007bb4:	f000 f9ba 	bl	8007f2c <fiprintf>
 8007bb8:	f000 f9da 	bl	8007f70 <abort>
 8007bbc:	4b04      	ldr	r3, [pc, #16]	@ (8007bd0 <__assert_func+0x38>)
 8007bbe:	461c      	mov	r4, r3
 8007bc0:	e7f3      	b.n	8007baa <__assert_func+0x12>
 8007bc2:	bf00      	nop
 8007bc4:	20000024 	.word	0x20000024
 8007bc8:	08008a42 	.word	0x08008a42
 8007bcc:	08008a4f 	.word	0x08008a4f
 8007bd0:	08008a7d 	.word	0x08008a7d

08007bd4 <_free_r>:
 8007bd4:	b538      	push	{r3, r4, r5, lr}
 8007bd6:	4605      	mov	r5, r0
 8007bd8:	2900      	cmp	r1, #0
 8007bda:	d041      	beq.n	8007c60 <_free_r+0x8c>
 8007bdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007be0:	1f0c      	subs	r4, r1, #4
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	bfb8      	it	lt
 8007be6:	18e4      	addlt	r4, r4, r3
 8007be8:	f000 f8e8 	bl	8007dbc <__malloc_lock>
 8007bec:	4a1d      	ldr	r2, [pc, #116]	@ (8007c64 <_free_r+0x90>)
 8007bee:	6813      	ldr	r3, [r2, #0]
 8007bf0:	b933      	cbnz	r3, 8007c00 <_free_r+0x2c>
 8007bf2:	6063      	str	r3, [r4, #4]
 8007bf4:	6014      	str	r4, [r2, #0]
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bfc:	f000 b8e4 	b.w	8007dc8 <__malloc_unlock>
 8007c00:	42a3      	cmp	r3, r4
 8007c02:	d908      	bls.n	8007c16 <_free_r+0x42>
 8007c04:	6820      	ldr	r0, [r4, #0]
 8007c06:	1821      	adds	r1, r4, r0
 8007c08:	428b      	cmp	r3, r1
 8007c0a:	bf01      	itttt	eq
 8007c0c:	6819      	ldreq	r1, [r3, #0]
 8007c0e:	685b      	ldreq	r3, [r3, #4]
 8007c10:	1809      	addeq	r1, r1, r0
 8007c12:	6021      	streq	r1, [r4, #0]
 8007c14:	e7ed      	b.n	8007bf2 <_free_r+0x1e>
 8007c16:	461a      	mov	r2, r3
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	b10b      	cbz	r3, 8007c20 <_free_r+0x4c>
 8007c1c:	42a3      	cmp	r3, r4
 8007c1e:	d9fa      	bls.n	8007c16 <_free_r+0x42>
 8007c20:	6811      	ldr	r1, [r2, #0]
 8007c22:	1850      	adds	r0, r2, r1
 8007c24:	42a0      	cmp	r0, r4
 8007c26:	d10b      	bne.n	8007c40 <_free_r+0x6c>
 8007c28:	6820      	ldr	r0, [r4, #0]
 8007c2a:	4401      	add	r1, r0
 8007c2c:	1850      	adds	r0, r2, r1
 8007c2e:	4283      	cmp	r3, r0
 8007c30:	6011      	str	r1, [r2, #0]
 8007c32:	d1e0      	bne.n	8007bf6 <_free_r+0x22>
 8007c34:	6818      	ldr	r0, [r3, #0]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	6053      	str	r3, [r2, #4]
 8007c3a:	4408      	add	r0, r1
 8007c3c:	6010      	str	r0, [r2, #0]
 8007c3e:	e7da      	b.n	8007bf6 <_free_r+0x22>
 8007c40:	d902      	bls.n	8007c48 <_free_r+0x74>
 8007c42:	230c      	movs	r3, #12
 8007c44:	602b      	str	r3, [r5, #0]
 8007c46:	e7d6      	b.n	8007bf6 <_free_r+0x22>
 8007c48:	6820      	ldr	r0, [r4, #0]
 8007c4a:	1821      	adds	r1, r4, r0
 8007c4c:	428b      	cmp	r3, r1
 8007c4e:	bf04      	itt	eq
 8007c50:	6819      	ldreq	r1, [r3, #0]
 8007c52:	685b      	ldreq	r3, [r3, #4]
 8007c54:	6063      	str	r3, [r4, #4]
 8007c56:	bf04      	itt	eq
 8007c58:	1809      	addeq	r1, r1, r0
 8007c5a:	6021      	streq	r1, [r4, #0]
 8007c5c:	6054      	str	r4, [r2, #4]
 8007c5e:	e7ca      	b.n	8007bf6 <_free_r+0x22>
 8007c60:	bd38      	pop	{r3, r4, r5, pc}
 8007c62:	bf00      	nop
 8007c64:	20004e58 	.word	0x20004e58

08007c68 <malloc>:
 8007c68:	4b02      	ldr	r3, [pc, #8]	@ (8007c74 <malloc+0xc>)
 8007c6a:	4601      	mov	r1, r0
 8007c6c:	6818      	ldr	r0, [r3, #0]
 8007c6e:	f000 b825 	b.w	8007cbc <_malloc_r>
 8007c72:	bf00      	nop
 8007c74:	20000024 	.word	0x20000024

08007c78 <sbrk_aligned>:
 8007c78:	b570      	push	{r4, r5, r6, lr}
 8007c7a:	4e0f      	ldr	r6, [pc, #60]	@ (8007cb8 <sbrk_aligned+0x40>)
 8007c7c:	460c      	mov	r4, r1
 8007c7e:	6831      	ldr	r1, [r6, #0]
 8007c80:	4605      	mov	r5, r0
 8007c82:	b911      	cbnz	r1, 8007c8a <sbrk_aligned+0x12>
 8007c84:	f000 f964 	bl	8007f50 <_sbrk_r>
 8007c88:	6030      	str	r0, [r6, #0]
 8007c8a:	4621      	mov	r1, r4
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	f000 f95f 	bl	8007f50 <_sbrk_r>
 8007c92:	1c43      	adds	r3, r0, #1
 8007c94:	d103      	bne.n	8007c9e <sbrk_aligned+0x26>
 8007c96:	f04f 34ff 	mov.w	r4, #4294967295
 8007c9a:	4620      	mov	r0, r4
 8007c9c:	bd70      	pop	{r4, r5, r6, pc}
 8007c9e:	1cc4      	adds	r4, r0, #3
 8007ca0:	f024 0403 	bic.w	r4, r4, #3
 8007ca4:	42a0      	cmp	r0, r4
 8007ca6:	d0f8      	beq.n	8007c9a <sbrk_aligned+0x22>
 8007ca8:	1a21      	subs	r1, r4, r0
 8007caa:	4628      	mov	r0, r5
 8007cac:	f000 f950 	bl	8007f50 <_sbrk_r>
 8007cb0:	3001      	adds	r0, #1
 8007cb2:	d1f2      	bne.n	8007c9a <sbrk_aligned+0x22>
 8007cb4:	e7ef      	b.n	8007c96 <sbrk_aligned+0x1e>
 8007cb6:	bf00      	nop
 8007cb8:	20004e54 	.word	0x20004e54

08007cbc <_malloc_r>:
 8007cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cc0:	1ccd      	adds	r5, r1, #3
 8007cc2:	f025 0503 	bic.w	r5, r5, #3
 8007cc6:	3508      	adds	r5, #8
 8007cc8:	2d0c      	cmp	r5, #12
 8007cca:	bf38      	it	cc
 8007ccc:	250c      	movcc	r5, #12
 8007cce:	2d00      	cmp	r5, #0
 8007cd0:	4606      	mov	r6, r0
 8007cd2:	db01      	blt.n	8007cd8 <_malloc_r+0x1c>
 8007cd4:	42a9      	cmp	r1, r5
 8007cd6:	d904      	bls.n	8007ce2 <_malloc_r+0x26>
 8007cd8:	230c      	movs	r3, #12
 8007cda:	6033      	str	r3, [r6, #0]
 8007cdc:	2000      	movs	r0, #0
 8007cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ce2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007db8 <_malloc_r+0xfc>
 8007ce6:	f000 f869 	bl	8007dbc <__malloc_lock>
 8007cea:	f8d8 3000 	ldr.w	r3, [r8]
 8007cee:	461c      	mov	r4, r3
 8007cf0:	bb44      	cbnz	r4, 8007d44 <_malloc_r+0x88>
 8007cf2:	4629      	mov	r1, r5
 8007cf4:	4630      	mov	r0, r6
 8007cf6:	f7ff ffbf 	bl	8007c78 <sbrk_aligned>
 8007cfa:	1c43      	adds	r3, r0, #1
 8007cfc:	4604      	mov	r4, r0
 8007cfe:	d158      	bne.n	8007db2 <_malloc_r+0xf6>
 8007d00:	f8d8 4000 	ldr.w	r4, [r8]
 8007d04:	4627      	mov	r7, r4
 8007d06:	2f00      	cmp	r7, #0
 8007d08:	d143      	bne.n	8007d92 <_malloc_r+0xd6>
 8007d0a:	2c00      	cmp	r4, #0
 8007d0c:	d04b      	beq.n	8007da6 <_malloc_r+0xea>
 8007d0e:	6823      	ldr	r3, [r4, #0]
 8007d10:	4639      	mov	r1, r7
 8007d12:	4630      	mov	r0, r6
 8007d14:	eb04 0903 	add.w	r9, r4, r3
 8007d18:	f000 f91a 	bl	8007f50 <_sbrk_r>
 8007d1c:	4581      	cmp	r9, r0
 8007d1e:	d142      	bne.n	8007da6 <_malloc_r+0xea>
 8007d20:	6821      	ldr	r1, [r4, #0]
 8007d22:	1a6d      	subs	r5, r5, r1
 8007d24:	4629      	mov	r1, r5
 8007d26:	4630      	mov	r0, r6
 8007d28:	f7ff ffa6 	bl	8007c78 <sbrk_aligned>
 8007d2c:	3001      	adds	r0, #1
 8007d2e:	d03a      	beq.n	8007da6 <_malloc_r+0xea>
 8007d30:	6823      	ldr	r3, [r4, #0]
 8007d32:	442b      	add	r3, r5
 8007d34:	6023      	str	r3, [r4, #0]
 8007d36:	f8d8 3000 	ldr.w	r3, [r8]
 8007d3a:	685a      	ldr	r2, [r3, #4]
 8007d3c:	bb62      	cbnz	r2, 8007d98 <_malloc_r+0xdc>
 8007d3e:	f8c8 7000 	str.w	r7, [r8]
 8007d42:	e00f      	b.n	8007d64 <_malloc_r+0xa8>
 8007d44:	6822      	ldr	r2, [r4, #0]
 8007d46:	1b52      	subs	r2, r2, r5
 8007d48:	d420      	bmi.n	8007d8c <_malloc_r+0xd0>
 8007d4a:	2a0b      	cmp	r2, #11
 8007d4c:	d917      	bls.n	8007d7e <_malloc_r+0xc2>
 8007d4e:	1961      	adds	r1, r4, r5
 8007d50:	42a3      	cmp	r3, r4
 8007d52:	6025      	str	r5, [r4, #0]
 8007d54:	bf18      	it	ne
 8007d56:	6059      	strne	r1, [r3, #4]
 8007d58:	6863      	ldr	r3, [r4, #4]
 8007d5a:	bf08      	it	eq
 8007d5c:	f8c8 1000 	streq.w	r1, [r8]
 8007d60:	5162      	str	r2, [r4, r5]
 8007d62:	604b      	str	r3, [r1, #4]
 8007d64:	4630      	mov	r0, r6
 8007d66:	f000 f82f 	bl	8007dc8 <__malloc_unlock>
 8007d6a:	f104 000b 	add.w	r0, r4, #11
 8007d6e:	1d23      	adds	r3, r4, #4
 8007d70:	f020 0007 	bic.w	r0, r0, #7
 8007d74:	1ac2      	subs	r2, r0, r3
 8007d76:	bf1c      	itt	ne
 8007d78:	1a1b      	subne	r3, r3, r0
 8007d7a:	50a3      	strne	r3, [r4, r2]
 8007d7c:	e7af      	b.n	8007cde <_malloc_r+0x22>
 8007d7e:	6862      	ldr	r2, [r4, #4]
 8007d80:	42a3      	cmp	r3, r4
 8007d82:	bf0c      	ite	eq
 8007d84:	f8c8 2000 	streq.w	r2, [r8]
 8007d88:	605a      	strne	r2, [r3, #4]
 8007d8a:	e7eb      	b.n	8007d64 <_malloc_r+0xa8>
 8007d8c:	4623      	mov	r3, r4
 8007d8e:	6864      	ldr	r4, [r4, #4]
 8007d90:	e7ae      	b.n	8007cf0 <_malloc_r+0x34>
 8007d92:	463c      	mov	r4, r7
 8007d94:	687f      	ldr	r7, [r7, #4]
 8007d96:	e7b6      	b.n	8007d06 <_malloc_r+0x4a>
 8007d98:	461a      	mov	r2, r3
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	42a3      	cmp	r3, r4
 8007d9e:	d1fb      	bne.n	8007d98 <_malloc_r+0xdc>
 8007da0:	2300      	movs	r3, #0
 8007da2:	6053      	str	r3, [r2, #4]
 8007da4:	e7de      	b.n	8007d64 <_malloc_r+0xa8>
 8007da6:	230c      	movs	r3, #12
 8007da8:	6033      	str	r3, [r6, #0]
 8007daa:	4630      	mov	r0, r6
 8007dac:	f000 f80c 	bl	8007dc8 <__malloc_unlock>
 8007db0:	e794      	b.n	8007cdc <_malloc_r+0x20>
 8007db2:	6005      	str	r5, [r0, #0]
 8007db4:	e7d6      	b.n	8007d64 <_malloc_r+0xa8>
 8007db6:	bf00      	nop
 8007db8:	20004e58 	.word	0x20004e58

08007dbc <__malloc_lock>:
 8007dbc:	4801      	ldr	r0, [pc, #4]	@ (8007dc4 <__malloc_lock+0x8>)
 8007dbe:	f7ff bed2 	b.w	8007b66 <__retarget_lock_acquire_recursive>
 8007dc2:	bf00      	nop
 8007dc4:	20004e50 	.word	0x20004e50

08007dc8 <__malloc_unlock>:
 8007dc8:	4801      	ldr	r0, [pc, #4]	@ (8007dd0 <__malloc_unlock+0x8>)
 8007dca:	f7ff becd 	b.w	8007b68 <__retarget_lock_release_recursive>
 8007dce:	bf00      	nop
 8007dd0:	20004e50 	.word	0x20004e50

08007dd4 <__sflush_r>:
 8007dd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ddc:	0716      	lsls	r6, r2, #28
 8007dde:	4605      	mov	r5, r0
 8007de0:	460c      	mov	r4, r1
 8007de2:	d454      	bmi.n	8007e8e <__sflush_r+0xba>
 8007de4:	684b      	ldr	r3, [r1, #4]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	dc02      	bgt.n	8007df0 <__sflush_r+0x1c>
 8007dea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	dd48      	ble.n	8007e82 <__sflush_r+0xae>
 8007df0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007df2:	2e00      	cmp	r6, #0
 8007df4:	d045      	beq.n	8007e82 <__sflush_r+0xae>
 8007df6:	2300      	movs	r3, #0
 8007df8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007dfc:	682f      	ldr	r7, [r5, #0]
 8007dfe:	6a21      	ldr	r1, [r4, #32]
 8007e00:	602b      	str	r3, [r5, #0]
 8007e02:	d030      	beq.n	8007e66 <__sflush_r+0x92>
 8007e04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e06:	89a3      	ldrh	r3, [r4, #12]
 8007e08:	0759      	lsls	r1, r3, #29
 8007e0a:	d505      	bpl.n	8007e18 <__sflush_r+0x44>
 8007e0c:	6863      	ldr	r3, [r4, #4]
 8007e0e:	1ad2      	subs	r2, r2, r3
 8007e10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e12:	b10b      	cbz	r3, 8007e18 <__sflush_r+0x44>
 8007e14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e16:	1ad2      	subs	r2, r2, r3
 8007e18:	2300      	movs	r3, #0
 8007e1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e1c:	6a21      	ldr	r1, [r4, #32]
 8007e1e:	4628      	mov	r0, r5
 8007e20:	47b0      	blx	r6
 8007e22:	1c43      	adds	r3, r0, #1
 8007e24:	89a3      	ldrh	r3, [r4, #12]
 8007e26:	d106      	bne.n	8007e36 <__sflush_r+0x62>
 8007e28:	6829      	ldr	r1, [r5, #0]
 8007e2a:	291d      	cmp	r1, #29
 8007e2c:	d82b      	bhi.n	8007e86 <__sflush_r+0xb2>
 8007e2e:	4a2a      	ldr	r2, [pc, #168]	@ (8007ed8 <__sflush_r+0x104>)
 8007e30:	40ca      	lsrs	r2, r1
 8007e32:	07d6      	lsls	r6, r2, #31
 8007e34:	d527      	bpl.n	8007e86 <__sflush_r+0xb2>
 8007e36:	2200      	movs	r2, #0
 8007e38:	6062      	str	r2, [r4, #4]
 8007e3a:	04d9      	lsls	r1, r3, #19
 8007e3c:	6922      	ldr	r2, [r4, #16]
 8007e3e:	6022      	str	r2, [r4, #0]
 8007e40:	d504      	bpl.n	8007e4c <__sflush_r+0x78>
 8007e42:	1c42      	adds	r2, r0, #1
 8007e44:	d101      	bne.n	8007e4a <__sflush_r+0x76>
 8007e46:	682b      	ldr	r3, [r5, #0]
 8007e48:	b903      	cbnz	r3, 8007e4c <__sflush_r+0x78>
 8007e4a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007e4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e4e:	602f      	str	r7, [r5, #0]
 8007e50:	b1b9      	cbz	r1, 8007e82 <__sflush_r+0xae>
 8007e52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e56:	4299      	cmp	r1, r3
 8007e58:	d002      	beq.n	8007e60 <__sflush_r+0x8c>
 8007e5a:	4628      	mov	r0, r5
 8007e5c:	f7ff feba 	bl	8007bd4 <_free_r>
 8007e60:	2300      	movs	r3, #0
 8007e62:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e64:	e00d      	b.n	8007e82 <__sflush_r+0xae>
 8007e66:	2301      	movs	r3, #1
 8007e68:	4628      	mov	r0, r5
 8007e6a:	47b0      	blx	r6
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	1c50      	adds	r0, r2, #1
 8007e70:	d1c9      	bne.n	8007e06 <__sflush_r+0x32>
 8007e72:	682b      	ldr	r3, [r5, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d0c6      	beq.n	8007e06 <__sflush_r+0x32>
 8007e78:	2b1d      	cmp	r3, #29
 8007e7a:	d001      	beq.n	8007e80 <__sflush_r+0xac>
 8007e7c:	2b16      	cmp	r3, #22
 8007e7e:	d11e      	bne.n	8007ebe <__sflush_r+0xea>
 8007e80:	602f      	str	r7, [r5, #0]
 8007e82:	2000      	movs	r0, #0
 8007e84:	e022      	b.n	8007ecc <__sflush_r+0xf8>
 8007e86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e8a:	b21b      	sxth	r3, r3
 8007e8c:	e01b      	b.n	8007ec6 <__sflush_r+0xf2>
 8007e8e:	690f      	ldr	r7, [r1, #16]
 8007e90:	2f00      	cmp	r7, #0
 8007e92:	d0f6      	beq.n	8007e82 <__sflush_r+0xae>
 8007e94:	0793      	lsls	r3, r2, #30
 8007e96:	680e      	ldr	r6, [r1, #0]
 8007e98:	bf08      	it	eq
 8007e9a:	694b      	ldreq	r3, [r1, #20]
 8007e9c:	600f      	str	r7, [r1, #0]
 8007e9e:	bf18      	it	ne
 8007ea0:	2300      	movne	r3, #0
 8007ea2:	eba6 0807 	sub.w	r8, r6, r7
 8007ea6:	608b      	str	r3, [r1, #8]
 8007ea8:	f1b8 0f00 	cmp.w	r8, #0
 8007eac:	dde9      	ble.n	8007e82 <__sflush_r+0xae>
 8007eae:	6a21      	ldr	r1, [r4, #32]
 8007eb0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007eb2:	4643      	mov	r3, r8
 8007eb4:	463a      	mov	r2, r7
 8007eb6:	4628      	mov	r0, r5
 8007eb8:	47b0      	blx	r6
 8007eba:	2800      	cmp	r0, #0
 8007ebc:	dc08      	bgt.n	8007ed0 <__sflush_r+0xfc>
 8007ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ec2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ec6:	81a3      	strh	r3, [r4, #12]
 8007ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ed0:	4407      	add	r7, r0
 8007ed2:	eba8 0800 	sub.w	r8, r8, r0
 8007ed6:	e7e7      	b.n	8007ea8 <__sflush_r+0xd4>
 8007ed8:	20400001 	.word	0x20400001

08007edc <_fflush_r>:
 8007edc:	b538      	push	{r3, r4, r5, lr}
 8007ede:	690b      	ldr	r3, [r1, #16]
 8007ee0:	4605      	mov	r5, r0
 8007ee2:	460c      	mov	r4, r1
 8007ee4:	b913      	cbnz	r3, 8007eec <_fflush_r+0x10>
 8007ee6:	2500      	movs	r5, #0
 8007ee8:	4628      	mov	r0, r5
 8007eea:	bd38      	pop	{r3, r4, r5, pc}
 8007eec:	b118      	cbz	r0, 8007ef6 <_fflush_r+0x1a>
 8007eee:	6a03      	ldr	r3, [r0, #32]
 8007ef0:	b90b      	cbnz	r3, 8007ef6 <_fflush_r+0x1a>
 8007ef2:	f7ff fc7d 	bl	80077f0 <__sinit>
 8007ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d0f3      	beq.n	8007ee6 <_fflush_r+0xa>
 8007efe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f00:	07d0      	lsls	r0, r2, #31
 8007f02:	d404      	bmi.n	8007f0e <_fflush_r+0x32>
 8007f04:	0599      	lsls	r1, r3, #22
 8007f06:	d402      	bmi.n	8007f0e <_fflush_r+0x32>
 8007f08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f0a:	f7ff fe2c 	bl	8007b66 <__retarget_lock_acquire_recursive>
 8007f0e:	4628      	mov	r0, r5
 8007f10:	4621      	mov	r1, r4
 8007f12:	f7ff ff5f 	bl	8007dd4 <__sflush_r>
 8007f16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f18:	07da      	lsls	r2, r3, #31
 8007f1a:	4605      	mov	r5, r0
 8007f1c:	d4e4      	bmi.n	8007ee8 <_fflush_r+0xc>
 8007f1e:	89a3      	ldrh	r3, [r4, #12]
 8007f20:	059b      	lsls	r3, r3, #22
 8007f22:	d4e1      	bmi.n	8007ee8 <_fflush_r+0xc>
 8007f24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f26:	f7ff fe1f 	bl	8007b68 <__retarget_lock_release_recursive>
 8007f2a:	e7dd      	b.n	8007ee8 <_fflush_r+0xc>

08007f2c <fiprintf>:
 8007f2c:	b40e      	push	{r1, r2, r3}
 8007f2e:	b503      	push	{r0, r1, lr}
 8007f30:	4601      	mov	r1, r0
 8007f32:	ab03      	add	r3, sp, #12
 8007f34:	4805      	ldr	r0, [pc, #20]	@ (8007f4c <fiprintf+0x20>)
 8007f36:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f3a:	6800      	ldr	r0, [r0, #0]
 8007f3c:	9301      	str	r3, [sp, #4]
 8007f3e:	f000 f847 	bl	8007fd0 <_vfiprintf_r>
 8007f42:	b002      	add	sp, #8
 8007f44:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f48:	b003      	add	sp, #12
 8007f4a:	4770      	bx	lr
 8007f4c:	20000024 	.word	0x20000024

08007f50 <_sbrk_r>:
 8007f50:	b538      	push	{r3, r4, r5, lr}
 8007f52:	4d06      	ldr	r5, [pc, #24]	@ (8007f6c <_sbrk_r+0x1c>)
 8007f54:	2300      	movs	r3, #0
 8007f56:	4604      	mov	r4, r0
 8007f58:	4608      	mov	r0, r1
 8007f5a:	602b      	str	r3, [r5, #0]
 8007f5c:	f7f9 fc6e 	bl	800183c <_sbrk>
 8007f60:	1c43      	adds	r3, r0, #1
 8007f62:	d102      	bne.n	8007f6a <_sbrk_r+0x1a>
 8007f64:	682b      	ldr	r3, [r5, #0]
 8007f66:	b103      	cbz	r3, 8007f6a <_sbrk_r+0x1a>
 8007f68:	6023      	str	r3, [r4, #0]
 8007f6a:	bd38      	pop	{r3, r4, r5, pc}
 8007f6c:	20004e4c 	.word	0x20004e4c

08007f70 <abort>:
 8007f70:	b508      	push	{r3, lr}
 8007f72:	2006      	movs	r0, #6
 8007f74:	f000 fb8c 	bl	8008690 <raise>
 8007f78:	2001      	movs	r0, #1
 8007f7a:	f7f9 fbe7 	bl	800174c <_exit>

08007f7e <__sfputc_r>:
 8007f7e:	6893      	ldr	r3, [r2, #8]
 8007f80:	3b01      	subs	r3, #1
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	b410      	push	{r4}
 8007f86:	6093      	str	r3, [r2, #8]
 8007f88:	da08      	bge.n	8007f9c <__sfputc_r+0x1e>
 8007f8a:	6994      	ldr	r4, [r2, #24]
 8007f8c:	42a3      	cmp	r3, r4
 8007f8e:	db01      	blt.n	8007f94 <__sfputc_r+0x16>
 8007f90:	290a      	cmp	r1, #10
 8007f92:	d103      	bne.n	8007f9c <__sfputc_r+0x1e>
 8007f94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f98:	f000 babe 	b.w	8008518 <__swbuf_r>
 8007f9c:	6813      	ldr	r3, [r2, #0]
 8007f9e:	1c58      	adds	r0, r3, #1
 8007fa0:	6010      	str	r0, [r2, #0]
 8007fa2:	7019      	strb	r1, [r3, #0]
 8007fa4:	4608      	mov	r0, r1
 8007fa6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007faa:	4770      	bx	lr

08007fac <__sfputs_r>:
 8007fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fae:	4606      	mov	r6, r0
 8007fb0:	460f      	mov	r7, r1
 8007fb2:	4614      	mov	r4, r2
 8007fb4:	18d5      	adds	r5, r2, r3
 8007fb6:	42ac      	cmp	r4, r5
 8007fb8:	d101      	bne.n	8007fbe <__sfputs_r+0x12>
 8007fba:	2000      	movs	r0, #0
 8007fbc:	e007      	b.n	8007fce <__sfputs_r+0x22>
 8007fbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fc2:	463a      	mov	r2, r7
 8007fc4:	4630      	mov	r0, r6
 8007fc6:	f7ff ffda 	bl	8007f7e <__sfputc_r>
 8007fca:	1c43      	adds	r3, r0, #1
 8007fcc:	d1f3      	bne.n	8007fb6 <__sfputs_r+0xa>
 8007fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007fd0 <_vfiprintf_r>:
 8007fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd4:	460d      	mov	r5, r1
 8007fd6:	b09d      	sub	sp, #116	@ 0x74
 8007fd8:	4614      	mov	r4, r2
 8007fda:	4698      	mov	r8, r3
 8007fdc:	4606      	mov	r6, r0
 8007fde:	b118      	cbz	r0, 8007fe8 <_vfiprintf_r+0x18>
 8007fe0:	6a03      	ldr	r3, [r0, #32]
 8007fe2:	b90b      	cbnz	r3, 8007fe8 <_vfiprintf_r+0x18>
 8007fe4:	f7ff fc04 	bl	80077f0 <__sinit>
 8007fe8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007fea:	07d9      	lsls	r1, r3, #31
 8007fec:	d405      	bmi.n	8007ffa <_vfiprintf_r+0x2a>
 8007fee:	89ab      	ldrh	r3, [r5, #12]
 8007ff0:	059a      	lsls	r2, r3, #22
 8007ff2:	d402      	bmi.n	8007ffa <_vfiprintf_r+0x2a>
 8007ff4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ff6:	f7ff fdb6 	bl	8007b66 <__retarget_lock_acquire_recursive>
 8007ffa:	89ab      	ldrh	r3, [r5, #12]
 8007ffc:	071b      	lsls	r3, r3, #28
 8007ffe:	d501      	bpl.n	8008004 <_vfiprintf_r+0x34>
 8008000:	692b      	ldr	r3, [r5, #16]
 8008002:	b99b      	cbnz	r3, 800802c <_vfiprintf_r+0x5c>
 8008004:	4629      	mov	r1, r5
 8008006:	4630      	mov	r0, r6
 8008008:	f000 fac4 	bl	8008594 <__swsetup_r>
 800800c:	b170      	cbz	r0, 800802c <_vfiprintf_r+0x5c>
 800800e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008010:	07dc      	lsls	r4, r3, #31
 8008012:	d504      	bpl.n	800801e <_vfiprintf_r+0x4e>
 8008014:	f04f 30ff 	mov.w	r0, #4294967295
 8008018:	b01d      	add	sp, #116	@ 0x74
 800801a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800801e:	89ab      	ldrh	r3, [r5, #12]
 8008020:	0598      	lsls	r0, r3, #22
 8008022:	d4f7      	bmi.n	8008014 <_vfiprintf_r+0x44>
 8008024:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008026:	f7ff fd9f 	bl	8007b68 <__retarget_lock_release_recursive>
 800802a:	e7f3      	b.n	8008014 <_vfiprintf_r+0x44>
 800802c:	2300      	movs	r3, #0
 800802e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008030:	2320      	movs	r3, #32
 8008032:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008036:	f8cd 800c 	str.w	r8, [sp, #12]
 800803a:	2330      	movs	r3, #48	@ 0x30
 800803c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80081ec <_vfiprintf_r+0x21c>
 8008040:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008044:	f04f 0901 	mov.w	r9, #1
 8008048:	4623      	mov	r3, r4
 800804a:	469a      	mov	sl, r3
 800804c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008050:	b10a      	cbz	r2, 8008056 <_vfiprintf_r+0x86>
 8008052:	2a25      	cmp	r2, #37	@ 0x25
 8008054:	d1f9      	bne.n	800804a <_vfiprintf_r+0x7a>
 8008056:	ebba 0b04 	subs.w	fp, sl, r4
 800805a:	d00b      	beq.n	8008074 <_vfiprintf_r+0xa4>
 800805c:	465b      	mov	r3, fp
 800805e:	4622      	mov	r2, r4
 8008060:	4629      	mov	r1, r5
 8008062:	4630      	mov	r0, r6
 8008064:	f7ff ffa2 	bl	8007fac <__sfputs_r>
 8008068:	3001      	adds	r0, #1
 800806a:	f000 80a7 	beq.w	80081bc <_vfiprintf_r+0x1ec>
 800806e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008070:	445a      	add	r2, fp
 8008072:	9209      	str	r2, [sp, #36]	@ 0x24
 8008074:	f89a 3000 	ldrb.w	r3, [sl]
 8008078:	2b00      	cmp	r3, #0
 800807a:	f000 809f 	beq.w	80081bc <_vfiprintf_r+0x1ec>
 800807e:	2300      	movs	r3, #0
 8008080:	f04f 32ff 	mov.w	r2, #4294967295
 8008084:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008088:	f10a 0a01 	add.w	sl, sl, #1
 800808c:	9304      	str	r3, [sp, #16]
 800808e:	9307      	str	r3, [sp, #28]
 8008090:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008094:	931a      	str	r3, [sp, #104]	@ 0x68
 8008096:	4654      	mov	r4, sl
 8008098:	2205      	movs	r2, #5
 800809a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800809e:	4853      	ldr	r0, [pc, #332]	@ (80081ec <_vfiprintf_r+0x21c>)
 80080a0:	f7f8 f8a6 	bl	80001f0 <memchr>
 80080a4:	9a04      	ldr	r2, [sp, #16]
 80080a6:	b9d8      	cbnz	r0, 80080e0 <_vfiprintf_r+0x110>
 80080a8:	06d1      	lsls	r1, r2, #27
 80080aa:	bf44      	itt	mi
 80080ac:	2320      	movmi	r3, #32
 80080ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080b2:	0713      	lsls	r3, r2, #28
 80080b4:	bf44      	itt	mi
 80080b6:	232b      	movmi	r3, #43	@ 0x2b
 80080b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080bc:	f89a 3000 	ldrb.w	r3, [sl]
 80080c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80080c2:	d015      	beq.n	80080f0 <_vfiprintf_r+0x120>
 80080c4:	9a07      	ldr	r2, [sp, #28]
 80080c6:	4654      	mov	r4, sl
 80080c8:	2000      	movs	r0, #0
 80080ca:	f04f 0c0a 	mov.w	ip, #10
 80080ce:	4621      	mov	r1, r4
 80080d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080d4:	3b30      	subs	r3, #48	@ 0x30
 80080d6:	2b09      	cmp	r3, #9
 80080d8:	d94b      	bls.n	8008172 <_vfiprintf_r+0x1a2>
 80080da:	b1b0      	cbz	r0, 800810a <_vfiprintf_r+0x13a>
 80080dc:	9207      	str	r2, [sp, #28]
 80080de:	e014      	b.n	800810a <_vfiprintf_r+0x13a>
 80080e0:	eba0 0308 	sub.w	r3, r0, r8
 80080e4:	fa09 f303 	lsl.w	r3, r9, r3
 80080e8:	4313      	orrs	r3, r2
 80080ea:	9304      	str	r3, [sp, #16]
 80080ec:	46a2      	mov	sl, r4
 80080ee:	e7d2      	b.n	8008096 <_vfiprintf_r+0xc6>
 80080f0:	9b03      	ldr	r3, [sp, #12]
 80080f2:	1d19      	adds	r1, r3, #4
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	9103      	str	r1, [sp, #12]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	bfbb      	ittet	lt
 80080fc:	425b      	neglt	r3, r3
 80080fe:	f042 0202 	orrlt.w	r2, r2, #2
 8008102:	9307      	strge	r3, [sp, #28]
 8008104:	9307      	strlt	r3, [sp, #28]
 8008106:	bfb8      	it	lt
 8008108:	9204      	strlt	r2, [sp, #16]
 800810a:	7823      	ldrb	r3, [r4, #0]
 800810c:	2b2e      	cmp	r3, #46	@ 0x2e
 800810e:	d10a      	bne.n	8008126 <_vfiprintf_r+0x156>
 8008110:	7863      	ldrb	r3, [r4, #1]
 8008112:	2b2a      	cmp	r3, #42	@ 0x2a
 8008114:	d132      	bne.n	800817c <_vfiprintf_r+0x1ac>
 8008116:	9b03      	ldr	r3, [sp, #12]
 8008118:	1d1a      	adds	r2, r3, #4
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	9203      	str	r2, [sp, #12]
 800811e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008122:	3402      	adds	r4, #2
 8008124:	9305      	str	r3, [sp, #20]
 8008126:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80081fc <_vfiprintf_r+0x22c>
 800812a:	7821      	ldrb	r1, [r4, #0]
 800812c:	2203      	movs	r2, #3
 800812e:	4650      	mov	r0, sl
 8008130:	f7f8 f85e 	bl	80001f0 <memchr>
 8008134:	b138      	cbz	r0, 8008146 <_vfiprintf_r+0x176>
 8008136:	9b04      	ldr	r3, [sp, #16]
 8008138:	eba0 000a 	sub.w	r0, r0, sl
 800813c:	2240      	movs	r2, #64	@ 0x40
 800813e:	4082      	lsls	r2, r0
 8008140:	4313      	orrs	r3, r2
 8008142:	3401      	adds	r4, #1
 8008144:	9304      	str	r3, [sp, #16]
 8008146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800814a:	4829      	ldr	r0, [pc, #164]	@ (80081f0 <_vfiprintf_r+0x220>)
 800814c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008150:	2206      	movs	r2, #6
 8008152:	f7f8 f84d 	bl	80001f0 <memchr>
 8008156:	2800      	cmp	r0, #0
 8008158:	d03f      	beq.n	80081da <_vfiprintf_r+0x20a>
 800815a:	4b26      	ldr	r3, [pc, #152]	@ (80081f4 <_vfiprintf_r+0x224>)
 800815c:	bb1b      	cbnz	r3, 80081a6 <_vfiprintf_r+0x1d6>
 800815e:	9b03      	ldr	r3, [sp, #12]
 8008160:	3307      	adds	r3, #7
 8008162:	f023 0307 	bic.w	r3, r3, #7
 8008166:	3308      	adds	r3, #8
 8008168:	9303      	str	r3, [sp, #12]
 800816a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800816c:	443b      	add	r3, r7
 800816e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008170:	e76a      	b.n	8008048 <_vfiprintf_r+0x78>
 8008172:	fb0c 3202 	mla	r2, ip, r2, r3
 8008176:	460c      	mov	r4, r1
 8008178:	2001      	movs	r0, #1
 800817a:	e7a8      	b.n	80080ce <_vfiprintf_r+0xfe>
 800817c:	2300      	movs	r3, #0
 800817e:	3401      	adds	r4, #1
 8008180:	9305      	str	r3, [sp, #20]
 8008182:	4619      	mov	r1, r3
 8008184:	f04f 0c0a 	mov.w	ip, #10
 8008188:	4620      	mov	r0, r4
 800818a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800818e:	3a30      	subs	r2, #48	@ 0x30
 8008190:	2a09      	cmp	r2, #9
 8008192:	d903      	bls.n	800819c <_vfiprintf_r+0x1cc>
 8008194:	2b00      	cmp	r3, #0
 8008196:	d0c6      	beq.n	8008126 <_vfiprintf_r+0x156>
 8008198:	9105      	str	r1, [sp, #20]
 800819a:	e7c4      	b.n	8008126 <_vfiprintf_r+0x156>
 800819c:	fb0c 2101 	mla	r1, ip, r1, r2
 80081a0:	4604      	mov	r4, r0
 80081a2:	2301      	movs	r3, #1
 80081a4:	e7f0      	b.n	8008188 <_vfiprintf_r+0x1b8>
 80081a6:	ab03      	add	r3, sp, #12
 80081a8:	9300      	str	r3, [sp, #0]
 80081aa:	462a      	mov	r2, r5
 80081ac:	4b12      	ldr	r3, [pc, #72]	@ (80081f8 <_vfiprintf_r+0x228>)
 80081ae:	a904      	add	r1, sp, #16
 80081b0:	4630      	mov	r0, r6
 80081b2:	f3af 8000 	nop.w
 80081b6:	4607      	mov	r7, r0
 80081b8:	1c78      	adds	r0, r7, #1
 80081ba:	d1d6      	bne.n	800816a <_vfiprintf_r+0x19a>
 80081bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081be:	07d9      	lsls	r1, r3, #31
 80081c0:	d405      	bmi.n	80081ce <_vfiprintf_r+0x1fe>
 80081c2:	89ab      	ldrh	r3, [r5, #12]
 80081c4:	059a      	lsls	r2, r3, #22
 80081c6:	d402      	bmi.n	80081ce <_vfiprintf_r+0x1fe>
 80081c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081ca:	f7ff fccd 	bl	8007b68 <__retarget_lock_release_recursive>
 80081ce:	89ab      	ldrh	r3, [r5, #12]
 80081d0:	065b      	lsls	r3, r3, #25
 80081d2:	f53f af1f 	bmi.w	8008014 <_vfiprintf_r+0x44>
 80081d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081d8:	e71e      	b.n	8008018 <_vfiprintf_r+0x48>
 80081da:	ab03      	add	r3, sp, #12
 80081dc:	9300      	str	r3, [sp, #0]
 80081de:	462a      	mov	r2, r5
 80081e0:	4b05      	ldr	r3, [pc, #20]	@ (80081f8 <_vfiprintf_r+0x228>)
 80081e2:	a904      	add	r1, sp, #16
 80081e4:	4630      	mov	r0, r6
 80081e6:	f000 f879 	bl	80082dc <_printf_i>
 80081ea:	e7e4      	b.n	80081b6 <_vfiprintf_r+0x1e6>
 80081ec:	08008a7e 	.word	0x08008a7e
 80081f0:	08008a88 	.word	0x08008a88
 80081f4:	00000000 	.word	0x00000000
 80081f8:	08007fad 	.word	0x08007fad
 80081fc:	08008a84 	.word	0x08008a84

08008200 <_printf_common>:
 8008200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008204:	4616      	mov	r6, r2
 8008206:	4698      	mov	r8, r3
 8008208:	688a      	ldr	r2, [r1, #8]
 800820a:	690b      	ldr	r3, [r1, #16]
 800820c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008210:	4293      	cmp	r3, r2
 8008212:	bfb8      	it	lt
 8008214:	4613      	movlt	r3, r2
 8008216:	6033      	str	r3, [r6, #0]
 8008218:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800821c:	4607      	mov	r7, r0
 800821e:	460c      	mov	r4, r1
 8008220:	b10a      	cbz	r2, 8008226 <_printf_common+0x26>
 8008222:	3301      	adds	r3, #1
 8008224:	6033      	str	r3, [r6, #0]
 8008226:	6823      	ldr	r3, [r4, #0]
 8008228:	0699      	lsls	r1, r3, #26
 800822a:	bf42      	ittt	mi
 800822c:	6833      	ldrmi	r3, [r6, #0]
 800822e:	3302      	addmi	r3, #2
 8008230:	6033      	strmi	r3, [r6, #0]
 8008232:	6825      	ldr	r5, [r4, #0]
 8008234:	f015 0506 	ands.w	r5, r5, #6
 8008238:	d106      	bne.n	8008248 <_printf_common+0x48>
 800823a:	f104 0a19 	add.w	sl, r4, #25
 800823e:	68e3      	ldr	r3, [r4, #12]
 8008240:	6832      	ldr	r2, [r6, #0]
 8008242:	1a9b      	subs	r3, r3, r2
 8008244:	42ab      	cmp	r3, r5
 8008246:	dc26      	bgt.n	8008296 <_printf_common+0x96>
 8008248:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800824c:	6822      	ldr	r2, [r4, #0]
 800824e:	3b00      	subs	r3, #0
 8008250:	bf18      	it	ne
 8008252:	2301      	movne	r3, #1
 8008254:	0692      	lsls	r2, r2, #26
 8008256:	d42b      	bmi.n	80082b0 <_printf_common+0xb0>
 8008258:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800825c:	4641      	mov	r1, r8
 800825e:	4638      	mov	r0, r7
 8008260:	47c8      	blx	r9
 8008262:	3001      	adds	r0, #1
 8008264:	d01e      	beq.n	80082a4 <_printf_common+0xa4>
 8008266:	6823      	ldr	r3, [r4, #0]
 8008268:	6922      	ldr	r2, [r4, #16]
 800826a:	f003 0306 	and.w	r3, r3, #6
 800826e:	2b04      	cmp	r3, #4
 8008270:	bf02      	ittt	eq
 8008272:	68e5      	ldreq	r5, [r4, #12]
 8008274:	6833      	ldreq	r3, [r6, #0]
 8008276:	1aed      	subeq	r5, r5, r3
 8008278:	68a3      	ldr	r3, [r4, #8]
 800827a:	bf0c      	ite	eq
 800827c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008280:	2500      	movne	r5, #0
 8008282:	4293      	cmp	r3, r2
 8008284:	bfc4      	itt	gt
 8008286:	1a9b      	subgt	r3, r3, r2
 8008288:	18ed      	addgt	r5, r5, r3
 800828a:	2600      	movs	r6, #0
 800828c:	341a      	adds	r4, #26
 800828e:	42b5      	cmp	r5, r6
 8008290:	d11a      	bne.n	80082c8 <_printf_common+0xc8>
 8008292:	2000      	movs	r0, #0
 8008294:	e008      	b.n	80082a8 <_printf_common+0xa8>
 8008296:	2301      	movs	r3, #1
 8008298:	4652      	mov	r2, sl
 800829a:	4641      	mov	r1, r8
 800829c:	4638      	mov	r0, r7
 800829e:	47c8      	blx	r9
 80082a0:	3001      	adds	r0, #1
 80082a2:	d103      	bne.n	80082ac <_printf_common+0xac>
 80082a4:	f04f 30ff 	mov.w	r0, #4294967295
 80082a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ac:	3501      	adds	r5, #1
 80082ae:	e7c6      	b.n	800823e <_printf_common+0x3e>
 80082b0:	18e1      	adds	r1, r4, r3
 80082b2:	1c5a      	adds	r2, r3, #1
 80082b4:	2030      	movs	r0, #48	@ 0x30
 80082b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80082ba:	4422      	add	r2, r4
 80082bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80082c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80082c4:	3302      	adds	r3, #2
 80082c6:	e7c7      	b.n	8008258 <_printf_common+0x58>
 80082c8:	2301      	movs	r3, #1
 80082ca:	4622      	mov	r2, r4
 80082cc:	4641      	mov	r1, r8
 80082ce:	4638      	mov	r0, r7
 80082d0:	47c8      	blx	r9
 80082d2:	3001      	adds	r0, #1
 80082d4:	d0e6      	beq.n	80082a4 <_printf_common+0xa4>
 80082d6:	3601      	adds	r6, #1
 80082d8:	e7d9      	b.n	800828e <_printf_common+0x8e>
	...

080082dc <_printf_i>:
 80082dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082e0:	7e0f      	ldrb	r7, [r1, #24]
 80082e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80082e4:	2f78      	cmp	r7, #120	@ 0x78
 80082e6:	4691      	mov	r9, r2
 80082e8:	4680      	mov	r8, r0
 80082ea:	460c      	mov	r4, r1
 80082ec:	469a      	mov	sl, r3
 80082ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80082f2:	d807      	bhi.n	8008304 <_printf_i+0x28>
 80082f4:	2f62      	cmp	r7, #98	@ 0x62
 80082f6:	d80a      	bhi.n	800830e <_printf_i+0x32>
 80082f8:	2f00      	cmp	r7, #0
 80082fa:	f000 80d1 	beq.w	80084a0 <_printf_i+0x1c4>
 80082fe:	2f58      	cmp	r7, #88	@ 0x58
 8008300:	f000 80b8 	beq.w	8008474 <_printf_i+0x198>
 8008304:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008308:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800830c:	e03a      	b.n	8008384 <_printf_i+0xa8>
 800830e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008312:	2b15      	cmp	r3, #21
 8008314:	d8f6      	bhi.n	8008304 <_printf_i+0x28>
 8008316:	a101      	add	r1, pc, #4	@ (adr r1, 800831c <_printf_i+0x40>)
 8008318:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800831c:	08008375 	.word	0x08008375
 8008320:	08008389 	.word	0x08008389
 8008324:	08008305 	.word	0x08008305
 8008328:	08008305 	.word	0x08008305
 800832c:	08008305 	.word	0x08008305
 8008330:	08008305 	.word	0x08008305
 8008334:	08008389 	.word	0x08008389
 8008338:	08008305 	.word	0x08008305
 800833c:	08008305 	.word	0x08008305
 8008340:	08008305 	.word	0x08008305
 8008344:	08008305 	.word	0x08008305
 8008348:	08008487 	.word	0x08008487
 800834c:	080083b3 	.word	0x080083b3
 8008350:	08008441 	.word	0x08008441
 8008354:	08008305 	.word	0x08008305
 8008358:	08008305 	.word	0x08008305
 800835c:	080084a9 	.word	0x080084a9
 8008360:	08008305 	.word	0x08008305
 8008364:	080083b3 	.word	0x080083b3
 8008368:	08008305 	.word	0x08008305
 800836c:	08008305 	.word	0x08008305
 8008370:	08008449 	.word	0x08008449
 8008374:	6833      	ldr	r3, [r6, #0]
 8008376:	1d1a      	adds	r2, r3, #4
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	6032      	str	r2, [r6, #0]
 800837c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008380:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008384:	2301      	movs	r3, #1
 8008386:	e09c      	b.n	80084c2 <_printf_i+0x1e6>
 8008388:	6833      	ldr	r3, [r6, #0]
 800838a:	6820      	ldr	r0, [r4, #0]
 800838c:	1d19      	adds	r1, r3, #4
 800838e:	6031      	str	r1, [r6, #0]
 8008390:	0606      	lsls	r6, r0, #24
 8008392:	d501      	bpl.n	8008398 <_printf_i+0xbc>
 8008394:	681d      	ldr	r5, [r3, #0]
 8008396:	e003      	b.n	80083a0 <_printf_i+0xc4>
 8008398:	0645      	lsls	r5, r0, #25
 800839a:	d5fb      	bpl.n	8008394 <_printf_i+0xb8>
 800839c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80083a0:	2d00      	cmp	r5, #0
 80083a2:	da03      	bge.n	80083ac <_printf_i+0xd0>
 80083a4:	232d      	movs	r3, #45	@ 0x2d
 80083a6:	426d      	negs	r5, r5
 80083a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083ac:	4858      	ldr	r0, [pc, #352]	@ (8008510 <_printf_i+0x234>)
 80083ae:	230a      	movs	r3, #10
 80083b0:	e011      	b.n	80083d6 <_printf_i+0xfa>
 80083b2:	6821      	ldr	r1, [r4, #0]
 80083b4:	6833      	ldr	r3, [r6, #0]
 80083b6:	0608      	lsls	r0, r1, #24
 80083b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80083bc:	d402      	bmi.n	80083c4 <_printf_i+0xe8>
 80083be:	0649      	lsls	r1, r1, #25
 80083c0:	bf48      	it	mi
 80083c2:	b2ad      	uxthmi	r5, r5
 80083c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80083c6:	4852      	ldr	r0, [pc, #328]	@ (8008510 <_printf_i+0x234>)
 80083c8:	6033      	str	r3, [r6, #0]
 80083ca:	bf14      	ite	ne
 80083cc:	230a      	movne	r3, #10
 80083ce:	2308      	moveq	r3, #8
 80083d0:	2100      	movs	r1, #0
 80083d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80083d6:	6866      	ldr	r6, [r4, #4]
 80083d8:	60a6      	str	r6, [r4, #8]
 80083da:	2e00      	cmp	r6, #0
 80083dc:	db05      	blt.n	80083ea <_printf_i+0x10e>
 80083de:	6821      	ldr	r1, [r4, #0]
 80083e0:	432e      	orrs	r6, r5
 80083e2:	f021 0104 	bic.w	r1, r1, #4
 80083e6:	6021      	str	r1, [r4, #0]
 80083e8:	d04b      	beq.n	8008482 <_printf_i+0x1a6>
 80083ea:	4616      	mov	r6, r2
 80083ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80083f0:	fb03 5711 	mls	r7, r3, r1, r5
 80083f4:	5dc7      	ldrb	r7, [r0, r7]
 80083f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80083fa:	462f      	mov	r7, r5
 80083fc:	42bb      	cmp	r3, r7
 80083fe:	460d      	mov	r5, r1
 8008400:	d9f4      	bls.n	80083ec <_printf_i+0x110>
 8008402:	2b08      	cmp	r3, #8
 8008404:	d10b      	bne.n	800841e <_printf_i+0x142>
 8008406:	6823      	ldr	r3, [r4, #0]
 8008408:	07df      	lsls	r7, r3, #31
 800840a:	d508      	bpl.n	800841e <_printf_i+0x142>
 800840c:	6923      	ldr	r3, [r4, #16]
 800840e:	6861      	ldr	r1, [r4, #4]
 8008410:	4299      	cmp	r1, r3
 8008412:	bfde      	ittt	le
 8008414:	2330      	movle	r3, #48	@ 0x30
 8008416:	f806 3c01 	strble.w	r3, [r6, #-1]
 800841a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800841e:	1b92      	subs	r2, r2, r6
 8008420:	6122      	str	r2, [r4, #16]
 8008422:	f8cd a000 	str.w	sl, [sp]
 8008426:	464b      	mov	r3, r9
 8008428:	aa03      	add	r2, sp, #12
 800842a:	4621      	mov	r1, r4
 800842c:	4640      	mov	r0, r8
 800842e:	f7ff fee7 	bl	8008200 <_printf_common>
 8008432:	3001      	adds	r0, #1
 8008434:	d14a      	bne.n	80084cc <_printf_i+0x1f0>
 8008436:	f04f 30ff 	mov.w	r0, #4294967295
 800843a:	b004      	add	sp, #16
 800843c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008440:	6823      	ldr	r3, [r4, #0]
 8008442:	f043 0320 	orr.w	r3, r3, #32
 8008446:	6023      	str	r3, [r4, #0]
 8008448:	4832      	ldr	r0, [pc, #200]	@ (8008514 <_printf_i+0x238>)
 800844a:	2778      	movs	r7, #120	@ 0x78
 800844c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008450:	6823      	ldr	r3, [r4, #0]
 8008452:	6831      	ldr	r1, [r6, #0]
 8008454:	061f      	lsls	r7, r3, #24
 8008456:	f851 5b04 	ldr.w	r5, [r1], #4
 800845a:	d402      	bmi.n	8008462 <_printf_i+0x186>
 800845c:	065f      	lsls	r7, r3, #25
 800845e:	bf48      	it	mi
 8008460:	b2ad      	uxthmi	r5, r5
 8008462:	6031      	str	r1, [r6, #0]
 8008464:	07d9      	lsls	r1, r3, #31
 8008466:	bf44      	itt	mi
 8008468:	f043 0320 	orrmi.w	r3, r3, #32
 800846c:	6023      	strmi	r3, [r4, #0]
 800846e:	b11d      	cbz	r5, 8008478 <_printf_i+0x19c>
 8008470:	2310      	movs	r3, #16
 8008472:	e7ad      	b.n	80083d0 <_printf_i+0xf4>
 8008474:	4826      	ldr	r0, [pc, #152]	@ (8008510 <_printf_i+0x234>)
 8008476:	e7e9      	b.n	800844c <_printf_i+0x170>
 8008478:	6823      	ldr	r3, [r4, #0]
 800847a:	f023 0320 	bic.w	r3, r3, #32
 800847e:	6023      	str	r3, [r4, #0]
 8008480:	e7f6      	b.n	8008470 <_printf_i+0x194>
 8008482:	4616      	mov	r6, r2
 8008484:	e7bd      	b.n	8008402 <_printf_i+0x126>
 8008486:	6833      	ldr	r3, [r6, #0]
 8008488:	6825      	ldr	r5, [r4, #0]
 800848a:	6961      	ldr	r1, [r4, #20]
 800848c:	1d18      	adds	r0, r3, #4
 800848e:	6030      	str	r0, [r6, #0]
 8008490:	062e      	lsls	r6, r5, #24
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	d501      	bpl.n	800849a <_printf_i+0x1be>
 8008496:	6019      	str	r1, [r3, #0]
 8008498:	e002      	b.n	80084a0 <_printf_i+0x1c4>
 800849a:	0668      	lsls	r0, r5, #25
 800849c:	d5fb      	bpl.n	8008496 <_printf_i+0x1ba>
 800849e:	8019      	strh	r1, [r3, #0]
 80084a0:	2300      	movs	r3, #0
 80084a2:	6123      	str	r3, [r4, #16]
 80084a4:	4616      	mov	r6, r2
 80084a6:	e7bc      	b.n	8008422 <_printf_i+0x146>
 80084a8:	6833      	ldr	r3, [r6, #0]
 80084aa:	1d1a      	adds	r2, r3, #4
 80084ac:	6032      	str	r2, [r6, #0]
 80084ae:	681e      	ldr	r6, [r3, #0]
 80084b0:	6862      	ldr	r2, [r4, #4]
 80084b2:	2100      	movs	r1, #0
 80084b4:	4630      	mov	r0, r6
 80084b6:	f7f7 fe9b 	bl	80001f0 <memchr>
 80084ba:	b108      	cbz	r0, 80084c0 <_printf_i+0x1e4>
 80084bc:	1b80      	subs	r0, r0, r6
 80084be:	6060      	str	r0, [r4, #4]
 80084c0:	6863      	ldr	r3, [r4, #4]
 80084c2:	6123      	str	r3, [r4, #16]
 80084c4:	2300      	movs	r3, #0
 80084c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084ca:	e7aa      	b.n	8008422 <_printf_i+0x146>
 80084cc:	6923      	ldr	r3, [r4, #16]
 80084ce:	4632      	mov	r2, r6
 80084d0:	4649      	mov	r1, r9
 80084d2:	4640      	mov	r0, r8
 80084d4:	47d0      	blx	sl
 80084d6:	3001      	adds	r0, #1
 80084d8:	d0ad      	beq.n	8008436 <_printf_i+0x15a>
 80084da:	6823      	ldr	r3, [r4, #0]
 80084dc:	079b      	lsls	r3, r3, #30
 80084de:	d413      	bmi.n	8008508 <_printf_i+0x22c>
 80084e0:	68e0      	ldr	r0, [r4, #12]
 80084e2:	9b03      	ldr	r3, [sp, #12]
 80084e4:	4298      	cmp	r0, r3
 80084e6:	bfb8      	it	lt
 80084e8:	4618      	movlt	r0, r3
 80084ea:	e7a6      	b.n	800843a <_printf_i+0x15e>
 80084ec:	2301      	movs	r3, #1
 80084ee:	4632      	mov	r2, r6
 80084f0:	4649      	mov	r1, r9
 80084f2:	4640      	mov	r0, r8
 80084f4:	47d0      	blx	sl
 80084f6:	3001      	adds	r0, #1
 80084f8:	d09d      	beq.n	8008436 <_printf_i+0x15a>
 80084fa:	3501      	adds	r5, #1
 80084fc:	68e3      	ldr	r3, [r4, #12]
 80084fe:	9903      	ldr	r1, [sp, #12]
 8008500:	1a5b      	subs	r3, r3, r1
 8008502:	42ab      	cmp	r3, r5
 8008504:	dcf2      	bgt.n	80084ec <_printf_i+0x210>
 8008506:	e7eb      	b.n	80084e0 <_printf_i+0x204>
 8008508:	2500      	movs	r5, #0
 800850a:	f104 0619 	add.w	r6, r4, #25
 800850e:	e7f5      	b.n	80084fc <_printf_i+0x220>
 8008510:	08008a8f 	.word	0x08008a8f
 8008514:	08008aa0 	.word	0x08008aa0

08008518 <__swbuf_r>:
 8008518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800851a:	460e      	mov	r6, r1
 800851c:	4614      	mov	r4, r2
 800851e:	4605      	mov	r5, r0
 8008520:	b118      	cbz	r0, 800852a <__swbuf_r+0x12>
 8008522:	6a03      	ldr	r3, [r0, #32]
 8008524:	b90b      	cbnz	r3, 800852a <__swbuf_r+0x12>
 8008526:	f7ff f963 	bl	80077f0 <__sinit>
 800852a:	69a3      	ldr	r3, [r4, #24]
 800852c:	60a3      	str	r3, [r4, #8]
 800852e:	89a3      	ldrh	r3, [r4, #12]
 8008530:	071a      	lsls	r2, r3, #28
 8008532:	d501      	bpl.n	8008538 <__swbuf_r+0x20>
 8008534:	6923      	ldr	r3, [r4, #16]
 8008536:	b943      	cbnz	r3, 800854a <__swbuf_r+0x32>
 8008538:	4621      	mov	r1, r4
 800853a:	4628      	mov	r0, r5
 800853c:	f000 f82a 	bl	8008594 <__swsetup_r>
 8008540:	b118      	cbz	r0, 800854a <__swbuf_r+0x32>
 8008542:	f04f 37ff 	mov.w	r7, #4294967295
 8008546:	4638      	mov	r0, r7
 8008548:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800854a:	6823      	ldr	r3, [r4, #0]
 800854c:	6922      	ldr	r2, [r4, #16]
 800854e:	1a98      	subs	r0, r3, r2
 8008550:	6963      	ldr	r3, [r4, #20]
 8008552:	b2f6      	uxtb	r6, r6
 8008554:	4283      	cmp	r3, r0
 8008556:	4637      	mov	r7, r6
 8008558:	dc05      	bgt.n	8008566 <__swbuf_r+0x4e>
 800855a:	4621      	mov	r1, r4
 800855c:	4628      	mov	r0, r5
 800855e:	f7ff fcbd 	bl	8007edc <_fflush_r>
 8008562:	2800      	cmp	r0, #0
 8008564:	d1ed      	bne.n	8008542 <__swbuf_r+0x2a>
 8008566:	68a3      	ldr	r3, [r4, #8]
 8008568:	3b01      	subs	r3, #1
 800856a:	60a3      	str	r3, [r4, #8]
 800856c:	6823      	ldr	r3, [r4, #0]
 800856e:	1c5a      	adds	r2, r3, #1
 8008570:	6022      	str	r2, [r4, #0]
 8008572:	701e      	strb	r6, [r3, #0]
 8008574:	6962      	ldr	r2, [r4, #20]
 8008576:	1c43      	adds	r3, r0, #1
 8008578:	429a      	cmp	r2, r3
 800857a:	d004      	beq.n	8008586 <__swbuf_r+0x6e>
 800857c:	89a3      	ldrh	r3, [r4, #12]
 800857e:	07db      	lsls	r3, r3, #31
 8008580:	d5e1      	bpl.n	8008546 <__swbuf_r+0x2e>
 8008582:	2e0a      	cmp	r6, #10
 8008584:	d1df      	bne.n	8008546 <__swbuf_r+0x2e>
 8008586:	4621      	mov	r1, r4
 8008588:	4628      	mov	r0, r5
 800858a:	f7ff fca7 	bl	8007edc <_fflush_r>
 800858e:	2800      	cmp	r0, #0
 8008590:	d0d9      	beq.n	8008546 <__swbuf_r+0x2e>
 8008592:	e7d6      	b.n	8008542 <__swbuf_r+0x2a>

08008594 <__swsetup_r>:
 8008594:	b538      	push	{r3, r4, r5, lr}
 8008596:	4b29      	ldr	r3, [pc, #164]	@ (800863c <__swsetup_r+0xa8>)
 8008598:	4605      	mov	r5, r0
 800859a:	6818      	ldr	r0, [r3, #0]
 800859c:	460c      	mov	r4, r1
 800859e:	b118      	cbz	r0, 80085a8 <__swsetup_r+0x14>
 80085a0:	6a03      	ldr	r3, [r0, #32]
 80085a2:	b90b      	cbnz	r3, 80085a8 <__swsetup_r+0x14>
 80085a4:	f7ff f924 	bl	80077f0 <__sinit>
 80085a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085ac:	0719      	lsls	r1, r3, #28
 80085ae:	d422      	bmi.n	80085f6 <__swsetup_r+0x62>
 80085b0:	06da      	lsls	r2, r3, #27
 80085b2:	d407      	bmi.n	80085c4 <__swsetup_r+0x30>
 80085b4:	2209      	movs	r2, #9
 80085b6:	602a      	str	r2, [r5, #0]
 80085b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085bc:	81a3      	strh	r3, [r4, #12]
 80085be:	f04f 30ff 	mov.w	r0, #4294967295
 80085c2:	e033      	b.n	800862c <__swsetup_r+0x98>
 80085c4:	0758      	lsls	r0, r3, #29
 80085c6:	d512      	bpl.n	80085ee <__swsetup_r+0x5a>
 80085c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085ca:	b141      	cbz	r1, 80085de <__swsetup_r+0x4a>
 80085cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085d0:	4299      	cmp	r1, r3
 80085d2:	d002      	beq.n	80085da <__swsetup_r+0x46>
 80085d4:	4628      	mov	r0, r5
 80085d6:	f7ff fafd 	bl	8007bd4 <_free_r>
 80085da:	2300      	movs	r3, #0
 80085dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80085de:	89a3      	ldrh	r3, [r4, #12]
 80085e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80085e4:	81a3      	strh	r3, [r4, #12]
 80085e6:	2300      	movs	r3, #0
 80085e8:	6063      	str	r3, [r4, #4]
 80085ea:	6923      	ldr	r3, [r4, #16]
 80085ec:	6023      	str	r3, [r4, #0]
 80085ee:	89a3      	ldrh	r3, [r4, #12]
 80085f0:	f043 0308 	orr.w	r3, r3, #8
 80085f4:	81a3      	strh	r3, [r4, #12]
 80085f6:	6923      	ldr	r3, [r4, #16]
 80085f8:	b94b      	cbnz	r3, 800860e <__swsetup_r+0x7a>
 80085fa:	89a3      	ldrh	r3, [r4, #12]
 80085fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008600:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008604:	d003      	beq.n	800860e <__swsetup_r+0x7a>
 8008606:	4621      	mov	r1, r4
 8008608:	4628      	mov	r0, r5
 800860a:	f000 f883 	bl	8008714 <__smakebuf_r>
 800860e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008612:	f013 0201 	ands.w	r2, r3, #1
 8008616:	d00a      	beq.n	800862e <__swsetup_r+0x9a>
 8008618:	2200      	movs	r2, #0
 800861a:	60a2      	str	r2, [r4, #8]
 800861c:	6962      	ldr	r2, [r4, #20]
 800861e:	4252      	negs	r2, r2
 8008620:	61a2      	str	r2, [r4, #24]
 8008622:	6922      	ldr	r2, [r4, #16]
 8008624:	b942      	cbnz	r2, 8008638 <__swsetup_r+0xa4>
 8008626:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800862a:	d1c5      	bne.n	80085b8 <__swsetup_r+0x24>
 800862c:	bd38      	pop	{r3, r4, r5, pc}
 800862e:	0799      	lsls	r1, r3, #30
 8008630:	bf58      	it	pl
 8008632:	6962      	ldrpl	r2, [r4, #20]
 8008634:	60a2      	str	r2, [r4, #8]
 8008636:	e7f4      	b.n	8008622 <__swsetup_r+0x8e>
 8008638:	2000      	movs	r0, #0
 800863a:	e7f7      	b.n	800862c <__swsetup_r+0x98>
 800863c:	20000024 	.word	0x20000024

08008640 <_raise_r>:
 8008640:	291f      	cmp	r1, #31
 8008642:	b538      	push	{r3, r4, r5, lr}
 8008644:	4605      	mov	r5, r0
 8008646:	460c      	mov	r4, r1
 8008648:	d904      	bls.n	8008654 <_raise_r+0x14>
 800864a:	2316      	movs	r3, #22
 800864c:	6003      	str	r3, [r0, #0]
 800864e:	f04f 30ff 	mov.w	r0, #4294967295
 8008652:	bd38      	pop	{r3, r4, r5, pc}
 8008654:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008656:	b112      	cbz	r2, 800865e <_raise_r+0x1e>
 8008658:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800865c:	b94b      	cbnz	r3, 8008672 <_raise_r+0x32>
 800865e:	4628      	mov	r0, r5
 8008660:	f000 f830 	bl	80086c4 <_getpid_r>
 8008664:	4622      	mov	r2, r4
 8008666:	4601      	mov	r1, r0
 8008668:	4628      	mov	r0, r5
 800866a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800866e:	f000 b817 	b.w	80086a0 <_kill_r>
 8008672:	2b01      	cmp	r3, #1
 8008674:	d00a      	beq.n	800868c <_raise_r+0x4c>
 8008676:	1c59      	adds	r1, r3, #1
 8008678:	d103      	bne.n	8008682 <_raise_r+0x42>
 800867a:	2316      	movs	r3, #22
 800867c:	6003      	str	r3, [r0, #0]
 800867e:	2001      	movs	r0, #1
 8008680:	e7e7      	b.n	8008652 <_raise_r+0x12>
 8008682:	2100      	movs	r1, #0
 8008684:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008688:	4620      	mov	r0, r4
 800868a:	4798      	blx	r3
 800868c:	2000      	movs	r0, #0
 800868e:	e7e0      	b.n	8008652 <_raise_r+0x12>

08008690 <raise>:
 8008690:	4b02      	ldr	r3, [pc, #8]	@ (800869c <raise+0xc>)
 8008692:	4601      	mov	r1, r0
 8008694:	6818      	ldr	r0, [r3, #0]
 8008696:	f7ff bfd3 	b.w	8008640 <_raise_r>
 800869a:	bf00      	nop
 800869c:	20000024 	.word	0x20000024

080086a0 <_kill_r>:
 80086a0:	b538      	push	{r3, r4, r5, lr}
 80086a2:	4d07      	ldr	r5, [pc, #28]	@ (80086c0 <_kill_r+0x20>)
 80086a4:	2300      	movs	r3, #0
 80086a6:	4604      	mov	r4, r0
 80086a8:	4608      	mov	r0, r1
 80086aa:	4611      	mov	r1, r2
 80086ac:	602b      	str	r3, [r5, #0]
 80086ae:	f7f9 f83d 	bl	800172c <_kill>
 80086b2:	1c43      	adds	r3, r0, #1
 80086b4:	d102      	bne.n	80086bc <_kill_r+0x1c>
 80086b6:	682b      	ldr	r3, [r5, #0]
 80086b8:	b103      	cbz	r3, 80086bc <_kill_r+0x1c>
 80086ba:	6023      	str	r3, [r4, #0]
 80086bc:	bd38      	pop	{r3, r4, r5, pc}
 80086be:	bf00      	nop
 80086c0:	20004e4c 	.word	0x20004e4c

080086c4 <_getpid_r>:
 80086c4:	f7f9 b82a 	b.w	800171c <_getpid>

080086c8 <__swhatbuf_r>:
 80086c8:	b570      	push	{r4, r5, r6, lr}
 80086ca:	460c      	mov	r4, r1
 80086cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086d0:	2900      	cmp	r1, #0
 80086d2:	b096      	sub	sp, #88	@ 0x58
 80086d4:	4615      	mov	r5, r2
 80086d6:	461e      	mov	r6, r3
 80086d8:	da0d      	bge.n	80086f6 <__swhatbuf_r+0x2e>
 80086da:	89a3      	ldrh	r3, [r4, #12]
 80086dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80086e0:	f04f 0100 	mov.w	r1, #0
 80086e4:	bf14      	ite	ne
 80086e6:	2340      	movne	r3, #64	@ 0x40
 80086e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80086ec:	2000      	movs	r0, #0
 80086ee:	6031      	str	r1, [r6, #0]
 80086f0:	602b      	str	r3, [r5, #0]
 80086f2:	b016      	add	sp, #88	@ 0x58
 80086f4:	bd70      	pop	{r4, r5, r6, pc}
 80086f6:	466a      	mov	r2, sp
 80086f8:	f000 f848 	bl	800878c <_fstat_r>
 80086fc:	2800      	cmp	r0, #0
 80086fe:	dbec      	blt.n	80086da <__swhatbuf_r+0x12>
 8008700:	9901      	ldr	r1, [sp, #4]
 8008702:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008706:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800870a:	4259      	negs	r1, r3
 800870c:	4159      	adcs	r1, r3
 800870e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008712:	e7eb      	b.n	80086ec <__swhatbuf_r+0x24>

08008714 <__smakebuf_r>:
 8008714:	898b      	ldrh	r3, [r1, #12]
 8008716:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008718:	079d      	lsls	r5, r3, #30
 800871a:	4606      	mov	r6, r0
 800871c:	460c      	mov	r4, r1
 800871e:	d507      	bpl.n	8008730 <__smakebuf_r+0x1c>
 8008720:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008724:	6023      	str	r3, [r4, #0]
 8008726:	6123      	str	r3, [r4, #16]
 8008728:	2301      	movs	r3, #1
 800872a:	6163      	str	r3, [r4, #20]
 800872c:	b003      	add	sp, #12
 800872e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008730:	ab01      	add	r3, sp, #4
 8008732:	466a      	mov	r2, sp
 8008734:	f7ff ffc8 	bl	80086c8 <__swhatbuf_r>
 8008738:	9f00      	ldr	r7, [sp, #0]
 800873a:	4605      	mov	r5, r0
 800873c:	4639      	mov	r1, r7
 800873e:	4630      	mov	r0, r6
 8008740:	f7ff fabc 	bl	8007cbc <_malloc_r>
 8008744:	b948      	cbnz	r0, 800875a <__smakebuf_r+0x46>
 8008746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800874a:	059a      	lsls	r2, r3, #22
 800874c:	d4ee      	bmi.n	800872c <__smakebuf_r+0x18>
 800874e:	f023 0303 	bic.w	r3, r3, #3
 8008752:	f043 0302 	orr.w	r3, r3, #2
 8008756:	81a3      	strh	r3, [r4, #12]
 8008758:	e7e2      	b.n	8008720 <__smakebuf_r+0xc>
 800875a:	89a3      	ldrh	r3, [r4, #12]
 800875c:	6020      	str	r0, [r4, #0]
 800875e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008762:	81a3      	strh	r3, [r4, #12]
 8008764:	9b01      	ldr	r3, [sp, #4]
 8008766:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800876a:	b15b      	cbz	r3, 8008784 <__smakebuf_r+0x70>
 800876c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008770:	4630      	mov	r0, r6
 8008772:	f000 f81d 	bl	80087b0 <_isatty_r>
 8008776:	b128      	cbz	r0, 8008784 <__smakebuf_r+0x70>
 8008778:	89a3      	ldrh	r3, [r4, #12]
 800877a:	f023 0303 	bic.w	r3, r3, #3
 800877e:	f043 0301 	orr.w	r3, r3, #1
 8008782:	81a3      	strh	r3, [r4, #12]
 8008784:	89a3      	ldrh	r3, [r4, #12]
 8008786:	431d      	orrs	r5, r3
 8008788:	81a5      	strh	r5, [r4, #12]
 800878a:	e7cf      	b.n	800872c <__smakebuf_r+0x18>

0800878c <_fstat_r>:
 800878c:	b538      	push	{r3, r4, r5, lr}
 800878e:	4d07      	ldr	r5, [pc, #28]	@ (80087ac <_fstat_r+0x20>)
 8008790:	2300      	movs	r3, #0
 8008792:	4604      	mov	r4, r0
 8008794:	4608      	mov	r0, r1
 8008796:	4611      	mov	r1, r2
 8008798:	602b      	str	r3, [r5, #0]
 800879a:	f7f9 f827 	bl	80017ec <_fstat>
 800879e:	1c43      	adds	r3, r0, #1
 80087a0:	d102      	bne.n	80087a8 <_fstat_r+0x1c>
 80087a2:	682b      	ldr	r3, [r5, #0]
 80087a4:	b103      	cbz	r3, 80087a8 <_fstat_r+0x1c>
 80087a6:	6023      	str	r3, [r4, #0]
 80087a8:	bd38      	pop	{r3, r4, r5, pc}
 80087aa:	bf00      	nop
 80087ac:	20004e4c 	.word	0x20004e4c

080087b0 <_isatty_r>:
 80087b0:	b538      	push	{r3, r4, r5, lr}
 80087b2:	4d06      	ldr	r5, [pc, #24]	@ (80087cc <_isatty_r+0x1c>)
 80087b4:	2300      	movs	r3, #0
 80087b6:	4604      	mov	r4, r0
 80087b8:	4608      	mov	r0, r1
 80087ba:	602b      	str	r3, [r5, #0]
 80087bc:	f7f9 f826 	bl	800180c <_isatty>
 80087c0:	1c43      	adds	r3, r0, #1
 80087c2:	d102      	bne.n	80087ca <_isatty_r+0x1a>
 80087c4:	682b      	ldr	r3, [r5, #0]
 80087c6:	b103      	cbz	r3, 80087ca <_isatty_r+0x1a>
 80087c8:	6023      	str	r3, [r4, #0]
 80087ca:	bd38      	pop	{r3, r4, r5, pc}
 80087cc:	20004e4c 	.word	0x20004e4c

080087d0 <_init>:
 80087d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d2:	bf00      	nop
 80087d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087d6:	bc08      	pop	{r3}
 80087d8:	469e      	mov	lr, r3
 80087da:	4770      	bx	lr

080087dc <_fini>:
 80087dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087de:	bf00      	nop
 80087e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087e2:	bc08      	pop	{r3}
 80087e4:	469e      	mov	lr, r3
 80087e6:	4770      	bx	lr
