$date
	Fri Oct 30 23:29:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var wire 1 " Q $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 ! Y $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
1%
x$
x#
x"
x!
$end
#5
0$
0#
1&
#10
1$
0&
#30
0$
1#
#50
1$
#70
