module adder_16bits (
    input a[16],
    input b[16],
    input alufn[2],
    output out[16]
  ) {  
  always {
    case(alufn[1:0]) {
      2b00:
        out = a + b;
      2b01:
        out = a - b;
   
      default:
        out = 0;
}
  }
}
