

================================================================
== Vitis HLS Report for 'execute'
================================================================
* Date:           Tue May  3 16:48:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        fde_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.126 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%d_i_rs2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %d_i_rs2" [execute.cpp:12]   --->   Operation 5 'read' 'd_i_rs2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d_i_rs1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %d_i_rs1" [execute.cpp:12]   --->   Operation 6 'read' 'd_i_rs1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read31" [execute.cpp:12]   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read30" [execute.cpp:12]   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read29" [execute.cpp:12]   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read28" [execute.cpp:12]   --->   Operation 10 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read27" [execute.cpp:12]   --->   Operation 11 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read26" [execute.cpp:12]   --->   Operation 12 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read25" [execute.cpp:12]   --->   Operation 13 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read24" [execute.cpp:12]   --->   Operation 14 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read23" [execute.cpp:12]   --->   Operation 15 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read22" [execute.cpp:12]   --->   Operation 16 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read21" [execute.cpp:12]   --->   Operation 17 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read20" [execute.cpp:12]   --->   Operation 18 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read19" [execute.cpp:12]   --->   Operation 19 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read18" [execute.cpp:12]   --->   Operation 20 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read17" [execute.cpp:12]   --->   Operation 21 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read16" [execute.cpp:12]   --->   Operation 22 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read15" [execute.cpp:12]   --->   Operation 23 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read14" [execute.cpp:12]   --->   Operation 24 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13" [execute.cpp:12]   --->   Operation 25 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12" [execute.cpp:12]   --->   Operation 26 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read11" [execute.cpp:12]   --->   Operation 27 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read10" [execute.cpp:12]   --->   Operation 28 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_23 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9" [execute.cpp:12]   --->   Operation 29 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_24 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8" [execute.cpp:12]   --->   Operation 30 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_25 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7" [execute.cpp:12]   --->   Operation 31 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_26 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6" [execute.cpp:12]   --->   Operation 32 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_27 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5" [execute.cpp:12]   --->   Operation 33 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_28 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4" [execute.cpp:12]   --->   Operation 34 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_29 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [execute.cpp:12]   --->   Operation 35 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_30 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [execute.cpp:12]   --->   Operation 36 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_31 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [execute.cpp:12]   --->   Operation 37 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read32 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [execute.cpp:12]   --->   Operation 38 'read' 'p_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.20ns)   --->   "%rv1 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %p_read32, i32 %p_read_31, i32 %p_read_30, i32 %p_read_29, i32 %p_read_28, i32 %p_read_27, i32 %p_read_26, i32 %p_read_25, i32 %p_read_24, i32 %p_read_23, i32 %p_read_22, i32 %p_read_21, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i5 %d_i_rs1_read" [execute.cpp:16]   --->   Operation 39 'mux' 'rv1' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i32 %rv1" [execute.cpp:174]   --->   Operation 40 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.20ns)   --->   "%rv2 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %p_read32, i32 %p_read_31, i32 %p_read_30, i32 %p_read_29, i32 %p_read_28, i32 %p_read_27, i32 %p_read_26, i32 %p_read_25, i32 %p_read_24, i32 %p_read_23, i32 %p_read_22, i32 %p_read_21, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i5 %d_i_rs2_read" [execute.cpp:17]   --->   Operation 41 'mux' 'rv2' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.42>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%d_i_imm_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %d_i_imm" [execute.cpp:12]   --->   Operation 42 'read' 'd_i_imm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%d_i_type_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %d_i_type" [execute.cpp:12]   --->   Operation 43 'read' 'd_i_type_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%d_i_func7_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %d_i_func7" [execute.cpp:12]   --->   Operation 44 'read' 'd_i_func7_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%d_i_func3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %d_i_func3" [execute.cpp:12]   --->   Operation 45 'read' 'd_i_func3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%d_i_rd_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %d_i_rd" [execute.cpp:12]   --->   Operation 46 'read' 'd_i_rd_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%d_i_opcode_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %d_i_opcode" [execute.cpp:12]   --->   Operation 47 'read' 'd_i_opcode_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%pc_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %pc" [execute.cpp:12]   --->   Operation 48 'read' 'pc_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i20 %d_i_imm_read" [execute.cpp:91]   --->   Operation 49 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i20 %d_i_imm_read" [execute.cpp:91]   --->   Operation 50 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%imm12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %d_i_imm_read, i12 0" [execute.cpp:91]   --->   Operation 51 'bitconcatenate' 'imm12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%r_V = shl i16 %pc_read, i16 2"   --->   Operation 52 'shl' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i16 %r_V" [execute.cpp:120]   --->   Operation 53 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.07ns)   --->   "%npc4 = add i16 %r_V, i16 4"   --->   Operation 54 'add' 'npc4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (3.10ns)   --->   "%switch_ln95 = switch i3 %d_i_type_read, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i3 1, void %sw.bb.i51, i3 2, void %sw.bb3.i, i3 6, void %sw.bb36.i, i3 4, void %sw.bb23.i, i3 5, void %sw.bb27.i" [execute.cpp:95]   --->   Operation 55 'switch' 'switch_ln95' <Predicate = true> <Delay = 3.10>
ST_2 : Operation 56 [1/1] (1.36ns)   --->   "%icmp_ln1065 = icmp_eq  i5 %d_i_opcode_read, i5 13"   --->   Operation 56 'icmp' 'icmp_ln1065' <Predicate = (d_i_type_read == 5)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%result_2 = add i32 %imm12, i32 %zext_ln120" [execute.cpp:120]   --->   Operation 57 'add' 'result_2' <Predicate = (d_i_type_read == 5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.69ns)   --->   "%select_ln117 = select i1 %icmp_ln1065, i32 %imm12, i32 %result_2" [execute.cpp:117]   --->   Operation 58 'select' 'select_ln117' <Predicate = (d_i_type_read == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (3.10ns)   --->   "%br_ln117 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:117]   --->   Operation 59 'br' 'br_ln117' <Predicate = (d_i_type_read == 5)> <Delay = 3.10>
ST_2 : Operation 60 [1/1] (0.95ns)   --->   "%switch_ln34 = switch i3 %d_i_func3_read, void %sw.bb10.i.i, i3 0, void %sw.bb.i.i, i3 1, void %sw.bb1.i.i, i3 2, void %sw.bb3.i.i, i3 3, void %sw.bb3.i.i, i3 4, void %sw.bb4.i.i, i3 5, void %sw.bb6.i.i, i3 6, void %sw.bb8.i.i" [execute.cpp:34]   --->   Operation 60 'switch' 'switch_ln34' <Predicate = (d_i_type_read == 4)> <Delay = 0.95>
ST_2 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp_ult  i32 %rv1, i32 %rv2" [execute.cpp:41]   --->   Operation 61 'icmp' 'icmp_ln41' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 6)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.18ns)   --->   "%br_ln41 = br void %_ZL21compute_branch_resultii21decoded_instruction_s.exit.i" [execute.cpp:41]   --->   Operation 62 'br' 'br_ln41' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 6)> <Delay = 2.18>
ST_2 : Operation 63 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_slt  i32 %rv1, i32 %rv2" [execute.cpp:40]   --->   Operation 63 'icmp' 'icmp_ln40' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 5)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%xor_ln40 = xor i1 %icmp_ln40, i1 1" [execute.cpp:40]   --->   Operation 64 'xor' 'xor_ln40' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.18ns)   --->   "%br_ln40 = br void %_ZL21compute_branch_resultii21decoded_instruction_s.exit.i" [execute.cpp:40]   --->   Operation 65 'br' 'br_ln40' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 5)> <Delay = 2.18>
ST_2 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp_slt  i32 %rv1, i32 %rv2" [execute.cpp:39]   --->   Operation 66 'icmp' 'icmp_ln39' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.18ns)   --->   "%br_ln39 = br void %_ZL21compute_branch_resultii21decoded_instruction_s.exit.i" [execute.cpp:39]   --->   Operation 67 'br' 'br_ln39' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 4)> <Delay = 2.18>
ST_2 : Operation 68 [1/1] (2.18ns)   --->   "%br_ln38 = br void %_ZL21compute_branch_resultii21decoded_instruction_s.exit.i" [execute.cpp:38]   --->   Operation 68 'br' 'br_ln38' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 3) | (d_i_type_read == 4 & d_i_func3_read == 2)> <Delay = 2.18>
ST_2 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln36 = icmp_ne  i32 %rv1, i32 %rv2" [execute.cpp:36]   --->   Operation 69 'icmp' 'icmp_ln36' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (2.18ns)   --->   "%br_ln36 = br void %_ZL21compute_branch_resultii21decoded_instruction_s.exit.i" [execute.cpp:36]   --->   Operation 70 'br' 'br_ln36' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 1)> <Delay = 2.18>
ST_2 : Operation 71 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_eq  i32 %rv1, i32 %rv2" [execute.cpp:35]   --->   Operation 71 'icmp' 'icmp_ln35' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 0)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.18ns)   --->   "%br_ln35 = br void %_ZL21compute_branch_resultii21decoded_instruction_s.exit.i" [execute.cpp:35]   --->   Operation 72 'br' 'br_ln35' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 0)> <Delay = 2.18>
ST_2 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_ult  i32 %rv1, i32 %rv2" [execute.cpp:42]   --->   Operation 73 'icmp' 'icmp_ln42' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 7)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.97ns)   --->   "%xor_ln42 = xor i1 %icmp_ln42, i1 1" [execute.cpp:42]   --->   Operation 74 'xor' 'xor_ln42' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.18ns)   --->   "%br_ln42 = br void %_ZL21compute_branch_resultii21decoded_instruction_s.exit.i" [execute.cpp:42]   --->   Operation 75 'br' 'br_ln42' <Predicate = (d_i_type_read == 4 & d_i_func3_read == 7)> <Delay = 2.18>
ST_2 : Operation 76 [1/1] (3.10ns)   --->   "%switch_ln100 = switch i5 %d_i_opcode_read, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i5 25, void %if.then.i52, i5 4, void %if.then13.i" [execute.cpp:100]   --->   Operation 76 'switch' 'switch_ln100' <Predicate = (d_i_type_read == 2)> <Delay = 3.10>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%f7_6_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %d_i_func7_read, i32 5"   --->   Operation 77 'bitselect' 'f7_6_1' <Predicate = (d_i_type_read == 2 & d_i_opcode_read == 4)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.95ns)   --->   "%switch_ln59 = switch i3 %d_i_func3_read, void %sw.bb30.i.i, i3 0, void %sw.bb.i25.i, i3 1, void %sw.bb11.i.i, i3 2, void %sw.bb13.i.i, i3 3, void %sw.bb14.i.i, i3 4, void %sw.bb17.i.i, i3 5, void %sw.bb18.i.i, i3 6, void %sw.bb29.i.i" [execute.cpp:59]   --->   Operation 78 'switch' 'switch_ln59' <Predicate = (d_i_type_read == 2 & d_i_opcode_read == 4)> <Delay = 0.95>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i5 %d_i_rs2_read" [execute.cpp:74]   --->   Operation 79 'zext' 'zext_ln74_1' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 5 & d_i_opcode_read == 4)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node result_23)   --->   "%result_21 = ashr i32 %rv1, i32 %zext_ln74_1" [execute.cpp:74]   --->   Operation 80 'ashr' 'result_21' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 5 & d_i_opcode_read == 4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node result_23)   --->   "%result_22 = lshr i32 %rv1, i32 %zext_ln74_1" [execute.cpp:76]   --->   Operation 81 'lshr' 'result_22' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 5 & d_i_opcode_read == 4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (4.42ns) (out node of the LUT)   --->   "%result_23 = select i1 %f7_6_1, i32 %result_21, i32 %result_22" [execute.cpp:73]   --->   Operation 82 'select' 'result_23' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 5 & d_i_opcode_read == 4)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i5 %d_i_rs2_read" [execute.cpp:65]   --->   Operation 83 'zext' 'zext_ln65_1' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 1 & d_i_opcode_read == 4)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (4.42ns)   --->   "%result_17 = shl i32 %rv1, i32 %zext_ln65_1" [execute.cpp:65]   --->   Operation 84 'shl' 'result_17' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 1 & d_i_opcode_read == 4)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%f7_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %d_i_func7_read, i32 5"   --->   Operation 85 'bitselect' 'f7_6' <Predicate = (d_i_type_read == 1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%shift_V = trunc i32 %rv2"   --->   Operation 86 'trunc' 'shift_V' <Predicate = (d_i_type_read == 1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.95ns)   --->   "%switch_ln59 = switch i3 %d_i_func3_read, void %sw.bb30.i140.i, i3 0, void %sw.bb.i99.i, i3 1, void %sw.bb11.i113.i, i3 2, void %sw.bb13.i116.i, i3 3, void %sw.bb14.i119.i, i3 4, void %sw.bb17.i121.i, i3 5, void %sw.bb18.i124.i, i3 6, void %sw.bb29.i138.i" [execute.cpp:59]   --->   Operation 87 'switch' 'switch_ln59' <Predicate = (d_i_type_read == 1)> <Delay = 0.95>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i5 %shift_V" [execute.cpp:74]   --->   Operation 88 'zext' 'zext_ln74' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 5)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node result_13)   --->   "%result_11 = ashr i32 %rv1, i32 %zext_ln74" [execute.cpp:74]   --->   Operation 89 'ashr' 'result_11' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node result_13)   --->   "%result_12 = lshr i32 %rv1, i32 %zext_ln74" [execute.cpp:76]   --->   Operation 90 'lshr' 'result_12' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (4.42ns) (out node of the LUT)   --->   "%result_13 = select i1 %f7_6, i32 %result_11, i32 %result_12" [execute.cpp:73]   --->   Operation 91 'select' 'result_13' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 5)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i5 %shift_V" [execute.cpp:65]   --->   Operation 92 'zext' 'zext_ln65' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (4.42ns)   --->   "%result_7 = shl i32 %rv1, i32 %zext_ln65" [execute.cpp:65]   --->   Operation 93 'shl' 'result_7' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%result_24 = phi i1 %xor_ln42, void %sw.bb10.i.i, i1 %icmp_ln41, void %sw.bb8.i.i, i1 %xor_ln40, void %sw.bb6.i.i, i1 %icmp_ln39, void %sw.bb4.i.i, i1 0, void %sw.bb3.i.i, i1 %icmp_ln36, void %sw.bb1.i.i, i1 %icmp_ln35, void %sw.bb.i.i" [execute.cpp:42]   --->   Operation 94 'phi' 'result_24' <Predicate = (d_i_type_read == 4)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i1 %result_24" [execute.cpp:114]   --->   Operation 95 'zext' 'zext_ln114' <Predicate = (d_i_type_read == 4)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (3.10ns)   --->   "%br_ln115 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:115]   --->   Operation 96 'br' 'br_ln115' <Predicate = (d_i_type_read == 4)> <Delay = 3.10>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i16 %npc4" [execute.cpp:123]   --->   Operation 97 'zext' 'zext_ln123' <Predicate = (d_i_type_read == 6)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (3.10ns)   --->   "%br_ln124 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:124]   --->   Operation 98 'br' 'br_ln124' <Predicate = (d_i_type_read == 6)> <Delay = 3.10>
ST_3 : Operation 99 [1/1] (0.99ns)   --->   "%result_25 = or i32 %rv1, i32 %sext_ln91" [execute.cpp:78]   --->   Operation 99 'or' 'result_25' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 6 & d_i_opcode_read == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (3.10ns)   --->   "%br_ln79 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:79]   --->   Operation 100 'br' 'br_ln79' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 6 & d_i_opcode_read == 4)> <Delay = 3.10>
ST_3 : Operation 101 [1/1] (3.10ns)   --->   "%br_ln77 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:77]   --->   Operation 101 'br' 'br_ln77' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 5 & d_i_opcode_read == 4)> <Delay = 3.10>
ST_3 : Operation 102 [1/1] (0.99ns)   --->   "%result_20 = xor i32 %rv1, i32 %sext_ln91" [execute.cpp:71]   --->   Operation 102 'xor' 'result_20' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 4 & d_i_opcode_read == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (3.10ns)   --->   "%br_ln72 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:72]   --->   Operation 103 'br' 'br_ln72' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 4 & d_i_opcode_read == 4)> <Delay = 3.10>
ST_3 : Operation 104 [1/1] (2.47ns)   --->   "%result_19 = icmp_ult  i32 %rv1, i32 %sext_ln91" [execute.cpp:69]   --->   Operation 104 'icmp' 'result_19' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 3 & d_i_opcode_read == 4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i1 %result_19" [execute.cpp:69]   --->   Operation 105 'zext' 'zext_ln69_1' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 3 & d_i_opcode_read == 4)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (3.10ns)   --->   "%br_ln70 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:70]   --->   Operation 106 'br' 'br_ln70' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 3 & d_i_opcode_read == 4)> <Delay = 3.10>
ST_3 : Operation 107 [1/1] (2.47ns)   --->   "%result_18 = icmp_slt  i32 %rv1, i32 %sext_ln91" [execute.cpp:67]   --->   Operation 107 'icmp' 'result_18' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 2 & d_i_opcode_read == 4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i1 %result_18" [execute.cpp:67]   --->   Operation 108 'zext' 'zext_ln67_1' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 2 & d_i_opcode_read == 4)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (3.10ns)   --->   "%br_ln68 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:68]   --->   Operation 109 'br' 'br_ln68' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 2 & d_i_opcode_read == 4)> <Delay = 3.10>
ST_3 : Operation 110 [1/1] (3.10ns)   --->   "%br_ln66 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:66]   --->   Operation 110 'br' 'br_ln66' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 1 & d_i_opcode_read == 4)> <Delay = 3.10>
ST_3 : Operation 111 [1/1] (2.55ns)   --->   "%result_16 = add i32 %rv1, i32 %sext_ln91" [execute.cpp:63]   --->   Operation 111 'add' 'result_16' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 0 & d_i_opcode_read == 4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (3.10ns)   --->   "%br_ln64 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:64]   --->   Operation 112 'br' 'br_ln64' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 0 & d_i_opcode_read == 4)> <Delay = 3.10>
ST_3 : Operation 113 [1/1] (0.99ns)   --->   "%result_15 = and i32 %rv1, i32 %sext_ln91" [execute.cpp:80]   --->   Operation 113 'and' 'result_15' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 7 & d_i_opcode_read == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (3.10ns)   --->   "%br_ln81 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:81]   --->   Operation 114 'br' 'br_ln81' <Predicate = (d_i_type_read == 2 & d_i_func3_read == 7 & d_i_opcode_read == 4)> <Delay = 3.10>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i16 %npc4" [execute.cpp:101]   --->   Operation 115 'zext' 'zext_ln101' <Predicate = (d_i_type_read == 2 & d_i_opcode_read == 25)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (3.10ns)   --->   "%br_ln101 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:101]   --->   Operation 116 'br' 'br_ln101' <Predicate = (d_i_type_read == 2 & d_i_opcode_read == 25)> <Delay = 3.10>
ST_3 : Operation 117 [1/1] (0.99ns)   --->   "%result_14 = or i32 %rv2, i32 %rv1" [execute.cpp:78]   --->   Operation 117 'or' 'result_14' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 6)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (3.10ns)   --->   "%br_ln79 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:79]   --->   Operation 118 'br' 'br_ln79' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 6)> <Delay = 3.10>
ST_3 : Operation 119 [1/1] (3.10ns)   --->   "%br_ln77 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:77]   --->   Operation 119 'br' 'br_ln77' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 5)> <Delay = 3.10>
ST_3 : Operation 120 [1/1] (0.99ns)   --->   "%result_10 = xor i32 %rv2, i32 %rv1" [execute.cpp:71]   --->   Operation 120 'xor' 'result_10' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (3.10ns)   --->   "%br_ln72 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:72]   --->   Operation 121 'br' 'br_ln72' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 4)> <Delay = 3.10>
ST_3 : Operation 122 [1/1] (2.47ns)   --->   "%result_9 = icmp_ult  i32 %rv1, i32 %rv2" [execute.cpp:69]   --->   Operation 122 'icmp' 'result_9' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i1 %result_9" [execute.cpp:69]   --->   Operation 123 'zext' 'zext_ln69' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 3)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (3.10ns)   --->   "%br_ln70 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:70]   --->   Operation 124 'br' 'br_ln70' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 3)> <Delay = 3.10>
ST_3 : Operation 125 [1/1] (2.47ns)   --->   "%result_8 = icmp_slt  i32 %rv1, i32 %rv2" [execute.cpp:67]   --->   Operation 125 'icmp' 'result_8' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i1 %result_8" [execute.cpp:67]   --->   Operation 126 'zext' 'zext_ln67' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 2)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (3.10ns)   --->   "%br_ln68 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:68]   --->   Operation 127 'br' 'br_ln68' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 2)> <Delay = 3.10>
ST_3 : Operation 128 [1/1] (3.10ns)   --->   "%br_ln66 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:66]   --->   Operation 128 'br' 'br_ln66' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 1)> <Delay = 3.10>
ST_3 : Operation 129 [1/1] (2.55ns)   --->   "%result_4 = sub i32 %rv1, i32 %rv2" [execute.cpp:61]   --->   Operation 129 'sub' 'result_4' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 0 & f7_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (2.55ns)   --->   "%result_5 = add i32 %rv2, i32 %rv1" [execute.cpp:63]   --->   Operation 130 'add' 'result_5' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 0 & !f7_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.69ns)   --->   "%result_6 = select i1 %f7_6, i32 %result_4, i32 %result_5" [execute.cpp:60]   --->   Operation 131 'select' 'result_6' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (3.10ns)   --->   "%br_ln64 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:64]   --->   Operation 132 'br' 'br_ln64' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 0)> <Delay = 3.10>
ST_3 : Operation 133 [1/1] (0.99ns)   --->   "%result_3 = and i32 %rv2, i32 %rv1" [execute.cpp:80]   --->   Operation 133 'and' 'result_3' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (3.10ns)   --->   "%br_ln81 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit" [execute.cpp:81]   --->   Operation 134 'br' 'br_ln81' <Predicate = (d_i_type_read == 1 & d_i_func3_read == 7)> <Delay = 3.10>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%result = phi i32 %zext_ln123, void %sw.bb36.i, i32 %zext_ln114, void %_ZL21compute_branch_resultii21decoded_instruction_s.exit.i, i32 %result_3, void %sw.bb30.i140.i, i32 %result_14, void %sw.bb29.i138.i, i32 %result_13, void %sw.bb18.i124.i, i32 %result_10, void %sw.bb17.i121.i, i32 %zext_ln69, void %sw.bb14.i119.i, i32 %zext_ln67, void %sw.bb13.i116.i, i32 %result_7, void %sw.bb11.i113.i, i32 %result_6, void %sw.bb.i99.i, i32 %zext_ln101, void %if.then.i52, i32 %result_15, void %sw.bb30.i.i, i32 %result_25, void %sw.bb29.i.i, i32 %result_23, void %sw.bb18.i.i, i32 %result_20, void %sw.bb17.i.i, i32 %zext_ln69_1, void %sw.bb14.i.i, i32 %zext_ln67_1, void %sw.bb13.i.i, i32 %result_17, void %sw.bb11.i.i, i32 %result_16, void %sw.bb.i25.i, i32 %select_ln117, void %sw.bb27.i, i32 0, void %entry, i32 0, void %sw.bb3.i"   --->   Operation 135 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.36ns)   --->   "%icmp_ln1069 = icmp_eq  i5 %d_i_rd_read, i5 0"   --->   Operation 136 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln24 = br i1 %icmp_ln1069, void %land.lhs.true.i, void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:24]   --->   Operation 137 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 138 [1/1] (1.36ns)   --->   "%icmp_ln1069_1 = icmp_eq  i5 %d_i_opcode_read, i5 24"   --->   Operation 138 'icmp' 'icmp_ln1069_1' <Predicate = (!icmp_ln1069)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (1.36ns)   --->   "%icmp_ln1069_2 = icmp_ne  i5 %d_i_opcode_read, i5 8"   --->   Operation 139 'icmp' 'icmp_ln1069_2' <Predicate = (!icmp_ln1069)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.97ns)   --->   "%xor_ln25 = xor i1 %icmp_ln1069_1, i1 %icmp_ln1069_2" [execute.cpp:25]   --->   Operation 140 'xor' 'xor_ln25' <Predicate = (!icmp_ln1069)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (1.58ns)   --->   "%br_ln25 = br i1 %xor_ln25, void %_ZL9write_regPi21decoded_instruction_si.exit, void %if.then.i" [execute.cpp:25]   --->   Operation 141 'br' 'br_ln25' <Predicate = (!icmp_ln1069)> <Delay = 1.58>
ST_4 : Operation 142 [1/1] (1.58ns)   --->   "%switch_ln27 = switch i5 %d_i_rd_read, void %arrayidx.i333.case.31, i5 0, void %_ZL9write_regPi21decoded_instruction_si.exit, i5 1, void %arrayidx.i333.case.1, i5 2, void %arrayidx.i333.case.2, i5 3, void %arrayidx.i333.case.3, i5 4, void %arrayidx.i333.case.4, i5 5, void %arrayidx.i333.case.5, i5 6, void %arrayidx.i333.case.6, i5 7, void %arrayidx.i333.case.7, i5 8, void %arrayidx.i333.case.8, i5 9, void %arrayidx.i333.case.9, i5 10, void %arrayidx.i333.case.10, i5 11, void %arrayidx.i333.case.11, i5 12, void %arrayidx.i333.case.12, i5 13, void %arrayidx.i333.case.13, i5 14, void %arrayidx.i333.case.14, i5 15, void %arrayidx.i333.case.15, i5 16, void %arrayidx.i333.case.16, i5 17, void %arrayidx.i333.case.17, i5 18, void %arrayidx.i333.case.18, i5 19, void %arrayidx.i333.case.19, i5 20, void %arrayidx.i333.case.20, i5 21, void %arrayidx.i333.case.21, i5 22, void %arrayidx.i333.case.22, i5 23, void %arrayidx.i333.case.23, i5 24, void %arrayidx.i333.case.24, i5 25, void %arrayidx.i333.case.25, i5 26, void %arrayidx.i333.case.26, i5 27, void %arrayidx.i333.case.27, i5 28, void %arrayidx.i333.case.28, i5 29, void %arrayidx.i333.case.29, i5 30, void %arrayidx.i333.case.30" [execute.cpp:27]   --->   Operation 142 'switch' 'switch_ln27' <Predicate = (!icmp_ln1069 & xor_ln25)> <Delay = 1.58>
ST_4 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 143 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 30)> <Delay = 1.58>
ST_4 : Operation 144 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 144 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 29)> <Delay = 1.58>
ST_4 : Operation 145 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 145 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 28)> <Delay = 1.58>
ST_4 : Operation 146 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 146 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 27)> <Delay = 1.58>
ST_4 : Operation 147 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 147 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 26)> <Delay = 1.58>
ST_4 : Operation 148 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 148 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 25)> <Delay = 1.58>
ST_4 : Operation 149 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 149 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 24)> <Delay = 1.58>
ST_4 : Operation 150 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 150 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 23)> <Delay = 1.58>
ST_4 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 151 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 22)> <Delay = 1.58>
ST_4 : Operation 152 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 152 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 21)> <Delay = 1.58>
ST_4 : Operation 153 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 153 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 20)> <Delay = 1.58>
ST_4 : Operation 154 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 154 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 19)> <Delay = 1.58>
ST_4 : Operation 155 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 155 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 18)> <Delay = 1.58>
ST_4 : Operation 156 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 156 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 17)> <Delay = 1.58>
ST_4 : Operation 157 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 157 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 16)> <Delay = 1.58>
ST_4 : Operation 158 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 158 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 15)> <Delay = 1.58>
ST_4 : Operation 159 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 159 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 14)> <Delay = 1.58>
ST_4 : Operation 160 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 160 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 13)> <Delay = 1.58>
ST_4 : Operation 161 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 161 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 12)> <Delay = 1.58>
ST_4 : Operation 162 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 162 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 11)> <Delay = 1.58>
ST_4 : Operation 163 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 163 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 10)> <Delay = 1.58>
ST_4 : Operation 164 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 164 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 9)> <Delay = 1.58>
ST_4 : Operation 165 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 165 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 8)> <Delay = 1.58>
ST_4 : Operation 166 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 166 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 7)> <Delay = 1.58>
ST_4 : Operation 167 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 167 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 6)> <Delay = 1.58>
ST_4 : Operation 168 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 168 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 5)> <Delay = 1.58>
ST_4 : Operation 169 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 169 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 4)> <Delay = 1.58>
ST_4 : Operation 170 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 170 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 3)> <Delay = 1.58>
ST_4 : Operation 171 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 171 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 2)> <Delay = 1.58>
ST_4 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 172 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 1)> <Delay = 1.58>
ST_4 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln27 = br void %_ZL9write_regPi21decoded_instruction_si.exit" [execute.cpp:27]   --->   Operation 173 'br' 'br_ln27' <Predicate = (!icmp_ln1069 & xor_ln25 & d_i_rd_read == 31)> <Delay = 1.58>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%write_flag32_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 1, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 174 'phi' 'write_flag32_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%write_flag35_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 1, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 175 'phi' 'write_flag35_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%write_flag38_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 1, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 176 'phi' 'write_flag38_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%write_flag29_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 1, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 177 'phi' 'write_flag29_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%write_flag41_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 1, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 178 'phi' 'write_flag41_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%write_flag44_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 1, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 179 'phi' 'write_flag44_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%write_flag26_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 1, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 180 'phi' 'write_flag26_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%write_flag47_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 1, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 181 'phi' 'write_flag47_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%write_flag51_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 1, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 182 'phi' 'write_flag51_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%write_flag23_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 1, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 183 'phi' 'write_flag23_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%write_flag55_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 1, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 184 'phi' 'write_flag55_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%write_flag58_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 1, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 185 'phi' 'write_flag58_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%write_flag20_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 1, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 186 'phi' 'write_flag20_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%write_flag61_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 1, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 187 'phi' 'write_flag61_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%write_flag64_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 1, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 188 'phi' 'write_flag64_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%write_flag17_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 1, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 189 'phi' 'write_flag17_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%write_flag67_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 1, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 190 'phi' 'write_flag67_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%write_flag70_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 1, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 191 'phi' 'write_flag70_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%write_flag14_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 1, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 192 'phi' 'write_flag14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%write_flag73_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 1, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 193 'phi' 'write_flag73_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%write_flag76_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 1, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 194 'phi' 'write_flag76_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%write_flag11_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 1, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 195 'phi' 'write_flag11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%write_flag79_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 1, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 196 'phi' 'write_flag79_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%write_flag82_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 1, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 197 'phi' 'write_flag82_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%write_flag8_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 1, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 198 'phi' 'write_flag8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%write_flag85_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 1, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 199 'phi' 'write_flag85_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%write_flag88_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 1, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 200 'phi' 'write_flag88_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%write_flag5_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 1, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 201 'phi' 'write_flag5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%write_flag92_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 1, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 202 'phi' 'write_flag92_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%write_flag96_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 1, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 203 'phi' 'write_flag96_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%write_flag2_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 0, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 1, void %if.then.i"   --->   Operation 204 'phi' 'write_flag2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%write_flag99_1 = phi i1 0, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi16EE.exit, i1 0, void %land.lhs.true.i, i1 1, void %arrayidx.i333.case.31, i1 0, void %arrayidx.i333.case.30, i1 0, void %arrayidx.i333.case.29, i1 0, void %arrayidx.i333.case.28, i1 0, void %arrayidx.i333.case.27, i1 0, void %arrayidx.i333.case.26, i1 0, void %arrayidx.i333.case.25, i1 0, void %arrayidx.i333.case.24, i1 0, void %arrayidx.i333.case.23, i1 0, void %arrayidx.i333.case.22, i1 0, void %arrayidx.i333.case.21, i1 0, void %arrayidx.i333.case.20, i1 0, void %arrayidx.i333.case.19, i1 0, void %arrayidx.i333.case.18, i1 0, void %arrayidx.i333.case.17, i1 0, void %arrayidx.i333.case.16, i1 0, void %arrayidx.i333.case.15, i1 0, void %arrayidx.i333.case.14, i1 0, void %arrayidx.i333.case.13, i1 0, void %arrayidx.i333.case.12, i1 0, void %arrayidx.i333.case.11, i1 0, void %arrayidx.i333.case.10, i1 0, void %arrayidx.i333.case.9, i1 0, void %arrayidx.i333.case.8, i1 0, void %arrayidx.i333.case.7, i1 0, void %arrayidx.i333.case.6, i1 0, void %arrayidx.i333.case.5, i1 0, void %arrayidx.i333.case.4, i1 0, void %arrayidx.i333.case.3, i1 0, void %arrayidx.i333.case.2, i1 0, void %arrayidx.i333.case.1, i1 0, void %if.then.i"   --->   Operation 205 'phi' 'write_flag99_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%cond_V = trunc i32 %result"   --->   Operation 206 'trunc' 'cond_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.95ns)   --->   "%switch_ln138 = switch i3 %d_i_type_read, void %sw.default.i, i3 1, void %sw.bb.i, i3 2, void %sw.bb2.i, i3 3, void %sw.bb7.i, i3 4, void %sw.bb10.i_ifconv, i3 5, void %sw.bb32.i, i3 6, void %sw.bb35.i" [execute.cpp:138]   --->   Operation 207 'switch' 'switch_ln138' <Predicate = true> <Delay = 0.95>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %d_i_imm_read, i32 1, i32 16"   --->   Operation 208 'partselect' 'trunc_ln4' <Predicate = (d_i_type_read == 6)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (2.07ns)   --->   "%add_ln232_5 = add i16 %trunc_ln4, i16 %pc_read"   --->   Operation 209 'add' 'add_ln232_5' <Predicate = (d_i_type_read == 6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (2.18ns)   --->   "%br_ln161 = br void %_ZL15compute_next_pc7ap_uintILi16EEi21decoded_instruction_sS_ILi1EE.exit" [execute.cpp:161]   --->   Operation 210 'br' 'br_ln161' <Predicate = (d_i_type_read == 6)> <Delay = 2.18>
ST_4 : Operation 211 [1/1] (2.07ns)   --->   "%add_ln232_4 = add i16 %pc_read, i16 1"   --->   Operation 211 'add' 'add_ln232_4' <Predicate = (d_i_type_read == 5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (2.18ns)   --->   "%br_ln158 = br void %_ZL15compute_next_pc7ap_uintILi16EEi21decoded_instruction_sS_ILi1EE.exit" [execute.cpp:158]   --->   Operation 212 'br' 'br_ln158' <Predicate = (d_i_type_read == 5)> <Delay = 2.18>
ST_4 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln232_6)   --->   "%trunc_ln1541_1 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %d_i_imm_read, i32 1, i32 16"   --->   Operation 213 'partselect' 'trunc_ln1541_1' <Predicate = (d_i_type_read == 4)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln232_6)   --->   "%select_ln260 = select i1 %cond_V, i16 %trunc_ln1541_1, i16 1"   --->   Operation 214 'select' 'select_ln260' <Predicate = (d_i_type_read == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln232_6 = add i16 %select_ln260, i16 %pc_read"   --->   Operation 215 'add' 'add_ln232_6' <Predicate = (d_i_type_read == 4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (2.18ns)   --->   "%br_ln155 = br void %_ZL15compute_next_pc7ap_uintILi16EEi21decoded_instruction_sS_ILi1EE.exit" [execute.cpp:155]   --->   Operation 216 'br' 'br_ln155' <Predicate = (d_i_type_read == 4)> <Delay = 2.18>
ST_4 : Operation 217 [1/1] (2.07ns)   --->   "%add_ln232_3 = add i16 %pc_read, i16 1"   --->   Operation 217 'add' 'add_ln232_3' <Predicate = (d_i_type_read == 3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (2.18ns)   --->   "%br_ln150 = br void %_ZL15compute_next_pc7ap_uintILi16EEi21decoded_instruction_sS_ILi1EE.exit" [execute.cpp:150]   --->   Operation 218 'br' 'br_ln150' <Predicate = (d_i_type_read == 3)> <Delay = 2.18>
ST_4 : Operation 219 [1/1] (1.36ns)   --->   "%icmp_ln1065_1 = icmp_eq  i5 %d_i_opcode_read, i5 25"   --->   Operation 219 'icmp' 'icmp_ln1065_1' <Predicate = (d_i_type_read == 2)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (2.13ns)   --->   "%add_ln145 = add i18 %trunc_ln174, i18 %trunc_ln91" [execute.cpp:145]   --->   Operation 220 'add' 'add_ln145' <Predicate = (d_i_type_read == 2)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln145, i32 2, i32 17"   --->   Operation 221 'partselect' 'trunc_ln3' <Predicate = (d_i_type_read == 2)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (2.07ns)   --->   "%add_ln232_2 = add i16 %pc_read, i16 1"   --->   Operation 222 'add' 'add_ln232_2' <Predicate = (d_i_type_read == 2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.80ns)   --->   "%select_ln143 = select i1 %icmp_ln1065_1, i16 %trunc_ln3, i16 %add_ln232_2" [execute.cpp:143]   --->   Operation 223 'select' 'select_ln143' <Predicate = (d_i_type_read == 2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (2.18ns)   --->   "%br_ln147 = br void %_ZL15compute_next_pc7ap_uintILi16EEi21decoded_instruction_sS_ILi1EE.exit" [execute.cpp:147]   --->   Operation 224 'br' 'br_ln147' <Predicate = (d_i_type_read == 2)> <Delay = 2.18>
ST_4 : Operation 225 [1/1] (2.07ns)   --->   "%add_ln232_1 = add i16 %pc_read, i16 1"   --->   Operation 225 'add' 'add_ln232_1' <Predicate = (d_i_type_read == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (2.18ns)   --->   "%br_ln141 = br void %_ZL15compute_next_pc7ap_uintILi16EEi21decoded_instruction_sS_ILi1EE.exit" [execute.cpp:141]   --->   Operation 226 'br' 'br_ln141' <Predicate = (d_i_type_read == 1)> <Delay = 2.18>
ST_4 : Operation 227 [1/1] (2.07ns)   --->   "%add_ln232 = add i16 %pc_read, i16 1"   --->   Operation 227 'add' 'add_ln232' <Predicate = (d_i_type_read == 7) | (d_i_type_read == 0)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (2.18ns)   --->   "%br_ln164 = br void %_ZL15compute_next_pc7ap_uintILi16EEi21decoded_instruction_sS_ILi1EE.exit" [execute.cpp:164]   --->   Operation 228 'br' 'br_ln164' <Predicate = (d_i_type_read == 7) | (d_i_type_read == 0)> <Delay = 2.18>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%next_pc = phi i16 %add_ln232, void %sw.default.i, i16 %add_ln232_5, void %sw.bb35.i, i16 %add_ln232_4, void %sw.bb32.i, i16 %add_ln232_6, void %sw.bb10.i_ifconv, i16 %add_ln232_3, void %sw.bb7.i, i16 %select_ln143, void %sw.bb2.i, i16 %add_ln232_1, void %sw.bb.i"   --->   Operation 229 'phi' 'next_pc' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.69ns)   --->   "%select_ln184 = select i1 %write_flag2_1, i32 %result, i32 %p_read32" [execute.cpp:184]   --->   Operation 230 'select' 'select_ln184' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.69ns)   --->   "%select_ln184_1 = select i1 %write_flag5_1, i32 %result, i32 %p_read_31" [execute.cpp:184]   --->   Operation 231 'select' 'select_ln184_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.69ns)   --->   "%select_ln184_2 = select i1 %write_flag8_1, i32 %result, i32 %p_read_30" [execute.cpp:184]   --->   Operation 232 'select' 'select_ln184_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.69ns)   --->   "%select_ln184_3 = select i1 %write_flag11_1, i32 %result, i32 %p_read_29" [execute.cpp:184]   --->   Operation 233 'select' 'select_ln184_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.69ns)   --->   "%select_ln184_4 = select i1 %write_flag14_1, i32 %result, i32 %p_read_28" [execute.cpp:184]   --->   Operation 234 'select' 'select_ln184_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.69ns)   --->   "%select_ln184_5 = select i1 %write_flag17_1, i32 %result, i32 %p_read_27" [execute.cpp:184]   --->   Operation 235 'select' 'select_ln184_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.69ns)   --->   "%select_ln184_6 = select i1 %write_flag20_1, i32 %result, i32 %p_read_26" [execute.cpp:184]   --->   Operation 236 'select' 'select_ln184_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.69ns)   --->   "%select_ln184_7 = select i1 %write_flag23_1, i32 %result, i32 %p_read_25" [execute.cpp:184]   --->   Operation 237 'select' 'select_ln184_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.69ns)   --->   "%select_ln184_8 = select i1 %write_flag26_1, i32 %result, i32 %p_read_24" [execute.cpp:184]   --->   Operation 238 'select' 'select_ln184_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.69ns)   --->   "%select_ln184_9 = select i1 %write_flag29_1, i32 %result, i32 %p_read_23" [execute.cpp:184]   --->   Operation 239 'select' 'select_ln184_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.69ns)   --->   "%select_ln184_10 = select i1 %write_flag32_1, i32 %result, i32 %p_read_22" [execute.cpp:184]   --->   Operation 240 'select' 'select_ln184_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.69ns)   --->   "%select_ln184_11 = select i1 %write_flag35_1, i32 %result, i32 %p_read_21" [execute.cpp:184]   --->   Operation 241 'select' 'select_ln184_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.69ns)   --->   "%select_ln184_12 = select i1 %write_flag38_1, i32 %result, i32 %p_read_20" [execute.cpp:184]   --->   Operation 242 'select' 'select_ln184_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.69ns)   --->   "%select_ln184_13 = select i1 %write_flag41_1, i32 %result, i32 %p_read_19" [execute.cpp:184]   --->   Operation 243 'select' 'select_ln184_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.69ns)   --->   "%select_ln184_14 = select i1 %write_flag44_1, i32 %result, i32 %p_read_18" [execute.cpp:184]   --->   Operation 244 'select' 'select_ln184_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.69ns)   --->   "%select_ln184_15 = select i1 %write_flag47_1, i32 %result, i32 %p_read_17" [execute.cpp:184]   --->   Operation 245 'select' 'select_ln184_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.69ns)   --->   "%select_ln184_16 = select i1 %write_flag51_1, i32 %result, i32 %p_read_16" [execute.cpp:184]   --->   Operation 246 'select' 'select_ln184_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.69ns)   --->   "%select_ln184_17 = select i1 %write_flag55_1, i32 %result, i32 %p_read_15" [execute.cpp:184]   --->   Operation 247 'select' 'select_ln184_17' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.69ns)   --->   "%select_ln184_18 = select i1 %write_flag58_1, i32 %result, i32 %p_read_14" [execute.cpp:184]   --->   Operation 248 'select' 'select_ln184_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.69ns)   --->   "%select_ln184_19 = select i1 %write_flag61_1, i32 %result, i32 %p_read_13" [execute.cpp:184]   --->   Operation 249 'select' 'select_ln184_19' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.69ns)   --->   "%select_ln184_20 = select i1 %write_flag64_1, i32 %result, i32 %p_read_12" [execute.cpp:184]   --->   Operation 250 'select' 'select_ln184_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.69ns)   --->   "%select_ln184_21 = select i1 %write_flag67_1, i32 %result, i32 %p_read_11" [execute.cpp:184]   --->   Operation 251 'select' 'select_ln184_21' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.69ns)   --->   "%select_ln184_22 = select i1 %write_flag70_1, i32 %result, i32 %p_read_10" [execute.cpp:184]   --->   Operation 252 'select' 'select_ln184_22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.69ns)   --->   "%select_ln184_23 = select i1 %write_flag73_1, i32 %result, i32 %p_read_9" [execute.cpp:184]   --->   Operation 253 'select' 'select_ln184_23' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.69ns)   --->   "%select_ln184_24 = select i1 %write_flag76_1, i32 %result, i32 %p_read_8" [execute.cpp:184]   --->   Operation 254 'select' 'select_ln184_24' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.69ns)   --->   "%select_ln184_25 = select i1 %write_flag79_1, i32 %result, i32 %p_read_7" [execute.cpp:184]   --->   Operation 255 'select' 'select_ln184_25' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.69ns)   --->   "%select_ln184_26 = select i1 %write_flag82_1, i32 %result, i32 %p_read_6" [execute.cpp:184]   --->   Operation 256 'select' 'select_ln184_26' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (0.69ns)   --->   "%select_ln184_27 = select i1 %write_flag85_1, i32 %result, i32 %p_read_5" [execute.cpp:184]   --->   Operation 257 'select' 'select_ln184_27' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.69ns)   --->   "%select_ln184_28 = select i1 %write_flag88_1, i32 %result, i32 %p_read_4" [execute.cpp:184]   --->   Operation 258 'select' 'select_ln184_28' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.69ns)   --->   "%select_ln184_29 = select i1 %write_flag92_1, i32 %result, i32 %p_read_3" [execute.cpp:184]   --->   Operation 259 'select' 'select_ln184_29' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.69ns)   --->   "%select_ln184_30 = select i1 %write_flag96_1, i32 %result, i32 %p_read_2" [execute.cpp:184]   --->   Operation 260 'select' 'select_ln184_30' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.69ns)   --->   "%select_ln184_31 = select i1 %write_flag99_1, i32 %result, i32 %p_read_1" [execute.cpp:184]   --->   Operation 261 'select' 'select_ln184_31' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1040 <undef>, i16 %next_pc" [execute.cpp:184]   --->   Operation 262 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1040 %mrv, i32 %select_ln184" [execute.cpp:184]   --->   Operation 263 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1040 %mrv_1, i32 %select_ln184_1" [execute.cpp:184]   --->   Operation 264 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1040 %mrv_2, i32 %select_ln184_2" [execute.cpp:184]   --->   Operation 265 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1040 %mrv_3, i32 %select_ln184_3" [execute.cpp:184]   --->   Operation 266 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1040 %mrv_4, i32 %select_ln184_4" [execute.cpp:184]   --->   Operation 267 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1040 %mrv_5, i32 %select_ln184_5" [execute.cpp:184]   --->   Operation 268 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1040 %mrv_6, i32 %select_ln184_6" [execute.cpp:184]   --->   Operation 269 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1040 %mrv_7, i32 %select_ln184_7" [execute.cpp:184]   --->   Operation 270 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1040 %mrv_8, i32 %select_ln184_8" [execute.cpp:184]   --->   Operation 271 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1040 %mrv_9, i32 %select_ln184_9" [execute.cpp:184]   --->   Operation 272 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1040 %mrv_s, i32 %select_ln184_10" [execute.cpp:184]   --->   Operation 273 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1040 %mrv_10, i32 %select_ln184_11" [execute.cpp:184]   --->   Operation 274 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1040 %mrv_11, i32 %select_ln184_12" [execute.cpp:184]   --->   Operation 275 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1040 %mrv_12, i32 %select_ln184_13" [execute.cpp:184]   --->   Operation 276 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1040 %mrv_13, i32 %select_ln184_14" [execute.cpp:184]   --->   Operation 277 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1040 %mrv_14, i32 %select_ln184_15" [execute.cpp:184]   --->   Operation 278 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1040 %mrv_15, i32 %select_ln184_16" [execute.cpp:184]   --->   Operation 279 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1040 %mrv_16, i32 %select_ln184_17" [execute.cpp:184]   --->   Operation 280 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1040 %mrv_17, i32 %select_ln184_18" [execute.cpp:184]   --->   Operation 281 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1040 %mrv_18, i32 %select_ln184_19" [execute.cpp:184]   --->   Operation 282 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1040 %mrv_19, i32 %select_ln184_20" [execute.cpp:184]   --->   Operation 283 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1040 %mrv_20, i32 %select_ln184_21" [execute.cpp:184]   --->   Operation 284 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1040 %mrv_21, i32 %select_ln184_22" [execute.cpp:184]   --->   Operation 285 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1040 %mrv_22, i32 %select_ln184_23" [execute.cpp:184]   --->   Operation 286 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1040 %mrv_23, i32 %select_ln184_24" [execute.cpp:184]   --->   Operation 287 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1040 %mrv_24, i32 %select_ln184_25" [execute.cpp:184]   --->   Operation 288 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1040 %mrv_25, i32 %select_ln184_26" [execute.cpp:184]   --->   Operation 289 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1040 %mrv_26, i32 %select_ln184_27" [execute.cpp:184]   --->   Operation 290 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1040 %mrv_27, i32 %select_ln184_28" [execute.cpp:184]   --->   Operation 291 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1040 %mrv_28, i32 %select_ln184_29" [execute.cpp:184]   --->   Operation 292 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1040 %mrv_29, i32 %select_ln184_30" [execute.cpp:184]   --->   Operation 293 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i1040 %mrv_30, i32 %select_ln184_31" [execute.cpp:184]   --->   Operation 294 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%ret_ln184 = ret i1040 %mrv_31" [execute.cpp:184]   --->   Operation 295 'ret' 'ret_ln184' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.21ns
The critical path consists of the following:
	wire read operation ('d_i_rs1_read', execute.cpp:12) on port 'd_i_rs1' (execute.cpp:12) [46]  (0 ns)
	'mux' operation ('rv1', execute.cpp:16) [83]  (3.21 ns)

 <State 2>: 4.42ns
The critical path consists of the following:
	'shl' operation ('result', execute.cpp:65) [193]  (4.42 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'sub' operation ('result', execute.cpp:61) [196]  (2.55 ns)
	'select' operation ('result', execute.cpp:60) [198]  (0.698 ns)

 <State 4>: 5.13ns
The critical path consists of the following:
	'add' operation ('add_ln145', execute.cpp:145) [328]  (2.14 ns)
	'select' operation ('select_ln143', execute.cpp:143) [331]  (0.805 ns)
	multiplexor before 'phi' operation ('next_pc') with incoming values : ('add_ln232_5') ('add_ln232_4') ('add_ln232_6') ('add_ln232_3') ('select_ln143', execute.cpp:143) ('add_ln232_1') ('add_ln232') [340]  (2.18 ns)
	'phi' operation ('next_pc') with incoming values : ('add_ln232_5') ('add_ln232_4') ('add_ln232_6') ('add_ln232_3') ('select_ln143', execute.cpp:143) ('add_ln232_1') ('add_ln232') [340]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
