
isoproject_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ebc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002f7c  08002f7c  00003f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fac  08002fac  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002fac  08002fac  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002fac  08002fac  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fac  08002fac  00003fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002fb0  08002fb0  00003fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002fb4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000480  2000000c  08002fc0  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000048c  08002fc0  0000448c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012755  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002979  00000000  00000000  00016789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001250  00000000  00000000  00019108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e53  00000000  00000000  0001a358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a9d9  00000000  00000000  0001b1ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016464  00000000  00000000  00035b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ccb5  00000000  00000000  0004bfe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e8c9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042d4  00000000  00000000  000e8ce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000ecfb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002f64 	.word	0x08002f64

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002f64 	.word	0x08002f64

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fcea 	bl	8000bfc <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f83a 	bl	80002a0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 fa26 	bl	800067c <MX_GPIO_Init>
  MX_I2C2_Init();
 8000230:	f000 f8fe 	bl	8000430 <MX_I2C2_Init>
  MX_SPI2_Init();
 8000234:	f000 f93c 	bl	80004b0 <MX_SPI2_Init>
  MX_TSC_Init();
 8000238:	f000 f9b6 	bl	80005a8 <MX_TSC_Init>
  MX_USB_PCD_Init();
 800023c:	f000 f9f8 	bl	8000630 <MX_USB_PCD_Init>
  MX_TIM6_Init();
 8000240:	f000 f974 	bl	800052c <MX_TIM6_Init>
  MX_ADC_Init();
 8000244:	f000 f898 	bl	8000378 <MX_ADC_Init>



  while (1)
  {
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) {
 8000248:	2390      	movs	r3, #144	@ 0x90
 800024a:	05db      	lsls	r3, r3, #23
 800024c:	2101      	movs	r1, #1
 800024e:	0018      	movs	r0, r3
 8000250:	f001 fa00 	bl	8001654 <HAL_GPIO_ReadPin>
 8000254:	0003      	movs	r3, r0
 8000256:	2b01      	cmp	r3, #1
 8000258:	d109      	bne.n	800026e <main+0x4e>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800025a:	4b0f      	ldr	r3, [pc, #60]	@ (8000298 <main+0x78>)
 800025c:	2201      	movs	r2, #1
 800025e:	2140      	movs	r1, #64	@ 0x40
 8000260:	0018      	movs	r0, r3
 8000262:	f001 fa14 	bl	800168e <HAL_GPIO_WritePin>
			  HAL_Delay(2500);
 8000266:	4b0d      	ldr	r3, [pc, #52]	@ (800029c <main+0x7c>)
 8000268:	0018      	movs	r0, r3
 800026a:	f000 fd2b 	bl	8000cc4 <HAL_Delay>

	  }
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) != GPIO_PIN_SET) {
 800026e:	2390      	movs	r3, #144	@ 0x90
 8000270:	05db      	lsls	r3, r3, #23
 8000272:	2101      	movs	r1, #1
 8000274:	0018      	movs	r0, r3
 8000276:	f001 f9ed 	bl	8001654 <HAL_GPIO_ReadPin>
 800027a:	0003      	movs	r3, r0
 800027c:	2b01      	cmp	r3, #1
 800027e:	d0e3      	beq.n	8000248 <main+0x28>
		  HAL_Delay(2500);
 8000280:	4b06      	ldr	r3, [pc, #24]	@ (800029c <main+0x7c>)
 8000282:	0018      	movs	r0, r3
 8000284:	f000 fd1e 	bl	8000cc4 <HAL_Delay>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8000288:	4b03      	ldr	r3, [pc, #12]	@ (8000298 <main+0x78>)
 800028a:	2200      	movs	r2, #0
 800028c:	2140      	movs	r1, #64	@ 0x40
 800028e:	0018      	movs	r0, r3
 8000290:	f001 f9fd 	bl	800168e <HAL_GPIO_WritePin>
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) {
 8000294:	e7d8      	b.n	8000248 <main+0x28>
 8000296:	46c0      	nop			@ (mov r8, r8)
 8000298:	48000800 	.word	0x48000800
 800029c:	000009c4 	.word	0x000009c4

080002a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a0:	b590      	push	{r4, r7, lr}
 80002a2:	b099      	sub	sp, #100	@ 0x64
 80002a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a6:	242c      	movs	r4, #44	@ 0x2c
 80002a8:	193b      	adds	r3, r7, r4
 80002aa:	0018      	movs	r0, r3
 80002ac:	2334      	movs	r3, #52	@ 0x34
 80002ae:	001a      	movs	r2, r3
 80002b0:	2100      	movs	r1, #0
 80002b2:	f002 fe2b 	bl	8002f0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b6:	231c      	movs	r3, #28
 80002b8:	18fb      	adds	r3, r7, r3
 80002ba:	0018      	movs	r0, r3
 80002bc:	2310      	movs	r3, #16
 80002be:	001a      	movs	r2, r3
 80002c0:	2100      	movs	r1, #0
 80002c2:	f002 fe23 	bl	8002f0c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002c6:	003b      	movs	r3, r7
 80002c8:	0018      	movs	r0, r3
 80002ca:	231c      	movs	r3, #28
 80002cc:	001a      	movs	r2, r3
 80002ce:	2100      	movs	r1, #0
 80002d0:	f002 fe1c 	bl	8002f0c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 80002d4:	0021      	movs	r1, r4
 80002d6:	187b      	adds	r3, r7, r1
 80002d8:	2232      	movs	r2, #50	@ 0x32
 80002da:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	2201      	movs	r2, #1
 80002e0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80002e2:	187b      	adds	r3, r7, r1
 80002e4:	2201      	movs	r2, #1
 80002e6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80002e8:	187b      	adds	r3, r7, r1
 80002ea:	2201      	movs	r2, #1
 80002ec:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ee:	187b      	adds	r3, r7, r1
 80002f0:	2210      	movs	r2, #16
 80002f2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80002f4:	187b      	adds	r3, r7, r1
 80002f6:	2210      	movs	r2, #16
 80002f8:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002fa:	187b      	adds	r3, r7, r1
 80002fc:	2202      	movs	r2, #2
 80002fe:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000300:	187b      	adds	r3, r7, r1
 8000302:	2280      	movs	r2, #128	@ 0x80
 8000304:	0212      	lsls	r2, r2, #8
 8000306:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000308:	187b      	adds	r3, r7, r1
 800030a:	2280      	movs	r2, #128	@ 0x80
 800030c:	0352      	lsls	r2, r2, #13
 800030e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000310:	187b      	adds	r3, r7, r1
 8000312:	2200      	movs	r2, #0
 8000314:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000316:	187b      	adds	r3, r7, r1
 8000318:	0018      	movs	r0, r3
 800031a:	f001 fc31 	bl	8001b80 <HAL_RCC_OscConfig>
 800031e:	1e03      	subs	r3, r0, #0
 8000320:	d001      	beq.n	8000326 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000322:	f000 fa25 	bl	8000770 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000326:	211c      	movs	r1, #28
 8000328:	187b      	adds	r3, r7, r1
 800032a:	2207      	movs	r2, #7
 800032c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800032e:	187b      	adds	r3, r7, r1
 8000330:	2202      	movs	r2, #2
 8000332:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000334:	187b      	adds	r3, r7, r1
 8000336:	2200      	movs	r2, #0
 8000338:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033a:	187b      	adds	r3, r7, r1
 800033c:	2200      	movs	r2, #0
 800033e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000340:	187b      	adds	r3, r7, r1
 8000342:	2101      	movs	r1, #1
 8000344:	0018      	movs	r0, r3
 8000346:	f001 ffa1 	bl	800228c <HAL_RCC_ClockConfig>
 800034a:	1e03      	subs	r3, r0, #0
 800034c:	d001      	beq.n	8000352 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800034e:	f000 fa0f 	bl	8000770 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000352:	003b      	movs	r3, r7
 8000354:	2280      	movs	r2, #128	@ 0x80
 8000356:	0292      	lsls	r2, r2, #10
 8000358:	601a      	str	r2, [r3, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800035a:	003b      	movs	r3, r7
 800035c:	2200      	movs	r2, #0
 800035e:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000360:	003b      	movs	r3, r7
 8000362:	0018      	movs	r0, r3
 8000364:	f002 f8de 	bl	8002524 <HAL_RCCEx_PeriphCLKConfig>
 8000368:	1e03      	subs	r3, r0, #0
 800036a:	d001      	beq.n	8000370 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800036c:	f000 fa00 	bl	8000770 <Error_Handler>
  }
}
 8000370:	46c0      	nop			@ (mov r8, r8)
 8000372:	46bd      	mov	sp, r7
 8000374:	b019      	add	sp, #100	@ 0x64
 8000376:	bd90      	pop	{r4, r7, pc}

08000378 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b084      	sub	sp, #16
 800037c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800037e:	1d3b      	adds	r3, r7, #4
 8000380:	0018      	movs	r0, r3
 8000382:	230c      	movs	r3, #12
 8000384:	001a      	movs	r2, r3
 8000386:	2100      	movs	r1, #0
 8000388:	f002 fdc0 	bl	8002f0c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800038c:	4b26      	ldr	r3, [pc, #152]	@ (8000428 <MX_ADC_Init+0xb0>)
 800038e:	4a27      	ldr	r2, [pc, #156]	@ (800042c <MX_ADC_Init+0xb4>)
 8000390:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000392:	4b25      	ldr	r3, [pc, #148]	@ (8000428 <MX_ADC_Init+0xb0>)
 8000394:	2200      	movs	r2, #0
 8000396:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000398:	4b23      	ldr	r3, [pc, #140]	@ (8000428 <MX_ADC_Init+0xb0>)
 800039a:	2200      	movs	r2, #0
 800039c:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800039e:	4b22      	ldr	r3, [pc, #136]	@ (8000428 <MX_ADC_Init+0xb0>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80003a4:	4b20      	ldr	r3, [pc, #128]	@ (8000428 <MX_ADC_Init+0xb0>)
 80003a6:	2201      	movs	r2, #1
 80003a8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000428 <MX_ADC_Init+0xb0>)
 80003ac:	2204      	movs	r2, #4
 80003ae:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80003b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000428 <MX_ADC_Init+0xb0>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80003b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000428 <MX_ADC_Init+0xb0>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80003bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000428 <MX_ADC_Init+0xb0>)
 80003be:	2200      	movs	r2, #0
 80003c0:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80003c2:	4b19      	ldr	r3, [pc, #100]	@ (8000428 <MX_ADC_Init+0xb0>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003c8:	4b17      	ldr	r3, [pc, #92]	@ (8000428 <MX_ADC_Init+0xb0>)
 80003ca:	22c2      	movs	r2, #194	@ 0xc2
 80003cc:	32ff      	adds	r2, #255	@ 0xff
 80003ce:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003d0:	4b15      	ldr	r3, [pc, #84]	@ (8000428 <MX_ADC_Init+0xb0>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80003d6:	4b14      	ldr	r3, [pc, #80]	@ (8000428 <MX_ADC_Init+0xb0>)
 80003d8:	2224      	movs	r2, #36	@ 0x24
 80003da:	2100      	movs	r1, #0
 80003dc:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003de:	4b12      	ldr	r3, [pc, #72]	@ (8000428 <MX_ADC_Init+0xb0>)
 80003e0:	2201      	movs	r2, #1
 80003e2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80003e4:	4b10      	ldr	r3, [pc, #64]	@ (8000428 <MX_ADC_Init+0xb0>)
 80003e6:	0018      	movs	r0, r3
 80003e8:	f000 fc90 	bl	8000d0c <HAL_ADC_Init>
 80003ec:	1e03      	subs	r3, r0, #0
 80003ee:	d001      	beq.n	80003f4 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80003f0:	f000 f9be 	bl	8000770 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80003f4:	1d3b      	adds	r3, r7, #4
 80003f6:	2201      	movs	r2, #1
 80003f8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80003fa:	1d3b      	adds	r3, r7, #4
 80003fc:	2280      	movs	r2, #128	@ 0x80
 80003fe:	0152      	lsls	r2, r2, #5
 8000400:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000402:	1d3b      	adds	r3, r7, #4
 8000404:	2280      	movs	r2, #128	@ 0x80
 8000406:	0552      	lsls	r2, r2, #21
 8000408:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800040a:	1d3a      	adds	r2, r7, #4
 800040c:	4b06      	ldr	r3, [pc, #24]	@ (8000428 <MX_ADC_Init+0xb0>)
 800040e:	0011      	movs	r1, r2
 8000410:	0018      	movs	r0, r3
 8000412:	f000 fdbb 	bl	8000f8c <HAL_ADC_ConfigChannel>
 8000416:	1e03      	subs	r3, r0, #0
 8000418:	d001      	beq.n	800041e <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800041a:	f000 f9a9 	bl	8000770 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800041e:	46c0      	nop			@ (mov r8, r8)
 8000420:	46bd      	mov	sp, r7
 8000422:	b004      	add	sp, #16
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	20000028 	.word	0x20000028
 800042c:	40012400 	.word	0x40012400

08000430 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_Init 0 */
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */
  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000434:	4b1b      	ldr	r3, [pc, #108]	@ (80004a4 <MX_I2C2_Init+0x74>)
 8000436:	4a1c      	ldr	r2, [pc, #112]	@ (80004a8 <MX_I2C2_Init+0x78>)
 8000438:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 800043a:	4b1a      	ldr	r3, [pc, #104]	@ (80004a4 <MX_I2C2_Init+0x74>)
 800043c:	4a1b      	ldr	r2, [pc, #108]	@ (80004ac <MX_I2C2_Init+0x7c>)
 800043e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000440:	4b18      	ldr	r3, [pc, #96]	@ (80004a4 <MX_I2C2_Init+0x74>)
 8000442:	2200      	movs	r2, #0
 8000444:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000446:	4b17      	ldr	r3, [pc, #92]	@ (80004a4 <MX_I2C2_Init+0x74>)
 8000448:	2201      	movs	r2, #1
 800044a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800044c:	4b15      	ldr	r3, [pc, #84]	@ (80004a4 <MX_I2C2_Init+0x74>)
 800044e:	2200      	movs	r2, #0
 8000450:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000452:	4b14      	ldr	r3, [pc, #80]	@ (80004a4 <MX_I2C2_Init+0x74>)
 8000454:	2200      	movs	r2, #0
 8000456:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000458:	4b12      	ldr	r3, [pc, #72]	@ (80004a4 <MX_I2C2_Init+0x74>)
 800045a:	2200      	movs	r2, #0
 800045c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800045e:	4b11      	ldr	r3, [pc, #68]	@ (80004a4 <MX_I2C2_Init+0x74>)
 8000460:	2200      	movs	r2, #0
 8000462:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000464:	4b0f      	ldr	r3, [pc, #60]	@ (80004a4 <MX_I2C2_Init+0x74>)
 8000466:	2200      	movs	r2, #0
 8000468:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800046a:	4b0e      	ldr	r3, [pc, #56]	@ (80004a4 <MX_I2C2_Init+0x74>)
 800046c:	0018      	movs	r0, r3
 800046e:	f001 f92b 	bl	80016c8 <HAL_I2C_Init>
 8000472:	1e03      	subs	r3, r0, #0
 8000474:	d001      	beq.n	800047a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000476:	f000 f97b 	bl	8000770 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800047a:	4b0a      	ldr	r3, [pc, #40]	@ (80004a4 <MX_I2C2_Init+0x74>)
 800047c:	2100      	movs	r1, #0
 800047e:	0018      	movs	r0, r3
 8000480:	f001 f9c8 	bl	8001814 <HAL_I2CEx_ConfigAnalogFilter>
 8000484:	1e03      	subs	r3, r0, #0
 8000486:	d001      	beq.n	800048c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000488:	f000 f972 	bl	8000770 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800048c:	4b05      	ldr	r3, [pc, #20]	@ (80004a4 <MX_I2C2_Init+0x74>)
 800048e:	2100      	movs	r1, #0
 8000490:	0018      	movs	r0, r3
 8000492:	f001 fa0b 	bl	80018ac <HAL_I2CEx_ConfigDigitalFilter>
 8000496:	1e03      	subs	r3, r0, #0
 8000498:	d001      	beq.n	800049e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800049a:	f000 f969 	bl	8000770 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */
  /* USER CODE END I2C2_Init 2 */

}
 800049e:	46c0      	nop			@ (mov r8, r8)
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	20000068 	.word	0x20000068
 80004a8:	40005800 	.word	0x40005800
 80004ac:	20303e5d 	.word	0x20303e5d

080004b0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */
  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80004b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000524 <MX_SPI2_Init+0x74>)
 80004b6:	4a1c      	ldr	r2, [pc, #112]	@ (8000528 <MX_SPI2_Init+0x78>)
 80004b8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80004ba:	4b1a      	ldr	r3, [pc, #104]	@ (8000524 <MX_SPI2_Init+0x74>)
 80004bc:	2282      	movs	r2, #130	@ 0x82
 80004be:	0052      	lsls	r2, r2, #1
 80004c0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80004c2:	4b18      	ldr	r3, [pc, #96]	@ (8000524 <MX_SPI2_Init+0x74>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80004c8:	4b16      	ldr	r3, [pc, #88]	@ (8000524 <MX_SPI2_Init+0x74>)
 80004ca:	22c0      	movs	r2, #192	@ 0xc0
 80004cc:	0092      	lsls	r2, r2, #2
 80004ce:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004d0:	4b14      	ldr	r3, [pc, #80]	@ (8000524 <MX_SPI2_Init+0x74>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004d6:	4b13      	ldr	r3, [pc, #76]	@ (8000524 <MX_SPI2_Init+0x74>)
 80004d8:	2200      	movs	r2, #0
 80004da:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80004dc:	4b11      	ldr	r3, [pc, #68]	@ (8000524 <MX_SPI2_Init+0x74>)
 80004de:	2280      	movs	r2, #128	@ 0x80
 80004e0:	0092      	lsls	r2, r2, #2
 80004e2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80004e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000524 <MX_SPI2_Init+0x74>)
 80004e6:	2208      	movs	r2, #8
 80004e8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000524 <MX_SPI2_Init+0x74>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80004f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000524 <MX_SPI2_Init+0x74>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000524 <MX_SPI2_Init+0x74>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80004fc:	4b09      	ldr	r3, [pc, #36]	@ (8000524 <MX_SPI2_Init+0x74>)
 80004fe:	2207      	movs	r2, #7
 8000500:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000502:	4b08      	ldr	r3, [pc, #32]	@ (8000524 <MX_SPI2_Init+0x74>)
 8000504:	2200      	movs	r2, #0
 8000506:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000508:	4b06      	ldr	r3, [pc, #24]	@ (8000524 <MX_SPI2_Init+0x74>)
 800050a:	2208      	movs	r2, #8
 800050c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800050e:	4b05      	ldr	r3, [pc, #20]	@ (8000524 <MX_SPI2_Init+0x74>)
 8000510:	0018      	movs	r0, r3
 8000512:	f002 f905 	bl	8002720 <HAL_SPI_Init>
 8000516:	1e03      	subs	r3, r0, #0
 8000518:	d001      	beq.n	800051e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800051a:	f000 f929 	bl	8000770 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  /* USER CODE END SPI2_Init 2 */

}
 800051e:	46c0      	nop			@ (mov r8, r8)
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	200000bc 	.word	0x200000bc
 8000528:	40003800 	.word	0x40003800

0800052c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */
  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000532:	003b      	movs	r3, r7
 8000534:	0018      	movs	r0, r3
 8000536:	2308      	movs	r3, #8
 8000538:	001a      	movs	r2, r3
 800053a:	2100      	movs	r1, #0
 800053c:	f002 fce6 	bl	8002f0c <memset>

  /* USER CODE BEGIN TIM6_Init 1 */
  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000540:	4b15      	ldr	r3, [pc, #84]	@ (8000598 <MX_TIM6_Init+0x6c>)
 8000542:	4a16      	ldr	r2, [pc, #88]	@ (800059c <MX_TIM6_Init+0x70>)
 8000544:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4799;
 8000546:	4b14      	ldr	r3, [pc, #80]	@ (8000598 <MX_TIM6_Init+0x6c>)
 8000548:	4a15      	ldr	r2, [pc, #84]	@ (80005a0 <MX_TIM6_Init+0x74>)
 800054a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800054c:	4b12      	ldr	r3, [pc, #72]	@ (8000598 <MX_TIM6_Init+0x6c>)
 800054e:	2200      	movs	r2, #0
 8000550:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1999;
 8000552:	4b11      	ldr	r3, [pc, #68]	@ (8000598 <MX_TIM6_Init+0x6c>)
 8000554:	4a13      	ldr	r2, [pc, #76]	@ (80005a4 <MX_TIM6_Init+0x78>)
 8000556:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000558:	4b0f      	ldr	r3, [pc, #60]	@ (8000598 <MX_TIM6_Init+0x6c>)
 800055a:	2200      	movs	r2, #0
 800055c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800055e:	4b0e      	ldr	r3, [pc, #56]	@ (8000598 <MX_TIM6_Init+0x6c>)
 8000560:	0018      	movs	r0, r3
 8000562:	f002 f995 	bl	8002890 <HAL_TIM_Base_Init>
 8000566:	1e03      	subs	r3, r0, #0
 8000568:	d001      	beq.n	800056e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800056a:	f000 f901 	bl	8000770 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800056e:	003b      	movs	r3, r7
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000574:	003b      	movs	r3, r7
 8000576:	2200      	movs	r2, #0
 8000578:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800057a:	003a      	movs	r2, r7
 800057c:	4b06      	ldr	r3, [pc, #24]	@ (8000598 <MX_TIM6_Init+0x6c>)
 800057e:	0011      	movs	r1, r2
 8000580:	0018      	movs	r0, r3
 8000582:	f002 fb79 	bl	8002c78 <HAL_TIMEx_MasterConfigSynchronization>
 8000586:	1e03      	subs	r3, r0, #0
 8000588:	d001      	beq.n	800058e <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 800058a:	f000 f8f1 	bl	8000770 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  /* USER CODE END TIM6_Init 2 */

}
 800058e:	46c0      	nop			@ (mov r8, r8)
 8000590:	46bd      	mov	sp, r7
 8000592:	b002      	add	sp, #8
 8000594:	bd80      	pop	{r7, pc}
 8000596:	46c0      	nop			@ (mov r8, r8)
 8000598:	20000120 	.word	0x20000120
 800059c:	40001000 	.word	0x40001000
 80005a0:	000012bf 	.word	0x000012bf
 80005a4:	000007cf 	.word	0x000007cf

080005a8 <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TSC_Init 1 */
  /* USER CODE END TSC_Init 1 */

  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 80005ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000628 <MX_TSC_Init+0x80>)
 80005ae:	4a1f      	ldr	r2, [pc, #124]	@ (800062c <MX_TSC_Init+0x84>)
 80005b0:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 80005b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000628 <MX_TSC_Init+0x80>)
 80005b4:	2280      	movs	r2, #128	@ 0x80
 80005b6:	0552      	lsls	r2, r2, #21
 80005b8:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 80005ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000628 <MX_TSC_Init+0x80>)
 80005bc:	2280      	movs	r2, #128	@ 0x80
 80005be:	0452      	lsls	r2, r2, #17
 80005c0:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 80005c2:	4b19      	ldr	r3, [pc, #100]	@ (8000628 <MX_TSC_Init+0x80>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 80005c8:	4b17      	ldr	r3, [pc, #92]	@ (8000628 <MX_TSC_Init+0x80>)
 80005ca:	2201      	movs	r2, #1
 80005cc:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 80005ce:	4b16      	ldr	r3, [pc, #88]	@ (8000628 <MX_TSC_Init+0x80>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 80005d4:	4b14      	ldr	r3, [pc, #80]	@ (8000628 <MX_TSC_Init+0x80>)
 80005d6:	2280      	movs	r2, #128	@ 0x80
 80005d8:	0192      	lsls	r2, r2, #6
 80005da:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 80005dc:	4b12      	ldr	r3, [pc, #72]	@ (8000628 <MX_TSC_Init+0x80>)
 80005de:	22a0      	movs	r2, #160	@ 0xa0
 80005e0:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 80005e2:	4b11      	ldr	r3, [pc, #68]	@ (8000628 <MX_TSC_Init+0x80>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 80005e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000628 <MX_TSC_Init+0x80>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	625a      	str	r2, [r3, #36]	@ 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 80005ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000628 <MX_TSC_Init+0x80>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	629a      	str	r2, [r3, #40]	@ 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 80005f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000628 <MX_TSC_Init+0x80>)
 80005f6:	222c      	movs	r2, #44	@ 0x2c
 80005f8:	2100      	movs	r1, #0
 80005fa:	5499      	strb	r1, [r3, r2]
  htsc.Init.ChannelIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO2;
 80005fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000628 <MX_TSC_Init+0x80>)
 80005fe:	2291      	movs	r2, #145	@ 0x91
 8000600:	0092      	lsls	r2, r2, #2
 8000602:	631a      	str	r2, [r3, #48]	@ 0x30
  htsc.Init.ShieldIOs = 0;
 8000604:	4b08      	ldr	r3, [pc, #32]	@ (8000628 <MX_TSC_Init+0x80>)
 8000606:	2200      	movs	r2, #0
 8000608:	635a      	str	r2, [r3, #52]	@ 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO4|TSC_GROUP2_IO4|TSC_GROUP3_IO3;
 800060a:	4b07      	ldr	r3, [pc, #28]	@ (8000628 <MX_TSC_Init+0x80>)
 800060c:	2291      	movs	r2, #145	@ 0x91
 800060e:	00d2      	lsls	r2, r2, #3
 8000610:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 8000612:	4b05      	ldr	r3, [pc, #20]	@ (8000628 <MX_TSC_Init+0x80>)
 8000614:	0018      	movs	r0, r3
 8000616:	f002 fb9d 	bl	8002d54 <HAL_TSC_Init>
 800061a:	1e03      	subs	r3, r0, #0
 800061c:	d001      	beq.n	8000622 <MX_TSC_Init+0x7a>
  {
    Error_Handler();
 800061e:	f000 f8a7 	bl	8000770 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */
  /* USER CODE END TSC_Init 2 */

}
 8000622:	46c0      	nop			@ (mov r8, r8)
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000168 	.word	0x20000168
 800062c:	40024000 	.word	0x40024000

08000630 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Init 0 */
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */
  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000634:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <MX_USB_PCD_Init+0x44>)
 8000636:	4a10      	ldr	r2, [pc, #64]	@ (8000678 <MX_USB_PCD_Init+0x48>)
 8000638:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800063a:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <MX_USB_PCD_Init+0x44>)
 800063c:	2208      	movs	r2, #8
 800063e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000640:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <MX_USB_PCD_Init+0x44>)
 8000642:	2202      	movs	r2, #2
 8000644:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000646:	4b0b      	ldr	r3, [pc, #44]	@ (8000674 <MX_USB_PCD_Init+0x44>)
 8000648:	2202      	movs	r2, #2
 800064a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800064c:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <MX_USB_PCD_Init+0x44>)
 800064e:	2200      	movs	r2, #0
 8000650:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000652:	4b08      	ldr	r3, [pc, #32]	@ (8000674 <MX_USB_PCD_Init+0x44>)
 8000654:	2200      	movs	r2, #0
 8000656:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000658:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <MX_USB_PCD_Init+0x44>)
 800065a:	2200      	movs	r2, #0
 800065c:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800065e:	4b05      	ldr	r3, [pc, #20]	@ (8000674 <MX_USB_PCD_Init+0x44>)
 8000660:	0018      	movs	r0, r3
 8000662:	f001 f96f 	bl	8001944 <HAL_PCD_Init>
 8000666:	1e03      	subs	r3, r0, #0
 8000668:	d001      	beq.n	800066e <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 800066a:	f000 f881 	bl	8000770 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */
  /* USER CODE END USB_Init 2 */

}
 800066e:	46c0      	nop			@ (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	200001ac 	.word	0x200001ac
 8000678:	40005c00 	.word	0x40005c00

0800067c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800067c:	b590      	push	{r4, r7, lr}
 800067e:	b089      	sub	sp, #36	@ 0x24
 8000680:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000682:	240c      	movs	r4, #12
 8000684:	193b      	adds	r3, r7, r4
 8000686:	0018      	movs	r0, r3
 8000688:	2314      	movs	r3, #20
 800068a:	001a      	movs	r2, r3
 800068c:	2100      	movs	r1, #0
 800068e:	f002 fc3d 	bl	8002f0c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000692:	4b34      	ldr	r3, [pc, #208]	@ (8000764 <MX_GPIO_Init+0xe8>)
 8000694:	695a      	ldr	r2, [r3, #20]
 8000696:	4b33      	ldr	r3, [pc, #204]	@ (8000764 <MX_GPIO_Init+0xe8>)
 8000698:	2180      	movs	r1, #128	@ 0x80
 800069a:	0309      	lsls	r1, r1, #12
 800069c:	430a      	orrs	r2, r1
 800069e:	615a      	str	r2, [r3, #20]
 80006a0:	4b30      	ldr	r3, [pc, #192]	@ (8000764 <MX_GPIO_Init+0xe8>)
 80006a2:	695a      	ldr	r2, [r3, #20]
 80006a4:	2380      	movs	r3, #128	@ 0x80
 80006a6:	031b      	lsls	r3, r3, #12
 80006a8:	4013      	ands	r3, r2
 80006aa:	60bb      	str	r3, [r7, #8]
 80006ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ae:	4b2d      	ldr	r3, [pc, #180]	@ (8000764 <MX_GPIO_Init+0xe8>)
 80006b0:	695a      	ldr	r2, [r3, #20]
 80006b2:	4b2c      	ldr	r3, [pc, #176]	@ (8000764 <MX_GPIO_Init+0xe8>)
 80006b4:	2180      	movs	r1, #128	@ 0x80
 80006b6:	0289      	lsls	r1, r1, #10
 80006b8:	430a      	orrs	r2, r1
 80006ba:	615a      	str	r2, [r3, #20]
 80006bc:	4b29      	ldr	r3, [pc, #164]	@ (8000764 <MX_GPIO_Init+0xe8>)
 80006be:	695a      	ldr	r2, [r3, #20]
 80006c0:	2380      	movs	r3, #128	@ 0x80
 80006c2:	029b      	lsls	r3, r3, #10
 80006c4:	4013      	ands	r3, r2
 80006c6:	607b      	str	r3, [r7, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ca:	4b26      	ldr	r3, [pc, #152]	@ (8000764 <MX_GPIO_Init+0xe8>)
 80006cc:	695a      	ldr	r2, [r3, #20]
 80006ce:	4b25      	ldr	r3, [pc, #148]	@ (8000764 <MX_GPIO_Init+0xe8>)
 80006d0:	2180      	movs	r1, #128	@ 0x80
 80006d2:	02c9      	lsls	r1, r1, #11
 80006d4:	430a      	orrs	r2, r1
 80006d6:	615a      	str	r2, [r3, #20]
 80006d8:	4b22      	ldr	r3, [pc, #136]	@ (8000764 <MX_GPIO_Init+0xe8>)
 80006da:	695a      	ldr	r2, [r3, #20]
 80006dc:	2380      	movs	r3, #128	@ 0x80
 80006de:	02db      	lsls	r3, r3, #11
 80006e0:	4013      	ands	r3, r2
 80006e2:	603b      	str	r3, [r7, #0]
 80006e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|EXT_RESET_Pin|GPIO_PIN_6|LD6_Pin
 80006e6:	4920      	ldr	r1, [pc, #128]	@ (8000768 <MX_GPIO_Init+0xec>)
 80006e8:	4b20      	ldr	r3, [pc, #128]	@ (800076c <MX_GPIO_Init+0xf0>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	0018      	movs	r0, r3
 80006ee:	f000 ffce 	bl	800168e <HAL_GPIO_WritePin>
                          |LD4_Pin|LD5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin EXT_RESET_Pin PC6 LD6_Pin
                           LD4_Pin LD5_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|EXT_RESET_Pin|GPIO_PIN_6|LD6_Pin
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	4a1c      	ldr	r2, [pc, #112]	@ (8000768 <MX_GPIO_Init+0xec>)
 80006f6:	601a      	str	r2, [r3, #0]
                          |LD4_Pin|LD5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f8:	193b      	adds	r3, r7, r4
 80006fa:	2201      	movs	r2, #1
 80006fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fe:	193b      	adds	r3, r7, r4
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000704:	193b      	adds	r3, r7, r4
 8000706:	2200      	movs	r2, #0
 8000708:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800070a:	193b      	adds	r3, r7, r4
 800070c:	4a17      	ldr	r2, [pc, #92]	@ (800076c <MX_GPIO_Init+0xf0>)
 800070e:	0019      	movs	r1, r3
 8000710:	0010      	movs	r0, r2
 8000712:	f000 fe27 	bl	8001364 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin;
 8000716:	0021      	movs	r1, r4
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2206      	movs	r2, #6
 800071c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800071e:	187b      	adds	r3, r7, r1
 8000720:	2290      	movs	r2, #144	@ 0x90
 8000722:	0352      	lsls	r2, r2, #13
 8000724:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000726:	187b      	adds	r3, r7, r1
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800072c:	000c      	movs	r4, r1
 800072e:	187b      	adds	r3, r7, r1
 8000730:	4a0e      	ldr	r2, [pc, #56]	@ (800076c <MX_GPIO_Init+0xf0>)
 8000732:	0019      	movs	r1, r3
 8000734:	0010      	movs	r0, r2
 8000736:	f000 fe15 	bl	8001364 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800073a:	0021      	movs	r1, r4
 800073c:	187b      	adds	r3, r7, r1
 800073e:	2201      	movs	r2, #1
 8000740:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000742:	187b      	adds	r3, r7, r1
 8000744:	2200      	movs	r2, #0
 8000746:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000748:	187b      	adds	r3, r7, r1
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800074e:	187a      	adds	r2, r7, r1
 8000750:	2390      	movs	r3, #144	@ 0x90
 8000752:	05db      	lsls	r3, r3, #23
 8000754:	0011      	movs	r1, r2
 8000756:	0018      	movs	r0, r3
 8000758:	f000 fe04 	bl	8001364 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800075c:	46c0      	nop			@ (mov r8, r8)
 800075e:	46bd      	mov	sp, r7
 8000760:	b009      	add	sp, #36	@ 0x24
 8000762:	bd90      	pop	{r4, r7, pc}
 8000764:	40021000 	.word	0x40021000
 8000768:	000003e1 	.word	0x000003e1
 800076c:	48000800 	.word	0x48000800

08000770 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000774:	46c0      	nop			@ (mov r8, r8)
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
	...

0800077c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000782:	4b0f      	ldr	r3, [pc, #60]	@ (80007c0 <HAL_MspInit+0x44>)
 8000784:	699a      	ldr	r2, [r3, #24]
 8000786:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <HAL_MspInit+0x44>)
 8000788:	2101      	movs	r1, #1
 800078a:	430a      	orrs	r2, r1
 800078c:	619a      	str	r2, [r3, #24]
 800078e:	4b0c      	ldr	r3, [pc, #48]	@ (80007c0 <HAL_MspInit+0x44>)
 8000790:	699b      	ldr	r3, [r3, #24]
 8000792:	2201      	movs	r2, #1
 8000794:	4013      	ands	r3, r2
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800079a:	4b09      	ldr	r3, [pc, #36]	@ (80007c0 <HAL_MspInit+0x44>)
 800079c:	69da      	ldr	r2, [r3, #28]
 800079e:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <HAL_MspInit+0x44>)
 80007a0:	2180      	movs	r1, #128	@ 0x80
 80007a2:	0549      	lsls	r1, r1, #21
 80007a4:	430a      	orrs	r2, r1
 80007a6:	61da      	str	r2, [r3, #28]
 80007a8:	4b05      	ldr	r3, [pc, #20]	@ (80007c0 <HAL_MspInit+0x44>)
 80007aa:	69da      	ldr	r2, [r3, #28]
 80007ac:	2380      	movs	r3, #128	@ 0x80
 80007ae:	055b      	lsls	r3, r3, #21
 80007b0:	4013      	ands	r3, r2
 80007b2:	603b      	str	r3, [r7, #0]
 80007b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b6:	46c0      	nop			@ (mov r8, r8)
 80007b8:	46bd      	mov	sp, r7
 80007ba:	b002      	add	sp, #8
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	40021000 	.word	0x40021000

080007c4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80007c4:	b590      	push	{r4, r7, lr}
 80007c6:	b08b      	sub	sp, #44	@ 0x2c
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	2414      	movs	r4, #20
 80007ce:	193b      	adds	r3, r7, r4
 80007d0:	0018      	movs	r0, r3
 80007d2:	2314      	movs	r3, #20
 80007d4:	001a      	movs	r2, r3
 80007d6:	2100      	movs	r1, #0
 80007d8:	f002 fb98 	bl	8002f0c <memset>
  if(hadc->Instance==ADC1)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a19      	ldr	r2, [pc, #100]	@ (8000848 <HAL_ADC_MspInit+0x84>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d12b      	bne.n	800083e <HAL_ADC_MspInit+0x7a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007e6:	4b19      	ldr	r3, [pc, #100]	@ (800084c <HAL_ADC_MspInit+0x88>)
 80007e8:	699a      	ldr	r2, [r3, #24]
 80007ea:	4b18      	ldr	r3, [pc, #96]	@ (800084c <HAL_ADC_MspInit+0x88>)
 80007ec:	2180      	movs	r1, #128	@ 0x80
 80007ee:	0089      	lsls	r1, r1, #2
 80007f0:	430a      	orrs	r2, r1
 80007f2:	619a      	str	r2, [r3, #24]
 80007f4:	4b15      	ldr	r3, [pc, #84]	@ (800084c <HAL_ADC_MspInit+0x88>)
 80007f6:	699a      	ldr	r2, [r3, #24]
 80007f8:	2380      	movs	r3, #128	@ 0x80
 80007fa:	009b      	lsls	r3, r3, #2
 80007fc:	4013      	ands	r3, r2
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000802:	4b12      	ldr	r3, [pc, #72]	@ (800084c <HAL_ADC_MspInit+0x88>)
 8000804:	695a      	ldr	r2, [r3, #20]
 8000806:	4b11      	ldr	r3, [pc, #68]	@ (800084c <HAL_ADC_MspInit+0x88>)
 8000808:	2180      	movs	r1, #128	@ 0x80
 800080a:	0289      	lsls	r1, r1, #10
 800080c:	430a      	orrs	r2, r1
 800080e:	615a      	str	r2, [r3, #20]
 8000810:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <HAL_ADC_MspInit+0x88>)
 8000812:	695a      	ldr	r2, [r3, #20]
 8000814:	2380      	movs	r3, #128	@ 0x80
 8000816:	029b      	lsls	r3, r3, #10
 8000818:	4013      	ands	r3, r2
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800081e:	193b      	adds	r3, r7, r4
 8000820:	2202      	movs	r2, #2
 8000822:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000824:	193b      	adds	r3, r7, r4
 8000826:	2203      	movs	r2, #3
 8000828:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	193b      	adds	r3, r7, r4
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000830:	193a      	adds	r2, r7, r4
 8000832:	2390      	movs	r3, #144	@ 0x90
 8000834:	05db      	lsls	r3, r3, #23
 8000836:	0011      	movs	r1, r2
 8000838:	0018      	movs	r0, r3
 800083a:	f000 fd93 	bl	8001364 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800083e:	46c0      	nop			@ (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b00b      	add	sp, #44	@ 0x2c
 8000844:	bd90      	pop	{r4, r7, pc}
 8000846:	46c0      	nop			@ (mov r8, r8)
 8000848:	40012400 	.word	0x40012400
 800084c:	40021000 	.word	0x40021000

08000850 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000850:	b590      	push	{r4, r7, lr}
 8000852:	b08b      	sub	sp, #44	@ 0x2c
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000858:	2414      	movs	r4, #20
 800085a:	193b      	adds	r3, r7, r4
 800085c:	0018      	movs	r0, r3
 800085e:	2314      	movs	r3, #20
 8000860:	001a      	movs	r2, r3
 8000862:	2100      	movs	r1, #0
 8000864:	f002 fb52 	bl	8002f0c <memset>
  if(hi2c->Instance==I2C2)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a1c      	ldr	r2, [pc, #112]	@ (80008e0 <HAL_I2C_MspInit+0x90>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d132      	bne.n	80008d8 <HAL_I2C_MspInit+0x88>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b1c      	ldr	r3, [pc, #112]	@ (80008e4 <HAL_I2C_MspInit+0x94>)
 8000874:	695a      	ldr	r2, [r3, #20]
 8000876:	4b1b      	ldr	r3, [pc, #108]	@ (80008e4 <HAL_I2C_MspInit+0x94>)
 8000878:	2180      	movs	r1, #128	@ 0x80
 800087a:	02c9      	lsls	r1, r1, #11
 800087c:	430a      	orrs	r2, r1
 800087e:	615a      	str	r2, [r3, #20]
 8000880:	4b18      	ldr	r3, [pc, #96]	@ (80008e4 <HAL_I2C_MspInit+0x94>)
 8000882:	695a      	ldr	r2, [r3, #20]
 8000884:	2380      	movs	r3, #128	@ 0x80
 8000886:	02db      	lsls	r3, r3, #11
 8000888:	4013      	ands	r3, r2
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 800088e:	193b      	adds	r3, r7, r4
 8000890:	22c0      	movs	r2, #192	@ 0xc0
 8000892:	0112      	lsls	r2, r2, #4
 8000894:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000896:	0021      	movs	r1, r4
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2212      	movs	r2, #18
 800089c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	2201      	movs	r2, #1
 80008a2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008a4:	187b      	adds	r3, r7, r1
 80008a6:	2203      	movs	r2, #3
 80008a8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	2201      	movs	r2, #1
 80008ae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	4a0d      	ldr	r2, [pc, #52]	@ (80008e8 <HAL_I2C_MspInit+0x98>)
 80008b4:	0019      	movs	r1, r3
 80008b6:	0010      	movs	r0, r2
 80008b8:	f000 fd54 	bl	8001364 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80008bc:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <HAL_I2C_MspInit+0x94>)
 80008be:	69da      	ldr	r2, [r3, #28]
 80008c0:	4b08      	ldr	r3, [pc, #32]	@ (80008e4 <HAL_I2C_MspInit+0x94>)
 80008c2:	2180      	movs	r1, #128	@ 0x80
 80008c4:	03c9      	lsls	r1, r1, #15
 80008c6:	430a      	orrs	r2, r1
 80008c8:	61da      	str	r2, [r3, #28]
 80008ca:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <HAL_I2C_MspInit+0x94>)
 80008cc:	69da      	ldr	r2, [r3, #28]
 80008ce:	2380      	movs	r3, #128	@ 0x80
 80008d0:	03db      	lsls	r3, r3, #15
 80008d2:	4013      	ands	r3, r2
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80008d8:	46c0      	nop			@ (mov r8, r8)
 80008da:	46bd      	mov	sp, r7
 80008dc:	b00b      	add	sp, #44	@ 0x2c
 80008de:	bd90      	pop	{r4, r7, pc}
 80008e0:	40005800 	.word	0x40005800
 80008e4:	40021000 	.word	0x40021000
 80008e8:	48000400 	.word	0x48000400

080008ec <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80008ec:	b590      	push	{r4, r7, lr}
 80008ee:	b08b      	sub	sp, #44	@ 0x2c
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f4:	2414      	movs	r4, #20
 80008f6:	193b      	adds	r3, r7, r4
 80008f8:	0018      	movs	r0, r3
 80008fa:	2314      	movs	r3, #20
 80008fc:	001a      	movs	r2, r3
 80008fe:	2100      	movs	r1, #0
 8000900:	f002 fb04 	bl	8002f0c <memset>
  if(hspi->Instance==SPI2)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a1c      	ldr	r2, [pc, #112]	@ (800097c <HAL_SPI_MspInit+0x90>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d132      	bne.n	8000974 <HAL_SPI_MspInit+0x88>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800090e:	4b1c      	ldr	r3, [pc, #112]	@ (8000980 <HAL_SPI_MspInit+0x94>)
 8000910:	69da      	ldr	r2, [r3, #28]
 8000912:	4b1b      	ldr	r3, [pc, #108]	@ (8000980 <HAL_SPI_MspInit+0x94>)
 8000914:	2180      	movs	r1, #128	@ 0x80
 8000916:	01c9      	lsls	r1, r1, #7
 8000918:	430a      	orrs	r2, r1
 800091a:	61da      	str	r2, [r3, #28]
 800091c:	4b18      	ldr	r3, [pc, #96]	@ (8000980 <HAL_SPI_MspInit+0x94>)
 800091e:	69da      	ldr	r2, [r3, #28]
 8000920:	2380      	movs	r3, #128	@ 0x80
 8000922:	01db      	lsls	r3, r3, #7
 8000924:	4013      	ands	r3, r2
 8000926:	613b      	str	r3, [r7, #16]
 8000928:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800092a:	4b15      	ldr	r3, [pc, #84]	@ (8000980 <HAL_SPI_MspInit+0x94>)
 800092c:	695a      	ldr	r2, [r3, #20]
 800092e:	4b14      	ldr	r3, [pc, #80]	@ (8000980 <HAL_SPI_MspInit+0x94>)
 8000930:	2180      	movs	r1, #128	@ 0x80
 8000932:	02c9      	lsls	r1, r1, #11
 8000934:	430a      	orrs	r2, r1
 8000936:	615a      	str	r2, [r3, #20]
 8000938:	4b11      	ldr	r3, [pc, #68]	@ (8000980 <HAL_SPI_MspInit+0x94>)
 800093a:	695a      	ldr	r2, [r3, #20]
 800093c:	2380      	movs	r3, #128	@ 0x80
 800093e:	02db      	lsls	r3, r3, #11
 8000940:	4013      	ands	r3, r2
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_MISO_Pin|SPI2_MOSI_Pin;
 8000946:	193b      	adds	r3, r7, r4
 8000948:	22e0      	movs	r2, #224	@ 0xe0
 800094a:	0212      	lsls	r2, r2, #8
 800094c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094e:	0021      	movs	r1, r4
 8000950:	187b      	adds	r3, r7, r1
 8000952:	2202      	movs	r2, #2
 8000954:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000956:	187b      	adds	r3, r7, r1
 8000958:	2200      	movs	r2, #0
 800095a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800095c:	187b      	adds	r3, r7, r1
 800095e:	2203      	movs	r2, #3
 8000960:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2200      	movs	r2, #0
 8000966:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000968:	187b      	adds	r3, r7, r1
 800096a:	4a06      	ldr	r2, [pc, #24]	@ (8000984 <HAL_SPI_MspInit+0x98>)
 800096c:	0019      	movs	r1, r3
 800096e:	0010      	movs	r0, r2
 8000970:	f000 fcf8 	bl	8001364 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000974:	46c0      	nop			@ (mov r8, r8)
 8000976:	46bd      	mov	sp, r7
 8000978:	b00b      	add	sp, #44	@ 0x2c
 800097a:	bd90      	pop	{r4, r7, pc}
 800097c:	40003800 	.word	0x40003800
 8000980:	40021000 	.word	0x40021000
 8000984:	48000400 	.word	0x48000400

08000988 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a0d      	ldr	r2, [pc, #52]	@ (80009cc <HAL_TIM_Base_MspInit+0x44>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d113      	bne.n	80009c2 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800099a:	4b0d      	ldr	r3, [pc, #52]	@ (80009d0 <HAL_TIM_Base_MspInit+0x48>)
 800099c:	69da      	ldr	r2, [r3, #28]
 800099e:	4b0c      	ldr	r3, [pc, #48]	@ (80009d0 <HAL_TIM_Base_MspInit+0x48>)
 80009a0:	2110      	movs	r1, #16
 80009a2:	430a      	orrs	r2, r1
 80009a4:	61da      	str	r2, [r3, #28]
 80009a6:	4b0a      	ldr	r3, [pc, #40]	@ (80009d0 <HAL_TIM_Base_MspInit+0x48>)
 80009a8:	69db      	ldr	r3, [r3, #28]
 80009aa:	2210      	movs	r2, #16
 80009ac:	4013      	ands	r3, r2
 80009ae:	60fb      	str	r3, [r7, #12]
 80009b0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80009b2:	2200      	movs	r2, #0
 80009b4:	2100      	movs	r1, #0
 80009b6:	2011      	movs	r0, #17
 80009b8:	f000 fca2 	bl	8001300 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80009bc:	2011      	movs	r0, #17
 80009be:	f000 fcb4 	bl	800132a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80009c2:	46c0      	nop			@ (mov r8, r8)
 80009c4:	46bd      	mov	sp, r7
 80009c6:	b004      	add	sp, #16
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	46c0      	nop			@ (mov r8, r8)
 80009cc:	40001000 	.word	0x40001000
 80009d0:	40021000 	.word	0x40021000

080009d4 <HAL_TSC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htsc: TSC handle pointer
  * @retval None
  */
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 80009d4:	b590      	push	{r4, r7, lr}
 80009d6:	b08b      	sub	sp, #44	@ 0x2c
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009dc:	2414      	movs	r4, #20
 80009de:	193b      	adds	r3, r7, r4
 80009e0:	0018      	movs	r0, r3
 80009e2:	2314      	movs	r3, #20
 80009e4:	001a      	movs	r2, r3
 80009e6:	2100      	movs	r1, #0
 80009e8:	f002 fa90 	bl	8002f0c <memset>
  if(htsc->Instance==TSC)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a44      	ldr	r2, [pc, #272]	@ (8000b04 <HAL_TSC_MspInit+0x130>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d000      	beq.n	80009f8 <HAL_TSC_MspInit+0x24>
 80009f6:	e080      	b.n	8000afa <HAL_TSC_MspInit+0x126>
  {
    /* USER CODE BEGIN TSC_MspInit 0 */

    /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 80009f8:	4b43      	ldr	r3, [pc, #268]	@ (8000b08 <HAL_TSC_MspInit+0x134>)
 80009fa:	695a      	ldr	r2, [r3, #20]
 80009fc:	4b42      	ldr	r3, [pc, #264]	@ (8000b08 <HAL_TSC_MspInit+0x134>)
 80009fe:	2180      	movs	r1, #128	@ 0x80
 8000a00:	0449      	lsls	r1, r1, #17
 8000a02:	430a      	orrs	r2, r1
 8000a04:	615a      	str	r2, [r3, #20]
 8000a06:	4b40      	ldr	r3, [pc, #256]	@ (8000b08 <HAL_TSC_MspInit+0x134>)
 8000a08:	695a      	ldr	r2, [r3, #20]
 8000a0a:	2380      	movs	r3, #128	@ 0x80
 8000a0c:	045b      	lsls	r3, r3, #17
 8000a0e:	4013      	ands	r3, r2
 8000a10:	613b      	str	r3, [r7, #16]
 8000a12:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a14:	4b3c      	ldr	r3, [pc, #240]	@ (8000b08 <HAL_TSC_MspInit+0x134>)
 8000a16:	695a      	ldr	r2, [r3, #20]
 8000a18:	4b3b      	ldr	r3, [pc, #236]	@ (8000b08 <HAL_TSC_MspInit+0x134>)
 8000a1a:	2180      	movs	r1, #128	@ 0x80
 8000a1c:	0289      	lsls	r1, r1, #10
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	615a      	str	r2, [r3, #20]
 8000a22:	4b39      	ldr	r3, [pc, #228]	@ (8000b08 <HAL_TSC_MspInit+0x134>)
 8000a24:	695a      	ldr	r2, [r3, #20]
 8000a26:	2380      	movs	r3, #128	@ 0x80
 8000a28:	029b      	lsls	r3, r3, #10
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a30:	4b35      	ldr	r3, [pc, #212]	@ (8000b08 <HAL_TSC_MspInit+0x134>)
 8000a32:	695a      	ldr	r2, [r3, #20]
 8000a34:	4b34      	ldr	r3, [pc, #208]	@ (8000b08 <HAL_TSC_MspInit+0x134>)
 8000a36:	2180      	movs	r1, #128	@ 0x80
 8000a38:	02c9      	lsls	r1, r1, #11
 8000a3a:	430a      	orrs	r2, r1
 8000a3c:	615a      	str	r2, [r3, #20]
 8000a3e:	4b32      	ldr	r3, [pc, #200]	@ (8000b08 <HAL_TSC_MspInit+0x134>)
 8000a40:	695a      	ldr	r2, [r3, #20]
 8000a42:	2380      	movs	r3, #128	@ 0x80
 8000a44:	02db      	lsls	r3, r3, #11
 8000a46:	4013      	ands	r3, r2
 8000a48:	60bb      	str	r3, [r7, #8]
 8000a4a:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TSC_G2_IO3
    PA7     ------> TSC_G2_IO4
    PB0     ------> TSC_G3_IO2
    PB1     ------> TSC_G3_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000a4c:	193b      	adds	r3, r7, r4
 8000a4e:	2244      	movs	r2, #68	@ 0x44
 8000a50:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	2202      	movs	r2, #2
 8000a56:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	193b      	adds	r3, r7, r4
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5e:	193b      	adds	r3, r7, r4
 8000a60:	2200      	movs	r2, #0
 8000a62:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000a64:	193b      	adds	r3, r7, r4
 8000a66:	2203      	movs	r2, #3
 8000a68:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6a:	193a      	adds	r2, r7, r4
 8000a6c:	2390      	movs	r3, #144	@ 0x90
 8000a6e:	05db      	lsls	r3, r3, #23
 8000a70:	0011      	movs	r1, r2
 8000a72:	0018      	movs	r0, r3
 8000a74:	f000 fc76 	bl	8001364 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 8000a78:	193b      	adds	r3, r7, r4
 8000a7a:	2288      	movs	r2, #136	@ 0x88
 8000a7c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a7e:	193b      	adds	r3, r7, r4
 8000a80:	2212      	movs	r2, #18
 8000a82:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	193b      	adds	r3, r7, r4
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8a:	193b      	adds	r3, r7, r4
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000a90:	193b      	adds	r3, r7, r4
 8000a92:	2203      	movs	r2, #3
 8000a94:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	193a      	adds	r2, r7, r4
 8000a98:	2390      	movs	r3, #144	@ 0x90
 8000a9a:	05db      	lsls	r3, r3, #23
 8000a9c:	0011      	movs	r1, r2
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f000 fc60 	bl	8001364 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000aa4:	193b      	adds	r3, r7, r4
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aaa:	193b      	adds	r3, r7, r4
 8000aac:	2202      	movs	r2, #2
 8000aae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	193b      	adds	r3, r7, r4
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab6:	193b      	adds	r3, r7, r4
 8000ab8:	2200      	movs	r2, #0
 8000aba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000abc:	193b      	adds	r3, r7, r4
 8000abe:	2203      	movs	r2, #3
 8000ac0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac2:	193b      	adds	r3, r7, r4
 8000ac4:	4a11      	ldr	r2, [pc, #68]	@ (8000b0c <HAL_TSC_MspInit+0x138>)
 8000ac6:	0019      	movs	r1, r3
 8000ac8:	0010      	movs	r0, r2
 8000aca:	f000 fc4b 	bl	8001364 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ace:	0021      	movs	r1, r4
 8000ad0:	187b      	adds	r3, r7, r1
 8000ad2:	2202      	movs	r2, #2
 8000ad4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ad6:	187b      	adds	r3, r7, r1
 8000ad8:	2212      	movs	r2, #18
 8000ada:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	187b      	adds	r3, r7, r1
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae2:	187b      	adds	r3, r7, r1
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000ae8:	187b      	adds	r3, r7, r1
 8000aea:	2203      	movs	r2, #3
 8000aec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aee:	187b      	adds	r3, r7, r1
 8000af0:	4a06      	ldr	r2, [pc, #24]	@ (8000b0c <HAL_TSC_MspInit+0x138>)
 8000af2:	0019      	movs	r1, r3
 8000af4:	0010      	movs	r0, r2
 8000af6:	f000 fc35 	bl	8001364 <HAL_GPIO_Init>

    /* USER CODE END TSC_MspInit 1 */

  }

}
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	46bd      	mov	sp, r7
 8000afe:	b00b      	add	sp, #44	@ 0x2c
 8000b00:	bd90      	pop	{r4, r7, pc}
 8000b02:	46c0      	nop			@ (mov r8, r8)
 8000b04:	40024000 	.word	0x40024000
 8000b08:	40021000 	.word	0x40021000
 8000b0c:	48000400 	.word	0x48000400

08000b10 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b48 <HAL_PCD_MspInit+0x38>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d10d      	bne.n	8000b3e <HAL_PCD_MspInit+0x2e>
  {
    /* USER CODE BEGIN USB_MspInit 0 */

    /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000b22:	4b0a      	ldr	r3, [pc, #40]	@ (8000b4c <HAL_PCD_MspInit+0x3c>)
 8000b24:	69da      	ldr	r2, [r3, #28]
 8000b26:	4b09      	ldr	r3, [pc, #36]	@ (8000b4c <HAL_PCD_MspInit+0x3c>)
 8000b28:	2180      	movs	r1, #128	@ 0x80
 8000b2a:	0409      	lsls	r1, r1, #16
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	61da      	str	r2, [r3, #28]
 8000b30:	4b06      	ldr	r3, [pc, #24]	@ (8000b4c <HAL_PCD_MspInit+0x3c>)
 8000b32:	69da      	ldr	r2, [r3, #28]
 8000b34:	2380      	movs	r3, #128	@ 0x80
 8000b36:	041b      	lsls	r3, r3, #16
 8000b38:	4013      	ands	r3, r2
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_MspInit 1 */

  }

}
 8000b3e:	46c0      	nop			@ (mov r8, r8)
 8000b40:	46bd      	mov	sp, r7
 8000b42:	b004      	add	sp, #16
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	46c0      	nop			@ (mov r8, r8)
 8000b48:	40005c00 	.word	0x40005c00
 8000b4c:	40021000 	.word	0x40021000

08000b50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b54:	46c0      	nop			@ (mov r8, r8)
 8000b56:	e7fd      	b.n	8000b54 <NMI_Handler+0x4>

08000b58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b5c:	46c0      	nop			@ (mov r8, r8)
 8000b5e:	e7fd      	b.n	8000b5c <HardFault_Handler+0x4>

08000b60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b64:	46c0      	nop			@ (mov r8, r8)
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b6e:	46c0      	nop			@ (mov r8, r8)
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b78:	f000 f888 	bl	8000c8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b7c:	46c0      	nop			@ (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000b88:	4b03      	ldr	r3, [pc, #12]	@ (8000b98 <TIM6_DAC_IRQHandler+0x14>)
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f001 fed0 	bl	8002930 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000b90:	46c0      	nop			@ (mov r8, r8)
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	46c0      	nop			@ (mov r8, r8)
 8000b98:	20000120 	.word	0x20000120

08000b9c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000ba0:	46c0      	nop			@ (mov r8, r8)
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
	...

08000ba8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ba8:	480d      	ldr	r0, [pc, #52]	@ (8000be0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000baa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bac:	f7ff fff6 	bl	8000b9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bb0:	480c      	ldr	r0, [pc, #48]	@ (8000be4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bb2:	490d      	ldr	r1, [pc, #52]	@ (8000be8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bec <LoopForever+0xe>)
  movs r3, #0
 8000bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb8:	e002      	b.n	8000bc0 <LoopCopyDataInit>

08000bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bbe:	3304      	adds	r3, #4

08000bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc4:	d3f9      	bcc.n	8000bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bc8:	4c0a      	ldr	r4, [pc, #40]	@ (8000bf4 <LoopForever+0x16>)
  movs r3, #0
 8000bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bcc:	e001      	b.n	8000bd2 <LoopFillZerobss>

08000bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd0:	3204      	adds	r2, #4

08000bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd4:	d3fb      	bcc.n	8000bce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000bd6:	f002 f9a1 	bl	8002f1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bda:	f7ff fb21 	bl	8000220 <main>

08000bde <LoopForever>:

LoopForever:
    b LoopForever
 8000bde:	e7fe      	b.n	8000bde <LoopForever>
  ldr   r0, =_estack
 8000be0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000be4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000bec:	08002fb4 	.word	0x08002fb4
  ldr r2, =_sbss
 8000bf0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000bf4:	2000048c 	.word	0x2000048c

08000bf8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bf8:	e7fe      	b.n	8000bf8 <ADC1_COMP_IRQHandler>
	...

08000bfc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c00:	4b07      	ldr	r3, [pc, #28]	@ (8000c20 <HAL_Init+0x24>)
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	4b06      	ldr	r3, [pc, #24]	@ (8000c20 <HAL_Init+0x24>)
 8000c06:	2110      	movs	r1, #16
 8000c08:	430a      	orrs	r2, r1
 8000c0a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	f000 f809 	bl	8000c24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c12:	f7ff fdb3 	bl	800077c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c16:	2300      	movs	r3, #0
}
 8000c18:	0018      	movs	r0, r3
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	46c0      	nop			@ (mov r8, r8)
 8000c20:	40022000 	.word	0x40022000

08000c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c24:	b590      	push	{r4, r7, lr}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c2c:	4b14      	ldr	r3, [pc, #80]	@ (8000c80 <HAL_InitTick+0x5c>)
 8000c2e:	681c      	ldr	r4, [r3, #0]
 8000c30:	4b14      	ldr	r3, [pc, #80]	@ (8000c84 <HAL_InitTick+0x60>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	0019      	movs	r1, r3
 8000c36:	23fa      	movs	r3, #250	@ 0xfa
 8000c38:	0098      	lsls	r0, r3, #2
 8000c3a:	f7ff fa65 	bl	8000108 <__udivsi3>
 8000c3e:	0003      	movs	r3, r0
 8000c40:	0019      	movs	r1, r3
 8000c42:	0020      	movs	r0, r4
 8000c44:	f7ff fa60 	bl	8000108 <__udivsi3>
 8000c48:	0003      	movs	r3, r0
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f000 fb7d 	bl	800134a <HAL_SYSTICK_Config>
 8000c50:	1e03      	subs	r3, r0, #0
 8000c52:	d001      	beq.n	8000c58 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c54:	2301      	movs	r3, #1
 8000c56:	e00f      	b.n	8000c78 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2b03      	cmp	r3, #3
 8000c5c:	d80b      	bhi.n	8000c76 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c5e:	6879      	ldr	r1, [r7, #4]
 8000c60:	2301      	movs	r3, #1
 8000c62:	425b      	negs	r3, r3
 8000c64:	2200      	movs	r2, #0
 8000c66:	0018      	movs	r0, r3
 8000c68:	f000 fb4a 	bl	8001300 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c6c:	4b06      	ldr	r3, [pc, #24]	@ (8000c88 <HAL_InitTick+0x64>)
 8000c6e:	687a      	ldr	r2, [r7, #4]
 8000c70:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000c72:	2300      	movs	r3, #0
 8000c74:	e000      	b.n	8000c78 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
}
 8000c78:	0018      	movs	r0, r3
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	b003      	add	sp, #12
 8000c7e:	bd90      	pop	{r4, r7, pc}
 8000c80:	20000000 	.word	0x20000000
 8000c84:	20000008 	.word	0x20000008
 8000c88:	20000004 	.word	0x20000004

08000c8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c90:	4b05      	ldr	r3, [pc, #20]	@ (8000ca8 <HAL_IncTick+0x1c>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	001a      	movs	r2, r3
 8000c96:	4b05      	ldr	r3, [pc, #20]	@ (8000cac <HAL_IncTick+0x20>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	18d2      	adds	r2, r2, r3
 8000c9c:	4b03      	ldr	r3, [pc, #12]	@ (8000cac <HAL_IncTick+0x20>)
 8000c9e:	601a      	str	r2, [r3, #0]
}
 8000ca0:	46c0      	nop			@ (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	46c0      	nop			@ (mov r8, r8)
 8000ca8:	20000008 	.word	0x20000008
 8000cac:	20000488 	.word	0x20000488

08000cb0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb4:	4b02      	ldr	r3, [pc, #8]	@ (8000cc0 <HAL_GetTick+0x10>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
}
 8000cb8:	0018      	movs	r0, r3
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	46c0      	nop			@ (mov r8, r8)
 8000cc0:	20000488 	.word	0x20000488

08000cc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ccc:	f7ff fff0 	bl	8000cb0 <HAL_GetTick>
 8000cd0:	0003      	movs	r3, r0
 8000cd2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	3301      	adds	r3, #1
 8000cdc:	d005      	beq.n	8000cea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cde:	4b0a      	ldr	r3, [pc, #40]	@ (8000d08 <HAL_Delay+0x44>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	001a      	movs	r2, r3
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	189b      	adds	r3, r3, r2
 8000ce8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000cea:	46c0      	nop			@ (mov r8, r8)
 8000cec:	f7ff ffe0 	bl	8000cb0 <HAL_GetTick>
 8000cf0:	0002      	movs	r2, r0
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d8f7      	bhi.n	8000cec <HAL_Delay+0x28>
  {
  }
}
 8000cfc:	46c0      	nop			@ (mov r8, r8)
 8000cfe:	46c0      	nop			@ (mov r8, r8)
 8000d00:	46bd      	mov	sp, r7
 8000d02:	b004      	add	sp, #16
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	46c0      	nop			@ (mov r8, r8)
 8000d08:	20000008 	.word	0x20000008

08000d0c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d14:	230f      	movs	r3, #15
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	2200      	movs	r2, #0
 8000d1a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d101      	bne.n	8000d2a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e125      	b.n	8000f76 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d10a      	bne.n	8000d48 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2200      	movs	r2, #0
 8000d36:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2234      	movs	r2, #52	@ 0x34
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	0018      	movs	r0, r3
 8000d44:	f7ff fd3e 	bl	80007c4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d4c:	2210      	movs	r2, #16
 8000d4e:	4013      	ands	r3, r2
 8000d50:	d000      	beq.n	8000d54 <HAL_ADC_Init+0x48>
 8000d52:	e103      	b.n	8000f5c <HAL_ADC_Init+0x250>
 8000d54:	230f      	movs	r3, #15
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d000      	beq.n	8000d60 <HAL_ADC_Init+0x54>
 8000d5e:	e0fd      	b.n	8000f5c <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	689b      	ldr	r3, [r3, #8]
 8000d66:	2204      	movs	r2, #4
 8000d68:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000d6a:	d000      	beq.n	8000d6e <HAL_ADC_Init+0x62>
 8000d6c:	e0f6      	b.n	8000f5c <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d72:	4a83      	ldr	r2, [pc, #524]	@ (8000f80 <HAL_ADC_Init+0x274>)
 8000d74:	4013      	ands	r3, r2
 8000d76:	2202      	movs	r2, #2
 8000d78:	431a      	orrs	r2, r3
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	2203      	movs	r2, #3
 8000d86:	4013      	ands	r3, r2
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d112      	bne.n	8000db2 <HAL_ADC_Init+0xa6>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2201      	movs	r2, #1
 8000d94:	4013      	ands	r3, r2
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d009      	beq.n	8000dae <HAL_ADC_Init+0xa2>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	68da      	ldr	r2, [r3, #12]
 8000da0:	2380      	movs	r3, #128	@ 0x80
 8000da2:	021b      	lsls	r3, r3, #8
 8000da4:	401a      	ands	r2, r3
 8000da6:	2380      	movs	r3, #128	@ 0x80
 8000da8:	021b      	lsls	r3, r3, #8
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d101      	bne.n	8000db2 <HAL_ADC_Init+0xa6>
 8000dae:	2301      	movs	r3, #1
 8000db0:	e000      	b.n	8000db4 <HAL_ADC_Init+0xa8>
 8000db2:	2300      	movs	r3, #0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d116      	bne.n	8000de6 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	68db      	ldr	r3, [r3, #12]
 8000dbe:	2218      	movs	r2, #24
 8000dc0:	4393      	bics	r3, r2
 8000dc2:	0019      	movs	r1, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	689a      	ldr	r2, [r3, #8]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	430a      	orrs	r2, r1
 8000dce:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	691b      	ldr	r3, [r3, #16]
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	0899      	lsrs	r1, r3, #2
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685a      	ldr	r2, [r3, #4]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	430a      	orrs	r2, r1
 8000de4:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	68da      	ldr	r2, [r3, #12]
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4964      	ldr	r1, [pc, #400]	@ (8000f84 <HAL_ADC_Init+0x278>)
 8000df2:	400a      	ands	r2, r1
 8000df4:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	7e1b      	ldrb	r3, [r3, #24]
 8000dfa:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	7e5b      	ldrb	r3, [r3, #25]
 8000e00:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e02:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	7e9b      	ldrb	r3, [r3, #26]
 8000e08:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000e0a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d002      	beq.n	8000e1a <HAL_ADC_Init+0x10e>
 8000e14:	2380      	movs	r3, #128	@ 0x80
 8000e16:	015b      	lsls	r3, r3, #5
 8000e18:	e000      	b.n	8000e1c <HAL_ADC_Init+0x110>
 8000e1a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000e1c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000e22:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	691b      	ldr	r3, [r3, #16]
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	d101      	bne.n	8000e30 <HAL_ADC_Init+0x124>
 8000e2c:	2304      	movs	r3, #4
 8000e2e:	e000      	b.n	8000e32 <HAL_ADC_Init+0x126>
 8000e30:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000e32:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2124      	movs	r1, #36	@ 0x24
 8000e38:	5c5b      	ldrb	r3, [r3, r1]
 8000e3a:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000e3c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e3e:	68ba      	ldr	r2, [r7, #8]
 8000e40:	4313      	orrs	r3, r2
 8000e42:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	7edb      	ldrb	r3, [r3, #27]
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d115      	bne.n	8000e78 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	7e9b      	ldrb	r3, [r3, #26]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d105      	bne.n	8000e60 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	2280      	movs	r2, #128	@ 0x80
 8000e58:	0252      	lsls	r2, r2, #9
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	60bb      	str	r3, [r7, #8]
 8000e5e:	e00b      	b.n	8000e78 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e64:	2220      	movs	r2, #32
 8000e66:	431a      	orrs	r2, r3
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e70:	2201      	movs	r2, #1
 8000e72:	431a      	orrs	r2, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	69da      	ldr	r2, [r3, #28]
 8000e7c:	23c2      	movs	r3, #194	@ 0xc2
 8000e7e:	33ff      	adds	r3, #255	@ 0xff
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d007      	beq.n	8000e94 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	68ba      	ldr	r2, [r7, #8]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	68d9      	ldr	r1, [r3, #12]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	68ba      	ldr	r2, [r7, #8]
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ea8:	2380      	movs	r3, #128	@ 0x80
 8000eaa:	055b      	lsls	r3, r3, #21
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d01b      	beq.n	8000ee8 <HAL_ADC_Init+0x1dc>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d017      	beq.n	8000ee8 <HAL_ADC_Init+0x1dc>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d013      	beq.n	8000ee8 <HAL_ADC_Init+0x1dc>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ec4:	2b03      	cmp	r3, #3
 8000ec6:	d00f      	beq.n	8000ee8 <HAL_ADC_Init+0x1dc>
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ecc:	2b04      	cmp	r3, #4
 8000ece:	d00b      	beq.n	8000ee8 <HAL_ADC_Init+0x1dc>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ed4:	2b05      	cmp	r3, #5
 8000ed6:	d007      	beq.n	8000ee8 <HAL_ADC_Init+0x1dc>
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000edc:	2b06      	cmp	r3, #6
 8000ede:	d003      	beq.n	8000ee8 <HAL_ADC_Init+0x1dc>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ee4:	2b07      	cmp	r3, #7
 8000ee6:	d112      	bne.n	8000f0e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	695a      	ldr	r2, [r3, #20]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2107      	movs	r1, #7
 8000ef4:	438a      	bics	r2, r1
 8000ef6:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	6959      	ldr	r1, [r3, #20]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f02:	2207      	movs	r2, #7
 8000f04:	401a      	ands	r2, r3
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	430a      	orrs	r2, r1
 8000f0c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	4a1c      	ldr	r2, [pc, #112]	@ (8000f88 <HAL_ADC_Init+0x27c>)
 8000f16:	4013      	ands	r3, r2
 8000f18:	68ba      	ldr	r2, [r7, #8]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d10b      	bne.n	8000f36 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2200      	movs	r2, #0
 8000f22:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f28:	2203      	movs	r2, #3
 8000f2a:	4393      	bics	r3, r2
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	431a      	orrs	r2, r3
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000f34:	e01c      	b.n	8000f70 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f3a:	2212      	movs	r2, #18
 8000f3c:	4393      	bics	r3, r2
 8000f3e:	2210      	movs	r2, #16
 8000f40:	431a      	orrs	r2, r3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	431a      	orrs	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000f52:	230f      	movs	r3, #15
 8000f54:	18fb      	adds	r3, r7, r3
 8000f56:	2201      	movs	r2, #1
 8000f58:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000f5a:	e009      	b.n	8000f70 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f60:	2210      	movs	r2, #16
 8000f62:	431a      	orrs	r2, r3
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000f68:	230f      	movs	r3, #15
 8000f6a:	18fb      	adds	r3, r7, r3
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000f70:	230f      	movs	r3, #15
 8000f72:	18fb      	adds	r3, r7, r3
 8000f74:	781b      	ldrb	r3, [r3, #0]
}
 8000f76:	0018      	movs	r0, r3
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	b004      	add	sp, #16
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	46c0      	nop			@ (mov r8, r8)
 8000f80:	fffffefd 	.word	0xfffffefd
 8000f84:	fffe0219 	.word	0xfffe0219
 8000f88:	833fffe7 	.word	0x833fffe7

08000f8c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f96:	230f      	movs	r3, #15
 8000f98:	18fb      	adds	r3, r7, r3
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000fa6:	2380      	movs	r3, #128	@ 0x80
 8000fa8:	055b      	lsls	r3, r3, #21
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d011      	beq.n	8000fd2 <HAL_ADC_ConfigChannel+0x46>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d00d      	beq.n	8000fd2 <HAL_ADC_ConfigChannel+0x46>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d009      	beq.n	8000fd2 <HAL_ADC_ConfigChannel+0x46>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fc2:	2b03      	cmp	r3, #3
 8000fc4:	d005      	beq.n	8000fd2 <HAL_ADC_ConfigChannel+0x46>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	d001      	beq.n	8000fd2 <HAL_ADC_ConfigChannel+0x46>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2234      	movs	r2, #52	@ 0x34
 8000fd6:	5c9b      	ldrb	r3, [r3, r2]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d101      	bne.n	8000fe0 <HAL_ADC_ConfigChannel+0x54>
 8000fdc:	2302      	movs	r3, #2
 8000fde:	e0d0      	b.n	8001182 <HAL_ADC_ConfigChannel+0x1f6>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2234      	movs	r2, #52	@ 0x34
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	2204      	movs	r2, #4
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	d000      	beq.n	8000ff6 <HAL_ADC_ConfigChannel+0x6a>
 8000ff4:	e0b4      	b.n	8001160 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	4a64      	ldr	r2, [pc, #400]	@ (800118c <HAL_ADC_ConfigChannel+0x200>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d100      	bne.n	8001002 <HAL_ADC_ConfigChannel+0x76>
 8001000:	e082      	b.n	8001108 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2201      	movs	r2, #1
 800100e:	409a      	lsls	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	430a      	orrs	r2, r1
 8001016:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800101c:	2380      	movs	r3, #128	@ 0x80
 800101e:	055b      	lsls	r3, r3, #21
 8001020:	429a      	cmp	r2, r3
 8001022:	d037      	beq.n	8001094 <HAL_ADC_ConfigChannel+0x108>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001028:	2b01      	cmp	r3, #1
 800102a:	d033      	beq.n	8001094 <HAL_ADC_ConfigChannel+0x108>
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001030:	2b02      	cmp	r3, #2
 8001032:	d02f      	beq.n	8001094 <HAL_ADC_ConfigChannel+0x108>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001038:	2b03      	cmp	r3, #3
 800103a:	d02b      	beq.n	8001094 <HAL_ADC_ConfigChannel+0x108>
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001040:	2b04      	cmp	r3, #4
 8001042:	d027      	beq.n	8001094 <HAL_ADC_ConfigChannel+0x108>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001048:	2b05      	cmp	r3, #5
 800104a:	d023      	beq.n	8001094 <HAL_ADC_ConfigChannel+0x108>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001050:	2b06      	cmp	r3, #6
 8001052:	d01f      	beq.n	8001094 <HAL_ADC_ConfigChannel+0x108>
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001058:	2b07      	cmp	r3, #7
 800105a:	d01b      	beq.n	8001094 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	689a      	ldr	r2, [r3, #8]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	2107      	movs	r1, #7
 8001068:	400b      	ands	r3, r1
 800106a:	429a      	cmp	r2, r3
 800106c:	d012      	beq.n	8001094 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	695a      	ldr	r2, [r3, #20]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2107      	movs	r1, #7
 800107a:	438a      	bics	r2, r1
 800107c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	6959      	ldr	r1, [r3, #20]
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	689b      	ldr	r3, [r3, #8]
 8001088:	2207      	movs	r2, #7
 800108a:	401a      	ands	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	430a      	orrs	r2, r1
 8001092:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b10      	cmp	r3, #16
 800109a:	d007      	beq.n	80010ac <HAL_ADC_ConfigChannel+0x120>
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2b11      	cmp	r3, #17
 80010a2:	d003      	beq.n	80010ac <HAL_ADC_ConfigChannel+0x120>
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b12      	cmp	r3, #18
 80010aa:	d163      	bne.n	8001174 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80010ac:	4b38      	ldr	r3, [pc, #224]	@ (8001190 <HAL_ADC_ConfigChannel+0x204>)
 80010ae:	6819      	ldr	r1, [r3, #0]
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b10      	cmp	r3, #16
 80010b6:	d009      	beq.n	80010cc <HAL_ADC_ConfigChannel+0x140>
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b11      	cmp	r3, #17
 80010be:	d102      	bne.n	80010c6 <HAL_ADC_ConfigChannel+0x13a>
 80010c0:	2380      	movs	r3, #128	@ 0x80
 80010c2:	03db      	lsls	r3, r3, #15
 80010c4:	e004      	b.n	80010d0 <HAL_ADC_ConfigChannel+0x144>
 80010c6:	2380      	movs	r3, #128	@ 0x80
 80010c8:	045b      	lsls	r3, r3, #17
 80010ca:	e001      	b.n	80010d0 <HAL_ADC_ConfigChannel+0x144>
 80010cc:	2380      	movs	r3, #128	@ 0x80
 80010ce:	041b      	lsls	r3, r3, #16
 80010d0:	4a2f      	ldr	r2, [pc, #188]	@ (8001190 <HAL_ADC_ConfigChannel+0x204>)
 80010d2:	430b      	orrs	r3, r1
 80010d4:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2b10      	cmp	r3, #16
 80010dc:	d14a      	bne.n	8001174 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80010de:	4b2d      	ldr	r3, [pc, #180]	@ (8001194 <HAL_ADC_ConfigChannel+0x208>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	492d      	ldr	r1, [pc, #180]	@ (8001198 <HAL_ADC_ConfigChannel+0x20c>)
 80010e4:	0018      	movs	r0, r3
 80010e6:	f7ff f80f 	bl	8000108 <__udivsi3>
 80010ea:	0003      	movs	r3, r0
 80010ec:	001a      	movs	r2, r3
 80010ee:	0013      	movs	r3, r2
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	189b      	adds	r3, r3, r2
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80010f8:	e002      	b.n	8001100 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	3b01      	subs	r3, #1
 80010fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d1f9      	bne.n	80010fa <HAL_ADC_ConfigChannel+0x16e>
 8001106:	e035      	b.n	8001174 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2101      	movs	r1, #1
 8001114:	4099      	lsls	r1, r3
 8001116:	000b      	movs	r3, r1
 8001118:	43d9      	mvns	r1, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	400a      	ands	r2, r1
 8001120:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2b10      	cmp	r3, #16
 8001128:	d007      	beq.n	800113a <HAL_ADC_ConfigChannel+0x1ae>
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2b11      	cmp	r3, #17
 8001130:	d003      	beq.n	800113a <HAL_ADC_ConfigChannel+0x1ae>
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2b12      	cmp	r3, #18
 8001138:	d11c      	bne.n	8001174 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800113a:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <HAL_ADC_ConfigChannel+0x204>)
 800113c:	6819      	ldr	r1, [r3, #0]
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2b10      	cmp	r3, #16
 8001144:	d007      	beq.n	8001156 <HAL_ADC_ConfigChannel+0x1ca>
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2b11      	cmp	r3, #17
 800114c:	d101      	bne.n	8001152 <HAL_ADC_ConfigChannel+0x1c6>
 800114e:	4b13      	ldr	r3, [pc, #76]	@ (800119c <HAL_ADC_ConfigChannel+0x210>)
 8001150:	e002      	b.n	8001158 <HAL_ADC_ConfigChannel+0x1cc>
 8001152:	4b13      	ldr	r3, [pc, #76]	@ (80011a0 <HAL_ADC_ConfigChannel+0x214>)
 8001154:	e000      	b.n	8001158 <HAL_ADC_ConfigChannel+0x1cc>
 8001156:	4b13      	ldr	r3, [pc, #76]	@ (80011a4 <HAL_ADC_ConfigChannel+0x218>)
 8001158:	4a0d      	ldr	r2, [pc, #52]	@ (8001190 <HAL_ADC_ConfigChannel+0x204>)
 800115a:	400b      	ands	r3, r1
 800115c:	6013      	str	r3, [r2, #0]
 800115e:	e009      	b.n	8001174 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001164:	2220      	movs	r2, #32
 8001166:	431a      	orrs	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 800116c:	230f      	movs	r3, #15
 800116e:	18fb      	adds	r3, r7, r3
 8001170:	2201      	movs	r2, #1
 8001172:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2234      	movs	r2, #52	@ 0x34
 8001178:	2100      	movs	r1, #0
 800117a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800117c:	230f      	movs	r3, #15
 800117e:	18fb      	adds	r3, r7, r3
 8001180:	781b      	ldrb	r3, [r3, #0]
}
 8001182:	0018      	movs	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	b004      	add	sp, #16
 8001188:	bd80      	pop	{r7, pc}
 800118a:	46c0      	nop			@ (mov r8, r8)
 800118c:	00001001 	.word	0x00001001
 8001190:	40012708 	.word	0x40012708
 8001194:	20000000 	.word	0x20000000
 8001198:	000f4240 	.word	0x000f4240
 800119c:	ffbfffff 	.word	0xffbfffff
 80011a0:	feffffff 	.word	0xfeffffff
 80011a4:	ff7fffff 	.word	0xff7fffff

080011a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	0002      	movs	r2, r0
 80011b0:	1dfb      	adds	r3, r7, #7
 80011b2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80011b4:	1dfb      	adds	r3, r7, #7
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80011ba:	d809      	bhi.n	80011d0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011bc:	1dfb      	adds	r3, r7, #7
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	001a      	movs	r2, r3
 80011c2:	231f      	movs	r3, #31
 80011c4:	401a      	ands	r2, r3
 80011c6:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <__NVIC_EnableIRQ+0x30>)
 80011c8:	2101      	movs	r1, #1
 80011ca:	4091      	lsls	r1, r2
 80011cc:	000a      	movs	r2, r1
 80011ce:	601a      	str	r2, [r3, #0]
  }
}
 80011d0:	46c0      	nop			@ (mov r8, r8)
 80011d2:	46bd      	mov	sp, r7
 80011d4:	b002      	add	sp, #8
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	e000e100 	.word	0xe000e100

080011dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011dc:	b590      	push	{r4, r7, lr}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	0002      	movs	r2, r0
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	1dfb      	adds	r3, r7, #7
 80011e8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80011ea:	1dfb      	adds	r3, r7, #7
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80011f0:	d828      	bhi.n	8001244 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011f2:	4a2f      	ldr	r2, [pc, #188]	@ (80012b0 <__NVIC_SetPriority+0xd4>)
 80011f4:	1dfb      	adds	r3, r7, #7
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	b25b      	sxtb	r3, r3
 80011fa:	089b      	lsrs	r3, r3, #2
 80011fc:	33c0      	adds	r3, #192	@ 0xc0
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	589b      	ldr	r3, [r3, r2]
 8001202:	1dfa      	adds	r2, r7, #7
 8001204:	7812      	ldrb	r2, [r2, #0]
 8001206:	0011      	movs	r1, r2
 8001208:	2203      	movs	r2, #3
 800120a:	400a      	ands	r2, r1
 800120c:	00d2      	lsls	r2, r2, #3
 800120e:	21ff      	movs	r1, #255	@ 0xff
 8001210:	4091      	lsls	r1, r2
 8001212:	000a      	movs	r2, r1
 8001214:	43d2      	mvns	r2, r2
 8001216:	401a      	ands	r2, r3
 8001218:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	019b      	lsls	r3, r3, #6
 800121e:	22ff      	movs	r2, #255	@ 0xff
 8001220:	401a      	ands	r2, r3
 8001222:	1dfb      	adds	r3, r7, #7
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	0018      	movs	r0, r3
 8001228:	2303      	movs	r3, #3
 800122a:	4003      	ands	r3, r0
 800122c:	00db      	lsls	r3, r3, #3
 800122e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001230:	481f      	ldr	r0, [pc, #124]	@ (80012b0 <__NVIC_SetPriority+0xd4>)
 8001232:	1dfb      	adds	r3, r7, #7
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	b25b      	sxtb	r3, r3
 8001238:	089b      	lsrs	r3, r3, #2
 800123a:	430a      	orrs	r2, r1
 800123c:	33c0      	adds	r3, #192	@ 0xc0
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001242:	e031      	b.n	80012a8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001244:	4a1b      	ldr	r2, [pc, #108]	@ (80012b4 <__NVIC_SetPriority+0xd8>)
 8001246:	1dfb      	adds	r3, r7, #7
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	0019      	movs	r1, r3
 800124c:	230f      	movs	r3, #15
 800124e:	400b      	ands	r3, r1
 8001250:	3b08      	subs	r3, #8
 8001252:	089b      	lsrs	r3, r3, #2
 8001254:	3306      	adds	r3, #6
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	18d3      	adds	r3, r2, r3
 800125a:	3304      	adds	r3, #4
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	1dfa      	adds	r2, r7, #7
 8001260:	7812      	ldrb	r2, [r2, #0]
 8001262:	0011      	movs	r1, r2
 8001264:	2203      	movs	r2, #3
 8001266:	400a      	ands	r2, r1
 8001268:	00d2      	lsls	r2, r2, #3
 800126a:	21ff      	movs	r1, #255	@ 0xff
 800126c:	4091      	lsls	r1, r2
 800126e:	000a      	movs	r2, r1
 8001270:	43d2      	mvns	r2, r2
 8001272:	401a      	ands	r2, r3
 8001274:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	019b      	lsls	r3, r3, #6
 800127a:	22ff      	movs	r2, #255	@ 0xff
 800127c:	401a      	ands	r2, r3
 800127e:	1dfb      	adds	r3, r7, #7
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	0018      	movs	r0, r3
 8001284:	2303      	movs	r3, #3
 8001286:	4003      	ands	r3, r0
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800128c:	4809      	ldr	r0, [pc, #36]	@ (80012b4 <__NVIC_SetPriority+0xd8>)
 800128e:	1dfb      	adds	r3, r7, #7
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	001c      	movs	r4, r3
 8001294:	230f      	movs	r3, #15
 8001296:	4023      	ands	r3, r4
 8001298:	3b08      	subs	r3, #8
 800129a:	089b      	lsrs	r3, r3, #2
 800129c:	430a      	orrs	r2, r1
 800129e:	3306      	adds	r3, #6
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	18c3      	adds	r3, r0, r3
 80012a4:	3304      	adds	r3, #4
 80012a6:	601a      	str	r2, [r3, #0]
}
 80012a8:	46c0      	nop			@ (mov r8, r8)
 80012aa:	46bd      	mov	sp, r7
 80012ac:	b003      	add	sp, #12
 80012ae:	bd90      	pop	{r4, r7, pc}
 80012b0:	e000e100 	.word	0xe000e100
 80012b4:	e000ed00 	.word	0xe000ed00

080012b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	1e5a      	subs	r2, r3, #1
 80012c4:	2380      	movs	r3, #128	@ 0x80
 80012c6:	045b      	lsls	r3, r3, #17
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d301      	bcc.n	80012d0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012cc:	2301      	movs	r3, #1
 80012ce:	e010      	b.n	80012f2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012d0:	4b0a      	ldr	r3, [pc, #40]	@ (80012fc <SysTick_Config+0x44>)
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	3a01      	subs	r2, #1
 80012d6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012d8:	2301      	movs	r3, #1
 80012da:	425b      	negs	r3, r3
 80012dc:	2103      	movs	r1, #3
 80012de:	0018      	movs	r0, r3
 80012e0:	f7ff ff7c 	bl	80011dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012e4:	4b05      	ldr	r3, [pc, #20]	@ (80012fc <SysTick_Config+0x44>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012ea:	4b04      	ldr	r3, [pc, #16]	@ (80012fc <SysTick_Config+0x44>)
 80012ec:	2207      	movs	r2, #7
 80012ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012f0:	2300      	movs	r3, #0
}
 80012f2:	0018      	movs	r0, r3
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b002      	add	sp, #8
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	46c0      	nop			@ (mov r8, r8)
 80012fc:	e000e010 	.word	0xe000e010

08001300 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
 800130a:	210f      	movs	r1, #15
 800130c:	187b      	adds	r3, r7, r1
 800130e:	1c02      	adds	r2, r0, #0
 8001310:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001312:	68ba      	ldr	r2, [r7, #8]
 8001314:	187b      	adds	r3, r7, r1
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	b25b      	sxtb	r3, r3
 800131a:	0011      	movs	r1, r2
 800131c:	0018      	movs	r0, r3
 800131e:	f7ff ff5d 	bl	80011dc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001322:	46c0      	nop			@ (mov r8, r8)
 8001324:	46bd      	mov	sp, r7
 8001326:	b004      	add	sp, #16
 8001328:	bd80      	pop	{r7, pc}

0800132a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b082      	sub	sp, #8
 800132e:	af00      	add	r7, sp, #0
 8001330:	0002      	movs	r2, r0
 8001332:	1dfb      	adds	r3, r7, #7
 8001334:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001336:	1dfb      	adds	r3, r7, #7
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b25b      	sxtb	r3, r3
 800133c:	0018      	movs	r0, r3
 800133e:	f7ff ff33 	bl	80011a8 <__NVIC_EnableIRQ>
}
 8001342:	46c0      	nop			@ (mov r8, r8)
 8001344:	46bd      	mov	sp, r7
 8001346:	b002      	add	sp, #8
 8001348:	bd80      	pop	{r7, pc}

0800134a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	0018      	movs	r0, r3
 8001356:	f7ff ffaf 	bl	80012b8 <SysTick_Config>
 800135a:	0003      	movs	r3, r0
}
 800135c:	0018      	movs	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	b002      	add	sp, #8
 8001362:	bd80      	pop	{r7, pc}

08001364 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800136e:	2300      	movs	r3, #0
 8001370:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001372:	e155      	b.n	8001620 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2101      	movs	r1, #1
 800137a:	697a      	ldr	r2, [r7, #20]
 800137c:	4091      	lsls	r1, r2
 800137e:	000a      	movs	r2, r1
 8001380:	4013      	ands	r3, r2
 8001382:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d100      	bne.n	800138c <HAL_GPIO_Init+0x28>
 800138a:	e146      	b.n	800161a <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	2203      	movs	r2, #3
 8001392:	4013      	ands	r3, r2
 8001394:	2b01      	cmp	r3, #1
 8001396:	d005      	beq.n	80013a4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	2203      	movs	r2, #3
 800139e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d130      	bne.n	8001406 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	2203      	movs	r2, #3
 80013b0:	409a      	lsls	r2, r3
 80013b2:	0013      	movs	r3, r2
 80013b4:	43da      	mvns	r2, r3
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	4013      	ands	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	68da      	ldr	r2, [r3, #12]
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	409a      	lsls	r2, r3
 80013c6:	0013      	movs	r3, r2
 80013c8:	693a      	ldr	r2, [r7, #16]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	693a      	ldr	r2, [r7, #16]
 80013d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013da:	2201      	movs	r2, #1
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	409a      	lsls	r2, r3
 80013e0:	0013      	movs	r3, r2
 80013e2:	43da      	mvns	r2, r3
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	4013      	ands	r3, r2
 80013e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	091b      	lsrs	r3, r3, #4
 80013f0:	2201      	movs	r2, #1
 80013f2:	401a      	ands	r2, r3
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	409a      	lsls	r2, r3
 80013f8:	0013      	movs	r3, r2
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	2203      	movs	r2, #3
 800140c:	4013      	ands	r3, r2
 800140e:	2b03      	cmp	r3, #3
 8001410:	d017      	beq.n	8001442 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	68db      	ldr	r3, [r3, #12]
 8001416:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	2203      	movs	r2, #3
 800141e:	409a      	lsls	r2, r3
 8001420:	0013      	movs	r3, r2
 8001422:	43da      	mvns	r2, r3
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	4013      	ands	r3, r2
 8001428:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	689a      	ldr	r2, [r3, #8]
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	409a      	lsls	r2, r3
 8001434:	0013      	movs	r3, r2
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	4313      	orrs	r3, r2
 800143a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	693a      	ldr	r2, [r7, #16]
 8001440:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2203      	movs	r2, #3
 8001448:	4013      	ands	r3, r2
 800144a:	2b02      	cmp	r3, #2
 800144c:	d123      	bne.n	8001496 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	08da      	lsrs	r2, r3, #3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	3208      	adds	r2, #8
 8001456:	0092      	lsls	r2, r2, #2
 8001458:	58d3      	ldr	r3, [r2, r3]
 800145a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	2207      	movs	r2, #7
 8001460:	4013      	ands	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	220f      	movs	r2, #15
 8001466:	409a      	lsls	r2, r3
 8001468:	0013      	movs	r3, r2
 800146a:	43da      	mvns	r2, r3
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	4013      	ands	r3, r2
 8001470:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	691a      	ldr	r2, [r3, #16]
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	2107      	movs	r1, #7
 800147a:	400b      	ands	r3, r1
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	409a      	lsls	r2, r3
 8001480:	0013      	movs	r3, r2
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	4313      	orrs	r3, r2
 8001486:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	08da      	lsrs	r2, r3, #3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3208      	adds	r2, #8
 8001490:	0092      	lsls	r2, r2, #2
 8001492:	6939      	ldr	r1, [r7, #16]
 8001494:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	2203      	movs	r2, #3
 80014a2:	409a      	lsls	r2, r3
 80014a4:	0013      	movs	r3, r2
 80014a6:	43da      	mvns	r2, r3
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	4013      	ands	r3, r2
 80014ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2203      	movs	r2, #3
 80014b4:	401a      	ands	r2, r3
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	409a      	lsls	r2, r3
 80014bc:	0013      	movs	r3, r2
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685a      	ldr	r2, [r3, #4]
 80014ce:	23c0      	movs	r3, #192	@ 0xc0
 80014d0:	029b      	lsls	r3, r3, #10
 80014d2:	4013      	ands	r3, r2
 80014d4:	d100      	bne.n	80014d8 <HAL_GPIO_Init+0x174>
 80014d6:	e0a0      	b.n	800161a <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014d8:	4b57      	ldr	r3, [pc, #348]	@ (8001638 <HAL_GPIO_Init+0x2d4>)
 80014da:	699a      	ldr	r2, [r3, #24]
 80014dc:	4b56      	ldr	r3, [pc, #344]	@ (8001638 <HAL_GPIO_Init+0x2d4>)
 80014de:	2101      	movs	r1, #1
 80014e0:	430a      	orrs	r2, r1
 80014e2:	619a      	str	r2, [r3, #24]
 80014e4:	4b54      	ldr	r3, [pc, #336]	@ (8001638 <HAL_GPIO_Init+0x2d4>)
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	2201      	movs	r2, #1
 80014ea:	4013      	ands	r3, r2
 80014ec:	60bb      	str	r3, [r7, #8]
 80014ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014f0:	4a52      	ldr	r2, [pc, #328]	@ (800163c <HAL_GPIO_Init+0x2d8>)
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	089b      	lsrs	r3, r3, #2
 80014f6:	3302      	adds	r3, #2
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	589b      	ldr	r3, [r3, r2]
 80014fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	2203      	movs	r2, #3
 8001502:	4013      	ands	r3, r2
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	220f      	movs	r2, #15
 8001508:	409a      	lsls	r2, r3
 800150a:	0013      	movs	r3, r2
 800150c:	43da      	mvns	r2, r3
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	4013      	ands	r3, r2
 8001512:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	2390      	movs	r3, #144	@ 0x90
 8001518:	05db      	lsls	r3, r3, #23
 800151a:	429a      	cmp	r2, r3
 800151c:	d019      	beq.n	8001552 <HAL_GPIO_Init+0x1ee>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a47      	ldr	r2, [pc, #284]	@ (8001640 <HAL_GPIO_Init+0x2dc>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d013      	beq.n	800154e <HAL_GPIO_Init+0x1ea>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a46      	ldr	r2, [pc, #280]	@ (8001644 <HAL_GPIO_Init+0x2e0>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d00d      	beq.n	800154a <HAL_GPIO_Init+0x1e6>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a45      	ldr	r2, [pc, #276]	@ (8001648 <HAL_GPIO_Init+0x2e4>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d007      	beq.n	8001546 <HAL_GPIO_Init+0x1e2>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a44      	ldr	r2, [pc, #272]	@ (800164c <HAL_GPIO_Init+0x2e8>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d101      	bne.n	8001542 <HAL_GPIO_Init+0x1de>
 800153e:	2304      	movs	r3, #4
 8001540:	e008      	b.n	8001554 <HAL_GPIO_Init+0x1f0>
 8001542:	2305      	movs	r3, #5
 8001544:	e006      	b.n	8001554 <HAL_GPIO_Init+0x1f0>
 8001546:	2303      	movs	r3, #3
 8001548:	e004      	b.n	8001554 <HAL_GPIO_Init+0x1f0>
 800154a:	2302      	movs	r3, #2
 800154c:	e002      	b.n	8001554 <HAL_GPIO_Init+0x1f0>
 800154e:	2301      	movs	r3, #1
 8001550:	e000      	b.n	8001554 <HAL_GPIO_Init+0x1f0>
 8001552:	2300      	movs	r3, #0
 8001554:	697a      	ldr	r2, [r7, #20]
 8001556:	2103      	movs	r1, #3
 8001558:	400a      	ands	r2, r1
 800155a:	0092      	lsls	r2, r2, #2
 800155c:	4093      	lsls	r3, r2
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	4313      	orrs	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001564:	4935      	ldr	r1, [pc, #212]	@ (800163c <HAL_GPIO_Init+0x2d8>)
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	089b      	lsrs	r3, r3, #2
 800156a:	3302      	adds	r3, #2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001572:	4b37      	ldr	r3, [pc, #220]	@ (8001650 <HAL_GPIO_Init+0x2ec>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	43da      	mvns	r2, r3
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	4013      	ands	r3, r2
 8001580:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685a      	ldr	r2, [r3, #4]
 8001586:	2380      	movs	r3, #128	@ 0x80
 8001588:	035b      	lsls	r3, r3, #13
 800158a:	4013      	ands	r3, r2
 800158c:	d003      	beq.n	8001596 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	4313      	orrs	r3, r2
 8001594:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001596:	4b2e      	ldr	r3, [pc, #184]	@ (8001650 <HAL_GPIO_Init+0x2ec>)
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800159c:	4b2c      	ldr	r3, [pc, #176]	@ (8001650 <HAL_GPIO_Init+0x2ec>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	43da      	mvns	r2, r3
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	4013      	ands	r3, r2
 80015aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685a      	ldr	r2, [r3, #4]
 80015b0:	2380      	movs	r3, #128	@ 0x80
 80015b2:	039b      	lsls	r3, r3, #14
 80015b4:	4013      	ands	r3, r2
 80015b6:	d003      	beq.n	80015c0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80015b8:	693a      	ldr	r2, [r7, #16]
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	4313      	orrs	r3, r2
 80015be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80015c0:	4b23      	ldr	r3, [pc, #140]	@ (8001650 <HAL_GPIO_Init+0x2ec>)
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80015c6:	4b22      	ldr	r3, [pc, #136]	@ (8001650 <HAL_GPIO_Init+0x2ec>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	43da      	mvns	r2, r3
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	4013      	ands	r3, r2
 80015d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	685a      	ldr	r2, [r3, #4]
 80015da:	2380      	movs	r3, #128	@ 0x80
 80015dc:	029b      	lsls	r3, r3, #10
 80015de:	4013      	ands	r3, r2
 80015e0:	d003      	beq.n	80015ea <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	4313      	orrs	r3, r2
 80015e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80015ea:	4b19      	ldr	r3, [pc, #100]	@ (8001650 <HAL_GPIO_Init+0x2ec>)
 80015ec:	693a      	ldr	r2, [r7, #16]
 80015ee:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80015f0:	4b17      	ldr	r3, [pc, #92]	@ (8001650 <HAL_GPIO_Init+0x2ec>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	43da      	mvns	r2, r3
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	4013      	ands	r3, r2
 80015fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685a      	ldr	r2, [r3, #4]
 8001604:	2380      	movs	r3, #128	@ 0x80
 8001606:	025b      	lsls	r3, r3, #9
 8001608:	4013      	ands	r3, r2
 800160a:	d003      	beq.n	8001614 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	4313      	orrs	r3, r2
 8001612:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001614:	4b0e      	ldr	r3, [pc, #56]	@ (8001650 <HAL_GPIO_Init+0x2ec>)
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	3301      	adds	r3, #1
 800161e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	40da      	lsrs	r2, r3
 8001628:	1e13      	subs	r3, r2, #0
 800162a:	d000      	beq.n	800162e <HAL_GPIO_Init+0x2ca>
 800162c:	e6a2      	b.n	8001374 <HAL_GPIO_Init+0x10>
  } 
}
 800162e:	46c0      	nop			@ (mov r8, r8)
 8001630:	46c0      	nop			@ (mov r8, r8)
 8001632:	46bd      	mov	sp, r7
 8001634:	b006      	add	sp, #24
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40021000 	.word	0x40021000
 800163c:	40010000 	.word	0x40010000
 8001640:	48000400 	.word	0x48000400
 8001644:	48000800 	.word	0x48000800
 8001648:	48000c00 	.word	0x48000c00
 800164c:	48001000 	.word	0x48001000
 8001650:	40010400 	.word	0x40010400

08001654 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	000a      	movs	r2, r1
 800165e:	1cbb      	adds	r3, r7, #2
 8001660:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	691b      	ldr	r3, [r3, #16]
 8001666:	1cba      	adds	r2, r7, #2
 8001668:	8812      	ldrh	r2, [r2, #0]
 800166a:	4013      	ands	r3, r2
 800166c:	d004      	beq.n	8001678 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800166e:	230f      	movs	r3, #15
 8001670:	18fb      	adds	r3, r7, r3
 8001672:	2201      	movs	r2, #1
 8001674:	701a      	strb	r2, [r3, #0]
 8001676:	e003      	b.n	8001680 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001678:	230f      	movs	r3, #15
 800167a:	18fb      	adds	r3, r7, r3
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001680:	230f      	movs	r3, #15
 8001682:	18fb      	adds	r3, r7, r3
 8001684:	781b      	ldrb	r3, [r3, #0]
  }
 8001686:	0018      	movs	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	b004      	add	sp, #16
 800168c:	bd80      	pop	{r7, pc}

0800168e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
 8001696:	0008      	movs	r0, r1
 8001698:	0011      	movs	r1, r2
 800169a:	1cbb      	adds	r3, r7, #2
 800169c:	1c02      	adds	r2, r0, #0
 800169e:	801a      	strh	r2, [r3, #0]
 80016a0:	1c7b      	adds	r3, r7, #1
 80016a2:	1c0a      	adds	r2, r1, #0
 80016a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016a6:	1c7b      	adds	r3, r7, #1
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d004      	beq.n	80016b8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016ae:	1cbb      	adds	r3, r7, #2
 80016b0:	881a      	ldrh	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016b6:	e003      	b.n	80016c0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016b8:	1cbb      	adds	r3, r7, #2
 80016ba:	881a      	ldrh	r2, [r3, #0]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80016c0:	46c0      	nop			@ (mov r8, r8)
 80016c2:	46bd      	mov	sp, r7
 80016c4:	b002      	add	sp, #8
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d101      	bne.n	80016da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e08f      	b.n	80017fa <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2241      	movs	r2, #65	@ 0x41
 80016de:	5c9b      	ldrb	r3, [r3, r2]
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d107      	bne.n	80016f6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2240      	movs	r2, #64	@ 0x40
 80016ea:	2100      	movs	r1, #0
 80016ec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	0018      	movs	r0, r3
 80016f2:	f7ff f8ad 	bl	8000850 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2241      	movs	r2, #65	@ 0x41
 80016fa:	2124      	movs	r1, #36	@ 0x24
 80016fc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2101      	movs	r1, #1
 800170a:	438a      	bics	r2, r1
 800170c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685a      	ldr	r2, [r3, #4]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	493b      	ldr	r1, [pc, #236]	@ (8001804 <HAL_I2C_Init+0x13c>)
 8001718:	400a      	ands	r2, r1
 800171a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	689a      	ldr	r2, [r3, #8]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4938      	ldr	r1, [pc, #224]	@ (8001808 <HAL_I2C_Init+0x140>)
 8001728:	400a      	ands	r2, r1
 800172a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d108      	bne.n	8001746 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689a      	ldr	r2, [r3, #8]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2180      	movs	r1, #128	@ 0x80
 800173e:	0209      	lsls	r1, r1, #8
 8001740:	430a      	orrs	r2, r1
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	e007      	b.n	8001756 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	689a      	ldr	r2, [r3, #8]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2184      	movs	r1, #132	@ 0x84
 8001750:	0209      	lsls	r1, r1, #8
 8001752:	430a      	orrs	r2, r1
 8001754:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	2b02      	cmp	r3, #2
 800175c:	d109      	bne.n	8001772 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	685a      	ldr	r2, [r3, #4]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2180      	movs	r1, #128	@ 0x80
 800176a:	0109      	lsls	r1, r1, #4
 800176c:	430a      	orrs	r2, r1
 800176e:	605a      	str	r2, [r3, #4]
 8001770:	e007      	b.n	8001782 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	685a      	ldr	r2, [r3, #4]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4923      	ldr	r1, [pc, #140]	@ (800180c <HAL_I2C_Init+0x144>)
 800177e:	400a      	ands	r2, r1
 8001780:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	685a      	ldr	r2, [r3, #4]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4920      	ldr	r1, [pc, #128]	@ (8001810 <HAL_I2C_Init+0x148>)
 800178e:	430a      	orrs	r2, r1
 8001790:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	68da      	ldr	r2, [r3, #12]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	491a      	ldr	r1, [pc, #104]	@ (8001808 <HAL_I2C_Init+0x140>)
 800179e:	400a      	ands	r2, r1
 80017a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	691a      	ldr	r2, [r3, #16]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	431a      	orrs	r2, r3
 80017ac:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	699b      	ldr	r3, [r3, #24]
 80017b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	430a      	orrs	r2, r1
 80017ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	69d9      	ldr	r1, [r3, #28]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6a1a      	ldr	r2, [r3, #32]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	430a      	orrs	r2, r1
 80017ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	2101      	movs	r1, #1
 80017d8:	430a      	orrs	r2, r1
 80017da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2241      	movs	r2, #65	@ 0x41
 80017e6:	2120      	movs	r1, #32
 80017e8:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2200      	movs	r2, #0
 80017ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2242      	movs	r2, #66	@ 0x42
 80017f4:	2100      	movs	r1, #0
 80017f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	0018      	movs	r0, r3
 80017fc:	46bd      	mov	sp, r7
 80017fe:	b002      	add	sp, #8
 8001800:	bd80      	pop	{r7, pc}
 8001802:	46c0      	nop			@ (mov r8, r8)
 8001804:	f0ffffff 	.word	0xf0ffffff
 8001808:	ffff7fff 	.word	0xffff7fff
 800180c:	fffff7ff 	.word	0xfffff7ff
 8001810:	02008000 	.word	0x02008000

08001814 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2241      	movs	r2, #65	@ 0x41
 8001822:	5c9b      	ldrb	r3, [r3, r2]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	2b20      	cmp	r3, #32
 8001828:	d138      	bne.n	800189c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2240      	movs	r2, #64	@ 0x40
 800182e:	5c9b      	ldrb	r3, [r3, r2]
 8001830:	2b01      	cmp	r3, #1
 8001832:	d101      	bne.n	8001838 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001834:	2302      	movs	r3, #2
 8001836:	e032      	b.n	800189e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2240      	movs	r2, #64	@ 0x40
 800183c:	2101      	movs	r1, #1
 800183e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2241      	movs	r2, #65	@ 0x41
 8001844:	2124      	movs	r1, #36	@ 0x24
 8001846:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2101      	movs	r1, #1
 8001854:	438a      	bics	r2, r1
 8001856:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4911      	ldr	r1, [pc, #68]	@ (80018a8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001864:	400a      	ands	r2, r1
 8001866:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	6819      	ldr	r1, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	683a      	ldr	r2, [r7, #0]
 8001874:	430a      	orrs	r2, r1
 8001876:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	2101      	movs	r1, #1
 8001884:	430a      	orrs	r2, r1
 8001886:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2241      	movs	r2, #65	@ 0x41
 800188c:	2120      	movs	r1, #32
 800188e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2240      	movs	r2, #64	@ 0x40
 8001894:	2100      	movs	r1, #0
 8001896:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001898:	2300      	movs	r3, #0
 800189a:	e000      	b.n	800189e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800189c:	2302      	movs	r3, #2
  }
}
 800189e:	0018      	movs	r0, r3
 80018a0:	46bd      	mov	sp, r7
 80018a2:	b002      	add	sp, #8
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	46c0      	nop			@ (mov r8, r8)
 80018a8:	ffffefff 	.word	0xffffefff

080018ac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2241      	movs	r2, #65	@ 0x41
 80018ba:	5c9b      	ldrb	r3, [r3, r2]
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b20      	cmp	r3, #32
 80018c0:	d139      	bne.n	8001936 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2240      	movs	r2, #64	@ 0x40
 80018c6:	5c9b      	ldrb	r3, [r3, r2]
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d101      	bne.n	80018d0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80018cc:	2302      	movs	r3, #2
 80018ce:	e033      	b.n	8001938 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2240      	movs	r2, #64	@ 0x40
 80018d4:	2101      	movs	r1, #1
 80018d6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2241      	movs	r2, #65	@ 0x41
 80018dc:	2124      	movs	r1, #36	@ 0x24
 80018de:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2101      	movs	r1, #1
 80018ec:	438a      	bics	r2, r1
 80018ee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	4a11      	ldr	r2, [pc, #68]	@ (8001940 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80018fc:	4013      	ands	r3, r2
 80018fe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	021b      	lsls	r3, r3, #8
 8001904:	68fa      	ldr	r2, [r7, #12]
 8001906:	4313      	orrs	r3, r2
 8001908:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2101      	movs	r1, #1
 800191e:	430a      	orrs	r2, r1
 8001920:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2241      	movs	r2, #65	@ 0x41
 8001926:	2120      	movs	r1, #32
 8001928:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2240      	movs	r2, #64	@ 0x40
 800192e:	2100      	movs	r1, #0
 8001930:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001932:	2300      	movs	r3, #0
 8001934:	e000      	b.n	8001938 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001936:	2302      	movs	r3, #2
  }
}
 8001938:	0018      	movs	r0, r3
 800193a:	46bd      	mov	sp, r7
 800193c:	b004      	add	sp, #16
 800193e:	bd80      	pop	{r7, pc}
 8001940:	fffff0ff 	.word	0xfffff0ff

08001944 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001944:	b590      	push	{r4, r7, lr}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d101      	bne.n	8001956 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e0e4      	b.n	8001b20 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a73      	ldr	r2, [pc, #460]	@ (8001b28 <HAL_PCD_Init+0x1e4>)
 800195a:	5c9b      	ldrb	r3, [r3, r2]
 800195c:	b2db      	uxtb	r3, r3
 800195e:	2b00      	cmp	r3, #0
 8001960:	d108      	bne.n	8001974 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	23a4      	movs	r3, #164	@ 0xa4
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	2100      	movs	r1, #0
 800196a:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	0018      	movs	r0, r3
 8001970:	f7ff f8ce 	bl	8000b10 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4a6c      	ldr	r2, [pc, #432]	@ (8001b28 <HAL_PCD_Init+0x1e4>)
 8001978:	2103      	movs	r1, #3
 800197a:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	0018      	movs	r0, r3
 8001982:	f001 fa8d 	bl	8002ea0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001986:	230f      	movs	r3, #15
 8001988:	18fb      	adds	r3, r7, r3
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
 800198e:	e047      	b.n	8001a20 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001990:	200f      	movs	r0, #15
 8001992:	183b      	adds	r3, r7, r0
 8001994:	781a      	ldrb	r2, [r3, #0]
 8001996:	6879      	ldr	r1, [r7, #4]
 8001998:	0013      	movs	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	189b      	adds	r3, r3, r2
 800199e:	00db      	lsls	r3, r3, #3
 80019a0:	18cb      	adds	r3, r1, r3
 80019a2:	3311      	adds	r3, #17
 80019a4:	2201      	movs	r2, #1
 80019a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80019a8:	183b      	adds	r3, r7, r0
 80019aa:	781a      	ldrb	r2, [r3, #0]
 80019ac:	6879      	ldr	r1, [r7, #4]
 80019ae:	0013      	movs	r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	189b      	adds	r3, r3, r2
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	18cb      	adds	r3, r1, r3
 80019b8:	3310      	adds	r3, #16
 80019ba:	183a      	adds	r2, r7, r0
 80019bc:	7812      	ldrb	r2, [r2, #0]
 80019be:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80019c0:	183b      	adds	r3, r7, r0
 80019c2:	781a      	ldrb	r2, [r3, #0]
 80019c4:	6879      	ldr	r1, [r7, #4]
 80019c6:	0013      	movs	r3, r2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	189b      	adds	r3, r3, r2
 80019cc:	00db      	lsls	r3, r3, #3
 80019ce:	18cb      	adds	r3, r1, r3
 80019d0:	3313      	adds	r3, #19
 80019d2:	2200      	movs	r2, #0
 80019d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80019d6:	183b      	adds	r3, r7, r0
 80019d8:	781a      	ldrb	r2, [r3, #0]
 80019da:	6879      	ldr	r1, [r7, #4]
 80019dc:	0013      	movs	r3, r2
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	189b      	adds	r3, r3, r2
 80019e2:	00db      	lsls	r3, r3, #3
 80019e4:	18cb      	adds	r3, r1, r3
 80019e6:	3320      	adds	r3, #32
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80019ec:	183b      	adds	r3, r7, r0
 80019ee:	781a      	ldrb	r2, [r3, #0]
 80019f0:	6879      	ldr	r1, [r7, #4]
 80019f2:	0013      	movs	r3, r2
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	189b      	adds	r3, r3, r2
 80019f8:	00db      	lsls	r3, r3, #3
 80019fa:	18cb      	adds	r3, r1, r3
 80019fc:	3324      	adds	r3, #36	@ 0x24
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001a02:	183b      	adds	r3, r7, r0
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	6879      	ldr	r1, [r7, #4]
 8001a08:	1c5a      	adds	r2, r3, #1
 8001a0a:	0013      	movs	r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	189b      	adds	r3, r3, r2
 8001a10:	00db      	lsls	r3, r3, #3
 8001a12:	2200      	movs	r2, #0
 8001a14:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a16:	183b      	adds	r3, r7, r0
 8001a18:	781a      	ldrb	r2, [r3, #0]
 8001a1a:	183b      	adds	r3, r7, r0
 8001a1c:	3201      	adds	r2, #1
 8001a1e:	701a      	strb	r2, [r3, #0]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	791b      	ldrb	r3, [r3, #4]
 8001a24:	210f      	movs	r1, #15
 8001a26:	187a      	adds	r2, r7, r1
 8001a28:	7812      	ldrb	r2, [r2, #0]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d3b0      	bcc.n	8001990 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a2e:	187b      	adds	r3, r7, r1
 8001a30:	2200      	movs	r2, #0
 8001a32:	701a      	strb	r2, [r3, #0]
 8001a34:	e056      	b.n	8001ae4 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001a36:	240f      	movs	r4, #15
 8001a38:	193b      	adds	r3, r7, r4
 8001a3a:	781a      	ldrb	r2, [r3, #0]
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	2352      	movs	r3, #82	@ 0x52
 8001a40:	33ff      	adds	r3, #255	@ 0xff
 8001a42:	0019      	movs	r1, r3
 8001a44:	0013      	movs	r3, r2
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	189b      	adds	r3, r3, r2
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	18c3      	adds	r3, r0, r3
 8001a4e:	185b      	adds	r3, r3, r1
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001a54:	193b      	adds	r3, r7, r4
 8001a56:	781a      	ldrb	r2, [r3, #0]
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	23a8      	movs	r3, #168	@ 0xa8
 8001a5c:	0059      	lsls	r1, r3, #1
 8001a5e:	0013      	movs	r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	189b      	adds	r3, r3, r2
 8001a64:	00db      	lsls	r3, r3, #3
 8001a66:	18c3      	adds	r3, r0, r3
 8001a68:	185b      	adds	r3, r3, r1
 8001a6a:	193a      	adds	r2, r7, r4
 8001a6c:	7812      	ldrb	r2, [r2, #0]
 8001a6e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001a70:	193b      	adds	r3, r7, r4
 8001a72:	781a      	ldrb	r2, [r3, #0]
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	2354      	movs	r3, #84	@ 0x54
 8001a78:	33ff      	adds	r3, #255	@ 0xff
 8001a7a:	0019      	movs	r1, r3
 8001a7c:	0013      	movs	r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	189b      	adds	r3, r3, r2
 8001a82:	00db      	lsls	r3, r3, #3
 8001a84:	18c3      	adds	r3, r0, r3
 8001a86:	185b      	adds	r3, r3, r1
 8001a88:	2200      	movs	r2, #0
 8001a8a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001a8c:	193b      	adds	r3, r7, r4
 8001a8e:	781a      	ldrb	r2, [r3, #0]
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	23b0      	movs	r3, #176	@ 0xb0
 8001a94:	0059      	lsls	r1, r3, #1
 8001a96:	0013      	movs	r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	189b      	adds	r3, r3, r2
 8001a9c:	00db      	lsls	r3, r3, #3
 8001a9e:	18c3      	adds	r3, r0, r3
 8001aa0:	185b      	adds	r3, r3, r1
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001aa6:	193b      	adds	r3, r7, r4
 8001aa8:	781a      	ldrb	r2, [r3, #0]
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	23b2      	movs	r3, #178	@ 0xb2
 8001aae:	0059      	lsls	r1, r3, #1
 8001ab0:	0013      	movs	r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	189b      	adds	r3, r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	18c3      	adds	r3, r0, r3
 8001aba:	185b      	adds	r3, r3, r1
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ac0:	193b      	adds	r3, r7, r4
 8001ac2:	781a      	ldrb	r2, [r3, #0]
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	23b4      	movs	r3, #180	@ 0xb4
 8001ac8:	0059      	lsls	r1, r3, #1
 8001aca:	0013      	movs	r3, r2
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	189b      	adds	r3, r3, r2
 8001ad0:	00db      	lsls	r3, r3, #3
 8001ad2:	18c3      	adds	r3, r0, r3
 8001ad4:	185b      	adds	r3, r3, r1
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ada:	193b      	adds	r3, r7, r4
 8001adc:	781a      	ldrb	r2, [r3, #0]
 8001ade:	193b      	adds	r3, r7, r4
 8001ae0:	3201      	adds	r2, #1
 8001ae2:	701a      	strb	r2, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	791b      	ldrb	r3, [r3, #4]
 8001ae8:	220f      	movs	r2, #15
 8001aea:	18ba      	adds	r2, r7, r2
 8001aec:	7812      	ldrb	r2, [r2, #0]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d3a1      	bcc.n	8001a36 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6818      	ldr	r0, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6859      	ldr	r1, [r3, #4]
 8001afa:	689a      	ldr	r2, [r3, #8]
 8001afc:	f001 f9ea 	bl	8002ed4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2200      	movs	r2, #0
 8001b04:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a07      	ldr	r2, [pc, #28]	@ (8001b28 <HAL_PCD_Init+0x1e4>)
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	7a9b      	ldrb	r3, [r3, #10]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d103      	bne.n	8001b1e <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	0018      	movs	r0, r3
 8001b1a:	f000 f807 	bl	8001b2c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	0018      	movs	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	b005      	add	sp, #20
 8001b26:	bd90      	pop	{r4, r7, pc}
 8001b28:	00000291 	.word	0x00000291

08001b2c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	23b4      	movs	r3, #180	@ 0xb4
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	2101      	movs	r1, #1
 8001b42:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	23b2      	movs	r3, #178	@ 0xb2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2254      	movs	r2, #84	@ 0x54
 8001b52:	5a9b      	ldrh	r3, [r3, r2]
 8001b54:	b29b      	uxth	r3, r3
 8001b56:	2201      	movs	r2, #1
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	b299      	uxth	r1, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2254      	movs	r2, #84	@ 0x54
 8001b60:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2254      	movs	r2, #84	@ 0x54
 8001b66:	5a9b      	ldrh	r3, [r3, r2]
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	2202      	movs	r2, #2
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	b299      	uxth	r1, r3
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2254      	movs	r2, #84	@ 0x54
 8001b74:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	0018      	movs	r0, r3
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	b004      	add	sp, #16
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d102      	bne.n	8001b94 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	f000 fb76 	bl	8002280 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2201      	movs	r2, #1
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	d100      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x20>
 8001b9e:	e08e      	b.n	8001cbe <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001ba0:	4bc5      	ldr	r3, [pc, #788]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	220c      	movs	r2, #12
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	2b04      	cmp	r3, #4
 8001baa:	d00e      	beq.n	8001bca <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001bac:	4bc2      	ldr	r3, [pc, #776]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	220c      	movs	r2, #12
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	2b08      	cmp	r3, #8
 8001bb6:	d117      	bne.n	8001be8 <HAL_RCC_OscConfig+0x68>
 8001bb8:	4bbf      	ldr	r3, [pc, #764]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001bba:	685a      	ldr	r2, [r3, #4]
 8001bbc:	23c0      	movs	r3, #192	@ 0xc0
 8001bbe:	025b      	lsls	r3, r3, #9
 8001bc0:	401a      	ands	r2, r3
 8001bc2:	2380      	movs	r3, #128	@ 0x80
 8001bc4:	025b      	lsls	r3, r3, #9
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d10e      	bne.n	8001be8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bca:	4bbb      	ldr	r3, [pc, #748]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	2380      	movs	r3, #128	@ 0x80
 8001bd0:	029b      	lsls	r3, r3, #10
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	d100      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x58>
 8001bd6:	e071      	b.n	8001cbc <HAL_RCC_OscConfig+0x13c>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d000      	beq.n	8001be2 <HAL_RCC_OscConfig+0x62>
 8001be0:	e06c      	b.n	8001cbc <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	f000 fb4c 	bl	8002280 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d107      	bne.n	8001c00 <HAL_RCC_OscConfig+0x80>
 8001bf0:	4bb1      	ldr	r3, [pc, #708]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	4bb0      	ldr	r3, [pc, #704]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001bf6:	2180      	movs	r1, #128	@ 0x80
 8001bf8:	0249      	lsls	r1, r1, #9
 8001bfa:	430a      	orrs	r2, r1
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	e02f      	b.n	8001c60 <HAL_RCC_OscConfig+0xe0>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d10c      	bne.n	8001c22 <HAL_RCC_OscConfig+0xa2>
 8001c08:	4bab      	ldr	r3, [pc, #684]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	4baa      	ldr	r3, [pc, #680]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c0e:	49ab      	ldr	r1, [pc, #684]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001c10:	400a      	ands	r2, r1
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	4ba8      	ldr	r3, [pc, #672]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	4ba7      	ldr	r3, [pc, #668]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c1a:	49a9      	ldr	r1, [pc, #676]	@ (8001ec0 <HAL_RCC_OscConfig+0x340>)
 8001c1c:	400a      	ands	r2, r1
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	e01e      	b.n	8001c60 <HAL_RCC_OscConfig+0xe0>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	2b05      	cmp	r3, #5
 8001c28:	d10e      	bne.n	8001c48 <HAL_RCC_OscConfig+0xc8>
 8001c2a:	4ba3      	ldr	r3, [pc, #652]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	4ba2      	ldr	r3, [pc, #648]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c30:	2180      	movs	r1, #128	@ 0x80
 8001c32:	02c9      	lsls	r1, r1, #11
 8001c34:	430a      	orrs	r2, r1
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	4b9f      	ldr	r3, [pc, #636]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4b9e      	ldr	r3, [pc, #632]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c3e:	2180      	movs	r1, #128	@ 0x80
 8001c40:	0249      	lsls	r1, r1, #9
 8001c42:	430a      	orrs	r2, r1
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	e00b      	b.n	8001c60 <HAL_RCC_OscConfig+0xe0>
 8001c48:	4b9b      	ldr	r3, [pc, #620]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	4b9a      	ldr	r3, [pc, #616]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c4e:	499b      	ldr	r1, [pc, #620]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001c50:	400a      	ands	r2, r1
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	4b98      	ldr	r3, [pc, #608]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	4b97      	ldr	r3, [pc, #604]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c5a:	4999      	ldr	r1, [pc, #612]	@ (8001ec0 <HAL_RCC_OscConfig+0x340>)
 8001c5c:	400a      	ands	r2, r1
 8001c5e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d014      	beq.n	8001c92 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c68:	f7ff f822 	bl	8000cb0 <HAL_GetTick>
 8001c6c:	0003      	movs	r3, r0
 8001c6e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c70:	e008      	b.n	8001c84 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c72:	f7ff f81d 	bl	8000cb0 <HAL_GetTick>
 8001c76:	0002      	movs	r2, r0
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b64      	cmp	r3, #100	@ 0x64
 8001c7e:	d901      	bls.n	8001c84 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e2fd      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c84:	4b8c      	ldr	r3, [pc, #560]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	2380      	movs	r3, #128	@ 0x80
 8001c8a:	029b      	lsls	r3, r3, #10
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	d0f0      	beq.n	8001c72 <HAL_RCC_OscConfig+0xf2>
 8001c90:	e015      	b.n	8001cbe <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c92:	f7ff f80d 	bl	8000cb0 <HAL_GetTick>
 8001c96:	0003      	movs	r3, r0
 8001c98:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c9c:	f7ff f808 	bl	8000cb0 <HAL_GetTick>
 8001ca0:	0002      	movs	r2, r0
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b64      	cmp	r3, #100	@ 0x64
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e2e8      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cae:	4b82      	ldr	r3, [pc, #520]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	2380      	movs	r3, #128	@ 0x80
 8001cb4:	029b      	lsls	r3, r3, #10
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	d1f0      	bne.n	8001c9c <HAL_RCC_OscConfig+0x11c>
 8001cba:	e000      	b.n	8001cbe <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cbc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2202      	movs	r2, #2
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	d100      	bne.n	8001cca <HAL_RCC_OscConfig+0x14a>
 8001cc8:	e06c      	b.n	8001da4 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001cca:	4b7b      	ldr	r3, [pc, #492]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	220c      	movs	r2, #12
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d00e      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001cd4:	4b78      	ldr	r3, [pc, #480]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	220c      	movs	r2, #12
 8001cda:	4013      	ands	r3, r2
 8001cdc:	2b08      	cmp	r3, #8
 8001cde:	d11f      	bne.n	8001d20 <HAL_RCC_OscConfig+0x1a0>
 8001ce0:	4b75      	ldr	r3, [pc, #468]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	23c0      	movs	r3, #192	@ 0xc0
 8001ce6:	025b      	lsls	r3, r3, #9
 8001ce8:	401a      	ands	r2, r3
 8001cea:	2380      	movs	r3, #128	@ 0x80
 8001cec:	021b      	lsls	r3, r3, #8
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d116      	bne.n	8001d20 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cf2:	4b71      	ldr	r3, [pc, #452]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	d005      	beq.n	8001d08 <HAL_RCC_OscConfig+0x188>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d001      	beq.n	8001d08 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e2bb      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d08:	4b6b      	ldr	r3, [pc, #428]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	22f8      	movs	r2, #248	@ 0xf8
 8001d0e:	4393      	bics	r3, r2
 8001d10:	0019      	movs	r1, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	00da      	lsls	r2, r3, #3
 8001d18:	4b67      	ldr	r3, [pc, #412]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d1e:	e041      	b.n	8001da4 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d024      	beq.n	8001d72 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d28:	4b63      	ldr	r3, [pc, #396]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	4b62      	ldr	r3, [pc, #392]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001d2e:	2101      	movs	r1, #1
 8001d30:	430a      	orrs	r2, r1
 8001d32:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d34:	f7fe ffbc 	bl	8000cb0 <HAL_GetTick>
 8001d38:	0003      	movs	r3, r0
 8001d3a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d3c:	e008      	b.n	8001d50 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d3e:	f7fe ffb7 	bl	8000cb0 <HAL_GetTick>
 8001d42:	0002      	movs	r2, r0
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e297      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d50:	4b59      	ldr	r3, [pc, #356]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2202      	movs	r2, #2
 8001d56:	4013      	ands	r3, r2
 8001d58:	d0f1      	beq.n	8001d3e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d5a:	4b57      	ldr	r3, [pc, #348]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	22f8      	movs	r2, #248	@ 0xf8
 8001d60:	4393      	bics	r3, r2
 8001d62:	0019      	movs	r1, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	00da      	lsls	r2, r3, #3
 8001d6a:	4b53      	ldr	r3, [pc, #332]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001d6c:	430a      	orrs	r2, r1
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	e018      	b.n	8001da4 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d72:	4b51      	ldr	r3, [pc, #324]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	4b50      	ldr	r3, [pc, #320]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001d78:	2101      	movs	r1, #1
 8001d7a:	438a      	bics	r2, r1
 8001d7c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d7e:	f7fe ff97 	bl	8000cb0 <HAL_GetTick>
 8001d82:	0003      	movs	r3, r0
 8001d84:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d86:	e008      	b.n	8001d9a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d88:	f7fe ff92 	bl	8000cb0 <HAL_GetTick>
 8001d8c:	0002      	movs	r2, r0
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d901      	bls.n	8001d9a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e272      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d9a:	4b47      	ldr	r3, [pc, #284]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2202      	movs	r2, #2
 8001da0:	4013      	ands	r3, r2
 8001da2:	d1f1      	bne.n	8001d88 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2208      	movs	r2, #8
 8001daa:	4013      	ands	r3, r2
 8001dac:	d036      	beq.n	8001e1c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d019      	beq.n	8001dea <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001db6:	4b40      	ldr	r3, [pc, #256]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001db8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001dba:	4b3f      	ldr	r3, [pc, #252]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dc2:	f7fe ff75 	bl	8000cb0 <HAL_GetTick>
 8001dc6:	0003      	movs	r3, r0
 8001dc8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dca:	e008      	b.n	8001dde <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dcc:	f7fe ff70 	bl	8000cb0 <HAL_GetTick>
 8001dd0:	0002      	movs	r2, r0
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e250      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dde:	4b36      	ldr	r3, [pc, #216]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de2:	2202      	movs	r2, #2
 8001de4:	4013      	ands	r3, r2
 8001de6:	d0f1      	beq.n	8001dcc <HAL_RCC_OscConfig+0x24c>
 8001de8:	e018      	b.n	8001e1c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dea:	4b33      	ldr	r3, [pc, #204]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001dec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001dee:	4b32      	ldr	r3, [pc, #200]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001df0:	2101      	movs	r1, #1
 8001df2:	438a      	bics	r2, r1
 8001df4:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001df6:	f7fe ff5b 	bl	8000cb0 <HAL_GetTick>
 8001dfa:	0003      	movs	r3, r0
 8001dfc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dfe:	e008      	b.n	8001e12 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e00:	f7fe ff56 	bl	8000cb0 <HAL_GetTick>
 8001e04:	0002      	movs	r2, r0
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e236      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e12:	4b29      	ldr	r3, [pc, #164]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e16:	2202      	movs	r2, #2
 8001e18:	4013      	ands	r3, r2
 8001e1a:	d1f1      	bne.n	8001e00 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2204      	movs	r2, #4
 8001e22:	4013      	ands	r3, r2
 8001e24:	d100      	bne.n	8001e28 <HAL_RCC_OscConfig+0x2a8>
 8001e26:	e0b5      	b.n	8001f94 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e28:	201f      	movs	r0, #31
 8001e2a:	183b      	adds	r3, r7, r0
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e30:	4b21      	ldr	r3, [pc, #132]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001e32:	69da      	ldr	r2, [r3, #28]
 8001e34:	2380      	movs	r3, #128	@ 0x80
 8001e36:	055b      	lsls	r3, r3, #21
 8001e38:	4013      	ands	r3, r2
 8001e3a:	d110      	bne.n	8001e5e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001e3e:	69da      	ldr	r2, [r3, #28]
 8001e40:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001e42:	2180      	movs	r1, #128	@ 0x80
 8001e44:	0549      	lsls	r1, r1, #21
 8001e46:	430a      	orrs	r2, r1
 8001e48:	61da      	str	r2, [r3, #28]
 8001e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001e4c:	69da      	ldr	r2, [r3, #28]
 8001e4e:	2380      	movs	r3, #128	@ 0x80
 8001e50:	055b      	lsls	r3, r3, #21
 8001e52:	4013      	ands	r3, r2
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001e58:	183b      	adds	r3, r7, r0
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e5e:	4b19      	ldr	r3, [pc, #100]	@ (8001ec4 <HAL_RCC_OscConfig+0x344>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	2380      	movs	r3, #128	@ 0x80
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	4013      	ands	r3, r2
 8001e68:	d11a      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e6a:	4b16      	ldr	r3, [pc, #88]	@ (8001ec4 <HAL_RCC_OscConfig+0x344>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	4b15      	ldr	r3, [pc, #84]	@ (8001ec4 <HAL_RCC_OscConfig+0x344>)
 8001e70:	2180      	movs	r1, #128	@ 0x80
 8001e72:	0049      	lsls	r1, r1, #1
 8001e74:	430a      	orrs	r2, r1
 8001e76:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e78:	f7fe ff1a 	bl	8000cb0 <HAL_GetTick>
 8001e7c:	0003      	movs	r3, r0
 8001e7e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e80:	e008      	b.n	8001e94 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e82:	f7fe ff15 	bl	8000cb0 <HAL_GetTick>
 8001e86:	0002      	movs	r2, r0
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	2b64      	cmp	r3, #100	@ 0x64
 8001e8e:	d901      	bls.n	8001e94 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001e90:	2303      	movs	r3, #3
 8001e92:	e1f5      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e94:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec4 <HAL_RCC_OscConfig+0x344>)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	2380      	movs	r3, #128	@ 0x80
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d0f0      	beq.n	8001e82 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d10f      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x348>
 8001ea8:	4b03      	ldr	r3, [pc, #12]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001eaa:	6a1a      	ldr	r2, [r3, #32]
 8001eac:	4b02      	ldr	r3, [pc, #8]	@ (8001eb8 <HAL_RCC_OscConfig+0x338>)
 8001eae:	2101      	movs	r1, #1
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	621a      	str	r2, [r3, #32]
 8001eb4:	e036      	b.n	8001f24 <HAL_RCC_OscConfig+0x3a4>
 8001eb6:	46c0      	nop			@ (mov r8, r8)
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	fffeffff 	.word	0xfffeffff
 8001ec0:	fffbffff 	.word	0xfffbffff
 8001ec4:	40007000 	.word	0x40007000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d10c      	bne.n	8001eea <HAL_RCC_OscConfig+0x36a>
 8001ed0:	4bca      	ldr	r3, [pc, #808]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001ed2:	6a1a      	ldr	r2, [r3, #32]
 8001ed4:	4bc9      	ldr	r3, [pc, #804]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	438a      	bics	r2, r1
 8001eda:	621a      	str	r2, [r3, #32]
 8001edc:	4bc7      	ldr	r3, [pc, #796]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001ede:	6a1a      	ldr	r2, [r3, #32]
 8001ee0:	4bc6      	ldr	r3, [pc, #792]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001ee2:	2104      	movs	r1, #4
 8001ee4:	438a      	bics	r2, r1
 8001ee6:	621a      	str	r2, [r3, #32]
 8001ee8:	e01c      	b.n	8001f24 <HAL_RCC_OscConfig+0x3a4>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	2b05      	cmp	r3, #5
 8001ef0:	d10c      	bne.n	8001f0c <HAL_RCC_OscConfig+0x38c>
 8001ef2:	4bc2      	ldr	r3, [pc, #776]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001ef4:	6a1a      	ldr	r2, [r3, #32]
 8001ef6:	4bc1      	ldr	r3, [pc, #772]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001ef8:	2104      	movs	r1, #4
 8001efa:	430a      	orrs	r2, r1
 8001efc:	621a      	str	r2, [r3, #32]
 8001efe:	4bbf      	ldr	r3, [pc, #764]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001f00:	6a1a      	ldr	r2, [r3, #32]
 8001f02:	4bbe      	ldr	r3, [pc, #760]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001f04:	2101      	movs	r1, #1
 8001f06:	430a      	orrs	r2, r1
 8001f08:	621a      	str	r2, [r3, #32]
 8001f0a:	e00b      	b.n	8001f24 <HAL_RCC_OscConfig+0x3a4>
 8001f0c:	4bbb      	ldr	r3, [pc, #748]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001f0e:	6a1a      	ldr	r2, [r3, #32]
 8001f10:	4bba      	ldr	r3, [pc, #744]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001f12:	2101      	movs	r1, #1
 8001f14:	438a      	bics	r2, r1
 8001f16:	621a      	str	r2, [r3, #32]
 8001f18:	4bb8      	ldr	r3, [pc, #736]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001f1a:	6a1a      	ldr	r2, [r3, #32]
 8001f1c:	4bb7      	ldr	r3, [pc, #732]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001f1e:	2104      	movs	r1, #4
 8001f20:	438a      	bics	r2, r1
 8001f22:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d014      	beq.n	8001f56 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f2c:	f7fe fec0 	bl	8000cb0 <HAL_GetTick>
 8001f30:	0003      	movs	r3, r0
 8001f32:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f34:	e009      	b.n	8001f4a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f36:	f7fe febb 	bl	8000cb0 <HAL_GetTick>
 8001f3a:	0002      	movs	r2, r0
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	4aaf      	ldr	r2, [pc, #700]	@ (8002200 <HAL_RCC_OscConfig+0x680>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e19a      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f4a:	4bac      	ldr	r3, [pc, #688]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001f4c:	6a1b      	ldr	r3, [r3, #32]
 8001f4e:	2202      	movs	r2, #2
 8001f50:	4013      	ands	r3, r2
 8001f52:	d0f0      	beq.n	8001f36 <HAL_RCC_OscConfig+0x3b6>
 8001f54:	e013      	b.n	8001f7e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f56:	f7fe feab 	bl	8000cb0 <HAL_GetTick>
 8001f5a:	0003      	movs	r3, r0
 8001f5c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f5e:	e009      	b.n	8001f74 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f60:	f7fe fea6 	bl	8000cb0 <HAL_GetTick>
 8001f64:	0002      	movs	r2, r0
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	4aa5      	ldr	r2, [pc, #660]	@ (8002200 <HAL_RCC_OscConfig+0x680>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e185      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f74:	4ba1      	ldr	r3, [pc, #644]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001f76:	6a1b      	ldr	r3, [r3, #32]
 8001f78:	2202      	movs	r2, #2
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	d1f0      	bne.n	8001f60 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f7e:	231f      	movs	r3, #31
 8001f80:	18fb      	adds	r3, r7, r3
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d105      	bne.n	8001f94 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f88:	4b9c      	ldr	r3, [pc, #624]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001f8a:	69da      	ldr	r2, [r3, #28]
 8001f8c:	4b9b      	ldr	r3, [pc, #620]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001f8e:	499d      	ldr	r1, [pc, #628]	@ (8002204 <HAL_RCC_OscConfig+0x684>)
 8001f90:	400a      	ands	r2, r1
 8001f92:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2210      	movs	r2, #16
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d063      	beq.n	8002066 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d12a      	bne.n	8001ffc <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001fa6:	4b95      	ldr	r3, [pc, #596]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001fa8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001faa:	4b94      	ldr	r3, [pc, #592]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001fac:	2104      	movs	r1, #4
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001fb2:	4b92      	ldr	r3, [pc, #584]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001fb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fb6:	4b91      	ldr	r3, [pc, #580]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001fb8:	2101      	movs	r1, #1
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fbe:	f7fe fe77 	bl	8000cb0 <HAL_GetTick>
 8001fc2:	0003      	movs	r3, r0
 8001fc4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001fc8:	f7fe fe72 	bl	8000cb0 <HAL_GetTick>
 8001fcc:	0002      	movs	r2, r0
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e152      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001fda:	4b88      	ldr	r3, [pc, #544]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001fdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fde:	2202      	movs	r2, #2
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	d0f1      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001fe4:	4b85      	ldr	r3, [pc, #532]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fe8:	22f8      	movs	r2, #248	@ 0xf8
 8001fea:	4393      	bics	r3, r2
 8001fec:	0019      	movs	r1, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	00da      	lsls	r2, r3, #3
 8001ff4:	4b81      	ldr	r3, [pc, #516]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ffa:	e034      	b.n	8002066 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	695b      	ldr	r3, [r3, #20]
 8002000:	3305      	adds	r3, #5
 8002002:	d111      	bne.n	8002028 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002004:	4b7d      	ldr	r3, [pc, #500]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8002006:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002008:	4b7c      	ldr	r3, [pc, #496]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 800200a:	2104      	movs	r1, #4
 800200c:	438a      	bics	r2, r1
 800200e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002010:	4b7a      	ldr	r3, [pc, #488]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8002012:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002014:	22f8      	movs	r2, #248	@ 0xf8
 8002016:	4393      	bics	r3, r2
 8002018:	0019      	movs	r1, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	00da      	lsls	r2, r3, #3
 8002020:	4b76      	ldr	r3, [pc, #472]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8002022:	430a      	orrs	r2, r1
 8002024:	635a      	str	r2, [r3, #52]	@ 0x34
 8002026:	e01e      	b.n	8002066 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002028:	4b74      	ldr	r3, [pc, #464]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 800202a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800202c:	4b73      	ldr	r3, [pc, #460]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 800202e:	2104      	movs	r1, #4
 8002030:	430a      	orrs	r2, r1
 8002032:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002034:	4b71      	ldr	r3, [pc, #452]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8002036:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002038:	4b70      	ldr	r3, [pc, #448]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 800203a:	2101      	movs	r1, #1
 800203c:	438a      	bics	r2, r1
 800203e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002040:	f7fe fe36 	bl	8000cb0 <HAL_GetTick>
 8002044:	0003      	movs	r3, r0
 8002046:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002048:	e008      	b.n	800205c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800204a:	f7fe fe31 	bl	8000cb0 <HAL_GetTick>
 800204e:	0002      	movs	r2, r0
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	2b02      	cmp	r3, #2
 8002056:	d901      	bls.n	800205c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002058:	2303      	movs	r3, #3
 800205a:	e111      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800205c:	4b67      	ldr	r3, [pc, #412]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 800205e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002060:	2202      	movs	r2, #2
 8002062:	4013      	ands	r3, r2
 8002064:	d1f1      	bne.n	800204a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2220      	movs	r2, #32
 800206c:	4013      	ands	r3, r2
 800206e:	d05c      	beq.n	800212a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002070:	4b62      	ldr	r3, [pc, #392]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	220c      	movs	r2, #12
 8002076:	4013      	ands	r3, r2
 8002078:	2b0c      	cmp	r3, #12
 800207a:	d00e      	beq.n	800209a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800207c:	4b5f      	ldr	r3, [pc, #380]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	220c      	movs	r2, #12
 8002082:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002084:	2b08      	cmp	r3, #8
 8002086:	d114      	bne.n	80020b2 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002088:	4b5c      	ldr	r3, [pc, #368]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 800208a:	685a      	ldr	r2, [r3, #4]
 800208c:	23c0      	movs	r3, #192	@ 0xc0
 800208e:	025b      	lsls	r3, r3, #9
 8002090:	401a      	ands	r2, r3
 8002092:	23c0      	movs	r3, #192	@ 0xc0
 8002094:	025b      	lsls	r3, r3, #9
 8002096:	429a      	cmp	r2, r3
 8002098:	d10b      	bne.n	80020b2 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800209a:	4b58      	ldr	r3, [pc, #352]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 800209c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800209e:	2380      	movs	r3, #128	@ 0x80
 80020a0:	029b      	lsls	r3, r3, #10
 80020a2:	4013      	ands	r3, r2
 80020a4:	d040      	beq.n	8002128 <HAL_RCC_OscConfig+0x5a8>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d03c      	beq.n	8002128 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e0e6      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a1b      	ldr	r3, [r3, #32]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d01b      	beq.n	80020f2 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80020ba:	4b50      	ldr	r3, [pc, #320]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 80020bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020be:	4b4f      	ldr	r3, [pc, #316]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 80020c0:	2180      	movs	r1, #128	@ 0x80
 80020c2:	0249      	lsls	r1, r1, #9
 80020c4:	430a      	orrs	r2, r1
 80020c6:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c8:	f7fe fdf2 	bl	8000cb0 <HAL_GetTick>
 80020cc:	0003      	movs	r3, r0
 80020ce:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80020d0:	e008      	b.n	80020e4 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020d2:	f7fe fded 	bl	8000cb0 <HAL_GetTick>
 80020d6:	0002      	movs	r2, r0
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d901      	bls.n	80020e4 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80020e0:	2303      	movs	r3, #3
 80020e2:	e0cd      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80020e4:	4b45      	ldr	r3, [pc, #276]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 80020e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020e8:	2380      	movs	r3, #128	@ 0x80
 80020ea:	029b      	lsls	r3, r3, #10
 80020ec:	4013      	ands	r3, r2
 80020ee:	d0f0      	beq.n	80020d2 <HAL_RCC_OscConfig+0x552>
 80020f0:	e01b      	b.n	800212a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80020f2:	4b42      	ldr	r3, [pc, #264]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 80020f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020f6:	4b41      	ldr	r3, [pc, #260]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 80020f8:	4943      	ldr	r1, [pc, #268]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 80020fa:	400a      	ands	r2, r1
 80020fc:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020fe:	f7fe fdd7 	bl	8000cb0 <HAL_GetTick>
 8002102:	0003      	movs	r3, r0
 8002104:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002106:	e008      	b.n	800211a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002108:	f7fe fdd2 	bl	8000cb0 <HAL_GetTick>
 800210c:	0002      	movs	r2, r0
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e0b2      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800211a:	4b38      	ldr	r3, [pc, #224]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 800211c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800211e:	2380      	movs	r3, #128	@ 0x80
 8002120:	029b      	lsls	r3, r3, #10
 8002122:	4013      	ands	r3, r2
 8002124:	d1f0      	bne.n	8002108 <HAL_RCC_OscConfig+0x588>
 8002126:	e000      	b.n	800212a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002128:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212e:	2b00      	cmp	r3, #0
 8002130:	d100      	bne.n	8002134 <HAL_RCC_OscConfig+0x5b4>
 8002132:	e0a4      	b.n	800227e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002134:	4b31      	ldr	r3, [pc, #196]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	220c      	movs	r2, #12
 800213a:	4013      	ands	r3, r2
 800213c:	2b08      	cmp	r3, #8
 800213e:	d100      	bne.n	8002142 <HAL_RCC_OscConfig+0x5c2>
 8002140:	e078      	b.n	8002234 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002146:	2b02      	cmp	r3, #2
 8002148:	d14c      	bne.n	80021e4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800214a:	4b2c      	ldr	r3, [pc, #176]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	4b2b      	ldr	r3, [pc, #172]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8002150:	492e      	ldr	r1, [pc, #184]	@ (800220c <HAL_RCC_OscConfig+0x68c>)
 8002152:	400a      	ands	r2, r1
 8002154:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002156:	f7fe fdab 	bl	8000cb0 <HAL_GetTick>
 800215a:	0003      	movs	r3, r0
 800215c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800215e:	e008      	b.n	8002172 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002160:	f7fe fda6 	bl	8000cb0 <HAL_GetTick>
 8002164:	0002      	movs	r2, r0
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b02      	cmp	r3, #2
 800216c:	d901      	bls.n	8002172 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e086      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002172:	4b22      	ldr	r3, [pc, #136]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	2380      	movs	r3, #128	@ 0x80
 8002178:	049b      	lsls	r3, r3, #18
 800217a:	4013      	ands	r3, r2
 800217c:	d1f0      	bne.n	8002160 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800217e:	4b1f      	ldr	r3, [pc, #124]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8002180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002182:	220f      	movs	r2, #15
 8002184:	4393      	bics	r3, r2
 8002186:	0019      	movs	r1, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800218c:	4b1b      	ldr	r3, [pc, #108]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 800218e:	430a      	orrs	r2, r1
 8002190:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002192:	4b1a      	ldr	r3, [pc, #104]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	4a1e      	ldr	r2, [pc, #120]	@ (8002210 <HAL_RCC_OscConfig+0x690>)
 8002198:	4013      	ands	r3, r2
 800219a:	0019      	movs	r1, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a4:	431a      	orrs	r2, r3
 80021a6:	4b15      	ldr	r3, [pc, #84]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 80021a8:	430a      	orrs	r2, r1
 80021aa:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021ac:	4b13      	ldr	r3, [pc, #76]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	4b12      	ldr	r3, [pc, #72]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 80021b2:	2180      	movs	r1, #128	@ 0x80
 80021b4:	0449      	lsls	r1, r1, #17
 80021b6:	430a      	orrs	r2, r1
 80021b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ba:	f7fe fd79 	bl	8000cb0 <HAL_GetTick>
 80021be:	0003      	movs	r3, r0
 80021c0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021c4:	f7fe fd74 	bl	8000cb0 <HAL_GetTick>
 80021c8:	0002      	movs	r2, r0
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e054      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021d6:	4b09      	ldr	r3, [pc, #36]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	2380      	movs	r3, #128	@ 0x80
 80021dc:	049b      	lsls	r3, r3, #18
 80021de:	4013      	ands	r3, r2
 80021e0:	d0f0      	beq.n	80021c4 <HAL_RCC_OscConfig+0x644>
 80021e2:	e04c      	b.n	800227e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021e4:	4b05      	ldr	r3, [pc, #20]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	4b04      	ldr	r3, [pc, #16]	@ (80021fc <HAL_RCC_OscConfig+0x67c>)
 80021ea:	4908      	ldr	r1, [pc, #32]	@ (800220c <HAL_RCC_OscConfig+0x68c>)
 80021ec:	400a      	ands	r2, r1
 80021ee:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f0:	f7fe fd5e 	bl	8000cb0 <HAL_GetTick>
 80021f4:	0003      	movs	r3, r0
 80021f6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f8:	e015      	b.n	8002226 <HAL_RCC_OscConfig+0x6a6>
 80021fa:	46c0      	nop			@ (mov r8, r8)
 80021fc:	40021000 	.word	0x40021000
 8002200:	00001388 	.word	0x00001388
 8002204:	efffffff 	.word	0xefffffff
 8002208:	fffeffff 	.word	0xfffeffff
 800220c:	feffffff 	.word	0xfeffffff
 8002210:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002214:	f7fe fd4c 	bl	8000cb0 <HAL_GetTick>
 8002218:	0002      	movs	r2, r0
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	2b02      	cmp	r3, #2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e02c      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002226:	4b18      	ldr	r3, [pc, #96]	@ (8002288 <HAL_RCC_OscConfig+0x708>)
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	2380      	movs	r3, #128	@ 0x80
 800222c:	049b      	lsls	r3, r3, #18
 800222e:	4013      	ands	r3, r2
 8002230:	d1f0      	bne.n	8002214 <HAL_RCC_OscConfig+0x694>
 8002232:	e024      	b.n	800227e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002238:	2b01      	cmp	r3, #1
 800223a:	d101      	bne.n	8002240 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e01f      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002240:	4b11      	ldr	r3, [pc, #68]	@ (8002288 <HAL_RCC_OscConfig+0x708>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002246:	4b10      	ldr	r3, [pc, #64]	@ (8002288 <HAL_RCC_OscConfig+0x708>)
 8002248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800224a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800224c:	697a      	ldr	r2, [r7, #20]
 800224e:	23c0      	movs	r3, #192	@ 0xc0
 8002250:	025b      	lsls	r3, r3, #9
 8002252:	401a      	ands	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002258:	429a      	cmp	r2, r3
 800225a:	d10e      	bne.n	800227a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	220f      	movs	r2, #15
 8002260:	401a      	ands	r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002266:	429a      	cmp	r2, r3
 8002268:	d107      	bne.n	800227a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800226a:	697a      	ldr	r2, [r7, #20]
 800226c:	23f0      	movs	r3, #240	@ 0xf0
 800226e:	039b      	lsls	r3, r3, #14
 8002270:	401a      	ands	r2, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002276:	429a      	cmp	r2, r3
 8002278:	d001      	beq.n	800227e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e000      	b.n	8002280 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	0018      	movs	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	b008      	add	sp, #32
 8002286:	bd80      	pop	{r7, pc}
 8002288:	40021000 	.word	0x40021000

0800228c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d101      	bne.n	80022a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e0bf      	b.n	8002420 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022a0:	4b61      	ldr	r3, [pc, #388]	@ (8002428 <HAL_RCC_ClockConfig+0x19c>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2201      	movs	r2, #1
 80022a6:	4013      	ands	r3, r2
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d911      	bls.n	80022d2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ae:	4b5e      	ldr	r3, [pc, #376]	@ (8002428 <HAL_RCC_ClockConfig+0x19c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2201      	movs	r2, #1
 80022b4:	4393      	bics	r3, r2
 80022b6:	0019      	movs	r1, r3
 80022b8:	4b5b      	ldr	r3, [pc, #364]	@ (8002428 <HAL_RCC_ClockConfig+0x19c>)
 80022ba:	683a      	ldr	r2, [r7, #0]
 80022bc:	430a      	orrs	r2, r1
 80022be:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022c0:	4b59      	ldr	r3, [pc, #356]	@ (8002428 <HAL_RCC_ClockConfig+0x19c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2201      	movs	r2, #1
 80022c6:	4013      	ands	r3, r2
 80022c8:	683a      	ldr	r2, [r7, #0]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d001      	beq.n	80022d2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e0a6      	b.n	8002420 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2202      	movs	r2, #2
 80022d8:	4013      	ands	r3, r2
 80022da:	d015      	beq.n	8002308 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2204      	movs	r2, #4
 80022e2:	4013      	ands	r3, r2
 80022e4:	d006      	beq.n	80022f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80022e6:	4b51      	ldr	r3, [pc, #324]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 80022e8:	685a      	ldr	r2, [r3, #4]
 80022ea:	4b50      	ldr	r3, [pc, #320]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 80022ec:	21e0      	movs	r1, #224	@ 0xe0
 80022ee:	00c9      	lsls	r1, r1, #3
 80022f0:	430a      	orrs	r2, r1
 80022f2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022f4:	4b4d      	ldr	r3, [pc, #308]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	22f0      	movs	r2, #240	@ 0xf0
 80022fa:	4393      	bics	r3, r2
 80022fc:	0019      	movs	r1, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	4b4a      	ldr	r3, [pc, #296]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 8002304:	430a      	orrs	r2, r1
 8002306:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2201      	movs	r2, #1
 800230e:	4013      	ands	r3, r2
 8002310:	d04c      	beq.n	80023ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d107      	bne.n	800232a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800231a:	4b44      	ldr	r3, [pc, #272]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	2380      	movs	r3, #128	@ 0x80
 8002320:	029b      	lsls	r3, r3, #10
 8002322:	4013      	ands	r3, r2
 8002324:	d120      	bne.n	8002368 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e07a      	b.n	8002420 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	2b02      	cmp	r3, #2
 8002330:	d107      	bne.n	8002342 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002332:	4b3e      	ldr	r3, [pc, #248]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	2380      	movs	r3, #128	@ 0x80
 8002338:	049b      	lsls	r3, r3, #18
 800233a:	4013      	ands	r3, r2
 800233c:	d114      	bne.n	8002368 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e06e      	b.n	8002420 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	2b03      	cmp	r3, #3
 8002348:	d107      	bne.n	800235a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800234a:	4b38      	ldr	r3, [pc, #224]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 800234c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800234e:	2380      	movs	r3, #128	@ 0x80
 8002350:	029b      	lsls	r3, r3, #10
 8002352:	4013      	ands	r3, r2
 8002354:	d108      	bne.n	8002368 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e062      	b.n	8002420 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800235a:	4b34      	ldr	r3, [pc, #208]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2202      	movs	r2, #2
 8002360:	4013      	ands	r3, r2
 8002362:	d101      	bne.n	8002368 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e05b      	b.n	8002420 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002368:	4b30      	ldr	r3, [pc, #192]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	2203      	movs	r2, #3
 800236e:	4393      	bics	r3, r2
 8002370:	0019      	movs	r1, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685a      	ldr	r2, [r3, #4]
 8002376:	4b2d      	ldr	r3, [pc, #180]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 8002378:	430a      	orrs	r2, r1
 800237a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800237c:	f7fe fc98 	bl	8000cb0 <HAL_GetTick>
 8002380:	0003      	movs	r3, r0
 8002382:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002384:	e009      	b.n	800239a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002386:	f7fe fc93 	bl	8000cb0 <HAL_GetTick>
 800238a:	0002      	movs	r2, r0
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	4a27      	ldr	r2, [pc, #156]	@ (8002430 <HAL_RCC_ClockConfig+0x1a4>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d901      	bls.n	800239a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e042      	b.n	8002420 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800239a:	4b24      	ldr	r3, [pc, #144]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	220c      	movs	r2, #12
 80023a0:	401a      	ands	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d1ec      	bne.n	8002386 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023ac:	4b1e      	ldr	r3, [pc, #120]	@ (8002428 <HAL_RCC_ClockConfig+0x19c>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2201      	movs	r2, #1
 80023b2:	4013      	ands	r3, r2
 80023b4:	683a      	ldr	r2, [r7, #0]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d211      	bcs.n	80023de <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002428 <HAL_RCC_ClockConfig+0x19c>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2201      	movs	r2, #1
 80023c0:	4393      	bics	r3, r2
 80023c2:	0019      	movs	r1, r3
 80023c4:	4b18      	ldr	r3, [pc, #96]	@ (8002428 <HAL_RCC_ClockConfig+0x19c>)
 80023c6:	683a      	ldr	r2, [r7, #0]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023cc:	4b16      	ldr	r3, [pc, #88]	@ (8002428 <HAL_RCC_ClockConfig+0x19c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2201      	movs	r2, #1
 80023d2:	4013      	ands	r3, r2
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d001      	beq.n	80023de <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e020      	b.n	8002420 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2204      	movs	r2, #4
 80023e4:	4013      	ands	r3, r2
 80023e6:	d009      	beq.n	80023fc <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80023e8:	4b10      	ldr	r3, [pc, #64]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	4a11      	ldr	r2, [pc, #68]	@ (8002434 <HAL_RCC_ClockConfig+0x1a8>)
 80023ee:	4013      	ands	r3, r2
 80023f0:	0019      	movs	r1, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	68da      	ldr	r2, [r3, #12]
 80023f6:	4b0d      	ldr	r3, [pc, #52]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 80023f8:	430a      	orrs	r2, r1
 80023fa:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80023fc:	f000 f820 	bl	8002440 <HAL_RCC_GetSysClockFreq>
 8002400:	0001      	movs	r1, r0
 8002402:	4b0a      	ldr	r3, [pc, #40]	@ (800242c <HAL_RCC_ClockConfig+0x1a0>)
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	091b      	lsrs	r3, r3, #4
 8002408:	220f      	movs	r2, #15
 800240a:	4013      	ands	r3, r2
 800240c:	4a0a      	ldr	r2, [pc, #40]	@ (8002438 <HAL_RCC_ClockConfig+0x1ac>)
 800240e:	5cd3      	ldrb	r3, [r2, r3]
 8002410:	000a      	movs	r2, r1
 8002412:	40da      	lsrs	r2, r3
 8002414:	4b09      	ldr	r3, [pc, #36]	@ (800243c <HAL_RCC_ClockConfig+0x1b0>)
 8002416:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002418:	2000      	movs	r0, #0
 800241a:	f7fe fc03 	bl	8000c24 <HAL_InitTick>
  
  return HAL_OK;
 800241e:	2300      	movs	r3, #0
}
 8002420:	0018      	movs	r0, r3
 8002422:	46bd      	mov	sp, r7
 8002424:	b004      	add	sp, #16
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40022000 	.word	0x40022000
 800242c:	40021000 	.word	0x40021000
 8002430:	00001388 	.word	0x00001388
 8002434:	fffff8ff 	.word	0xfffff8ff
 8002438:	08002f7c 	.word	0x08002f7c
 800243c:	20000000 	.word	0x20000000

08002440 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002446:	2300      	movs	r3, #0
 8002448:	60fb      	str	r3, [r7, #12]
 800244a:	2300      	movs	r3, #0
 800244c:	60bb      	str	r3, [r7, #8]
 800244e:	2300      	movs	r3, #0
 8002450:	617b      	str	r3, [r7, #20]
 8002452:	2300      	movs	r3, #0
 8002454:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002456:	2300      	movs	r3, #0
 8002458:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800245a:	4b2d      	ldr	r3, [pc, #180]	@ (8002510 <HAL_RCC_GetSysClockFreq+0xd0>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	220c      	movs	r2, #12
 8002464:	4013      	ands	r3, r2
 8002466:	2b0c      	cmp	r3, #12
 8002468:	d046      	beq.n	80024f8 <HAL_RCC_GetSysClockFreq+0xb8>
 800246a:	d848      	bhi.n	80024fe <HAL_RCC_GetSysClockFreq+0xbe>
 800246c:	2b04      	cmp	r3, #4
 800246e:	d002      	beq.n	8002476 <HAL_RCC_GetSysClockFreq+0x36>
 8002470:	2b08      	cmp	r3, #8
 8002472:	d003      	beq.n	800247c <HAL_RCC_GetSysClockFreq+0x3c>
 8002474:	e043      	b.n	80024fe <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002476:	4b27      	ldr	r3, [pc, #156]	@ (8002514 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002478:	613b      	str	r3, [r7, #16]
      break;
 800247a:	e043      	b.n	8002504 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	0c9b      	lsrs	r3, r3, #18
 8002480:	220f      	movs	r2, #15
 8002482:	4013      	ands	r3, r2
 8002484:	4a24      	ldr	r2, [pc, #144]	@ (8002518 <HAL_RCC_GetSysClockFreq+0xd8>)
 8002486:	5cd3      	ldrb	r3, [r2, r3]
 8002488:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800248a:	4b21      	ldr	r3, [pc, #132]	@ (8002510 <HAL_RCC_GetSysClockFreq+0xd0>)
 800248c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800248e:	220f      	movs	r2, #15
 8002490:	4013      	ands	r3, r2
 8002492:	4a22      	ldr	r2, [pc, #136]	@ (800251c <HAL_RCC_GetSysClockFreq+0xdc>)
 8002494:	5cd3      	ldrb	r3, [r2, r3]
 8002496:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002498:	68fa      	ldr	r2, [r7, #12]
 800249a:	23c0      	movs	r3, #192	@ 0xc0
 800249c:	025b      	lsls	r3, r3, #9
 800249e:	401a      	ands	r2, r3
 80024a0:	2380      	movs	r3, #128	@ 0x80
 80024a2:	025b      	lsls	r3, r3, #9
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d109      	bne.n	80024bc <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80024a8:	68b9      	ldr	r1, [r7, #8]
 80024aa:	481a      	ldr	r0, [pc, #104]	@ (8002514 <HAL_RCC_GetSysClockFreq+0xd4>)
 80024ac:	f7fd fe2c 	bl	8000108 <__udivsi3>
 80024b0:	0003      	movs	r3, r0
 80024b2:	001a      	movs	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4353      	muls	r3, r2
 80024b8:	617b      	str	r3, [r7, #20]
 80024ba:	e01a      	b.n	80024f2 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80024bc:	68fa      	ldr	r2, [r7, #12]
 80024be:	23c0      	movs	r3, #192	@ 0xc0
 80024c0:	025b      	lsls	r3, r3, #9
 80024c2:	401a      	ands	r2, r3
 80024c4:	23c0      	movs	r3, #192	@ 0xc0
 80024c6:	025b      	lsls	r3, r3, #9
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d109      	bne.n	80024e0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80024cc:	68b9      	ldr	r1, [r7, #8]
 80024ce:	4814      	ldr	r0, [pc, #80]	@ (8002520 <HAL_RCC_GetSysClockFreq+0xe0>)
 80024d0:	f7fd fe1a 	bl	8000108 <__udivsi3>
 80024d4:	0003      	movs	r3, r0
 80024d6:	001a      	movs	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4353      	muls	r3, r2
 80024dc:	617b      	str	r3, [r7, #20]
 80024de:	e008      	b.n	80024f2 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80024e0:	68b9      	ldr	r1, [r7, #8]
 80024e2:	480c      	ldr	r0, [pc, #48]	@ (8002514 <HAL_RCC_GetSysClockFreq+0xd4>)
 80024e4:	f7fd fe10 	bl	8000108 <__udivsi3>
 80024e8:	0003      	movs	r3, r0
 80024ea:	001a      	movs	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4353      	muls	r3, r2
 80024f0:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	613b      	str	r3, [r7, #16]
      break;
 80024f6:	e005      	b.n	8002504 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80024f8:	4b09      	ldr	r3, [pc, #36]	@ (8002520 <HAL_RCC_GetSysClockFreq+0xe0>)
 80024fa:	613b      	str	r3, [r7, #16]
      break;
 80024fc:	e002      	b.n	8002504 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024fe:	4b05      	ldr	r3, [pc, #20]	@ (8002514 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002500:	613b      	str	r3, [r7, #16]
      break;
 8002502:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002504:	693b      	ldr	r3, [r7, #16]
}
 8002506:	0018      	movs	r0, r3
 8002508:	46bd      	mov	sp, r7
 800250a:	b006      	add	sp, #24
 800250c:	bd80      	pop	{r7, pc}
 800250e:	46c0      	nop			@ (mov r8, r8)
 8002510:	40021000 	.word	0x40021000
 8002514:	007a1200 	.word	0x007a1200
 8002518:	08002f8c 	.word	0x08002f8c
 800251c:	08002f9c 	.word	0x08002f9c
 8002520:	02dc6c00 	.word	0x02dc6c00

08002524 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	2380      	movs	r3, #128	@ 0x80
 800253a:	025b      	lsls	r3, r3, #9
 800253c:	4013      	ands	r3, r2
 800253e:	d100      	bne.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002540:	e08e      	b.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002542:	2017      	movs	r0, #23
 8002544:	183b      	adds	r3, r7, r0
 8002546:	2200      	movs	r2, #0
 8002548:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800254a:	4b6e      	ldr	r3, [pc, #440]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800254c:	69da      	ldr	r2, [r3, #28]
 800254e:	2380      	movs	r3, #128	@ 0x80
 8002550:	055b      	lsls	r3, r3, #21
 8002552:	4013      	ands	r3, r2
 8002554:	d110      	bne.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002556:	4b6b      	ldr	r3, [pc, #428]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002558:	69da      	ldr	r2, [r3, #28]
 800255a:	4b6a      	ldr	r3, [pc, #424]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800255c:	2180      	movs	r1, #128	@ 0x80
 800255e:	0549      	lsls	r1, r1, #21
 8002560:	430a      	orrs	r2, r1
 8002562:	61da      	str	r2, [r3, #28]
 8002564:	4b67      	ldr	r3, [pc, #412]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002566:	69da      	ldr	r2, [r3, #28]
 8002568:	2380      	movs	r3, #128	@ 0x80
 800256a:	055b      	lsls	r3, r3, #21
 800256c:	4013      	ands	r3, r2
 800256e:	60bb      	str	r3, [r7, #8]
 8002570:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002572:	183b      	adds	r3, r7, r0
 8002574:	2201      	movs	r2, #1
 8002576:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002578:	4b63      	ldr	r3, [pc, #396]	@ (8002708 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	2380      	movs	r3, #128	@ 0x80
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	4013      	ands	r3, r2
 8002582:	d11a      	bne.n	80025ba <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002584:	4b60      	ldr	r3, [pc, #384]	@ (8002708 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b5f      	ldr	r3, [pc, #380]	@ (8002708 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800258a:	2180      	movs	r1, #128	@ 0x80
 800258c:	0049      	lsls	r1, r1, #1
 800258e:	430a      	orrs	r2, r1
 8002590:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002592:	f7fe fb8d 	bl	8000cb0 <HAL_GetTick>
 8002596:	0003      	movs	r3, r0
 8002598:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800259a:	e008      	b.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800259c:	f7fe fb88 	bl	8000cb0 <HAL_GetTick>
 80025a0:	0002      	movs	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b64      	cmp	r3, #100	@ 0x64
 80025a8:	d901      	bls.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e0a6      	b.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ae:	4b56      	ldr	r3, [pc, #344]	@ (8002708 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	2380      	movs	r3, #128	@ 0x80
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	4013      	ands	r3, r2
 80025b8:	d0f0      	beq.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025ba:	4b52      	ldr	r3, [pc, #328]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025bc:	6a1a      	ldr	r2, [r3, #32]
 80025be:	23c0      	movs	r3, #192	@ 0xc0
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4013      	ands	r3, r2
 80025c4:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d034      	beq.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	685a      	ldr	r2, [r3, #4]
 80025d0:	23c0      	movs	r3, #192	@ 0xc0
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	4013      	ands	r3, r2
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d02c      	beq.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025dc:	4b49      	ldr	r3, [pc, #292]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	4a4a      	ldr	r2, [pc, #296]	@ (800270c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80025e2:	4013      	ands	r3, r2
 80025e4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025e6:	4b47      	ldr	r3, [pc, #284]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025e8:	6a1a      	ldr	r2, [r3, #32]
 80025ea:	4b46      	ldr	r3, [pc, #280]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025ec:	2180      	movs	r1, #128	@ 0x80
 80025ee:	0249      	lsls	r1, r1, #9
 80025f0:	430a      	orrs	r2, r1
 80025f2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025f4:	4b43      	ldr	r3, [pc, #268]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025f6:	6a1a      	ldr	r2, [r3, #32]
 80025f8:	4b42      	ldr	r3, [pc, #264]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025fa:	4945      	ldr	r1, [pc, #276]	@ (8002710 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80025fc:	400a      	ands	r2, r1
 80025fe:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002600:	4b40      	ldr	r3, [pc, #256]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2201      	movs	r2, #1
 800260a:	4013      	ands	r3, r2
 800260c:	d013      	beq.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260e:	f7fe fb4f 	bl	8000cb0 <HAL_GetTick>
 8002612:	0003      	movs	r3, r0
 8002614:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002616:	e009      	b.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002618:	f7fe fb4a 	bl	8000cb0 <HAL_GetTick>
 800261c:	0002      	movs	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	4a3c      	ldr	r2, [pc, #240]	@ (8002714 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d901      	bls.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002628:	2303      	movs	r3, #3
 800262a:	e067      	b.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800262c:	4b35      	ldr	r3, [pc, #212]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	2202      	movs	r2, #2
 8002632:	4013      	ands	r3, r2
 8002634:	d0f0      	beq.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002636:	4b33      	ldr	r3, [pc, #204]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	4a34      	ldr	r2, [pc, #208]	@ (800270c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800263c:	4013      	ands	r3, r2
 800263e:	0019      	movs	r1, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	4b2f      	ldr	r3, [pc, #188]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002646:	430a      	orrs	r2, r1
 8002648:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800264a:	2317      	movs	r3, #23
 800264c:	18fb      	adds	r3, r7, r3
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d105      	bne.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002654:	4b2b      	ldr	r3, [pc, #172]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002656:	69da      	ldr	r2, [r3, #28]
 8002658:	4b2a      	ldr	r3, [pc, #168]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800265a:	492f      	ldr	r1, [pc, #188]	@ (8002718 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 800265c:	400a      	ands	r2, r1
 800265e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2201      	movs	r2, #1
 8002666:	4013      	ands	r3, r2
 8002668:	d009      	beq.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800266a:	4b26      	ldr	r3, [pc, #152]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266e:	2203      	movs	r2, #3
 8002670:	4393      	bics	r3, r2
 8002672:	0019      	movs	r1, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689a      	ldr	r2, [r3, #8]
 8002678:	4b22      	ldr	r3, [pc, #136]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800267a:	430a      	orrs	r2, r1
 800267c:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2202      	movs	r2, #2
 8002684:	4013      	ands	r3, r2
 8002686:	d009      	beq.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002688:	4b1e      	ldr	r3, [pc, #120]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800268a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268c:	4a23      	ldr	r2, [pc, #140]	@ (800271c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800268e:	4013      	ands	r3, r2
 8002690:	0019      	movs	r1, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68da      	ldr	r2, [r3, #12]
 8002696:	4b1b      	ldr	r3, [pc, #108]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002698:	430a      	orrs	r2, r1
 800269a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2220      	movs	r2, #32
 80026a2:	4013      	ands	r3, r2
 80026a4:	d009      	beq.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026a6:	4b17      	ldr	r3, [pc, #92]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026aa:	2210      	movs	r2, #16
 80026ac:	4393      	bics	r3, r2
 80026ae:	0019      	movs	r1, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	691a      	ldr	r2, [r3, #16]
 80026b4:	4b13      	ldr	r3, [pc, #76]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026b6:	430a      	orrs	r2, r1
 80026b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	2380      	movs	r3, #128	@ 0x80
 80026c0:	029b      	lsls	r3, r3, #10
 80026c2:	4013      	ands	r3, r2
 80026c4:	d009      	beq.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ca:	2280      	movs	r2, #128	@ 0x80
 80026cc:	4393      	bics	r3, r2
 80026ce:	0019      	movs	r1, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	699a      	ldr	r2, [r3, #24]
 80026d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026d6:	430a      	orrs	r2, r1
 80026d8:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	2380      	movs	r3, #128	@ 0x80
 80026e0:	00db      	lsls	r3, r3, #3
 80026e2:	4013      	ands	r3, r2
 80026e4:	d009      	beq.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80026e6:	4b07      	ldr	r3, [pc, #28]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ea:	2240      	movs	r2, #64	@ 0x40
 80026ec:	4393      	bics	r3, r2
 80026ee:	0019      	movs	r1, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	695a      	ldr	r2, [r3, #20]
 80026f4:	4b03      	ldr	r3, [pc, #12]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026f6:	430a      	orrs	r2, r1
 80026f8:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80026fa:	2300      	movs	r3, #0
}
 80026fc:	0018      	movs	r0, r3
 80026fe:	46bd      	mov	sp, r7
 8002700:	b006      	add	sp, #24
 8002702:	bd80      	pop	{r7, pc}
 8002704:	40021000 	.word	0x40021000
 8002708:	40007000 	.word	0x40007000
 800270c:	fffffcff 	.word	0xfffffcff
 8002710:	fffeffff 	.word	0xfffeffff
 8002714:	00001388 	.word	0x00001388
 8002718:	efffffff 	.word	0xefffffff
 800271c:	fffcffff 	.word	0xfffcffff

08002720 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e0a8      	b.n	8002884 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002736:	2b00      	cmp	r3, #0
 8002738:	d109      	bne.n	800274e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	2382      	movs	r3, #130	@ 0x82
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	429a      	cmp	r2, r3
 8002744:	d009      	beq.n	800275a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	61da      	str	r2, [r3, #28]
 800274c:	e005      	b.n	800275a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	225d      	movs	r2, #93	@ 0x5d
 8002764:	5c9b      	ldrb	r3, [r3, r2]
 8002766:	b2db      	uxtb	r3, r3
 8002768:	2b00      	cmp	r3, #0
 800276a:	d107      	bne.n	800277c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	225c      	movs	r2, #92	@ 0x5c
 8002770:	2100      	movs	r1, #0
 8002772:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	0018      	movs	r0, r3
 8002778:	f7fe f8b8 	bl	80008ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	225d      	movs	r2, #93	@ 0x5d
 8002780:	2102      	movs	r1, #2
 8002782:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2140      	movs	r1, #64	@ 0x40
 8002790:	438a      	bics	r2, r1
 8002792:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	68da      	ldr	r2, [r3, #12]
 8002798:	23e0      	movs	r3, #224	@ 0xe0
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	429a      	cmp	r2, r3
 800279e:	d902      	bls.n	80027a6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80027a0:	2300      	movs	r3, #0
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	e002      	b.n	80027ac <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80027a6:	2380      	movs	r3, #128	@ 0x80
 80027a8:	015b      	lsls	r3, r3, #5
 80027aa:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	68da      	ldr	r2, [r3, #12]
 80027b0:	23f0      	movs	r3, #240	@ 0xf0
 80027b2:	011b      	lsls	r3, r3, #4
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d008      	beq.n	80027ca <HAL_SPI_Init+0xaa>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	68da      	ldr	r2, [r3, #12]
 80027bc:	23e0      	movs	r3, #224	@ 0xe0
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d002      	beq.n	80027ca <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	2382      	movs	r3, #130	@ 0x82
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	401a      	ands	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6899      	ldr	r1, [r3, #8]
 80027d8:	2384      	movs	r3, #132	@ 0x84
 80027da:	021b      	lsls	r3, r3, #8
 80027dc:	400b      	ands	r3, r1
 80027de:	431a      	orrs	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	691b      	ldr	r3, [r3, #16]
 80027e4:	2102      	movs	r1, #2
 80027e6:	400b      	ands	r3, r1
 80027e8:	431a      	orrs	r2, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	2101      	movs	r1, #1
 80027f0:	400b      	ands	r3, r1
 80027f2:	431a      	orrs	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6999      	ldr	r1, [r3, #24]
 80027f8:	2380      	movs	r3, #128	@ 0x80
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	400b      	ands	r3, r1
 80027fe:	431a      	orrs	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	69db      	ldr	r3, [r3, #28]
 8002804:	2138      	movs	r1, #56	@ 0x38
 8002806:	400b      	ands	r3, r1
 8002808:	431a      	orrs	r2, r3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a1b      	ldr	r3, [r3, #32]
 800280e:	2180      	movs	r1, #128	@ 0x80
 8002810:	400b      	ands	r3, r1
 8002812:	431a      	orrs	r2, r3
 8002814:	0011      	movs	r1, r2
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800281a:	2380      	movs	r3, #128	@ 0x80
 800281c:	019b      	lsls	r3, r3, #6
 800281e:	401a      	ands	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	0c1b      	lsrs	r3, r3, #16
 800282e:	2204      	movs	r2, #4
 8002830:	401a      	ands	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002836:	2110      	movs	r1, #16
 8002838:	400b      	ands	r3, r1
 800283a:	431a      	orrs	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002840:	2108      	movs	r1, #8
 8002842:	400b      	ands	r3, r1
 8002844:	431a      	orrs	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	68d9      	ldr	r1, [r3, #12]
 800284a:	23f0      	movs	r3, #240	@ 0xf0
 800284c:	011b      	lsls	r3, r3, #4
 800284e:	400b      	ands	r3, r1
 8002850:	431a      	orrs	r2, r3
 8002852:	0011      	movs	r1, r2
 8002854:	68fa      	ldr	r2, [r7, #12]
 8002856:	2380      	movs	r3, #128	@ 0x80
 8002858:	015b      	lsls	r3, r3, #5
 800285a:	401a      	ands	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	430a      	orrs	r2, r1
 8002862:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	69da      	ldr	r2, [r3, #28]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4907      	ldr	r1, [pc, #28]	@ (800288c <HAL_SPI_Init+0x16c>)
 8002870:	400a      	ands	r2, r1
 8002872:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	225d      	movs	r2, #93	@ 0x5d
 800287e:	2101      	movs	r1, #1
 8002880:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	0018      	movs	r0, r3
 8002886:	46bd      	mov	sp, r7
 8002888:	b004      	add	sp, #16
 800288a:	bd80      	pop	{r7, pc}
 800288c:	fffff7ff 	.word	0xfffff7ff

08002890 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e042      	b.n	8002928 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	223d      	movs	r2, #61	@ 0x3d
 80028a6:	5c9b      	ldrb	r3, [r3, r2]
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d107      	bne.n	80028be <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	223c      	movs	r2, #60	@ 0x3c
 80028b2:	2100      	movs	r1, #0
 80028b4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	0018      	movs	r0, r3
 80028ba:	f7fe f865 	bl	8000988 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	223d      	movs	r2, #61	@ 0x3d
 80028c2:	2102      	movs	r1, #2
 80028c4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	3304      	adds	r3, #4
 80028ce:	0019      	movs	r1, r3
 80028d0:	0010      	movs	r0, r2
 80028d2:	f000 f943 	bl	8002b5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2246      	movs	r2, #70	@ 0x46
 80028da:	2101      	movs	r1, #1
 80028dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	223e      	movs	r2, #62	@ 0x3e
 80028e2:	2101      	movs	r1, #1
 80028e4:	5499      	strb	r1, [r3, r2]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	223f      	movs	r2, #63	@ 0x3f
 80028ea:	2101      	movs	r1, #1
 80028ec:	5499      	strb	r1, [r3, r2]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2240      	movs	r2, #64	@ 0x40
 80028f2:	2101      	movs	r1, #1
 80028f4:	5499      	strb	r1, [r3, r2]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2241      	movs	r2, #65	@ 0x41
 80028fa:	2101      	movs	r1, #1
 80028fc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2242      	movs	r2, #66	@ 0x42
 8002902:	2101      	movs	r1, #1
 8002904:	5499      	strb	r1, [r3, r2]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2243      	movs	r2, #67	@ 0x43
 800290a:	2101      	movs	r1, #1
 800290c:	5499      	strb	r1, [r3, r2]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2244      	movs	r2, #68	@ 0x44
 8002912:	2101      	movs	r1, #1
 8002914:	5499      	strb	r1, [r3, r2]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2245      	movs	r2, #69	@ 0x45
 800291a:	2101      	movs	r1, #1
 800291c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	223d      	movs	r2, #61	@ 0x3d
 8002922:	2101      	movs	r1, #1
 8002924:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002926:	2300      	movs	r3, #0
}
 8002928:	0018      	movs	r0, r3
 800292a:	46bd      	mov	sp, r7
 800292c:	b002      	add	sp, #8
 800292e:	bd80      	pop	{r7, pc}

08002930 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	2202      	movs	r2, #2
 800294c:	4013      	ands	r3, r2
 800294e:	d021      	beq.n	8002994 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2202      	movs	r2, #2
 8002954:	4013      	ands	r3, r2
 8002956:	d01d      	beq.n	8002994 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2203      	movs	r2, #3
 800295e:	4252      	negs	r2, r2
 8002960:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	2203      	movs	r2, #3
 8002970:	4013      	ands	r3, r2
 8002972:	d004      	beq.n	800297e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	0018      	movs	r0, r3
 8002978:	f000 f8d8 	bl	8002b2c <HAL_TIM_IC_CaptureCallback>
 800297c:	e007      	b.n	800298e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	0018      	movs	r0, r3
 8002982:	f000 f8cb 	bl	8002b1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	0018      	movs	r0, r3
 800298a:	f000 f8d7 	bl	8002b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	2204      	movs	r2, #4
 8002998:	4013      	ands	r3, r2
 800299a:	d022      	beq.n	80029e2 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2204      	movs	r2, #4
 80029a0:	4013      	ands	r3, r2
 80029a2:	d01e      	beq.n	80029e2 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2205      	movs	r2, #5
 80029aa:	4252      	negs	r2, r2
 80029ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2202      	movs	r2, #2
 80029b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	699a      	ldr	r2, [r3, #24]
 80029ba:	23c0      	movs	r3, #192	@ 0xc0
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4013      	ands	r3, r2
 80029c0:	d004      	beq.n	80029cc <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	0018      	movs	r0, r3
 80029c6:	f000 f8b1 	bl	8002b2c <HAL_TIM_IC_CaptureCallback>
 80029ca:	e007      	b.n	80029dc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	0018      	movs	r0, r3
 80029d0:	f000 f8a4 	bl	8002b1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	0018      	movs	r0, r3
 80029d8:	f000 f8b0 	bl	8002b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	2208      	movs	r2, #8
 80029e6:	4013      	ands	r3, r2
 80029e8:	d021      	beq.n	8002a2e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2208      	movs	r2, #8
 80029ee:	4013      	ands	r3, r2
 80029f0:	d01d      	beq.n	8002a2e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2209      	movs	r2, #9
 80029f8:	4252      	negs	r2, r2
 80029fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2204      	movs	r2, #4
 8002a00:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	69db      	ldr	r3, [r3, #28]
 8002a08:	2203      	movs	r2, #3
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	d004      	beq.n	8002a18 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	0018      	movs	r0, r3
 8002a12:	f000 f88b 	bl	8002b2c <HAL_TIM_IC_CaptureCallback>
 8002a16:	e007      	b.n	8002a28 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	0018      	movs	r0, r3
 8002a1c:	f000 f87e 	bl	8002b1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	0018      	movs	r0, r3
 8002a24:	f000 f88a 	bl	8002b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2210      	movs	r2, #16
 8002a32:	4013      	ands	r3, r2
 8002a34:	d022      	beq.n	8002a7c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2210      	movs	r2, #16
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	d01e      	beq.n	8002a7c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2211      	movs	r2, #17
 8002a44:	4252      	negs	r2, r2
 8002a46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2208      	movs	r2, #8
 8002a4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	69da      	ldr	r2, [r3, #28]
 8002a54:	23c0      	movs	r3, #192	@ 0xc0
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d004      	beq.n	8002a66 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f000 f864 	bl	8002b2c <HAL_TIM_IC_CaptureCallback>
 8002a64:	e007      	b.n	8002a76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f000 f857 	bl	8002b1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	0018      	movs	r0, r3
 8002a72:	f000 f863 	bl	8002b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	4013      	ands	r3, r2
 8002a82:	d00c      	beq.n	8002a9e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2201      	movs	r2, #1
 8002a88:	4013      	ands	r3, r2
 8002a8a:	d008      	beq.n	8002a9e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2202      	movs	r2, #2
 8002a92:	4252      	negs	r2, r2
 8002a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f000 f837 	bl	8002b0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	2280      	movs	r2, #128	@ 0x80
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d00c      	beq.n	8002ac0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2280      	movs	r2, #128	@ 0x80
 8002aaa:	4013      	ands	r3, r2
 8002aac:	d008      	beq.n	8002ac0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2281      	movs	r2, #129	@ 0x81
 8002ab4:	4252      	negs	r2, r2
 8002ab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	0018      	movs	r0, r3
 8002abc:	f000 f942 	bl	8002d44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	2240      	movs	r2, #64	@ 0x40
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	d00c      	beq.n	8002ae2 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2240      	movs	r2, #64	@ 0x40
 8002acc:	4013      	ands	r3, r2
 8002ace:	d008      	beq.n	8002ae2 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2241      	movs	r2, #65	@ 0x41
 8002ad6:	4252      	negs	r2, r2
 8002ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	0018      	movs	r0, r3
 8002ade:	f000 f835 	bl	8002b4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	2220      	movs	r2, #32
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	d00c      	beq.n	8002b04 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2220      	movs	r2, #32
 8002aee:	4013      	ands	r3, r2
 8002af0:	d008      	beq.n	8002b04 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2221      	movs	r2, #33	@ 0x21
 8002af8:	4252      	negs	r2, r2
 8002afa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	0018      	movs	r0, r3
 8002b00:	f000 f918 	bl	8002d34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b04:	46c0      	nop			@ (mov r8, r8)
 8002b06:	46bd      	mov	sp, r7
 8002b08:	b004      	add	sp, #16
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002b14:	46c0      	nop			@ (mov r8, r8)
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b002      	add	sp, #8
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b24:	46c0      	nop			@ (mov r8, r8)
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b002      	add	sp, #8
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b34:	46c0      	nop			@ (mov r8, r8)
 8002b36:	46bd      	mov	sp, r7
 8002b38:	b002      	add	sp, #8
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b44:	46c0      	nop			@ (mov r8, r8)
 8002b46:	46bd      	mov	sp, r7
 8002b48:	b002      	add	sp, #8
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b54:	46c0      	nop			@ (mov r8, r8)
 8002b56:	46bd      	mov	sp, r7
 8002b58:	b002      	add	sp, #8
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a3b      	ldr	r2, [pc, #236]	@ (8002c5c <TIM_Base_SetConfig+0x100>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d008      	beq.n	8002b86 <TIM_Base_SetConfig+0x2a>
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	2380      	movs	r3, #128	@ 0x80
 8002b78:	05db      	lsls	r3, r3, #23
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d003      	beq.n	8002b86 <TIM_Base_SetConfig+0x2a>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a37      	ldr	r2, [pc, #220]	@ (8002c60 <TIM_Base_SetConfig+0x104>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d108      	bne.n	8002b98 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2270      	movs	r2, #112	@ 0x70
 8002b8a:	4393      	bics	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a30      	ldr	r2, [pc, #192]	@ (8002c5c <TIM_Base_SetConfig+0x100>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d018      	beq.n	8002bd2 <TIM_Base_SetConfig+0x76>
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	2380      	movs	r3, #128	@ 0x80
 8002ba4:	05db      	lsls	r3, r3, #23
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d013      	beq.n	8002bd2 <TIM_Base_SetConfig+0x76>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a2c      	ldr	r2, [pc, #176]	@ (8002c60 <TIM_Base_SetConfig+0x104>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d00f      	beq.n	8002bd2 <TIM_Base_SetConfig+0x76>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a2b      	ldr	r2, [pc, #172]	@ (8002c64 <TIM_Base_SetConfig+0x108>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d00b      	beq.n	8002bd2 <TIM_Base_SetConfig+0x76>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a2a      	ldr	r2, [pc, #168]	@ (8002c68 <TIM_Base_SetConfig+0x10c>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d007      	beq.n	8002bd2 <TIM_Base_SetConfig+0x76>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a29      	ldr	r2, [pc, #164]	@ (8002c6c <TIM_Base_SetConfig+0x110>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d003      	beq.n	8002bd2 <TIM_Base_SetConfig+0x76>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a28      	ldr	r2, [pc, #160]	@ (8002c70 <TIM_Base_SetConfig+0x114>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d108      	bne.n	8002be4 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	4a27      	ldr	r2, [pc, #156]	@ (8002c74 <TIM_Base_SetConfig+0x118>)
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2280      	movs	r2, #128	@ 0x80
 8002be8:	4393      	bics	r3, r2
 8002bea:	001a      	movs	r2, r3
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a13      	ldr	r2, [pc, #76]	@ (8002c5c <TIM_Base_SetConfig+0x100>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d00b      	beq.n	8002c2a <TIM_Base_SetConfig+0xce>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a14      	ldr	r2, [pc, #80]	@ (8002c68 <TIM_Base_SetConfig+0x10c>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d007      	beq.n	8002c2a <TIM_Base_SetConfig+0xce>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a13      	ldr	r2, [pc, #76]	@ (8002c6c <TIM_Base_SetConfig+0x110>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d003      	beq.n	8002c2a <TIM_Base_SetConfig+0xce>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a12      	ldr	r2, [pc, #72]	@ (8002c70 <TIM_Base_SetConfig+0x114>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d103      	bne.n	8002c32 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	691a      	ldr	r2, [r3, #16]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2201      	movs	r2, #1
 8002c36:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	691b      	ldr	r3, [r3, #16]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	4013      	ands	r3, r2
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d106      	bne.n	8002c52 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	691b      	ldr	r3, [r3, #16]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	4393      	bics	r3, r2
 8002c4c:	001a      	movs	r2, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	611a      	str	r2, [r3, #16]
  }
}
 8002c52:	46c0      	nop			@ (mov r8, r8)
 8002c54:	46bd      	mov	sp, r7
 8002c56:	b004      	add	sp, #16
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	46c0      	nop			@ (mov r8, r8)
 8002c5c:	40012c00 	.word	0x40012c00
 8002c60:	40000400 	.word	0x40000400
 8002c64:	40002000 	.word	0x40002000
 8002c68:	40014000 	.word	0x40014000
 8002c6c:	40014400 	.word	0x40014400
 8002c70:	40014800 	.word	0x40014800
 8002c74:	fffffcff 	.word	0xfffffcff

08002c78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	223c      	movs	r2, #60	@ 0x3c
 8002c86:	5c9b      	ldrb	r3, [r3, r2]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d101      	bne.n	8002c90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	e047      	b.n	8002d20 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	223c      	movs	r2, #60	@ 0x3c
 8002c94:	2101      	movs	r1, #1
 8002c96:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	223d      	movs	r2, #61	@ 0x3d
 8002c9c:	2102      	movs	r1, #2
 8002c9e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2270      	movs	r2, #112	@ 0x70
 8002cb4:	4393      	bics	r3, r2
 8002cb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68fa      	ldr	r2, [r7, #12]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	68fa      	ldr	r2, [r7, #12]
 8002cc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a16      	ldr	r2, [pc, #88]	@ (8002d28 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d00f      	beq.n	8002cf4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	2380      	movs	r3, #128	@ 0x80
 8002cda:	05db      	lsls	r3, r3, #23
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d009      	beq.n	8002cf4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a11      	ldr	r2, [pc, #68]	@ (8002d2c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d004      	beq.n	8002cf4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a10      	ldr	r2, [pc, #64]	@ (8002d30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d10c      	bne.n	8002d0e <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	2280      	movs	r2, #128	@ 0x80
 8002cf8:	4393      	bics	r3, r2
 8002cfa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	68ba      	ldr	r2, [r7, #8]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	223d      	movs	r2, #61	@ 0x3d
 8002d12:	2101      	movs	r1, #1
 8002d14:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	223c      	movs	r2, #60	@ 0x3c
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
}
 8002d20:	0018      	movs	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	b004      	add	sp, #16
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	40012c00 	.word	0x40012c00
 8002d2c:	40000400 	.word	0x40000400
 8002d30:	40014000 	.word	0x40014000

08002d34 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d3c:	46c0      	nop			@ (mov r8, r8)
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	b002      	add	sp, #8
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d4c:	46c0      	nop			@ (mov r8, r8)
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	b002      	add	sp, #8
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 8002d54:	b590      	push	{r4, r7, lr}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d101      	bne.n	8002d66 <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e074      	b.n	8002e50 <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	223c      	movs	r2, #60	@ 0x3c
 8002d6a:	5c9b      	ldrb	r3, [r3, r2]
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d107      	bne.n	8002d82 <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	223d      	movs	r2, #61	@ 0x3d
 8002d76:	2100      	movs	r1, #0
 8002d78:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	f7fd fe29 	bl	80009d4 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	223c      	movs	r2, #60	@ 0x3c
 8002d86:	2102      	movs	r1, #2
 8002d88:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	6819      	ldr	r1, [r3, #0]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002da0:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8002da8:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8002dae:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8002db4:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8002dba:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                         htsc->Init.MaxCountValue |
 8002dc0:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                         htsc->Init.SynchroPinPolarity |
 8002dc6:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	7b1b      	ldrb	r3, [r3, #12]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d108      	bne.n	8002dea <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2180      	movs	r1, #128	@ 0x80
 8002de4:	0249      	lsls	r1, r1, #9
 8002de6:	430a      	orrs	r2, r1
 8002de8:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002df2:	431a      	orrs	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df8:	431a      	orrs	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	43d2      	mvns	r2, r2
 8002e00:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e1a:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681c      	ldr	r4, [r3, #0]
 8002e24:	0010      	movs	r0, r2
 8002e26:	f000 f817 	bl	8002e58 <TSC_extract_groups>
 8002e2a:	0003      	movs	r3, r0
 8002e2c:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2103      	movs	r1, #3
 8002e3a:	438a      	bics	r2, r1
 8002e3c:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2203      	movs	r2, #3
 8002e44:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	223c      	movs	r2, #60	@ 0x3c
 8002e4a:	2101      	movs	r1, #1
 8002e4c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
}
 8002e50:	0018      	movs	r0, r3
 8002e52:	46bd      	mov	sp, r7
 8002e54:	b003      	add	sp, #12
 8002e56:	bd90      	pop	{r4, r7, pc}

08002e58 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 8002e60:	2300      	movs	r3, #0
 8002e62:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002e64:	2300      	movs	r3, #0
 8002e66:	60bb      	str	r3, [r7, #8]
 8002e68:	e011      	b.n	8002e8e <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	220f      	movs	r2, #15
 8002e70:	409a      	lsls	r2, r3
 8002e72:	0013      	movs	r3, r2
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	4013      	ands	r3, r2
 8002e78:	d006      	beq.n	8002e88 <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	409a      	lsls	r2, r3
 8002e80:	0013      	movs	r3, r2
 8002e82:	68fa      	ldr	r2, [r7, #12]
 8002e84:	4313      	orrs	r3, r2
 8002e86:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	60bb      	str	r3, [r7, #8]
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	2b07      	cmp	r3, #7
 8002e92:	d9ea      	bls.n	8002e6a <TSC_extract_groups+0x12>
    }
  }

  return groups;
 8002e94:	68fb      	ldr	r3, [r7, #12]
}
 8002e96:	0018      	movs	r0, r3
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	b004      	add	sp, #16
 8002e9c:	bd80      	pop	{r7, pc}
	...

08002ea0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8002ea8:	4b09      	ldr	r3, [pc, #36]	@ (8002ed0 <USB_DisableGlobalInt+0x30>)
 8002eaa:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2240      	movs	r2, #64	@ 0x40
 8002eb0:	5a9b      	ldrh	r3, [r3, r2]
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	68fa      	ldr	r2, [r7, #12]
 8002eb6:	b292      	uxth	r2, r2
 8002eb8:	43d2      	mvns	r2, r2
 8002eba:	b292      	uxth	r2, r2
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	b299      	uxth	r1, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2240      	movs	r2, #64	@ 0x40
 8002ec4:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	0018      	movs	r0, r3
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	b004      	add	sp, #16
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	0000bf80 	.word	0x0000bf80

08002ed4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	1d3b      	adds	r3, r7, #4
 8002ede:	6019      	str	r1, [r3, #0]
 8002ee0:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2240      	movs	r2, #64	@ 0x40
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2240      	movs	r2, #64	@ 0x40
 8002eee:	2100      	movs	r1, #0
 8002ef0:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2244      	movs	r2, #68	@ 0x44
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2250      	movs	r2, #80	@ 0x50
 8002efe:	2100      	movs	r1, #0
 8002f00:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	0018      	movs	r0, r3
 8002f06:	46bd      	mov	sp, r7
 8002f08:	b004      	add	sp, #16
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <memset>:
 8002f0c:	0003      	movs	r3, r0
 8002f0e:	1882      	adds	r2, r0, r2
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d100      	bne.n	8002f16 <memset+0xa>
 8002f14:	4770      	bx	lr
 8002f16:	7019      	strb	r1, [r3, #0]
 8002f18:	3301      	adds	r3, #1
 8002f1a:	e7f9      	b.n	8002f10 <memset+0x4>

08002f1c <__libc_init_array>:
 8002f1c:	b570      	push	{r4, r5, r6, lr}
 8002f1e:	2600      	movs	r6, #0
 8002f20:	4c0c      	ldr	r4, [pc, #48]	@ (8002f54 <__libc_init_array+0x38>)
 8002f22:	4d0d      	ldr	r5, [pc, #52]	@ (8002f58 <__libc_init_array+0x3c>)
 8002f24:	1b64      	subs	r4, r4, r5
 8002f26:	10a4      	asrs	r4, r4, #2
 8002f28:	42a6      	cmp	r6, r4
 8002f2a:	d109      	bne.n	8002f40 <__libc_init_array+0x24>
 8002f2c:	2600      	movs	r6, #0
 8002f2e:	f000 f819 	bl	8002f64 <_init>
 8002f32:	4c0a      	ldr	r4, [pc, #40]	@ (8002f5c <__libc_init_array+0x40>)
 8002f34:	4d0a      	ldr	r5, [pc, #40]	@ (8002f60 <__libc_init_array+0x44>)
 8002f36:	1b64      	subs	r4, r4, r5
 8002f38:	10a4      	asrs	r4, r4, #2
 8002f3a:	42a6      	cmp	r6, r4
 8002f3c:	d105      	bne.n	8002f4a <__libc_init_array+0x2e>
 8002f3e:	bd70      	pop	{r4, r5, r6, pc}
 8002f40:	00b3      	lsls	r3, r6, #2
 8002f42:	58eb      	ldr	r3, [r5, r3]
 8002f44:	4798      	blx	r3
 8002f46:	3601      	adds	r6, #1
 8002f48:	e7ee      	b.n	8002f28 <__libc_init_array+0xc>
 8002f4a:	00b3      	lsls	r3, r6, #2
 8002f4c:	58eb      	ldr	r3, [r5, r3]
 8002f4e:	4798      	blx	r3
 8002f50:	3601      	adds	r6, #1
 8002f52:	e7f2      	b.n	8002f3a <__libc_init_array+0x1e>
 8002f54:	08002fac 	.word	0x08002fac
 8002f58:	08002fac 	.word	0x08002fac
 8002f5c:	08002fb0 	.word	0x08002fb0
 8002f60:	08002fac 	.word	0x08002fac

08002f64 <_init>:
 8002f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f66:	46c0      	nop			@ (mov r8, r8)
 8002f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f6a:	bc08      	pop	{r3}
 8002f6c:	469e      	mov	lr, r3
 8002f6e:	4770      	bx	lr

08002f70 <_fini>:
 8002f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f72:	46c0      	nop			@ (mov r8, r8)
 8002f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f76:	bc08      	pop	{r3}
 8002f78:	469e      	mov	lr, r3
 8002f7a:	4770      	bx	lr
