// Seed: 3824957709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wor id_1;
  assign id_1 = id_3 > id_4;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_6 = 32'd36
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output logic [7:0] id_8;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_9,
      id_3,
      id_5,
      id_3
  );
  inout logic [7:0] id_7;
  input wire _id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire _id_1;
endmodule
