From e8bcb4c199b1d5ee6d896e269ad11d7aadcdcf1f Mon Sep 17 00:00:00 2001
From: P Praneesh <quic_ppranees@quicinc.com>
Date: Wed, 29 Dec 2021 12:34:22 +0530
Subject: [PATCH] ath12k: fix pci read and write

Signed-off-by: P Praneesh <quic_ppranees@quicinc.com>
---
 drivers/net/wireless/ath/ath12k/pci.c | 49 ++++++++++++++++++++++++---
 1 file changed, 45 insertions(+), 4 deletions(-)

diff --git a/drivers/net/wireless/ath/ath12k/pci.c b/drivers/net/wireless/ath/ath12k/pci.c
index edff7dc..5b31592 100644
--- a/drivers/net/wireless/ath/ath12k/pci.c
+++ b/drivers/net/wireless/ath/ath12k/pci.c
@@ -1041,11 +1041,21 @@ int ath12k_pci_start(struct ath12k_base *ab)
 	return 0;
 }
 
+#define PCI_BAR_WINDOW0_BASE	0x1E00000
+#define PCI_BAR_WINDOW0_END	0x1E7FFFC
+#define PCI_SOC_PCI_REG_BASE	0x1E04000
+#define PCI_SOC_PCI_REG_END	0x1E07FFC
+#define PCI_PARF_BASE		0x1E08000
+#define PCI_PARF_END		0x1E0BFFC
+#define PCI_MHIREGLEN_REG	0x1E0E100
+#define PCI_MHI_REGION_END	0x1E0EFFC
+
 u32 ath12k_pci_read32(struct ath12k_base *ab, u32 offset)
 {
 	struct ath12k_pci *ab_pci = ath12k_pci_priv(ab);
 	u32 val, window_start;
 	int ret = 0;
+	bool is_window0;
 
 	/* for offset beyond BAR + 4K - 32, may
 	 * need to wakeup MHI to access.
@@ -1065,8 +1075,23 @@ u32 ath12k_pci_read32(struct ath12k_base *ab, u32 offset)
 		if (window_start == WINDOW_START) {
 			spin_lock_bh(&ab_pci->window_lock);
 			ath12k_pci_select_window(ab_pci, offset);
-			val = ioread32(ab->mem + window_start +
-				       (offset & WINDOW_RANGE_MASK));
+
+			is_window0 = ((offset >= PCI_BAR_WINDOW0_BASE &&
+				       offset <= PCI_BAR_WINDOW0_END) &&
+				      !(offset >= PCI_SOC_PCI_REG_BASE &&
+					offset <= PCI_PARF_END));
+
+			if (is_window0) {
+				if (offset >= PCI_MHIREGLEN_REG &&
+				    offset <= PCI_MHI_REGION_END)
+					offset = offset - PCI_MHIREGLEN_REG;
+
+				val = ioread32(ab->mem + (offset & WINDOW_RANGE_MASK));
+
+			} else {
+				val = ioread32(ab->mem + window_start +
+					       (offset & WINDOW_RANGE_MASK));
+			}
 			spin_unlock_bh(&ab_pci->window_lock);
 		} else {
 			if ((!window_start) &&
@@ -1091,6 +1116,7 @@ void ath12k_pci_write32(struct ath12k_base *ab, u32 offset, u32 value)
 	struct ath12k_pci *ab_pci = ath12k_pci_priv(ab);
 	u32 window_start;
 	int ret = 0;
+	bool is_window0;
 
 	/* for offset beyond BAR + 4K - 32, may
 	 * need to wakeup MHI to access.
@@ -1110,8 +1136,23 @@ void ath12k_pci_write32(struct ath12k_base *ab, u32 offset, u32 value)
 		if (window_start == WINDOW_START) {
 			spin_lock_bh(&ab_pci->window_lock);
 			ath12k_pci_select_window(ab_pci, offset);
-			iowrite32(value, ab->mem + window_start +
-				  (offset & WINDOW_RANGE_MASK));
+
+			is_window0 = ((offset >= PCI_BAR_WINDOW0_BASE &&
+				       offset <= PCI_BAR_WINDOW0_END) &&
+				      !(offset >= PCI_SOC_PCI_REG_BASE &&
+					offset <= PCI_PARF_END));
+
+			if (is_window0) {
+				if (offset >= PCI_MHIREGLEN_REG &&
+				    offset <= PCI_MHI_REGION_END)
+					offset = offset - PCI_MHIREGLEN_REG;
+
+				iowrite32(value, ab->mem +
+					  (offset & WINDOW_RANGE_MASK));
+			} else {
+				iowrite32(value, ab->mem + window_start +
+					  (offset & WINDOW_RANGE_MASK));
+			}
 			spin_unlock_bh(&ab_pci->window_lock);
 		} else {
 			if ((!window_start) &&
-- 
2.17.1

