<pl-question-panel>
  <pl-figure file-name="CPRE288HW9Q3Prompt.png" directory="clientFilesQuestion" alt="Picture faild to load"> </pl-figure>
  <p> Let us assume we can configure the hardware for detecting either the positive edge or negative edge of an input by configuring the “Edge Select” bit of a configuration register (call it the Edge Select bit: ES). Draw the digital circuit to allow the Edge Detector to detect a positive edge when ES=1, and a negative edge when ES=0. You may now use multiplexers in addition to DFlip Flops, and AND, OR, NOT gates.</p>
</pl-question-panel>

<pl-checkbox answers-name="vpos" weight="1">
  <pl-answer correct="true"> <pl-figure inline="true" file-name="CPRE288HW9Q3C0.png" directory="clientFilesQuestion" alt="Picture faild to load"> </pl-figure></pl-answer>
  <pl-answer> <pl-figure inline="true" file-name="CPRE288HW9Q3C1.png" directory="clientFilesQuestion" alt="Picture faild to load"> </pl-figure></pl-answer>
  <pl-answer> <pl-figure inline="true" file-name="CPRE288HW9Q3C2.png" directory="clientFilesQuestion" alt="Picture faild to load"> </pl-figure></pl-answer>
</pl-checkbox>
