ARM GAS  /tmp/ccpHwwXZ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM2_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM2_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM2_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
  31:Core/Src/tim.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /tmp/ccpHwwXZ.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 38 3 is_stmt 1 view .LVU3
  46              		.loc 1 38 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  43:Core/Src/tim.c ****   htim2.Instance = TIM2;
  49              		.loc 1 43 3 is_stmt 1 view .LVU5
  50              		.loc 1 43 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  54              		.loc 1 44 3 is_stmt 1 view .LVU7
  55              		.loc 1 44 24 is_stmt 0 view .LVU8
  56 001a 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  57              		.loc 1 45 3 is_stmt 1 view .LVU9
  58              		.loc 1 45 26 is_stmt 0 view .LVU10
  59 001c 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim2.Init.Period = 65535;
  60              		.loc 1 46 3 is_stmt 1 view .LVU11
  61              		.loc 1 46 21 is_stmt 0 view .LVU12
  62 001e 4FF6FF72 		movw	r2, #65535
  63 0022 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  64              		.loc 1 47 3 is_stmt 1 view .LVU13
  65              		.loc 1 47 28 is_stmt 0 view .LVU14
  66 0024 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  67              		.loc 1 48 3 is_stmt 1 view .LVU15
ARM GAS  /tmp/ccpHwwXZ.s 			page 3


  68              		.loc 1 48 32 is_stmt 0 view .LVU16
  69 0026 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  70              		.loc 1 49 3 is_stmt 1 view .LVU17
  71              		.loc 1 49 7 is_stmt 0 view .LVU18
  72 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
  73              	.LVL0:
  74              		.loc 1 49 6 view .LVU19
  75 002c 90B9     		cbnz	r0, .L6
  76              	.L2:
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  77              		.loc 1 53 3 is_stmt 1 view .LVU20
  78              		.loc 1 53 34 is_stmt 0 view .LVU21
  79 002e 4FF48053 		mov	r3, #4096
  80 0032 0293     		str	r3, [sp, #8]
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  81              		.loc 1 54 3 is_stmt 1 view .LVU22
  82              		.loc 1 54 7 is_stmt 0 view .LVU23
  83 0034 02A9     		add	r1, sp, #8
  84 0036 0C48     		ldr	r0, .L9
  85 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  86              	.LVL1:
  87              		.loc 1 54 6 view .LVU24
  88 003c 68B9     		cbnz	r0, .L7
  89              	.L3:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  90              		.loc 1 58 3 is_stmt 1 view .LVU25
  91              		.loc 1 58 37 is_stmt 0 view .LVU26
  92 003e 0023     		movs	r3, #0
  93 0040 0093     		str	r3, [sp]
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  94              		.loc 1 59 3 is_stmt 1 view .LVU27
  95              		.loc 1 59 33 is_stmt 0 view .LVU28
  96 0042 0193     		str	r3, [sp, #4]
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  97              		.loc 1 60 3 is_stmt 1 view .LVU29
  98              		.loc 1 60 7 is_stmt 0 view .LVU30
  99 0044 6946     		mov	r1, sp
 100 0046 0848     		ldr	r0, .L9
 101 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 102              	.LVL2:
 103              		.loc 1 60 6 view .LVU31
 104 004c 40B9     		cbnz	r0, .L8
 105              	.L1:
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  67:Core/Src/tim.c **** 
ARM GAS  /tmp/ccpHwwXZ.s 			page 4


  68:Core/Src/tim.c **** }
 106              		.loc 1 68 1 view .LVU32
 107 004e 07B0     		add	sp, sp, #28
 108              	.LCFI2:
 109              		.cfi_remember_state
 110              		.cfi_def_cfa_offset 4
 111              		@ sp needed
 112 0050 5DF804FB 		ldr	pc, [sp], #4
 113              	.L6:
 114              	.LCFI3:
 115              		.cfi_restore_state
  51:Core/Src/tim.c ****   }
 116              		.loc 1 51 5 is_stmt 1 view .LVU33
 117 0054 FFF7FEFF 		bl	Error_Handler
 118              	.LVL3:
 119 0058 E9E7     		b	.L2
 120              	.L7:
  56:Core/Src/tim.c ****   }
 121              		.loc 1 56 5 view .LVU34
 122 005a FFF7FEFF 		bl	Error_Handler
 123              	.LVL4:
 124 005e EEE7     		b	.L3
 125              	.L8:
  62:Core/Src/tim.c ****   }
 126              		.loc 1 62 5 view .LVU35
 127 0060 FFF7FEFF 		bl	Error_Handler
 128              	.LVL5:
 129              		.loc 1 68 1 is_stmt 0 view .LVU36
 130 0064 F3E7     		b	.L1
 131              	.L10:
 132 0066 00BF     		.align	2
 133              	.L9:
 134 0068 00000000 		.word	.LANCHOR0
 135              		.cfi_endproc
 136              	.LFE65:
 138              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 139              		.align	1
 140              		.global	HAL_TIM_Base_MspInit
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu softvfp
 146              	HAL_TIM_Base_MspInit:
 147              	.LVL6:
 148              	.LFB66:
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  71:Core/Src/tim.c **** {
 149              		.loc 1 71 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 8
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 154              		.loc 1 73 3 view .LVU38
 155              		.loc 1 73 20 is_stmt 0 view .LVU39
ARM GAS  /tmp/ccpHwwXZ.s 			page 5


 156 0000 0368     		ldr	r3, [r0]
 157              		.loc 1 73 5 view .LVU40
 158 0002 B3F1804F 		cmp	r3, #1073741824
 159 0006 00D0     		beq	.L17
 160 0008 7047     		bx	lr
 161              	.L17:
  71:Core/Src/tim.c **** 
 162              		.loc 1 71 1 view .LVU41
 163 000a 82B0     		sub	sp, sp, #8
 164              	.LCFI4:
 165              		.cfi_def_cfa_offset 8
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  78:Core/Src/tim.c ****     /* TIM2 clock enable */
  79:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 166              		.loc 1 79 5 is_stmt 1 view .LVU42
 167              	.LBB2:
 168              		.loc 1 79 5 view .LVU43
 169              		.loc 1 79 5 view .LVU44
 170 000c 03F50433 		add	r3, r3, #135168
 171 0010 DA69     		ldr	r2, [r3, #28]
 172 0012 42F00102 		orr	r2, r2, #1
 173 0016 DA61     		str	r2, [r3, #28]
 174              		.loc 1 79 5 view .LVU45
 175 0018 DB69     		ldr	r3, [r3, #28]
 176 001a 03F00103 		and	r3, r3, #1
 177 001e 0193     		str	r3, [sp, #4]
 178              		.loc 1 79 5 view .LVU46
 179 0020 019B     		ldr	r3, [sp, #4]
 180              	.LBE2:
 181              		.loc 1 79 5 view .LVU47
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
  83:Core/Src/tim.c ****   }
  84:Core/Src/tim.c **** }
 182              		.loc 1 84 1 is_stmt 0 view .LVU48
 183 0022 02B0     		add	sp, sp, #8
 184              	.LCFI5:
 185              		.cfi_def_cfa_offset 0
 186              		@ sp needed
 187 0024 7047     		bx	lr
 188              		.cfi_endproc
 189              	.LFE66:
 191              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_TIM_Base_MspDeInit
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 197              		.fpu softvfp
 199              	HAL_TIM_Base_MspDeInit:
 200              	.LVL7:
 201              	.LFB67:
  85:Core/Src/tim.c **** 
ARM GAS  /tmp/ccpHwwXZ.s 			page 6


  86:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  87:Core/Src/tim.c **** {
 202              		.loc 1 87 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		@ link register save eliminated.
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 207              		.loc 1 89 3 view .LVU50
 208              		.loc 1 89 20 is_stmt 0 view .LVU51
 209 0000 0368     		ldr	r3, [r0]
 210              		.loc 1 89 5 view .LVU52
 211 0002 B3F1804F 		cmp	r3, #1073741824
 212 0006 00D0     		beq	.L20
 213              	.L18:
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
  94:Core/Src/tim.c ****     /* Peripheral clock disable */
  95:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c **** }
 214              		.loc 1 100 1 view .LVU53
 215 0008 7047     		bx	lr
 216              	.L20:
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 217              		.loc 1 95 5 is_stmt 1 view .LVU54
 218 000a 034A     		ldr	r2, .L21
 219 000c D369     		ldr	r3, [r2, #28]
 220 000e 23F00103 		bic	r3, r3, #1
 221 0012 D361     		str	r3, [r2, #28]
 222              		.loc 1 100 1 is_stmt 0 view .LVU55
 223 0014 F8E7     		b	.L18
 224              	.L22:
 225 0016 00BF     		.align	2
 226              	.L21:
 227 0018 00100240 		.word	1073876992
 228              		.cfi_endproc
 229              	.LFE67:
 231              		.global	htim2
 232              		.section	.bss.htim2,"aw",%nobits
 233              		.align	2
 234              		.set	.LANCHOR0,. + 0
 237              	htim2:
 238 0000 00000000 		.space	72
 238      00000000 
 238      00000000 
 238      00000000 
 238      00000000 
 239              		.text
 240              	.Letext0:
 241              		.file 2 "/home/softarm/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
ARM GAS  /tmp/ccpHwwXZ.s 			page 7


 242              		.file 3 "/home/softarm/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 243              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 244              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 245              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 246              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 247              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 248              		.file 9 "Core/Inc/main.h"
 249              		.file 10 "Core/Inc/tim.h"
ARM GAS  /tmp/ccpHwwXZ.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccpHwwXZ.s:16     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccpHwwXZ.s:24     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccpHwwXZ.s:134    .text.MX_TIM2_Init:0000000000000068 $d
     /tmp/ccpHwwXZ.s:139    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccpHwwXZ.s:146    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccpHwwXZ.s:192    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccpHwwXZ.s:199    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccpHwwXZ.s:227    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/ccpHwwXZ.s:237    .bss.htim2:0000000000000000 htim2
     /tmp/ccpHwwXZ.s:233    .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
