static inline void F_1 ( void )\r\n{\r\nV_1 = 1 ;\r\nF_2 ( V_2 + V_3 , ( V_4 - V_3 ) >> V_5 ) ;\r\nif ( V_6 & V_7 )\r\nF_3 ( V_8 L_1 ) ;\r\n}\r\nstatic unsigned long T_1 F_4 ( unsigned long V_9 )\r\n{\r\nunsigned char V_10 ;\r\nunsigned long V_11 ;\r\nunsigned long V_12 ;\r\nunsigned long V_13 ;\r\nunsigned long V_14 ;\r\nF_5 ( V_14 ) ;\r\n__asm__("lcall *(%%edi); cld"\r\n: "=a" (return_code),\r\n"=b" (address),\r\n"=c" (length),\r\n"=d" (entry)\r\n: "0" (service),\r\n"1" (0),\r\n"D" (&bios32_indirect));\r\nF_6 ( V_14 ) ;\r\nswitch ( V_10 ) {\r\ncase 0 :\r\nreturn V_11 + V_13 ;\r\ncase 0x80 :\r\nF_3 ( V_15 L_2 , V_9 ) ;\r\nreturn 0 ;\r\ndefault:\r\nF_3 ( V_15 L_3 ,\r\nV_9 , V_10 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nstatic int T_1 F_7 ( void )\r\n{\r\nT_2 V_16 , V_17 , V_18 , V_19 ;\r\nT_3 V_20 , V_21 , V_22 , V_23 ;\r\nunsigned long V_14 , V_24 ;\r\nif ( ( V_24 = F_4 ( V_25 ) ) ) {\r\nV_26 . V_11 = V_24 + V_2 ;\r\nF_5 ( V_14 ) ;\r\n__asm__(\r\n"lcall *(%%edi); cld\n\t"\r\n"jc 1f\n\t"\r\n"xor %%ah, %%ah\n"\r\n"1:"\r\n: "=d" (signature),\r\n"=a" (eax),\r\n"=b" (ebx),\r\n"=c" (ecx)\r\n: "1" (PCIBIOS_PCI_BIOS_PRESENT),\r\n"D" (&pci_indirect)\r\n: "memory");\r\nF_6 ( V_14 ) ;\r\nV_20 = ( V_17 >> 8 ) & 0xff ;\r\nV_23 = V_17 & 0xff ;\r\nV_21 = ( V_18 >> 8 ) & 0xff ;\r\nV_22 = V_18 & 0xff ;\r\nif ( V_27 < 0 )\r\nV_27 = V_19 & 0xff ;\r\nF_8 ( L_4 ,\r\nV_20 , V_23 , V_21 , V_22 , V_27 ) ;\r\nif ( V_20 || V_16 != V_28 ) {\r\nF_3 ( V_29 L_5 ,\r\nV_20 , V_16 ) ;\r\nreturn 0 ;\r\n}\r\nF_3 ( V_8 L_6 ,\r\nV_21 , V_22 , V_24 , V_27 ) ;\r\n#ifdef F_9\r\nif ( ! ( V_23 & V_30 ) )\r\nV_31 &= ~ V_32 ;\r\nif ( ! ( V_23 & V_33 ) )\r\nV_31 &= ~ V_34 ;\r\n#endif\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_10 ( unsigned int V_35 , unsigned int V_36 ,\r\nunsigned int V_37 , int V_38 , int V_39 , T_2 * V_40 )\r\n{\r\nunsigned long V_41 = 0 ;\r\nunsigned long V_14 ;\r\nunsigned long V_42 = ( V_36 << 8 ) | V_37 ;\r\nT_4 V_43 = 0 , V_44 = 0 ;\r\nF_11 ( V_35 ) ;\r\nif ( ! V_40 || ( V_36 > 255 ) || ( V_37 > 255 ) || ( V_38 > 255 ) )\r\nreturn - V_45 ;\r\nF_12 ( & V_46 , V_14 ) ;\r\nswitch ( V_39 ) {\r\ncase 1 :\r\nV_43 = V_47 ;\r\nV_44 = 0xff ;\r\nbreak;\r\ncase 2 :\r\nV_43 = V_48 ;\r\nV_44 = 0xffff ;\r\nbreak;\r\ncase 4 :\r\nV_43 = V_49 ;\r\nbreak;\r\n}\r\n__asm__("lcall *(%%esi); cld\n\t"\r\n"jc 1f\n\t"\r\n"xor %%ah, %%ah\n"\r\n"1:"\r\n: "=c" (*value),\r\n"=a" (result)\r\n: "1" (number),\r\n"b" (bx),\r\n"D" ((long)reg),\r\n"S" (&pci_indirect));\r\nif ( V_44 )\r\n* V_40 &= V_44 ;\r\nF_13 ( & V_46 , V_14 ) ;\r\nreturn ( int ) ( ( V_41 & 0xff00 ) >> 8 ) ;\r\n}\r\nstatic int F_14 ( unsigned int V_35 , unsigned int V_36 ,\r\nunsigned int V_37 , int V_38 , int V_39 , T_2 V_40 )\r\n{\r\nunsigned long V_41 = 0 ;\r\nunsigned long V_14 ;\r\nunsigned long V_42 = ( V_36 << 8 ) | V_37 ;\r\nT_4 V_43 = 0 ;\r\nF_11 ( V_35 ) ;\r\nif ( ( V_36 > 255 ) || ( V_37 > 255 ) || ( V_38 > 255 ) )\r\nreturn - V_45 ;\r\nF_12 ( & V_46 , V_14 ) ;\r\nswitch ( V_39 ) {\r\ncase 1 :\r\nV_43 = V_50 ;\r\nbreak;\r\ncase 2 :\r\nV_43 = V_51 ;\r\nbreak;\r\ncase 4 :\r\nV_43 = V_52 ;\r\nbreak;\r\n}\r\n__asm__("lcall *(%%esi); cld\n\t"\r\n"jc 1f\n\t"\r\n"xor %%ah, %%ah\n"\r\n"1:"\r\n: "=a" (result)\r\n: "0" (number),\r\n"c" (value),\r\n"b" (bx),\r\n"D" ((long)reg),\r\n"S" (&pci_indirect));\r\nF_13 ( & V_46 , V_14 ) ;\r\nreturn ( int ) ( ( V_41 & 0xff00 ) >> 8 ) ;\r\n}\r\nstatic const struct V_53 * T_1 F_15 ( void )\r\n{\r\nunion V_54 * V_55 ;\r\nunsigned char V_56 ;\r\nint V_57 , V_12 ;\r\nfor ( V_55 = (union V_54 * ) F_16 ( 0xe0000 ) ;\r\nV_55 <= (union V_54 * ) F_16 ( 0xffff0 ) ;\r\n++ V_55 ) {\r\nlong V_58 ;\r\nif ( F_17 ( & V_55 -> V_59 . V_16 , V_58 ) )\r\ncontinue;\r\nif ( V_55 -> V_59 . V_16 != V_60 )\r\ncontinue;\r\nV_12 = V_55 -> V_59 . V_12 * 16 ;\r\nif ( ! V_12 )\r\ncontinue;\r\nV_56 = 0 ;\r\nfor ( V_57 = 0 ; V_57 < V_12 ; ++ V_57 )\r\nV_56 += V_55 -> V_61 [ V_57 ] ;\r\nif ( V_56 != 0 )\r\ncontinue;\r\nif ( V_55 -> V_59 . V_62 != 0 ) {\r\nF_3 ( L_7 ,\r\nV_55 -> V_59 . V_62 , V_55 ) ;\r\ncontinue;\r\n}\r\nF_8 ( L_8 , V_55 ) ;\r\nif ( V_55 -> V_59 . V_13 >= 0x100000 ) {\r\nF_3 ( L_9\r\nL_10 , V_55 ) ;\r\nreturn NULL ;\r\n} else {\r\nunsigned long V_63 = V_55 -> V_59 . V_13 ;\r\nF_8 ( L_11 ,\r\nV_63 ) ;\r\nV_64 . V_11 = V_63 + V_2 ;\r\nF_1 () ;\r\nif ( F_7 () )\r\nreturn & V_65 ;\r\n}\r\nbreak;\r\n}\r\nreturn NULL ;\r\n}\r\nstruct V_66 * F_18 ( void )\r\n{\r\nstruct V_67 V_68 ;\r\nstruct V_66 * V_69 = NULL ;\r\nint V_70 , V_71 ;\r\nunsigned long V_72 ;\r\nif ( ! V_73 )\r\nreturn NULL ;\r\nV_72 = F_19 ( V_74 ) ;\r\nif ( ! V_72 )\r\nreturn NULL ;\r\nV_68 . V_75 = (struct V_76 * ) V_72 ;\r\nV_68 . V_77 = V_78 ;\r\nV_68 . V_79 = V_80 ;\r\nF_8 ( L_12 ) ;\r\n__asm__("push %%es\n\t"\r\n"push %%ds\n\t"\r\n"pop %%es\n\t"\r\n"lcall *(%%esi); cld\n\t"\r\n"pop %%es\n\t"\r\n"jc 1f\n\t"\r\n"xor %%ah, %%ah\n"\r\n"1:"\r\n: "=a" (ret),\r\n"=b" (map),\r\n"=m" (opt)\r\n: "0" (PCIBIOS_GET_ROUTING_OPTIONS),\r\n"1" (0),\r\n"D" ((long) &opt),\r\n"S" (&pci_indirect),\r\n"m" (opt)\r\n: "memory");\r\nF_8 ( L_13 , V_70 , V_68 . V_77 , V_71 ) ;\r\nif ( V_70 & 0xff00 )\r\nF_3 ( V_29 L_14 , ( V_70 >> 8 ) & 0xff ) ;\r\nelse if ( V_68 . V_77 ) {\r\nV_69 = F_20 ( sizeof( struct V_66 ) + V_68 . V_77 , V_74 ) ;\r\nif ( V_69 ) {\r\nmemset ( V_69 , 0 , sizeof( struct V_66 ) ) ;\r\nV_69 -> V_77 = V_68 . V_77 + sizeof( struct V_66 ) ;\r\nV_69 -> V_81 = V_71 ;\r\nmemcpy ( V_69 -> V_82 , ( void * ) V_72 , V_68 . V_77 ) ;\r\nF_3 ( V_8 L_15 ) ;\r\n}\r\n}\r\nF_21 ( V_72 ) ;\r\nreturn V_69 ;\r\n}\r\nint F_22 ( struct V_83 * V_84 , int V_85 , int V_86 )\r\n{\r\nint V_70 ;\r\n__asm__("lcall *(%%esi); cld\n\t"\r\n"jc 1f\n\t"\r\n"xor %%ah, %%ah\n"\r\n"1:"\r\n: "=a" (ret)\r\n: "0" (PCIBIOS_SET_PCI_HW_INT),\r\n"b" ((dev->bus->number << 8) | dev->devfn),\r\n"c" ((irq << 8) | (pin + 10)),\r\n"S" (&pci_indirect));\r\nreturn ! ( V_70 & 0xff00 ) ;\r\n}\r\nvoid T_1 F_23 ( void )\r\n{\r\nif ( ( V_31 & V_87 )\r\n&& ( ( V_88 = F_15 () ) ) ) {\r\nV_73 = 1 ;\r\n}\r\n}
