var pairs =
{
"internal":{"oscillator":1,"oscillators":1,"clock":1}
,"topic":{"provides":1,"follows":1}
,"provides":{"guidelines":1}
,"guidelines":{"specific":1}
,"specific":{"instructions":1,"code":1}
,"instructions":{"instantiating":1}
,"instantiating":{"internal":1}
,"oscillator":{"osca":1,"library":1,"verilog":1,"vhdl":1,"instantiate":1}
,"osca":{"oscc":1,"latticesc":1,"library":1}
,"oscc":{"oscd":1,"machxo":1,"library":1}
,"oscd":{"osce":1,"latticeecp2":1,"verilog":1,"oscinst0":1,"library":1}
,"osce":{"oscf":1,"latticexp2":1,"vhdl":1,"library":1}
,"oscf":{"oscg":1,"latticeecp3":1,"library":1}
,"oscg":{"osch":1,"ecp5":1}
,"osch":{"osci":1,"machxo2":1}
,"osci":{"oscj":1,"lifmd":1}
,"oscj":{"element":1,"machxo3d":1}
,"element":{"verilog":1,"fpga":1,"description":1}
,"verilog":{"vhdl":1,"hdl":1,"example":1}
,"vhdl":{"code":1,"example":1,"miscellaneous":1}
,"code":{"given":1,"examples":1}
,"given":{"device":1}
,"device":{"family":1}
,"family":{"contains":1}
,"contains":{"specific":1}
,"examples":{"information":1,"below":1}
,"information":{"library":1,"using":1,"internal":1}
,"library":{"elements":1,"element":1}
,"elements":{"fpga":1,"hdl":1,"internal":1,"instantiate":1}
,"fpga":{"libraries":1}
,"libraries":{"reference":1,"topic":1}
,"reference":{"guide":1}
,"guide":{"information":1,"following":1}
,"using":{"library":1,"internal":1,"don\u0027t":1}
,"hdl":{"synthesis":1,"example":1,"vhdl":1,"refer":1}
,"synthesis":{"header":1,"directives":1,"translate_off":1,"translate_on":1}
,"header":{"libraries":1}
,"major":{"items":1}
,"items":{"discussed":1}
,"discussed":{"topic":1}
,"interface":{"user-defined":1}
,"user-defined":{"clock":1}
,"clock":{"signal":1,"frequencies":1,"divider":1}
,"signal":{"internal":1}
,"instantiate":{"appropriate":1,"design":1}
,"appropriate":{"library":1}
,"following":{"library":1,"documentation":1}
,"oscillators":{"respective":1}
,"respective":{"architectures":1}
,"frequencies":{"clock":1}
,"divider":{"settings":1}
,"settings":{"default":1,"details":1}
,"default":{"settings":1}
,"details":{"fpga":1}
,"note":{"applications":1}
,"applications":{"recommends":1}
,"recommends":{"using":1}
,"don\u0027t":{"touch":1}
,"touch":{"synthesis":1}
,"directives":{"library":1}
,"below":{"shows":1}
,"shows":{"proper":1}
,"proper":{"syntax":1}
,"syntax":{"instantiating":1}
,"miscellaneous":{"internal":1}
,"module":{"osc_top":1}
,"osc_top":{"osc_clk":1}
,"output":{"osc_clk":1}
,"oscinst0":{".cfgclk":1,"label":1,"osce":1}
,".cfgclk":{"osc_clk":1}
,"defparam":{"oscinst0.nom_freq":1}
,"oscinst0.nom_freq":{"2.5":1}
,"component":{"osce":1}
,"generic":{"nom_freq":1,"map":1}
,"nom_freq":{"string":1,"oscinst0":1,"2.5":1}
,"string":{"2.5":1}
,"port":{"osc":1,"map":1}
,"osc":{":out":1,"osc_int":1}
,":out":{"std_logic":1}
,"end":{"component":1}
,"attribute":{"nom_freq":1}
,"label":{"2.5":1}
,"refer":{"following":1}
,"description":{"fpga":1}
,"hardware":{"how-to":1}
}
;Search.control.loadWordPairs(pairs);
