
MCU1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003426  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000136  00800060  00003426  000034ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  00800196  00800196  000035f0  2**0
                  ALLOC
  3 .stab         00003f3c  00000000  00000000  000035f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00005ab0  00000000  00000000  0000752c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  0000cfdc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  0000d19c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  0000d3b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  0000f9c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  00010e90  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  0001219c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  0001237c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  00012683  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0001309d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 2a 11 	jmp	0x2254	; 0x2254 <__vector_1>
       8:	0c 94 5d 11 	jmp	0x22ba	; 0x22ba <__vector_2>
       c:	0c 94 90 11 	jmp	0x2320	; 0x2320 <__vector_3>
      10:	0c 94 1c 0c 	jmp	0x1838	; 0x1838 <__vector_4>
      14:	0c 94 e9 0b 	jmp	0x17d2	; 0x17d2 <__vector_5>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 b6 0b 	jmp	0x176c	; 0x176c <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 83 0b 	jmp	0x1706	; 0x1706 <__vector_9>
      28:	0c 94 50 0b 	jmp	0x16a0	; 0x16a0 <__vector_10>
      2c:	0c 94 1d 0b 	jmp	0x163a	; 0x163a <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e2       	ldi	r30, 0x26	; 38
      68:	f4 e3       	ldi	r31, 0x34	; 52
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 39       	cpi	r26, 0x96	; 150
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a6 e9       	ldi	r26, 0x96	; 150
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 3a       	cpi	r26, 0xA7	; 167
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 45 15 	call	0x2a8a	; 0x2a8a <main>
      8a:	0c 94 11 1a 	jmp	0x3422	; 0x3422 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 da 19 	jmp	0x33b4	; 0x33b4 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 f6 19 	jmp	0x33ec	; 0x33ec <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 e6 19 	jmp	0x33cc	; 0x33cc <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 02 1a 	jmp	0x3404	; 0x3404 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 e6 19 	jmp	0x33cc	; 0x33cc <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 02 1a 	jmp	0x3404	; 0x3404 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 da 19 	jmp	0x33b4	; 0x33b4 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 f6 19 	jmp	0x33ec	; 0x33ec <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e2 19 	jmp	0x33c4	; 0x33c4 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 fe 19 	jmp	0x33fc	; 0x33fc <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 e6 19 	jmp	0x33cc	; 0x33cc <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 02 1a 	jmp	0x3404	; 0x3404 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 e6 19 	jmp	0x33cc	; 0x33cc <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 02 1a 	jmp	0x3404	; 0x3404 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 e6 19 	jmp	0x33cc	; 0x33cc <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 02 1a 	jmp	0x3404	; 0x3404 <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 e3 19 	jmp	0x33c6	; 0x33c6 <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 ff 19 	jmp	0x33fe	; 0x33fe <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 ea 19 	jmp	0x33d4	; 0x33d4 <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 06 1a 	jmp	0x340c	; 0x340c <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 e2 19 	jmp	0x33c4	; 0x33c4 <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 fe 19 	jmp	0x33fc	; 0x33fc <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	e8 59       	subi	r30, 0x98	; 152
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <ADC_init>:
/*
 * Description :
 * Function responsible for initialize the ADC driver.
 */
void ADC_init(const ADC_ConfigType *Config_Ptr)
{
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	00 d0       	rcall	.+0      	; 0xef0 <ADC_init+0x6>
     ef0:	cd b7       	in	r28, 0x3d	; 61
     ef2:	de b7       	in	r29, 0x3e	; 62
     ef4:	9a 83       	std	Y+2, r25	; 0x02
     ef6:	89 83       	std	Y+1, r24	; 0x01
	/* Choosing the Reference voltage */
	ADMUX = (ADMUX & 0x3F) |(Config_Ptr->ref_volt<<6);
     ef8:	a7 e2       	ldi	r26, 0x27	; 39
     efa:	b0 e0       	ldi	r27, 0x00	; 0
     efc:	e7 e2       	ldi	r30, 0x27	; 39
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	80 81       	ld	r24, Z
     f02:	28 2f       	mov	r18, r24
     f04:	2f 73       	andi	r18, 0x3F	; 63
     f06:	e9 81       	ldd	r30, Y+1	; 0x01
     f08:	fa 81       	ldd	r31, Y+2	; 0x02
     f0a:	80 81       	ld	r24, Z
     f0c:	88 2f       	mov	r24, r24
     f0e:	90 e0       	ldi	r25, 0x00	; 0
     f10:	00 24       	eor	r0, r0
     f12:	96 95       	lsr	r25
     f14:	87 95       	ror	r24
     f16:	07 94       	ror	r0
     f18:	96 95       	lsr	r25
     f1a:	87 95       	ror	r24
     f1c:	07 94       	ror	r0
     f1e:	98 2f       	mov	r25, r24
     f20:	80 2d       	mov	r24, r0
     f22:	82 2b       	or	r24, r18
     f24:	8c 93       	st	X, r24

	/* Activating the ADC */
	SET_BIT(ADCSRA,ADEN);
     f26:	a6 e2       	ldi	r26, 0x26	; 38
     f28:	b0 e0       	ldi	r27, 0x00	; 0
     f2a:	e6 e2       	ldi	r30, 0x26	; 38
     f2c:	f0 e0       	ldi	r31, 0x00	; 0
     f2e:	80 81       	ld	r24, Z
     f30:	80 68       	ori	r24, 0x80	; 128
     f32:	8c 93       	st	X, r24

	/* Setting F_ADC = F_CPU/x */
	ADCSRA = (ADCSRA & 0xF8) | Config_Ptr->prescaler;
     f34:	a6 e2       	ldi	r26, 0x26	; 38
     f36:	b0 e0       	ldi	r27, 0x00	; 0
     f38:	e6 e2       	ldi	r30, 0x26	; 38
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	80 81       	ld	r24, Z
     f3e:	98 2f       	mov	r25, r24
     f40:	98 7f       	andi	r25, 0xF8	; 248
     f42:	e9 81       	ldd	r30, Y+1	; 0x01
     f44:	fa 81       	ldd	r31, Y+2	; 0x02
     f46:	81 81       	ldd	r24, Z+1	; 0x01
     f48:	89 2b       	or	r24, r25
     f4a:	8c 93       	st	X, r24

}
     f4c:	0f 90       	pop	r0
     f4e:	0f 90       	pop	r0
     f50:	cf 91       	pop	r28
     f52:	df 91       	pop	r29
     f54:	08 95       	ret

00000f56 <ADC_readChannel>:
 * Description :
 * Function responsible for read analog data from a certain ADC channel
 * and convert it to digital using the ADC driver.
 */
uint16 ADC_readChannel(uint8 channel_num)
{
     f56:	df 93       	push	r29
     f58:	cf 93       	push	r28
     f5a:	0f 92       	push	r0
     f5c:	cd b7       	in	r28, 0x3d	; 61
     f5e:	de b7       	in	r29, 0x3e	; 62
     f60:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= 0xE0; /* Clearing the first 5 bits */
     f62:	a7 e2       	ldi	r26, 0x27	; 39
     f64:	b0 e0       	ldi	r27, 0x00	; 0
     f66:	e7 e2       	ldi	r30, 0x27	; 39
     f68:	f0 e0       	ldi	r31, 0x00	; 0
     f6a:	80 81       	ld	r24, Z
     f6c:	80 7e       	andi	r24, 0xE0	; 224
     f6e:	8c 93       	st	X, r24
	ADMUX = ADMUX | channel_num; /* Choosing which channel will be used*/
     f70:	a7 e2       	ldi	r26, 0x27	; 39
     f72:	b0 e0       	ldi	r27, 0x00	; 0
     f74:	e7 e2       	ldi	r30, 0x27	; 39
     f76:	f0 e0       	ldi	r31, 0x00	; 0
     f78:	90 81       	ld	r25, Z
     f7a:	89 81       	ldd	r24, Y+1	; 0x01
     f7c:	89 2b       	or	r24, r25
     f7e:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADSC); /* Start Conversion   */
     f80:	a6 e2       	ldi	r26, 0x26	; 38
     f82:	b0 e0       	ldi	r27, 0x00	; 0
     f84:	e6 e2       	ldi	r30, 0x26	; 38
     f86:	f0 e0       	ldi	r31, 0x00	; 0
     f88:	80 81       	ld	r24, Z
     f8a:	80 64       	ori	r24, 0x40	; 64
     f8c:	8c 93       	st	X, r24

	while(BIT_IS_CLEAR(ADCSRA,ADIF)); /* Based ON pulling method */
     f8e:	e6 e2       	ldi	r30, 0x26	; 38
     f90:	f0 e0       	ldi	r31, 0x00	; 0
     f92:	80 81       	ld	r24, Z
     f94:	88 2f       	mov	r24, r24
     f96:	90 e0       	ldi	r25, 0x00	; 0
     f98:	80 71       	andi	r24, 0x10	; 16
     f9a:	90 70       	andi	r25, 0x00	; 0
     f9c:	00 97       	sbiw	r24, 0x00	; 0
     f9e:	b9 f3       	breq	.-18     	; 0xf8e <ADC_readChannel+0x38>

	SET_BIT(ADCSRA,ADIF); /* Clearing the flag register */
     fa0:	a6 e2       	ldi	r26, 0x26	; 38
     fa2:	b0 e0       	ldi	r27, 0x00	; 0
     fa4:	e6 e2       	ldi	r30, 0x26	; 38
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	80 81       	ld	r24, Z
     faa:	80 61       	ori	r24, 0x10	; 16
     fac:	8c 93       	st	X, r24

	return ADC; /* Read the digital value from the data register */
     fae:	e4 e2       	ldi	r30, 0x24	; 36
     fb0:	f0 e0       	ldi	r31, 0x00	; 0
     fb2:	80 81       	ld	r24, Z
     fb4:	91 81       	ldd	r25, Z+1	; 0x01
}
     fb6:	0f 90       	pop	r0
     fb8:	cf 91       	pop	r28
     fba:	df 91       	pop	r29
     fbc:	08 95       	ret

00000fbe <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
     fbe:	df 93       	push	r29
     fc0:	cf 93       	push	r28
     fc2:	00 d0       	rcall	.+0      	; 0xfc4 <GPIO_setupPinDirection+0x6>
     fc4:	00 d0       	rcall	.+0      	; 0xfc6 <GPIO_setupPinDirection+0x8>
     fc6:	0f 92       	push	r0
     fc8:	cd b7       	in	r28, 0x3d	; 61
     fca:	de b7       	in	r29, 0x3e	; 62
     fcc:	89 83       	std	Y+1, r24	; 0x01
     fce:	6a 83       	std	Y+2, r22	; 0x02
     fd0:	4b 83       	std	Y+3, r20	; 0x03
	if(port_num >= NUM_OF_PORTS || pin_num >= NUM_OF_PINS_PER_PORT) /* Corner Case : If input was wrong */
     fd2:	89 81       	ldd	r24, Y+1	; 0x01
     fd4:	84 30       	cpi	r24, 0x04	; 4
     fd6:	08 f0       	brcs	.+2      	; 0xfda <GPIO_setupPinDirection+0x1c>
     fd8:	d5 c0       	rjmp	.+426    	; 0x1184 <GPIO_setupPinDirection+0x1c6>
     fda:	8a 81       	ldd	r24, Y+2	; 0x02
     fdc:	88 30       	cpi	r24, 0x08	; 8
     fde:	08 f0       	brcs	.+2      	; 0xfe2 <GPIO_setupPinDirection+0x24>
     fe0:	d1 c0       	rjmp	.+418    	; 0x1184 <GPIO_setupPinDirection+0x1c6>
	{
		/* Do Nothing */
	}
	else
	{
		switch(port_num)
     fe2:	89 81       	ldd	r24, Y+1	; 0x01
     fe4:	28 2f       	mov	r18, r24
     fe6:	30 e0       	ldi	r19, 0x00	; 0
     fe8:	3d 83       	std	Y+5, r19	; 0x05
     fea:	2c 83       	std	Y+4, r18	; 0x04
     fec:	8c 81       	ldd	r24, Y+4	; 0x04
     fee:	9d 81       	ldd	r25, Y+5	; 0x05
     ff0:	81 30       	cpi	r24, 0x01	; 1
     ff2:	91 05       	cpc	r25, r1
     ff4:	09 f4       	brne	.+2      	; 0xff8 <GPIO_setupPinDirection+0x3a>
     ff6:	43 c0       	rjmp	.+134    	; 0x107e <GPIO_setupPinDirection+0xc0>
     ff8:	2c 81       	ldd	r18, Y+4	; 0x04
     ffa:	3d 81       	ldd	r19, Y+5	; 0x05
     ffc:	22 30       	cpi	r18, 0x02	; 2
     ffe:	31 05       	cpc	r19, r1
    1000:	2c f4       	brge	.+10     	; 0x100c <GPIO_setupPinDirection+0x4e>
    1002:	8c 81       	ldd	r24, Y+4	; 0x04
    1004:	9d 81       	ldd	r25, Y+5	; 0x05
    1006:	00 97       	sbiw	r24, 0x00	; 0
    1008:	71 f0       	breq	.+28     	; 0x1026 <GPIO_setupPinDirection+0x68>
    100a:	bc c0       	rjmp	.+376    	; 0x1184 <GPIO_setupPinDirection+0x1c6>
    100c:	2c 81       	ldd	r18, Y+4	; 0x04
    100e:	3d 81       	ldd	r19, Y+5	; 0x05
    1010:	22 30       	cpi	r18, 0x02	; 2
    1012:	31 05       	cpc	r19, r1
    1014:	09 f4       	brne	.+2      	; 0x1018 <GPIO_setupPinDirection+0x5a>
    1016:	5f c0       	rjmp	.+190    	; 0x10d6 <GPIO_setupPinDirection+0x118>
    1018:	8c 81       	ldd	r24, Y+4	; 0x04
    101a:	9d 81       	ldd	r25, Y+5	; 0x05
    101c:	83 30       	cpi	r24, 0x03	; 3
    101e:	91 05       	cpc	r25, r1
    1020:	09 f4       	brne	.+2      	; 0x1024 <GPIO_setupPinDirection+0x66>
    1022:	85 c0       	rjmp	.+266    	; 0x112e <GPIO_setupPinDirection+0x170>
    1024:	af c0       	rjmp	.+350    	; 0x1184 <GPIO_setupPinDirection+0x1c6>
		{
/*----------------------------------------------------------------------------*/
		case PORTA_ID:
			if(direction == PIN_INPUT)
    1026:	8b 81       	ldd	r24, Y+3	; 0x03
    1028:	88 23       	and	r24, r24
    102a:	a9 f4       	brne	.+42     	; 0x1056 <GPIO_setupPinDirection+0x98>
			{
				CLEAR_BIT(DDRA,pin_num);
    102c:	aa e3       	ldi	r26, 0x3A	; 58
    102e:	b0 e0       	ldi	r27, 0x00	; 0
    1030:	ea e3       	ldi	r30, 0x3A	; 58
    1032:	f0 e0       	ldi	r31, 0x00	; 0
    1034:	80 81       	ld	r24, Z
    1036:	48 2f       	mov	r20, r24
    1038:	8a 81       	ldd	r24, Y+2	; 0x02
    103a:	28 2f       	mov	r18, r24
    103c:	30 e0       	ldi	r19, 0x00	; 0
    103e:	81 e0       	ldi	r24, 0x01	; 1
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	02 2e       	mov	r0, r18
    1044:	02 c0       	rjmp	.+4      	; 0x104a <GPIO_setupPinDirection+0x8c>
    1046:	88 0f       	add	r24, r24
    1048:	99 1f       	adc	r25, r25
    104a:	0a 94       	dec	r0
    104c:	e2 f7       	brpl	.-8      	; 0x1046 <GPIO_setupPinDirection+0x88>
    104e:	80 95       	com	r24
    1050:	84 23       	and	r24, r20
    1052:	8c 93       	st	X, r24
    1054:	97 c0       	rjmp	.+302    	; 0x1184 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				SET_BIT(DDRA,pin_num);
    1056:	aa e3       	ldi	r26, 0x3A	; 58
    1058:	b0 e0       	ldi	r27, 0x00	; 0
    105a:	ea e3       	ldi	r30, 0x3A	; 58
    105c:	f0 e0       	ldi	r31, 0x00	; 0
    105e:	80 81       	ld	r24, Z
    1060:	48 2f       	mov	r20, r24
    1062:	8a 81       	ldd	r24, Y+2	; 0x02
    1064:	28 2f       	mov	r18, r24
    1066:	30 e0       	ldi	r19, 0x00	; 0
    1068:	81 e0       	ldi	r24, 0x01	; 1
    106a:	90 e0       	ldi	r25, 0x00	; 0
    106c:	02 2e       	mov	r0, r18
    106e:	02 c0       	rjmp	.+4      	; 0x1074 <GPIO_setupPinDirection+0xb6>
    1070:	88 0f       	add	r24, r24
    1072:	99 1f       	adc	r25, r25
    1074:	0a 94       	dec	r0
    1076:	e2 f7       	brpl	.-8      	; 0x1070 <GPIO_setupPinDirection+0xb2>
    1078:	84 2b       	or	r24, r20
    107a:	8c 93       	st	X, r24
    107c:	83 c0       	rjmp	.+262    	; 0x1184 <GPIO_setupPinDirection+0x1c6>
			}
			break;
/*----------------------------------------------------------------------------*/
		case PORTB_ID:
			if(direction == PIN_INPUT)
    107e:	8b 81       	ldd	r24, Y+3	; 0x03
    1080:	88 23       	and	r24, r24
    1082:	a9 f4       	brne	.+42     	; 0x10ae <GPIO_setupPinDirection+0xf0>
			{
				CLEAR_BIT(DDRB,pin_num);
    1084:	a7 e3       	ldi	r26, 0x37	; 55
    1086:	b0 e0       	ldi	r27, 0x00	; 0
    1088:	e7 e3       	ldi	r30, 0x37	; 55
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	48 2f       	mov	r20, r24
    1090:	8a 81       	ldd	r24, Y+2	; 0x02
    1092:	28 2f       	mov	r18, r24
    1094:	30 e0       	ldi	r19, 0x00	; 0
    1096:	81 e0       	ldi	r24, 0x01	; 1
    1098:	90 e0       	ldi	r25, 0x00	; 0
    109a:	02 2e       	mov	r0, r18
    109c:	02 c0       	rjmp	.+4      	; 0x10a2 <GPIO_setupPinDirection+0xe4>
    109e:	88 0f       	add	r24, r24
    10a0:	99 1f       	adc	r25, r25
    10a2:	0a 94       	dec	r0
    10a4:	e2 f7       	brpl	.-8      	; 0x109e <GPIO_setupPinDirection+0xe0>
    10a6:	80 95       	com	r24
    10a8:	84 23       	and	r24, r20
    10aa:	8c 93       	st	X, r24
    10ac:	6b c0       	rjmp	.+214    	; 0x1184 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				SET_BIT(DDRB,pin_num);
    10ae:	a7 e3       	ldi	r26, 0x37	; 55
    10b0:	b0 e0       	ldi	r27, 0x00	; 0
    10b2:	e7 e3       	ldi	r30, 0x37	; 55
    10b4:	f0 e0       	ldi	r31, 0x00	; 0
    10b6:	80 81       	ld	r24, Z
    10b8:	48 2f       	mov	r20, r24
    10ba:	8a 81       	ldd	r24, Y+2	; 0x02
    10bc:	28 2f       	mov	r18, r24
    10be:	30 e0       	ldi	r19, 0x00	; 0
    10c0:	81 e0       	ldi	r24, 0x01	; 1
    10c2:	90 e0       	ldi	r25, 0x00	; 0
    10c4:	02 2e       	mov	r0, r18
    10c6:	02 c0       	rjmp	.+4      	; 0x10cc <GPIO_setupPinDirection+0x10e>
    10c8:	88 0f       	add	r24, r24
    10ca:	99 1f       	adc	r25, r25
    10cc:	0a 94       	dec	r0
    10ce:	e2 f7       	brpl	.-8      	; 0x10c8 <GPIO_setupPinDirection+0x10a>
    10d0:	84 2b       	or	r24, r20
    10d2:	8c 93       	st	X, r24
    10d4:	57 c0       	rjmp	.+174    	; 0x1184 <GPIO_setupPinDirection+0x1c6>
			}
			break;
/*----------------------------------------------------------------------------*/
		case PORTC_ID:
			if(direction == PIN_INPUT)
    10d6:	8b 81       	ldd	r24, Y+3	; 0x03
    10d8:	88 23       	and	r24, r24
    10da:	a9 f4       	brne	.+42     	; 0x1106 <GPIO_setupPinDirection+0x148>
			{
				CLEAR_BIT(DDRC,pin_num);
    10dc:	a4 e3       	ldi	r26, 0x34	; 52
    10de:	b0 e0       	ldi	r27, 0x00	; 0
    10e0:	e4 e3       	ldi	r30, 0x34	; 52
    10e2:	f0 e0       	ldi	r31, 0x00	; 0
    10e4:	80 81       	ld	r24, Z
    10e6:	48 2f       	mov	r20, r24
    10e8:	8a 81       	ldd	r24, Y+2	; 0x02
    10ea:	28 2f       	mov	r18, r24
    10ec:	30 e0       	ldi	r19, 0x00	; 0
    10ee:	81 e0       	ldi	r24, 0x01	; 1
    10f0:	90 e0       	ldi	r25, 0x00	; 0
    10f2:	02 2e       	mov	r0, r18
    10f4:	02 c0       	rjmp	.+4      	; 0x10fa <GPIO_setupPinDirection+0x13c>
    10f6:	88 0f       	add	r24, r24
    10f8:	99 1f       	adc	r25, r25
    10fa:	0a 94       	dec	r0
    10fc:	e2 f7       	brpl	.-8      	; 0x10f6 <GPIO_setupPinDirection+0x138>
    10fe:	80 95       	com	r24
    1100:	84 23       	and	r24, r20
    1102:	8c 93       	st	X, r24
    1104:	3f c0       	rjmp	.+126    	; 0x1184 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				SET_BIT(DDRC,pin_num);
    1106:	a4 e3       	ldi	r26, 0x34	; 52
    1108:	b0 e0       	ldi	r27, 0x00	; 0
    110a:	e4 e3       	ldi	r30, 0x34	; 52
    110c:	f0 e0       	ldi	r31, 0x00	; 0
    110e:	80 81       	ld	r24, Z
    1110:	48 2f       	mov	r20, r24
    1112:	8a 81       	ldd	r24, Y+2	; 0x02
    1114:	28 2f       	mov	r18, r24
    1116:	30 e0       	ldi	r19, 0x00	; 0
    1118:	81 e0       	ldi	r24, 0x01	; 1
    111a:	90 e0       	ldi	r25, 0x00	; 0
    111c:	02 2e       	mov	r0, r18
    111e:	02 c0       	rjmp	.+4      	; 0x1124 <GPIO_setupPinDirection+0x166>
    1120:	88 0f       	add	r24, r24
    1122:	99 1f       	adc	r25, r25
    1124:	0a 94       	dec	r0
    1126:	e2 f7       	brpl	.-8      	; 0x1120 <GPIO_setupPinDirection+0x162>
    1128:	84 2b       	or	r24, r20
    112a:	8c 93       	st	X, r24
    112c:	2b c0       	rjmp	.+86     	; 0x1184 <GPIO_setupPinDirection+0x1c6>
			}
			break;
/*----------------------------------------------------------------------------*/
		case PORTD_ID:
			if(direction == PIN_INPUT)
    112e:	8b 81       	ldd	r24, Y+3	; 0x03
    1130:	88 23       	and	r24, r24
    1132:	a9 f4       	brne	.+42     	; 0x115e <GPIO_setupPinDirection+0x1a0>
			{
				CLEAR_BIT(DDRD,pin_num);
    1134:	a1 e3       	ldi	r26, 0x31	; 49
    1136:	b0 e0       	ldi	r27, 0x00	; 0
    1138:	e1 e3       	ldi	r30, 0x31	; 49
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	80 81       	ld	r24, Z
    113e:	48 2f       	mov	r20, r24
    1140:	8a 81       	ldd	r24, Y+2	; 0x02
    1142:	28 2f       	mov	r18, r24
    1144:	30 e0       	ldi	r19, 0x00	; 0
    1146:	81 e0       	ldi	r24, 0x01	; 1
    1148:	90 e0       	ldi	r25, 0x00	; 0
    114a:	02 2e       	mov	r0, r18
    114c:	02 c0       	rjmp	.+4      	; 0x1152 <GPIO_setupPinDirection+0x194>
    114e:	88 0f       	add	r24, r24
    1150:	99 1f       	adc	r25, r25
    1152:	0a 94       	dec	r0
    1154:	e2 f7       	brpl	.-8      	; 0x114e <GPIO_setupPinDirection+0x190>
    1156:	80 95       	com	r24
    1158:	84 23       	and	r24, r20
    115a:	8c 93       	st	X, r24
    115c:	13 c0       	rjmp	.+38     	; 0x1184 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				SET_BIT(DDRD,pin_num);
    115e:	a1 e3       	ldi	r26, 0x31	; 49
    1160:	b0 e0       	ldi	r27, 0x00	; 0
    1162:	e1 e3       	ldi	r30, 0x31	; 49
    1164:	f0 e0       	ldi	r31, 0x00	; 0
    1166:	80 81       	ld	r24, Z
    1168:	48 2f       	mov	r20, r24
    116a:	8a 81       	ldd	r24, Y+2	; 0x02
    116c:	28 2f       	mov	r18, r24
    116e:	30 e0       	ldi	r19, 0x00	; 0
    1170:	81 e0       	ldi	r24, 0x01	; 1
    1172:	90 e0       	ldi	r25, 0x00	; 0
    1174:	02 2e       	mov	r0, r18
    1176:	02 c0       	rjmp	.+4      	; 0x117c <GPIO_setupPinDirection+0x1be>
    1178:	88 0f       	add	r24, r24
    117a:	99 1f       	adc	r25, r25
    117c:	0a 94       	dec	r0
    117e:	e2 f7       	brpl	.-8      	; 0x1178 <GPIO_setupPinDirection+0x1ba>
    1180:	84 2b       	or	r24, r20
    1182:	8c 93       	st	X, r24
			}
			break;
/*----------------------------------------------------------------------------*/
		}
	}
}
    1184:	0f 90       	pop	r0
    1186:	0f 90       	pop	r0
    1188:	0f 90       	pop	r0
    118a:	0f 90       	pop	r0
    118c:	0f 90       	pop	r0
    118e:	cf 91       	pop	r28
    1190:	df 91       	pop	r29
    1192:	08 95       	ret

00001194 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1194:	df 93       	push	r29
    1196:	cf 93       	push	r28
    1198:	00 d0       	rcall	.+0      	; 0x119a <GPIO_writePin+0x6>
    119a:	00 d0       	rcall	.+0      	; 0x119c <GPIO_writePin+0x8>
    119c:	0f 92       	push	r0
    119e:	cd b7       	in	r28, 0x3d	; 61
    11a0:	de b7       	in	r29, 0x3e	; 62
    11a2:	89 83       	std	Y+1, r24	; 0x01
    11a4:	6a 83       	std	Y+2, r22	; 0x02
    11a6:	4b 83       	std	Y+3, r20	; 0x03
	if(port_num >= NUM_OF_PORTS || pin_num >= NUM_OF_PINS_PER_PORT) /* Corner Case : If input was wrong */
    11a8:	89 81       	ldd	r24, Y+1	; 0x01
    11aa:	84 30       	cpi	r24, 0x04	; 4
    11ac:	08 f0       	brcs	.+2      	; 0x11b0 <GPIO_writePin+0x1c>
    11ae:	d5 c0       	rjmp	.+426    	; 0x135a <GPIO_writePin+0x1c6>
    11b0:	8a 81       	ldd	r24, Y+2	; 0x02
    11b2:	88 30       	cpi	r24, 0x08	; 8
    11b4:	08 f0       	brcs	.+2      	; 0x11b8 <GPIO_writePin+0x24>
    11b6:	d1 c0       	rjmp	.+418    	; 0x135a <GPIO_writePin+0x1c6>
	{
		/* Do Nothing */
	}
	else
	{
		switch(port_num)
    11b8:	89 81       	ldd	r24, Y+1	; 0x01
    11ba:	28 2f       	mov	r18, r24
    11bc:	30 e0       	ldi	r19, 0x00	; 0
    11be:	3d 83       	std	Y+5, r19	; 0x05
    11c0:	2c 83       	std	Y+4, r18	; 0x04
    11c2:	8c 81       	ldd	r24, Y+4	; 0x04
    11c4:	9d 81       	ldd	r25, Y+5	; 0x05
    11c6:	81 30       	cpi	r24, 0x01	; 1
    11c8:	91 05       	cpc	r25, r1
    11ca:	09 f4       	brne	.+2      	; 0x11ce <GPIO_writePin+0x3a>
    11cc:	43 c0       	rjmp	.+134    	; 0x1254 <GPIO_writePin+0xc0>
    11ce:	2c 81       	ldd	r18, Y+4	; 0x04
    11d0:	3d 81       	ldd	r19, Y+5	; 0x05
    11d2:	22 30       	cpi	r18, 0x02	; 2
    11d4:	31 05       	cpc	r19, r1
    11d6:	2c f4       	brge	.+10     	; 0x11e2 <GPIO_writePin+0x4e>
    11d8:	8c 81       	ldd	r24, Y+4	; 0x04
    11da:	9d 81       	ldd	r25, Y+5	; 0x05
    11dc:	00 97       	sbiw	r24, 0x00	; 0
    11de:	71 f0       	breq	.+28     	; 0x11fc <GPIO_writePin+0x68>
    11e0:	bc c0       	rjmp	.+376    	; 0x135a <GPIO_writePin+0x1c6>
    11e2:	2c 81       	ldd	r18, Y+4	; 0x04
    11e4:	3d 81       	ldd	r19, Y+5	; 0x05
    11e6:	22 30       	cpi	r18, 0x02	; 2
    11e8:	31 05       	cpc	r19, r1
    11ea:	09 f4       	brne	.+2      	; 0x11ee <GPIO_writePin+0x5a>
    11ec:	5f c0       	rjmp	.+190    	; 0x12ac <GPIO_writePin+0x118>
    11ee:	8c 81       	ldd	r24, Y+4	; 0x04
    11f0:	9d 81       	ldd	r25, Y+5	; 0x05
    11f2:	83 30       	cpi	r24, 0x03	; 3
    11f4:	91 05       	cpc	r25, r1
    11f6:	09 f4       	brne	.+2      	; 0x11fa <GPIO_writePin+0x66>
    11f8:	85 c0       	rjmp	.+266    	; 0x1304 <GPIO_writePin+0x170>
    11fa:	af c0       	rjmp	.+350    	; 0x135a <GPIO_writePin+0x1c6>
		{
/*----------------------------------------------------------------------------*/
		case PORTA_ID:
			if(value == LOGIC_LOW)
    11fc:	8b 81       	ldd	r24, Y+3	; 0x03
    11fe:	88 23       	and	r24, r24
    1200:	a9 f4       	brne	.+42     	; 0x122c <GPIO_writePin+0x98>
			{
				CLEAR_BIT(PORTA,pin_num);
    1202:	ab e3       	ldi	r26, 0x3B	; 59
    1204:	b0 e0       	ldi	r27, 0x00	; 0
    1206:	eb e3       	ldi	r30, 0x3B	; 59
    1208:	f0 e0       	ldi	r31, 0x00	; 0
    120a:	80 81       	ld	r24, Z
    120c:	48 2f       	mov	r20, r24
    120e:	8a 81       	ldd	r24, Y+2	; 0x02
    1210:	28 2f       	mov	r18, r24
    1212:	30 e0       	ldi	r19, 0x00	; 0
    1214:	81 e0       	ldi	r24, 0x01	; 1
    1216:	90 e0       	ldi	r25, 0x00	; 0
    1218:	02 2e       	mov	r0, r18
    121a:	02 c0       	rjmp	.+4      	; 0x1220 <GPIO_writePin+0x8c>
    121c:	88 0f       	add	r24, r24
    121e:	99 1f       	adc	r25, r25
    1220:	0a 94       	dec	r0
    1222:	e2 f7       	brpl	.-8      	; 0x121c <GPIO_writePin+0x88>
    1224:	80 95       	com	r24
    1226:	84 23       	and	r24, r20
    1228:	8c 93       	st	X, r24
    122a:	97 c0       	rjmp	.+302    	; 0x135a <GPIO_writePin+0x1c6>
			}
			else
			{
				SET_BIT(PORTA,pin_num);
    122c:	ab e3       	ldi	r26, 0x3B	; 59
    122e:	b0 e0       	ldi	r27, 0x00	; 0
    1230:	eb e3       	ldi	r30, 0x3B	; 59
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	80 81       	ld	r24, Z
    1236:	48 2f       	mov	r20, r24
    1238:	8a 81       	ldd	r24, Y+2	; 0x02
    123a:	28 2f       	mov	r18, r24
    123c:	30 e0       	ldi	r19, 0x00	; 0
    123e:	81 e0       	ldi	r24, 0x01	; 1
    1240:	90 e0       	ldi	r25, 0x00	; 0
    1242:	02 2e       	mov	r0, r18
    1244:	02 c0       	rjmp	.+4      	; 0x124a <GPIO_writePin+0xb6>
    1246:	88 0f       	add	r24, r24
    1248:	99 1f       	adc	r25, r25
    124a:	0a 94       	dec	r0
    124c:	e2 f7       	brpl	.-8      	; 0x1246 <GPIO_writePin+0xb2>
    124e:	84 2b       	or	r24, r20
    1250:	8c 93       	st	X, r24
    1252:	83 c0       	rjmp	.+262    	; 0x135a <GPIO_writePin+0x1c6>
			}
			break;
/*----------------------------------------------------------------------------*/
		case PORTB_ID:
			if(value == LOGIC_LOW)
    1254:	8b 81       	ldd	r24, Y+3	; 0x03
    1256:	88 23       	and	r24, r24
    1258:	a9 f4       	brne	.+42     	; 0x1284 <GPIO_writePin+0xf0>
			{
				CLEAR_BIT(PORTB,pin_num);
    125a:	a8 e3       	ldi	r26, 0x38	; 56
    125c:	b0 e0       	ldi	r27, 0x00	; 0
    125e:	e8 e3       	ldi	r30, 0x38	; 56
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	80 81       	ld	r24, Z
    1264:	48 2f       	mov	r20, r24
    1266:	8a 81       	ldd	r24, Y+2	; 0x02
    1268:	28 2f       	mov	r18, r24
    126a:	30 e0       	ldi	r19, 0x00	; 0
    126c:	81 e0       	ldi	r24, 0x01	; 1
    126e:	90 e0       	ldi	r25, 0x00	; 0
    1270:	02 2e       	mov	r0, r18
    1272:	02 c0       	rjmp	.+4      	; 0x1278 <GPIO_writePin+0xe4>
    1274:	88 0f       	add	r24, r24
    1276:	99 1f       	adc	r25, r25
    1278:	0a 94       	dec	r0
    127a:	e2 f7       	brpl	.-8      	; 0x1274 <GPIO_writePin+0xe0>
    127c:	80 95       	com	r24
    127e:	84 23       	and	r24, r20
    1280:	8c 93       	st	X, r24
    1282:	6b c0       	rjmp	.+214    	; 0x135a <GPIO_writePin+0x1c6>
			}
			else
			{
				SET_BIT(PORTB,pin_num);
    1284:	a8 e3       	ldi	r26, 0x38	; 56
    1286:	b0 e0       	ldi	r27, 0x00	; 0
    1288:	e8 e3       	ldi	r30, 0x38	; 56
    128a:	f0 e0       	ldi	r31, 0x00	; 0
    128c:	80 81       	ld	r24, Z
    128e:	48 2f       	mov	r20, r24
    1290:	8a 81       	ldd	r24, Y+2	; 0x02
    1292:	28 2f       	mov	r18, r24
    1294:	30 e0       	ldi	r19, 0x00	; 0
    1296:	81 e0       	ldi	r24, 0x01	; 1
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	02 2e       	mov	r0, r18
    129c:	02 c0       	rjmp	.+4      	; 0x12a2 <GPIO_writePin+0x10e>
    129e:	88 0f       	add	r24, r24
    12a0:	99 1f       	adc	r25, r25
    12a2:	0a 94       	dec	r0
    12a4:	e2 f7       	brpl	.-8      	; 0x129e <GPIO_writePin+0x10a>
    12a6:	84 2b       	or	r24, r20
    12a8:	8c 93       	st	X, r24
    12aa:	57 c0       	rjmp	.+174    	; 0x135a <GPIO_writePin+0x1c6>
			}
			break;
/*----------------------------------------------------------------------------*/
		case PORTC_ID:
			if(value == LOGIC_LOW)
    12ac:	8b 81       	ldd	r24, Y+3	; 0x03
    12ae:	88 23       	and	r24, r24
    12b0:	a9 f4       	brne	.+42     	; 0x12dc <GPIO_writePin+0x148>
			{
				CLEAR_BIT(PORTC,pin_num);
    12b2:	a5 e3       	ldi	r26, 0x35	; 53
    12b4:	b0 e0       	ldi	r27, 0x00	; 0
    12b6:	e5 e3       	ldi	r30, 0x35	; 53
    12b8:	f0 e0       	ldi	r31, 0x00	; 0
    12ba:	80 81       	ld	r24, Z
    12bc:	48 2f       	mov	r20, r24
    12be:	8a 81       	ldd	r24, Y+2	; 0x02
    12c0:	28 2f       	mov	r18, r24
    12c2:	30 e0       	ldi	r19, 0x00	; 0
    12c4:	81 e0       	ldi	r24, 0x01	; 1
    12c6:	90 e0       	ldi	r25, 0x00	; 0
    12c8:	02 2e       	mov	r0, r18
    12ca:	02 c0       	rjmp	.+4      	; 0x12d0 <GPIO_writePin+0x13c>
    12cc:	88 0f       	add	r24, r24
    12ce:	99 1f       	adc	r25, r25
    12d0:	0a 94       	dec	r0
    12d2:	e2 f7       	brpl	.-8      	; 0x12cc <GPIO_writePin+0x138>
    12d4:	80 95       	com	r24
    12d6:	84 23       	and	r24, r20
    12d8:	8c 93       	st	X, r24
    12da:	3f c0       	rjmp	.+126    	; 0x135a <GPIO_writePin+0x1c6>
			}
			else
			{
				SET_BIT(PORTC,pin_num);
    12dc:	a5 e3       	ldi	r26, 0x35	; 53
    12de:	b0 e0       	ldi	r27, 0x00	; 0
    12e0:	e5 e3       	ldi	r30, 0x35	; 53
    12e2:	f0 e0       	ldi	r31, 0x00	; 0
    12e4:	80 81       	ld	r24, Z
    12e6:	48 2f       	mov	r20, r24
    12e8:	8a 81       	ldd	r24, Y+2	; 0x02
    12ea:	28 2f       	mov	r18, r24
    12ec:	30 e0       	ldi	r19, 0x00	; 0
    12ee:	81 e0       	ldi	r24, 0x01	; 1
    12f0:	90 e0       	ldi	r25, 0x00	; 0
    12f2:	02 2e       	mov	r0, r18
    12f4:	02 c0       	rjmp	.+4      	; 0x12fa <GPIO_writePin+0x166>
    12f6:	88 0f       	add	r24, r24
    12f8:	99 1f       	adc	r25, r25
    12fa:	0a 94       	dec	r0
    12fc:	e2 f7       	brpl	.-8      	; 0x12f6 <GPIO_writePin+0x162>
    12fe:	84 2b       	or	r24, r20
    1300:	8c 93       	st	X, r24
    1302:	2b c0       	rjmp	.+86     	; 0x135a <GPIO_writePin+0x1c6>
			}
			break;
/*----------------------------------------------------------------------------*/
		case PORTD_ID:
			if(value == LOGIC_LOW)
    1304:	8b 81       	ldd	r24, Y+3	; 0x03
    1306:	88 23       	and	r24, r24
    1308:	a9 f4       	brne	.+42     	; 0x1334 <GPIO_writePin+0x1a0>
			{
				CLEAR_BIT(PORTD,pin_num);
    130a:	a2 e3       	ldi	r26, 0x32	; 50
    130c:	b0 e0       	ldi	r27, 0x00	; 0
    130e:	e2 e3       	ldi	r30, 0x32	; 50
    1310:	f0 e0       	ldi	r31, 0x00	; 0
    1312:	80 81       	ld	r24, Z
    1314:	48 2f       	mov	r20, r24
    1316:	8a 81       	ldd	r24, Y+2	; 0x02
    1318:	28 2f       	mov	r18, r24
    131a:	30 e0       	ldi	r19, 0x00	; 0
    131c:	81 e0       	ldi	r24, 0x01	; 1
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	02 2e       	mov	r0, r18
    1322:	02 c0       	rjmp	.+4      	; 0x1328 <GPIO_writePin+0x194>
    1324:	88 0f       	add	r24, r24
    1326:	99 1f       	adc	r25, r25
    1328:	0a 94       	dec	r0
    132a:	e2 f7       	brpl	.-8      	; 0x1324 <GPIO_writePin+0x190>
    132c:	80 95       	com	r24
    132e:	84 23       	and	r24, r20
    1330:	8c 93       	st	X, r24
    1332:	13 c0       	rjmp	.+38     	; 0x135a <GPIO_writePin+0x1c6>
			}
			else
			{
				SET_BIT(PORTD,pin_num);
    1334:	a2 e3       	ldi	r26, 0x32	; 50
    1336:	b0 e0       	ldi	r27, 0x00	; 0
    1338:	e2 e3       	ldi	r30, 0x32	; 50
    133a:	f0 e0       	ldi	r31, 0x00	; 0
    133c:	80 81       	ld	r24, Z
    133e:	48 2f       	mov	r20, r24
    1340:	8a 81       	ldd	r24, Y+2	; 0x02
    1342:	28 2f       	mov	r18, r24
    1344:	30 e0       	ldi	r19, 0x00	; 0
    1346:	81 e0       	ldi	r24, 0x01	; 1
    1348:	90 e0       	ldi	r25, 0x00	; 0
    134a:	02 2e       	mov	r0, r18
    134c:	02 c0       	rjmp	.+4      	; 0x1352 <GPIO_writePin+0x1be>
    134e:	88 0f       	add	r24, r24
    1350:	99 1f       	adc	r25, r25
    1352:	0a 94       	dec	r0
    1354:	e2 f7       	brpl	.-8      	; 0x134e <GPIO_writePin+0x1ba>
    1356:	84 2b       	or	r24, r20
    1358:	8c 93       	st	X, r24
			}
			break;
/*----------------------------------------------------------------------------*/
		}
	}
}
    135a:	0f 90       	pop	r0
    135c:	0f 90       	pop	r0
    135e:	0f 90       	pop	r0
    1360:	0f 90       	pop	r0
    1362:	0f 90       	pop	r0
    1364:	cf 91       	pop	r28
    1366:	df 91       	pop	r29
    1368:	08 95       	ret

0000136a <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    136a:	df 93       	push	r29
    136c:	cf 93       	push	r28
    136e:	00 d0       	rcall	.+0      	; 0x1370 <GPIO_readPin+0x6>
    1370:	00 d0       	rcall	.+0      	; 0x1372 <GPIO_readPin+0x8>
    1372:	0f 92       	push	r0
    1374:	cd b7       	in	r28, 0x3d	; 61
    1376:	de b7       	in	r29, 0x3e	; 62
    1378:	8a 83       	std	Y+2, r24	; 0x02
    137a:	6b 83       	std	Y+3, r22	; 0x03
	uint8 a_pinValue = LOGIC_LOW;
    137c:	19 82       	std	Y+1, r1	; 0x01

	if(port_num >= NUM_OF_PORTS || pin_num >= NUM_OF_PINS_PER_PORT) /* Corner Case : If input was wrong */
    137e:	8a 81       	ldd	r24, Y+2	; 0x02
    1380:	84 30       	cpi	r24, 0x04	; 4
    1382:	08 f0       	brcs	.+2      	; 0x1386 <GPIO_readPin+0x1c>
    1384:	84 c0       	rjmp	.+264    	; 0x148e <GPIO_readPin+0x124>
    1386:	8b 81       	ldd	r24, Y+3	; 0x03
    1388:	88 30       	cpi	r24, 0x08	; 8
    138a:	08 f0       	brcs	.+2      	; 0x138e <GPIO_readPin+0x24>
    138c:	80 c0       	rjmp	.+256    	; 0x148e <GPIO_readPin+0x124>
	{
		/* Do Nothing */
	}
	else
	{
		switch(port_num)
    138e:	8a 81       	ldd	r24, Y+2	; 0x02
    1390:	28 2f       	mov	r18, r24
    1392:	30 e0       	ldi	r19, 0x00	; 0
    1394:	3d 83       	std	Y+5, r19	; 0x05
    1396:	2c 83       	std	Y+4, r18	; 0x04
    1398:	4c 81       	ldd	r20, Y+4	; 0x04
    139a:	5d 81       	ldd	r21, Y+5	; 0x05
    139c:	41 30       	cpi	r20, 0x01	; 1
    139e:	51 05       	cpc	r21, r1
    13a0:	79 f1       	breq	.+94     	; 0x1400 <GPIO_readPin+0x96>
    13a2:	8c 81       	ldd	r24, Y+4	; 0x04
    13a4:	9d 81       	ldd	r25, Y+5	; 0x05
    13a6:	82 30       	cpi	r24, 0x02	; 2
    13a8:	91 05       	cpc	r25, r1
    13aa:	34 f4       	brge	.+12     	; 0x13b8 <GPIO_readPin+0x4e>
    13ac:	2c 81       	ldd	r18, Y+4	; 0x04
    13ae:	3d 81       	ldd	r19, Y+5	; 0x05
    13b0:	21 15       	cp	r18, r1
    13b2:	31 05       	cpc	r19, r1
    13b4:	69 f0       	breq	.+26     	; 0x13d0 <GPIO_readPin+0x66>
    13b6:	6b c0       	rjmp	.+214    	; 0x148e <GPIO_readPin+0x124>
    13b8:	4c 81       	ldd	r20, Y+4	; 0x04
    13ba:	5d 81       	ldd	r21, Y+5	; 0x05
    13bc:	42 30       	cpi	r20, 0x02	; 2
    13be:	51 05       	cpc	r21, r1
    13c0:	b9 f1       	breq	.+110    	; 0x1430 <GPIO_readPin+0xc6>
    13c2:	8c 81       	ldd	r24, Y+4	; 0x04
    13c4:	9d 81       	ldd	r25, Y+5	; 0x05
    13c6:	83 30       	cpi	r24, 0x03	; 3
    13c8:	91 05       	cpc	r25, r1
    13ca:	09 f4       	brne	.+2      	; 0x13ce <GPIO_readPin+0x64>
    13cc:	49 c0       	rjmp	.+146    	; 0x1460 <GPIO_readPin+0xf6>
    13ce:	5f c0       	rjmp	.+190    	; 0x148e <GPIO_readPin+0x124>
		{
/*----------------------------------------------------------------------------*/
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    13d0:	e9 e3       	ldi	r30, 0x39	; 57
    13d2:	f0 e0       	ldi	r31, 0x00	; 0
    13d4:	80 81       	ld	r24, Z
    13d6:	28 2f       	mov	r18, r24
    13d8:	30 e0       	ldi	r19, 0x00	; 0
    13da:	8b 81       	ldd	r24, Y+3	; 0x03
    13dc:	88 2f       	mov	r24, r24
    13de:	90 e0       	ldi	r25, 0x00	; 0
    13e0:	a9 01       	movw	r20, r18
    13e2:	02 c0       	rjmp	.+4      	; 0x13e8 <GPIO_readPin+0x7e>
    13e4:	55 95       	asr	r21
    13e6:	47 95       	ror	r20
    13e8:	8a 95       	dec	r24
    13ea:	e2 f7       	brpl	.-8      	; 0x13e4 <GPIO_readPin+0x7a>
    13ec:	ca 01       	movw	r24, r20
    13ee:	81 70       	andi	r24, 0x01	; 1
    13f0:	90 70       	andi	r25, 0x00	; 0
    13f2:	88 23       	and	r24, r24
    13f4:	19 f0       	breq	.+6      	; 0x13fc <GPIO_readPin+0x92>
			{
				a_pinValue = LOGIC_HIGH;
    13f6:	81 e0       	ldi	r24, 0x01	; 1
    13f8:	89 83       	std	Y+1, r24	; 0x01
    13fa:	49 c0       	rjmp	.+146    	; 0x148e <GPIO_readPin+0x124>
			}
			else
			{
				a_pinValue = LOGIC_LOW;
    13fc:	19 82       	std	Y+1, r1	; 0x01
    13fe:	47 c0       	rjmp	.+142    	; 0x148e <GPIO_readPin+0x124>
			}
			break;
/*----------------------------------------------------------------------------*/
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1400:	e6 e3       	ldi	r30, 0x36	; 54
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	80 81       	ld	r24, Z
    1406:	28 2f       	mov	r18, r24
    1408:	30 e0       	ldi	r19, 0x00	; 0
    140a:	8b 81       	ldd	r24, Y+3	; 0x03
    140c:	88 2f       	mov	r24, r24
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	a9 01       	movw	r20, r18
    1412:	02 c0       	rjmp	.+4      	; 0x1418 <GPIO_readPin+0xae>
    1414:	55 95       	asr	r21
    1416:	47 95       	ror	r20
    1418:	8a 95       	dec	r24
    141a:	e2 f7       	brpl	.-8      	; 0x1414 <GPIO_readPin+0xaa>
    141c:	ca 01       	movw	r24, r20
    141e:	81 70       	andi	r24, 0x01	; 1
    1420:	90 70       	andi	r25, 0x00	; 0
    1422:	88 23       	and	r24, r24
    1424:	19 f0       	breq	.+6      	; 0x142c <GPIO_readPin+0xc2>
			{
				a_pinValue = LOGIC_HIGH;
    1426:	81 e0       	ldi	r24, 0x01	; 1
    1428:	89 83       	std	Y+1, r24	; 0x01
    142a:	31 c0       	rjmp	.+98     	; 0x148e <GPIO_readPin+0x124>
			}
			else
			{
				a_pinValue = LOGIC_LOW;
    142c:	19 82       	std	Y+1, r1	; 0x01
    142e:	2f c0       	rjmp	.+94     	; 0x148e <GPIO_readPin+0x124>
			}
			break;
/*----------------------------------------------------------------------------*/
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1430:	e3 e3       	ldi	r30, 0x33	; 51
    1432:	f0 e0       	ldi	r31, 0x00	; 0
    1434:	80 81       	ld	r24, Z
    1436:	28 2f       	mov	r18, r24
    1438:	30 e0       	ldi	r19, 0x00	; 0
    143a:	8b 81       	ldd	r24, Y+3	; 0x03
    143c:	88 2f       	mov	r24, r24
    143e:	90 e0       	ldi	r25, 0x00	; 0
    1440:	a9 01       	movw	r20, r18
    1442:	02 c0       	rjmp	.+4      	; 0x1448 <GPIO_readPin+0xde>
    1444:	55 95       	asr	r21
    1446:	47 95       	ror	r20
    1448:	8a 95       	dec	r24
    144a:	e2 f7       	brpl	.-8      	; 0x1444 <GPIO_readPin+0xda>
    144c:	ca 01       	movw	r24, r20
    144e:	81 70       	andi	r24, 0x01	; 1
    1450:	90 70       	andi	r25, 0x00	; 0
    1452:	88 23       	and	r24, r24
    1454:	19 f0       	breq	.+6      	; 0x145c <GPIO_readPin+0xf2>
			{
				a_pinValue = LOGIC_HIGH;
    1456:	81 e0       	ldi	r24, 0x01	; 1
    1458:	89 83       	std	Y+1, r24	; 0x01
    145a:	19 c0       	rjmp	.+50     	; 0x148e <GPIO_readPin+0x124>
			}
			else
			{
				a_pinValue = LOGIC_LOW;
    145c:	19 82       	std	Y+1, r1	; 0x01
    145e:	17 c0       	rjmp	.+46     	; 0x148e <GPIO_readPin+0x124>
			}
			break;
/*----------------------------------------------------------------------------*/
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1460:	e0 e3       	ldi	r30, 0x30	; 48
    1462:	f0 e0       	ldi	r31, 0x00	; 0
    1464:	80 81       	ld	r24, Z
    1466:	28 2f       	mov	r18, r24
    1468:	30 e0       	ldi	r19, 0x00	; 0
    146a:	8b 81       	ldd	r24, Y+3	; 0x03
    146c:	88 2f       	mov	r24, r24
    146e:	90 e0       	ldi	r25, 0x00	; 0
    1470:	a9 01       	movw	r20, r18
    1472:	02 c0       	rjmp	.+4      	; 0x1478 <GPIO_readPin+0x10e>
    1474:	55 95       	asr	r21
    1476:	47 95       	ror	r20
    1478:	8a 95       	dec	r24
    147a:	e2 f7       	brpl	.-8      	; 0x1474 <GPIO_readPin+0x10a>
    147c:	ca 01       	movw	r24, r20
    147e:	81 70       	andi	r24, 0x01	; 1
    1480:	90 70       	andi	r25, 0x00	; 0
    1482:	88 23       	and	r24, r24
    1484:	19 f0       	breq	.+6      	; 0x148c <GPIO_readPin+0x122>
			{
				a_pinValue = LOGIC_HIGH;
    1486:	81 e0       	ldi	r24, 0x01	; 1
    1488:	89 83       	std	Y+1, r24	; 0x01
    148a:	01 c0       	rjmp	.+2      	; 0x148e <GPIO_readPin+0x124>
			}
			else
			{
				a_pinValue = LOGIC_LOW;
    148c:	19 82       	std	Y+1, r1	; 0x01
			break;
/*----------------------------------------------------------------------------*/
		}
	}

	return a_pinValue;
    148e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1490:	0f 90       	pop	r0
    1492:	0f 90       	pop	r0
    1494:	0f 90       	pop	r0
    1496:	0f 90       	pop	r0
    1498:	0f 90       	pop	r0
    149a:	cf 91       	pop	r28
    149c:	df 91       	pop	r29
    149e:	08 95       	ret

000014a0 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    14a0:	df 93       	push	r29
    14a2:	cf 93       	push	r28
    14a4:	00 d0       	rcall	.+0      	; 0x14a6 <GPIO_setupPortDirection+0x6>
    14a6:	00 d0       	rcall	.+0      	; 0x14a8 <GPIO_setupPortDirection+0x8>
    14a8:	cd b7       	in	r28, 0x3d	; 61
    14aa:	de b7       	in	r29, 0x3e	; 62
    14ac:	89 83       	std	Y+1, r24	; 0x01
    14ae:	6a 83       	std	Y+2, r22	; 0x02

	if(port_num >= NUM_OF_PORTS) /* Corner Case : If input was wrong */
    14b0:	89 81       	ldd	r24, Y+1	; 0x01
    14b2:	84 30       	cpi	r24, 0x04	; 4
    14b4:	90 f5       	brcc	.+100    	; 0x151a <GPIO_setupPortDirection+0x7a>
	{
		/* Do Nothing */
	}
	else
	{
		switch(port_num)
    14b6:	89 81       	ldd	r24, Y+1	; 0x01
    14b8:	28 2f       	mov	r18, r24
    14ba:	30 e0       	ldi	r19, 0x00	; 0
    14bc:	3c 83       	std	Y+4, r19	; 0x04
    14be:	2b 83       	std	Y+3, r18	; 0x03
    14c0:	8b 81       	ldd	r24, Y+3	; 0x03
    14c2:	9c 81       	ldd	r25, Y+4	; 0x04
    14c4:	81 30       	cpi	r24, 0x01	; 1
    14c6:	91 05       	cpc	r25, r1
    14c8:	d1 f0       	breq	.+52     	; 0x14fe <GPIO_setupPortDirection+0x5e>
    14ca:	2b 81       	ldd	r18, Y+3	; 0x03
    14cc:	3c 81       	ldd	r19, Y+4	; 0x04
    14ce:	22 30       	cpi	r18, 0x02	; 2
    14d0:	31 05       	cpc	r19, r1
    14d2:	2c f4       	brge	.+10     	; 0x14de <GPIO_setupPortDirection+0x3e>
    14d4:	8b 81       	ldd	r24, Y+3	; 0x03
    14d6:	9c 81       	ldd	r25, Y+4	; 0x04
    14d8:	00 97       	sbiw	r24, 0x00	; 0
    14da:	61 f0       	breq	.+24     	; 0x14f4 <GPIO_setupPortDirection+0x54>
    14dc:	1e c0       	rjmp	.+60     	; 0x151a <GPIO_setupPortDirection+0x7a>
    14de:	2b 81       	ldd	r18, Y+3	; 0x03
    14e0:	3c 81       	ldd	r19, Y+4	; 0x04
    14e2:	22 30       	cpi	r18, 0x02	; 2
    14e4:	31 05       	cpc	r19, r1
    14e6:	81 f0       	breq	.+32     	; 0x1508 <GPIO_setupPortDirection+0x68>
    14e8:	8b 81       	ldd	r24, Y+3	; 0x03
    14ea:	9c 81       	ldd	r25, Y+4	; 0x04
    14ec:	83 30       	cpi	r24, 0x03	; 3
    14ee:	91 05       	cpc	r25, r1
    14f0:	81 f0       	breq	.+32     	; 0x1512 <GPIO_setupPortDirection+0x72>
    14f2:	13 c0       	rjmp	.+38     	; 0x151a <GPIO_setupPortDirection+0x7a>
		{
/*----------------------------------------------------------------------------*/
		case PORTA_ID:
			DDRA = direction;
    14f4:	ea e3       	ldi	r30, 0x3A	; 58
    14f6:	f0 e0       	ldi	r31, 0x00	; 0
    14f8:	8a 81       	ldd	r24, Y+2	; 0x02
    14fa:	80 83       	st	Z, r24
    14fc:	0e c0       	rjmp	.+28     	; 0x151a <GPIO_setupPortDirection+0x7a>
			break;
/*----------------------------------------------------------------------------*/
		case PORTB_ID:
			DDRB = direction;
    14fe:	e7 e3       	ldi	r30, 0x37	; 55
    1500:	f0 e0       	ldi	r31, 0x00	; 0
    1502:	8a 81       	ldd	r24, Y+2	; 0x02
    1504:	80 83       	st	Z, r24
    1506:	09 c0       	rjmp	.+18     	; 0x151a <GPIO_setupPortDirection+0x7a>
			break;
/*----------------------------------------------------------------------------*/
		case PORTC_ID:
			DDRC = direction;
    1508:	e4 e3       	ldi	r30, 0x34	; 52
    150a:	f0 e0       	ldi	r31, 0x00	; 0
    150c:	8a 81       	ldd	r24, Y+2	; 0x02
    150e:	80 83       	st	Z, r24
    1510:	04 c0       	rjmp	.+8      	; 0x151a <GPIO_setupPortDirection+0x7a>
			break;
/*----------------------------------------------------------------------------*/
		case PORTD_ID:
			DDRD = direction;
    1512:	e1 e3       	ldi	r30, 0x31	; 49
    1514:	f0 e0       	ldi	r31, 0x00	; 0
    1516:	8a 81       	ldd	r24, Y+2	; 0x02
    1518:	80 83       	st	Z, r24
			break;
/*----------------------------------------------------------------------------*/
		}
	}
}
    151a:	0f 90       	pop	r0
    151c:	0f 90       	pop	r0
    151e:	0f 90       	pop	r0
    1520:	0f 90       	pop	r0
    1522:	cf 91       	pop	r28
    1524:	df 91       	pop	r29
    1526:	08 95       	ret

00001528 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1528:	df 93       	push	r29
    152a:	cf 93       	push	r28
    152c:	00 d0       	rcall	.+0      	; 0x152e <GPIO_writePort+0x6>
    152e:	00 d0       	rcall	.+0      	; 0x1530 <GPIO_writePort+0x8>
    1530:	cd b7       	in	r28, 0x3d	; 61
    1532:	de b7       	in	r29, 0x3e	; 62
    1534:	89 83       	std	Y+1, r24	; 0x01
    1536:	6a 83       	std	Y+2, r22	; 0x02
	if(port_num > NUM_OF_PORTS) /* Corner Case : If input was wrong */
    1538:	89 81       	ldd	r24, Y+1	; 0x01
    153a:	85 30       	cpi	r24, 0x05	; 5
    153c:	90 f5       	brcc	.+100    	; 0x15a2 <GPIO_writePort+0x7a>
	{
		/* Do Nothing */
	}
	else
	{
		switch(port_num)
    153e:	89 81       	ldd	r24, Y+1	; 0x01
    1540:	28 2f       	mov	r18, r24
    1542:	30 e0       	ldi	r19, 0x00	; 0
    1544:	3c 83       	std	Y+4, r19	; 0x04
    1546:	2b 83       	std	Y+3, r18	; 0x03
    1548:	8b 81       	ldd	r24, Y+3	; 0x03
    154a:	9c 81       	ldd	r25, Y+4	; 0x04
    154c:	81 30       	cpi	r24, 0x01	; 1
    154e:	91 05       	cpc	r25, r1
    1550:	d1 f0       	breq	.+52     	; 0x1586 <GPIO_writePort+0x5e>
    1552:	2b 81       	ldd	r18, Y+3	; 0x03
    1554:	3c 81       	ldd	r19, Y+4	; 0x04
    1556:	22 30       	cpi	r18, 0x02	; 2
    1558:	31 05       	cpc	r19, r1
    155a:	2c f4       	brge	.+10     	; 0x1566 <GPIO_writePort+0x3e>
    155c:	8b 81       	ldd	r24, Y+3	; 0x03
    155e:	9c 81       	ldd	r25, Y+4	; 0x04
    1560:	00 97       	sbiw	r24, 0x00	; 0
    1562:	61 f0       	breq	.+24     	; 0x157c <GPIO_writePort+0x54>
    1564:	1e c0       	rjmp	.+60     	; 0x15a2 <GPIO_writePort+0x7a>
    1566:	2b 81       	ldd	r18, Y+3	; 0x03
    1568:	3c 81       	ldd	r19, Y+4	; 0x04
    156a:	22 30       	cpi	r18, 0x02	; 2
    156c:	31 05       	cpc	r19, r1
    156e:	81 f0       	breq	.+32     	; 0x1590 <GPIO_writePort+0x68>
    1570:	8b 81       	ldd	r24, Y+3	; 0x03
    1572:	9c 81       	ldd	r25, Y+4	; 0x04
    1574:	83 30       	cpi	r24, 0x03	; 3
    1576:	91 05       	cpc	r25, r1
    1578:	81 f0       	breq	.+32     	; 0x159a <GPIO_writePort+0x72>
    157a:	13 c0       	rjmp	.+38     	; 0x15a2 <GPIO_writePort+0x7a>
		{
/*----------------------------------------------------------------------------*/
		case PORTA_ID:
			PORTA = value;
    157c:	eb e3       	ldi	r30, 0x3B	; 59
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	8a 81       	ldd	r24, Y+2	; 0x02
    1582:	80 83       	st	Z, r24
    1584:	0e c0       	rjmp	.+28     	; 0x15a2 <GPIO_writePort+0x7a>
			break;
/*----------------------------------------------------------------------------*/
		case PORTB_ID:
			PORTB = value;
    1586:	e8 e3       	ldi	r30, 0x38	; 56
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	8a 81       	ldd	r24, Y+2	; 0x02
    158c:	80 83       	st	Z, r24
    158e:	09 c0       	rjmp	.+18     	; 0x15a2 <GPIO_writePort+0x7a>
			break;
/*----------------------------------------------------------------------------*/
		case PORTC_ID:
			PORTC = value;
    1590:	e5 e3       	ldi	r30, 0x35	; 53
    1592:	f0 e0       	ldi	r31, 0x00	; 0
    1594:	8a 81       	ldd	r24, Y+2	; 0x02
    1596:	80 83       	st	Z, r24
    1598:	04 c0       	rjmp	.+8      	; 0x15a2 <GPIO_writePort+0x7a>
			break;
/*----------------------------------------------------------------------------*/
		case PORTD_ID:
			PORTD = value;
    159a:	e2 e3       	ldi	r30, 0x32	; 50
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	8a 81       	ldd	r24, Y+2	; 0x02
    15a0:	80 83       	st	Z, r24
			break;
/*----------------------------------------------------------------------------*/
		}
	}
}
    15a2:	0f 90       	pop	r0
    15a4:	0f 90       	pop	r0
    15a6:	0f 90       	pop	r0
    15a8:	0f 90       	pop	r0
    15aa:	cf 91       	pop	r28
    15ac:	df 91       	pop	r29
    15ae:	08 95       	ret

000015b0 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    15b0:	df 93       	push	r29
    15b2:	cf 93       	push	r28
    15b4:	00 d0       	rcall	.+0      	; 0x15b6 <GPIO_readPort+0x6>
    15b6:	00 d0       	rcall	.+0      	; 0x15b8 <GPIO_readPort+0x8>
    15b8:	cd b7       	in	r28, 0x3d	; 61
    15ba:	de b7       	in	r29, 0x3e	; 62
    15bc:	8a 83       	std	Y+2, r24	; 0x02
	uint8 a_portValue = LOGIC_LOW;
    15be:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    15c0:	8a 81       	ldd	r24, Y+2	; 0x02
    15c2:	84 30       	cpi	r24, 0x04	; 4
    15c4:	90 f5       	brcc	.+100    	; 0x162a <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    15c6:	8a 81       	ldd	r24, Y+2	; 0x02
    15c8:	28 2f       	mov	r18, r24
    15ca:	30 e0       	ldi	r19, 0x00	; 0
    15cc:	3c 83       	std	Y+4, r19	; 0x04
    15ce:	2b 83       	std	Y+3, r18	; 0x03
    15d0:	8b 81       	ldd	r24, Y+3	; 0x03
    15d2:	9c 81       	ldd	r25, Y+4	; 0x04
    15d4:	81 30       	cpi	r24, 0x01	; 1
    15d6:	91 05       	cpc	r25, r1
    15d8:	d1 f0       	breq	.+52     	; 0x160e <GPIO_readPort+0x5e>
    15da:	2b 81       	ldd	r18, Y+3	; 0x03
    15dc:	3c 81       	ldd	r19, Y+4	; 0x04
    15de:	22 30       	cpi	r18, 0x02	; 2
    15e0:	31 05       	cpc	r19, r1
    15e2:	2c f4       	brge	.+10     	; 0x15ee <GPIO_readPort+0x3e>
    15e4:	8b 81       	ldd	r24, Y+3	; 0x03
    15e6:	9c 81       	ldd	r25, Y+4	; 0x04
    15e8:	00 97       	sbiw	r24, 0x00	; 0
    15ea:	61 f0       	breq	.+24     	; 0x1604 <GPIO_readPort+0x54>
    15ec:	1e c0       	rjmp	.+60     	; 0x162a <GPIO_readPort+0x7a>
    15ee:	2b 81       	ldd	r18, Y+3	; 0x03
    15f0:	3c 81       	ldd	r19, Y+4	; 0x04
    15f2:	22 30       	cpi	r18, 0x02	; 2
    15f4:	31 05       	cpc	r19, r1
    15f6:	81 f0       	breq	.+32     	; 0x1618 <GPIO_readPort+0x68>
    15f8:	8b 81       	ldd	r24, Y+3	; 0x03
    15fa:	9c 81       	ldd	r25, Y+4	; 0x04
    15fc:	83 30       	cpi	r24, 0x03	; 3
    15fe:	91 05       	cpc	r25, r1
    1600:	81 f0       	breq	.+32     	; 0x1622 <GPIO_readPort+0x72>
    1602:	13 c0       	rjmp	.+38     	; 0x162a <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			a_portValue = PINA;
    1604:	e9 e3       	ldi	r30, 0x39	; 57
    1606:	f0 e0       	ldi	r31, 0x00	; 0
    1608:	80 81       	ld	r24, Z
    160a:	89 83       	std	Y+1, r24	; 0x01
    160c:	0e c0       	rjmp	.+28     	; 0x162a <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			a_portValue = PINB;
    160e:	e6 e3       	ldi	r30, 0x36	; 54
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	80 81       	ld	r24, Z
    1614:	89 83       	std	Y+1, r24	; 0x01
    1616:	09 c0       	rjmp	.+18     	; 0x162a <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			a_portValue = PINC;
    1618:	e3 e3       	ldi	r30, 0x33	; 51
    161a:	f0 e0       	ldi	r31, 0x00	; 0
    161c:	80 81       	ld	r24, Z
    161e:	89 83       	std	Y+1, r24	; 0x01
    1620:	04 c0       	rjmp	.+8      	; 0x162a <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			a_portValue = PIND;
    1622:	e0 e3       	ldi	r30, 0x30	; 48
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	80 81       	ld	r24, Z
    1628:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return a_portValue;
    162a:	89 81       	ldd	r24, Y+1	; 0x01
}
    162c:	0f 90       	pop	r0
    162e:	0f 90       	pop	r0
    1630:	0f 90       	pop	r0
    1632:	0f 90       	pop	r0
    1634:	cf 91       	pop	r28
    1636:	df 91       	pop	r29
    1638:	08 95       	ret

0000163a <__vector_11>:

/**-------------------------Interrupts Section----------------------**/
/**                               TIMER 0                          **/
/* Interrupt for normal mode */
ISR(TIMER0_OVF_vect)
{
    163a:	1f 92       	push	r1
    163c:	0f 92       	push	r0
    163e:	0f b6       	in	r0, 0x3f	; 63
    1640:	0f 92       	push	r0
    1642:	11 24       	eor	r1, r1
    1644:	2f 93       	push	r18
    1646:	3f 93       	push	r19
    1648:	4f 93       	push	r20
    164a:	5f 93       	push	r21
    164c:	6f 93       	push	r22
    164e:	7f 93       	push	r23
    1650:	8f 93       	push	r24
    1652:	9f 93       	push	r25
    1654:	af 93       	push	r26
    1656:	bf 93       	push	r27
    1658:	ef 93       	push	r30
    165a:	ff 93       	push	r31
    165c:	df 93       	push	r29
    165e:	cf 93       	push	r28
    1660:	cd b7       	in	r28, 0x3d	; 61
    1662:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtrZERO != NULL_PTR)
    1664:	80 91 96 01 	lds	r24, 0x0196
    1668:	90 91 97 01 	lds	r25, 0x0197
    166c:	00 97       	sbiw	r24, 0x00	; 0
    166e:	29 f0       	breq	.+10     	; 0x167a <__vector_11+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtrZERO)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1670:	e0 91 96 01 	lds	r30, 0x0196
    1674:	f0 91 97 01 	lds	r31, 0x0197
    1678:	09 95       	icall
	}
}
    167a:	cf 91       	pop	r28
    167c:	df 91       	pop	r29
    167e:	ff 91       	pop	r31
    1680:	ef 91       	pop	r30
    1682:	bf 91       	pop	r27
    1684:	af 91       	pop	r26
    1686:	9f 91       	pop	r25
    1688:	8f 91       	pop	r24
    168a:	7f 91       	pop	r23
    168c:	6f 91       	pop	r22
    168e:	5f 91       	pop	r21
    1690:	4f 91       	pop	r20
    1692:	3f 91       	pop	r19
    1694:	2f 91       	pop	r18
    1696:	0f 90       	pop	r0
    1698:	0f be       	out	0x3f, r0	; 63
    169a:	0f 90       	pop	r0
    169c:	1f 90       	pop	r1
    169e:	18 95       	reti

000016a0 <__vector_10>:
/*-------------------------------------------------------------------*/
/* Interrupt for Compare Mode */
ISR(TIMER0_COMP_vect)
{
    16a0:	1f 92       	push	r1
    16a2:	0f 92       	push	r0
    16a4:	0f b6       	in	r0, 0x3f	; 63
    16a6:	0f 92       	push	r0
    16a8:	11 24       	eor	r1, r1
    16aa:	2f 93       	push	r18
    16ac:	3f 93       	push	r19
    16ae:	4f 93       	push	r20
    16b0:	5f 93       	push	r21
    16b2:	6f 93       	push	r22
    16b4:	7f 93       	push	r23
    16b6:	8f 93       	push	r24
    16b8:	9f 93       	push	r25
    16ba:	af 93       	push	r26
    16bc:	bf 93       	push	r27
    16be:	ef 93       	push	r30
    16c0:	ff 93       	push	r31
    16c2:	df 93       	push	r29
    16c4:	cf 93       	push	r28
    16c6:	cd b7       	in	r28, 0x3d	; 61
    16c8:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtrZERO != NULL_PTR)
    16ca:	80 91 96 01 	lds	r24, 0x0196
    16ce:	90 91 97 01 	lds	r25, 0x0197
    16d2:	00 97       	sbiw	r24, 0x00	; 0
    16d4:	29 f0       	breq	.+10     	; 0x16e0 <__vector_10+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtrZERO)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    16d6:	e0 91 96 01 	lds	r30, 0x0196
    16da:	f0 91 97 01 	lds	r31, 0x0197
    16de:	09 95       	icall
	}
}
    16e0:	cf 91       	pop	r28
    16e2:	df 91       	pop	r29
    16e4:	ff 91       	pop	r31
    16e6:	ef 91       	pop	r30
    16e8:	bf 91       	pop	r27
    16ea:	af 91       	pop	r26
    16ec:	9f 91       	pop	r25
    16ee:	8f 91       	pop	r24
    16f0:	7f 91       	pop	r23
    16f2:	6f 91       	pop	r22
    16f4:	5f 91       	pop	r21
    16f6:	4f 91       	pop	r20
    16f8:	3f 91       	pop	r19
    16fa:	2f 91       	pop	r18
    16fc:	0f 90       	pop	r0
    16fe:	0f be       	out	0x3f, r0	; 63
    1700:	0f 90       	pop	r0
    1702:	1f 90       	pop	r1
    1704:	18 95       	reti

00001706 <__vector_9>:
/*------------------------------------------------------------------*/
/**                               TIMER 1                          **/

/* Interrupt for normal mode */
ISR(TIMER1_OVF_vect)
{
    1706:	1f 92       	push	r1
    1708:	0f 92       	push	r0
    170a:	0f b6       	in	r0, 0x3f	; 63
    170c:	0f 92       	push	r0
    170e:	11 24       	eor	r1, r1
    1710:	2f 93       	push	r18
    1712:	3f 93       	push	r19
    1714:	4f 93       	push	r20
    1716:	5f 93       	push	r21
    1718:	6f 93       	push	r22
    171a:	7f 93       	push	r23
    171c:	8f 93       	push	r24
    171e:	9f 93       	push	r25
    1720:	af 93       	push	r26
    1722:	bf 93       	push	r27
    1724:	ef 93       	push	r30
    1726:	ff 93       	push	r31
    1728:	df 93       	push	r29
    172a:	cf 93       	push	r28
    172c:	cd b7       	in	r28, 0x3d	; 61
    172e:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtrONE != NULL_PTR)
    1730:	80 91 98 01 	lds	r24, 0x0198
    1734:	90 91 99 01 	lds	r25, 0x0199
    1738:	00 97       	sbiw	r24, 0x00	; 0
    173a:	29 f0       	breq	.+10     	; 0x1746 <__vector_9+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtrONE)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    173c:	e0 91 98 01 	lds	r30, 0x0198
    1740:	f0 91 99 01 	lds	r31, 0x0199
    1744:	09 95       	icall
	}
}
    1746:	cf 91       	pop	r28
    1748:	df 91       	pop	r29
    174a:	ff 91       	pop	r31
    174c:	ef 91       	pop	r30
    174e:	bf 91       	pop	r27
    1750:	af 91       	pop	r26
    1752:	9f 91       	pop	r25
    1754:	8f 91       	pop	r24
    1756:	7f 91       	pop	r23
    1758:	6f 91       	pop	r22
    175a:	5f 91       	pop	r21
    175c:	4f 91       	pop	r20
    175e:	3f 91       	pop	r19
    1760:	2f 91       	pop	r18
    1762:	0f 90       	pop	r0
    1764:	0f be       	out	0x3f, r0	; 63
    1766:	0f 90       	pop	r0
    1768:	1f 90       	pop	r1
    176a:	18 95       	reti

0000176c <__vector_7>:
/*-------------------------------------------------------------------*/
/* Interrupt for Compare Mode */
ISR(TIMER1_COMPA_vect)
{
    176c:	1f 92       	push	r1
    176e:	0f 92       	push	r0
    1770:	0f b6       	in	r0, 0x3f	; 63
    1772:	0f 92       	push	r0
    1774:	11 24       	eor	r1, r1
    1776:	2f 93       	push	r18
    1778:	3f 93       	push	r19
    177a:	4f 93       	push	r20
    177c:	5f 93       	push	r21
    177e:	6f 93       	push	r22
    1780:	7f 93       	push	r23
    1782:	8f 93       	push	r24
    1784:	9f 93       	push	r25
    1786:	af 93       	push	r26
    1788:	bf 93       	push	r27
    178a:	ef 93       	push	r30
    178c:	ff 93       	push	r31
    178e:	df 93       	push	r29
    1790:	cf 93       	push	r28
    1792:	cd b7       	in	r28, 0x3d	; 61
    1794:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtrONE != NULL_PTR)
    1796:	80 91 98 01 	lds	r24, 0x0198
    179a:	90 91 99 01 	lds	r25, 0x0199
    179e:	00 97       	sbiw	r24, 0x00	; 0
    17a0:	29 f0       	breq	.+10     	; 0x17ac <__vector_7+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtrONE)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    17a2:	e0 91 98 01 	lds	r30, 0x0198
    17a6:	f0 91 99 01 	lds	r31, 0x0199
    17aa:	09 95       	icall
	}
}
    17ac:	cf 91       	pop	r28
    17ae:	df 91       	pop	r29
    17b0:	ff 91       	pop	r31
    17b2:	ef 91       	pop	r30
    17b4:	bf 91       	pop	r27
    17b6:	af 91       	pop	r26
    17b8:	9f 91       	pop	r25
    17ba:	8f 91       	pop	r24
    17bc:	7f 91       	pop	r23
    17be:	6f 91       	pop	r22
    17c0:	5f 91       	pop	r21
    17c2:	4f 91       	pop	r20
    17c4:	3f 91       	pop	r19
    17c6:	2f 91       	pop	r18
    17c8:	0f 90       	pop	r0
    17ca:	0f be       	out	0x3f, r0	; 63
    17cc:	0f 90       	pop	r0
    17ce:	1f 90       	pop	r1
    17d0:	18 95       	reti

000017d2 <__vector_5>:
/*-------------------------------------------------------------------*/
/**                               TIMER 2                          **/

/* Interrupt for normal mode */
ISR(TIMER2_OVF_vect)
{
    17d2:	1f 92       	push	r1
    17d4:	0f 92       	push	r0
    17d6:	0f b6       	in	r0, 0x3f	; 63
    17d8:	0f 92       	push	r0
    17da:	11 24       	eor	r1, r1
    17dc:	2f 93       	push	r18
    17de:	3f 93       	push	r19
    17e0:	4f 93       	push	r20
    17e2:	5f 93       	push	r21
    17e4:	6f 93       	push	r22
    17e6:	7f 93       	push	r23
    17e8:	8f 93       	push	r24
    17ea:	9f 93       	push	r25
    17ec:	af 93       	push	r26
    17ee:	bf 93       	push	r27
    17f0:	ef 93       	push	r30
    17f2:	ff 93       	push	r31
    17f4:	df 93       	push	r29
    17f6:	cf 93       	push	r28
    17f8:	cd b7       	in	r28, 0x3d	; 61
    17fa:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtrTWO != NULL_PTR)
    17fc:	80 91 9a 01 	lds	r24, 0x019A
    1800:	90 91 9b 01 	lds	r25, 0x019B
    1804:	00 97       	sbiw	r24, 0x00	; 0
    1806:	29 f0       	breq	.+10     	; 0x1812 <__vector_5+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtrTWO)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1808:	e0 91 9a 01 	lds	r30, 0x019A
    180c:	f0 91 9b 01 	lds	r31, 0x019B
    1810:	09 95       	icall
	}
}
    1812:	cf 91       	pop	r28
    1814:	df 91       	pop	r29
    1816:	ff 91       	pop	r31
    1818:	ef 91       	pop	r30
    181a:	bf 91       	pop	r27
    181c:	af 91       	pop	r26
    181e:	9f 91       	pop	r25
    1820:	8f 91       	pop	r24
    1822:	7f 91       	pop	r23
    1824:	6f 91       	pop	r22
    1826:	5f 91       	pop	r21
    1828:	4f 91       	pop	r20
    182a:	3f 91       	pop	r19
    182c:	2f 91       	pop	r18
    182e:	0f 90       	pop	r0
    1830:	0f be       	out	0x3f, r0	; 63
    1832:	0f 90       	pop	r0
    1834:	1f 90       	pop	r1
    1836:	18 95       	reti

00001838 <__vector_4>:
/*-------------------------------------------------------------------*/
/* Interrupt for Compare Mode */
ISR(TIMER2_COMP_vect)
{
    1838:	1f 92       	push	r1
    183a:	0f 92       	push	r0
    183c:	0f b6       	in	r0, 0x3f	; 63
    183e:	0f 92       	push	r0
    1840:	11 24       	eor	r1, r1
    1842:	2f 93       	push	r18
    1844:	3f 93       	push	r19
    1846:	4f 93       	push	r20
    1848:	5f 93       	push	r21
    184a:	6f 93       	push	r22
    184c:	7f 93       	push	r23
    184e:	8f 93       	push	r24
    1850:	9f 93       	push	r25
    1852:	af 93       	push	r26
    1854:	bf 93       	push	r27
    1856:	ef 93       	push	r30
    1858:	ff 93       	push	r31
    185a:	df 93       	push	r29
    185c:	cf 93       	push	r28
    185e:	cd b7       	in	r28, 0x3d	; 61
    1860:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtrTWO != NULL_PTR)
    1862:	80 91 9a 01 	lds	r24, 0x019A
    1866:	90 91 9b 01 	lds	r25, 0x019B
    186a:	00 97       	sbiw	r24, 0x00	; 0
    186c:	29 f0       	breq	.+10     	; 0x1878 <__vector_4+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtrTWO)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    186e:	e0 91 9a 01 	lds	r30, 0x019A
    1872:	f0 91 9b 01 	lds	r31, 0x019B
    1876:	09 95       	icall
	}
}
    1878:	cf 91       	pop	r28
    187a:	df 91       	pop	r29
    187c:	ff 91       	pop	r31
    187e:	ef 91       	pop	r30
    1880:	bf 91       	pop	r27
    1882:	af 91       	pop	r26
    1884:	9f 91       	pop	r25
    1886:	8f 91       	pop	r24
    1888:	7f 91       	pop	r23
    188a:	6f 91       	pop	r22
    188c:	5f 91       	pop	r21
    188e:	4f 91       	pop	r20
    1890:	3f 91       	pop	r19
    1892:	2f 91       	pop	r18
    1894:	0f 90       	pop	r0
    1896:	0f be       	out	0x3f, r0	; 63
    1898:	0f 90       	pop	r0
    189a:	1f 90       	pop	r1
    189c:	18 95       	reti

0000189e <Timer0_Init>:
/**------------------------Timer ZERO-----------------------**/
/*
 * Initializing Timer0
 */
void Timer0_Init(const Timer0_ConfigType *Config_Ptr)
{
    189e:	df 93       	push	r29
    18a0:	cf 93       	push	r28
    18a2:	00 d0       	rcall	.+0      	; 0x18a4 <Timer0_Init+0x6>
    18a4:	cd b7       	in	r28, 0x3d	; 61
    18a6:	de b7       	in	r29, 0x3e	; 62
    18a8:	9a 83       	std	Y+2, r25	; 0x02
    18aa:	89 83       	std	Y+1, r24	; 0x01
	/* Selecting Force Output Compare */
	TCCR0 = (TCCR0 & 0x7F) | ((Config_Ptr->Timer0_ForceCompare)<<FOC0);
    18ac:	a3 e5       	ldi	r26, 0x53	; 83
    18ae:	b0 e0       	ldi	r27, 0x00	; 0
    18b0:	e3 e5       	ldi	r30, 0x53	; 83
    18b2:	f0 e0       	ldi	r31, 0x00	; 0
    18b4:	80 81       	ld	r24, Z
    18b6:	28 2f       	mov	r18, r24
    18b8:	2f 77       	andi	r18, 0x7F	; 127
    18ba:	e9 81       	ldd	r30, Y+1	; 0x01
    18bc:	fa 81       	ldd	r31, Y+2	; 0x02
    18be:	81 81       	ldd	r24, Z+1	; 0x01
    18c0:	88 2f       	mov	r24, r24
    18c2:	90 e0       	ldi	r25, 0x00	; 0
    18c4:	96 95       	lsr	r25
    18c6:	98 2f       	mov	r25, r24
    18c8:	88 27       	eor	r24, r24
    18ca:	97 95       	ror	r25
    18cc:	87 95       	ror	r24
    18ce:	82 2b       	or	r24, r18
    18d0:	8c 93       	st	X, r24

	/* Selecting the WaveForm Generation */
	TCCR0 = (TCCR0 & 0xBF) | (((Config_Ptr->Timer0_WaveForm)<<7)>>1);
    18d2:	a3 e5       	ldi	r26, 0x53	; 83
    18d4:	b0 e0       	ldi	r27, 0x00	; 0
    18d6:	e3 e5       	ldi	r30, 0x53	; 83
    18d8:	f0 e0       	ldi	r31, 0x00	; 0
    18da:	80 81       	ld	r24, Z
    18dc:	28 2f       	mov	r18, r24
    18de:	2f 7b       	andi	r18, 0xBF	; 191
    18e0:	e9 81       	ldd	r30, Y+1	; 0x01
    18e2:	fa 81       	ldd	r31, Y+2	; 0x02
    18e4:	82 81       	ldd	r24, Z+2	; 0x02
    18e6:	88 2f       	mov	r24, r24
    18e8:	90 e0       	ldi	r25, 0x00	; 0
    18ea:	96 95       	lsr	r25
    18ec:	98 2f       	mov	r25, r24
    18ee:	88 27       	eor	r24, r24
    18f0:	97 95       	ror	r25
    18f2:	87 95       	ror	r24
    18f4:	95 95       	asr	r25
    18f6:	87 95       	ror	r24
    18f8:	82 2b       	or	r24, r18
    18fa:	8c 93       	st	X, r24
	TCCR0 = (TCCR0 & 0xF7) | (((Config_Ptr->Timer0_WaveForm)>>1)<<WGM01);
    18fc:	a3 e5       	ldi	r26, 0x53	; 83
    18fe:	b0 e0       	ldi	r27, 0x00	; 0
    1900:	e3 e5       	ldi	r30, 0x53	; 83
    1902:	f0 e0       	ldi	r31, 0x00	; 0
    1904:	80 81       	ld	r24, Z
    1906:	28 2f       	mov	r18, r24
    1908:	27 7f       	andi	r18, 0xF7	; 247
    190a:	e9 81       	ldd	r30, Y+1	; 0x01
    190c:	fa 81       	ldd	r31, Y+2	; 0x02
    190e:	82 81       	ldd	r24, Z+2	; 0x02
    1910:	86 95       	lsr	r24
    1912:	88 2f       	mov	r24, r24
    1914:	90 e0       	ldi	r25, 0x00	; 0
    1916:	88 0f       	add	r24, r24
    1918:	99 1f       	adc	r25, r25
    191a:	88 0f       	add	r24, r24
    191c:	99 1f       	adc	r25, r25
    191e:	88 0f       	add	r24, r24
    1920:	99 1f       	adc	r25, r25
    1922:	82 2b       	or	r24, r18
    1924:	8c 93       	st	X, r24

	/* Select Compare Match output mode */
	TCCR0 = (TCCR0 & 0xCF) | ((Config_Ptr->Timer0_CompareMode)<<4);
    1926:	a3 e5       	ldi	r26, 0x53	; 83
    1928:	b0 e0       	ldi	r27, 0x00	; 0
    192a:	e3 e5       	ldi	r30, 0x53	; 83
    192c:	f0 e0       	ldi	r31, 0x00	; 0
    192e:	80 81       	ld	r24, Z
    1930:	28 2f       	mov	r18, r24
    1932:	2f 7c       	andi	r18, 0xCF	; 207
    1934:	e9 81       	ldd	r30, Y+1	; 0x01
    1936:	fa 81       	ldd	r31, Y+2	; 0x02
    1938:	83 81       	ldd	r24, Z+3	; 0x03
    193a:	88 2f       	mov	r24, r24
    193c:	90 e0       	ldi	r25, 0x00	; 0
    193e:	82 95       	swap	r24
    1940:	92 95       	swap	r25
    1942:	90 7f       	andi	r25, 0xF0	; 240
    1944:	98 27       	eor	r25, r24
    1946:	80 7f       	andi	r24, 0xF0	; 240
    1948:	98 27       	eor	r25, r24
    194a:	82 2b       	or	r24, r18
    194c:	8c 93       	st	X, r24

	/* Select the Prescaler Value */
	TCCR0 = (TCCR0 & 0xF8) | ((Config_Ptr->Timer0_PreScaler));
    194e:	a3 e5       	ldi	r26, 0x53	; 83
    1950:	b0 e0       	ldi	r27, 0x00	; 0
    1952:	e3 e5       	ldi	r30, 0x53	; 83
    1954:	f0 e0       	ldi	r31, 0x00	; 0
    1956:	80 81       	ld	r24, Z
    1958:	98 2f       	mov	r25, r24
    195a:	98 7f       	andi	r25, 0xF8	; 248
    195c:	e9 81       	ldd	r30, Y+1	; 0x01
    195e:	fa 81       	ldd	r31, Y+2	; 0x02
    1960:	80 81       	ld	r24, Z
    1962:	89 2b       	or	r24, r25
    1964:	8c 93       	st	X, r24

	/* Choosing the OVF value */
	TCNT0 = Config_Ptr->Timer0_TCNT0_Value;
    1966:	a2 e5       	ldi	r26, 0x52	; 82
    1968:	b0 e0       	ldi	r27, 0x00	; 0
    196a:	e9 81       	ldd	r30, Y+1	; 0x01
    196c:	fa 81       	ldd	r31, Y+2	; 0x02
    196e:	86 81       	ldd	r24, Z+6	; 0x06
    1970:	8c 93       	st	X, r24

	/* Choosing OCR0 value */
	OCR0 = Config_Ptr->Timer0_OCR0_Value;
    1972:	ac e5       	ldi	r26, 0x5C	; 92
    1974:	b0 e0       	ldi	r27, 0x00	; 0
    1976:	e9 81       	ldd	r30, Y+1	; 0x01
    1978:	fa 81       	ldd	r31, Y+2	; 0x02
    197a:	87 81       	ldd	r24, Z+7	; 0x07
    197c:	8c 93       	st	X, r24

	/* Enabling Interrupt for Compare */
	TIMSK = (TIMSK & 0xFD) | ((Config_Ptr->Timer0_COMP_INT)<<OCIE0);
    197e:	a9 e5       	ldi	r26, 0x59	; 89
    1980:	b0 e0       	ldi	r27, 0x00	; 0
    1982:	e9 e5       	ldi	r30, 0x59	; 89
    1984:	f0 e0       	ldi	r31, 0x00	; 0
    1986:	80 81       	ld	r24, Z
    1988:	28 2f       	mov	r18, r24
    198a:	2d 7f       	andi	r18, 0xFD	; 253
    198c:	e9 81       	ldd	r30, Y+1	; 0x01
    198e:	fa 81       	ldd	r31, Y+2	; 0x02
    1990:	84 81       	ldd	r24, Z+4	; 0x04
    1992:	88 2f       	mov	r24, r24
    1994:	90 e0       	ldi	r25, 0x00	; 0
    1996:	88 0f       	add	r24, r24
    1998:	99 1f       	adc	r25, r25
    199a:	82 2b       	or	r24, r18
    199c:	8c 93       	st	X, r24

	/* Enabling Interrupts for OVF */
	TIMSK = (TIMSK & 0xFE) | ((Config_Ptr->Timer0_OVF_INT));
    199e:	a9 e5       	ldi	r26, 0x59	; 89
    19a0:	b0 e0       	ldi	r27, 0x00	; 0
    19a2:	e9 e5       	ldi	r30, 0x59	; 89
    19a4:	f0 e0       	ldi	r31, 0x00	; 0
    19a6:	80 81       	ld	r24, Z
    19a8:	98 2f       	mov	r25, r24
    19aa:	9e 7f       	andi	r25, 0xFE	; 254
    19ac:	e9 81       	ldd	r30, Y+1	; 0x01
    19ae:	fa 81       	ldd	r31, Y+2	; 0x02
    19b0:	85 81       	ldd	r24, Z+5	; 0x05
    19b2:	89 2b       	or	r24, r25
    19b4:	8c 93       	st	X, r24
}
    19b6:	0f 90       	pop	r0
    19b8:	0f 90       	pop	r0
    19ba:	cf 91       	pop	r28
    19bc:	df 91       	pop	r29
    19be:	08 95       	ret

000019c0 <Timer0_deInit>:
/*
 * Description:
 * De-Initializing Everything
 */
void Timer0_deInit(void)
{
    19c0:	df 93       	push	r29
    19c2:	cf 93       	push	r28
    19c4:	cd b7       	in	r28, 0x3d	; 61
    19c6:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0;
    19c8:	e3 e5       	ldi	r30, 0x53	; 83
    19ca:	f0 e0       	ldi	r31, 0x00	; 0
    19cc:	10 82       	st	Z, r1
	TIMSK = (TIMSK & 0xFC);
    19ce:	a9 e5       	ldi	r26, 0x59	; 89
    19d0:	b0 e0       	ldi	r27, 0x00	; 0
    19d2:	e9 e5       	ldi	r30, 0x59	; 89
    19d4:	f0 e0       	ldi	r31, 0x00	; 0
    19d6:	80 81       	ld	r24, Z
    19d8:	8c 7f       	andi	r24, 0xFC	; 252
    19da:	8c 93       	st	X, r24
}
    19dc:	cf 91       	pop	r28
    19de:	df 91       	pop	r29
    19e0:	08 95       	ret

000019e2 <Timer0_setCallBackZERO>:

/*-------------------------------------------------------------------*/
/* Description: Function to set the Call Back function address. */
void Timer0_setCallBackZERO(void(*a_ptr)(void))
{
    19e2:	df 93       	push	r29
    19e4:	cf 93       	push	r28
    19e6:	00 d0       	rcall	.+0      	; 0x19e8 <Timer0_setCallBackZERO+0x6>
    19e8:	cd b7       	in	r28, 0x3d	; 61
    19ea:	de b7       	in	r29, 0x3e	; 62
    19ec:	9a 83       	std	Y+2, r25	; 0x02
    19ee:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtrZERO = a_ptr;
    19f0:	89 81       	ldd	r24, Y+1	; 0x01
    19f2:	9a 81       	ldd	r25, Y+2	; 0x02
    19f4:	90 93 97 01 	sts	0x0197, r25
    19f8:	80 93 96 01 	sts	0x0196, r24
}
    19fc:	0f 90       	pop	r0
    19fe:	0f 90       	pop	r0
    1a00:	cf 91       	pop	r28
    1a02:	df 91       	pop	r29
    1a04:	08 95       	ret

00001a06 <Timer0_PWM_Init>:

/*
 * Initializing Timer0_PWM
 */
void Timer0_PWM_Init(const Timer0_ConfigType *Config_Ptr)
{
    1a06:	df 93       	push	r29
    1a08:	cf 93       	push	r28
    1a0a:	00 d0       	rcall	.+0      	; 0x1a0c <Timer0_PWM_Init+0x6>
    1a0c:	cd b7       	in	r28, 0x3d	; 61
    1a0e:	de b7       	in	r29, 0x3e	; 62
    1a10:	9a 83       	std	Y+2, r25	; 0x02
    1a12:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = 0; /* Set Timer Initial Value to 0 */
    1a14:	e2 e5       	ldi	r30, 0x52	; 82
    1a16:	f0 e0       	ldi	r31, 0x00	; 0
    1a18:	10 82       	st	Z, r1

	/* Configure PB3/OC0 as output pin --> pin where the PWM signal is generated from MC */
	GPIO_setupPinDirection(PWM0_PORT_ID, PWM0_PIN_ID, PIN_OUTPUT);
    1a1a:	81 e0       	ldi	r24, 0x01	; 1
    1a1c:	63 e0       	ldi	r22, 0x03	; 3
    1a1e:	41 e0       	ldi	r20, 0x01	; 1
    1a20:	0e 94 df 07 	call	0xfbe	; 0xfbe <GPIO_setupPinDirection>
	 * 1. Fast PWM mode FOC0=0
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 * 4. clock = Dependent on the user
	 */
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01);
    1a24:	e3 e5       	ldi	r30, 0x53	; 83
    1a26:	f0 e0       	ldi	r31, 0x00	; 0
    1a28:	88 e6       	ldi	r24, 0x68	; 104
    1a2a:	80 83       	st	Z, r24
	TCCR0 |= Config_Ptr->Timer0_PreScaler;
    1a2c:	a3 e5       	ldi	r26, 0x53	; 83
    1a2e:	b0 e0       	ldi	r27, 0x00	; 0
    1a30:	e3 e5       	ldi	r30, 0x53	; 83
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	90 81       	ld	r25, Z
    1a36:	e9 81       	ldd	r30, Y+1	; 0x01
    1a38:	fa 81       	ldd	r31, Y+2	; 0x02
    1a3a:	80 81       	ld	r24, Z
    1a3c:	89 2b       	or	r24, r25
    1a3e:	8c 93       	st	X, r24
}
    1a40:	0f 90       	pop	r0
    1a42:	0f 90       	pop	r0
    1a44:	cf 91       	pop	r28
    1a46:	df 91       	pop	r29
    1a48:	08 95       	ret

00001a4a <Timer0_PWM_Activate>:

/*
 * Setting Timer0_PWM
 */
void Timer0_PWM_Activate(uint8 *SetDuty_Ptr)
{
    1a4a:	df 93       	push	r29
    1a4c:	cf 93       	push	r28
    1a4e:	00 d0       	rcall	.+0      	; 0x1a50 <Timer0_PWM_Activate+0x6>
    1a50:	cd b7       	in	r28, 0x3d	; 61
    1a52:	de b7       	in	r29, 0x3e	; 62
    1a54:	9a 83       	std	Y+2, r25	; 0x02
    1a56:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = 0; /* Set Timer Initial Value to 0 */
    1a58:	e2 e5       	ldi	r30, 0x52	; 82
    1a5a:	f0 e0       	ldi	r31, 0x00	; 0
    1a5c:	10 82       	st	Z, r1
	OCR0  = *SetDuty_Ptr; /* Set Compare Value */
    1a5e:	ac e5       	ldi	r26, 0x5C	; 92
    1a60:	b0 e0       	ldi	r27, 0x00	; 0
    1a62:	e9 81       	ldd	r30, Y+1	; 0x01
    1a64:	fa 81       	ldd	r31, Y+2	; 0x02
    1a66:	80 81       	ld	r24, Z
    1a68:	8c 93       	st	X, r24
}
    1a6a:	0f 90       	pop	r0
    1a6c:	0f 90       	pop	r0
    1a6e:	cf 91       	pop	r28
    1a70:	df 91       	pop	r29
    1a72:	08 95       	ret

00001a74 <Timer1_Init>:

/*
 * Initializing TIMER0
 */
void Timer1_Init(const Timer1_ConfigType *Config_Ptr)
{
    1a74:	df 93       	push	r29
    1a76:	cf 93       	push	r28
    1a78:	00 d0       	rcall	.+0      	; 0x1a7a <Timer1_Init+0x6>
    1a7a:	cd b7       	in	r28, 0x3d	; 61
    1a7c:	de b7       	in	r29, 0x3e	; 62
    1a7e:	9a 83       	std	Y+2, r25	; 0x02
    1a80:	89 83       	std	Y+1, r24	; 0x01
	/* Compare Output Mode for channel A */
	TCCR1A = (TCCR1A & 0x3F) | (Config_Ptr->CompareModeA<<6);
    1a82:	af e4       	ldi	r26, 0x4F	; 79
    1a84:	b0 e0       	ldi	r27, 0x00	; 0
    1a86:	ef e4       	ldi	r30, 0x4F	; 79
    1a88:	f0 e0       	ldi	r31, 0x00	; 0
    1a8a:	80 81       	ld	r24, Z
    1a8c:	28 2f       	mov	r18, r24
    1a8e:	2f 73       	andi	r18, 0x3F	; 63
    1a90:	e9 81       	ldd	r30, Y+1	; 0x01
    1a92:	fa 81       	ldd	r31, Y+2	; 0x02
    1a94:	80 81       	ld	r24, Z
    1a96:	88 2f       	mov	r24, r24
    1a98:	90 e0       	ldi	r25, 0x00	; 0
    1a9a:	00 24       	eor	r0, r0
    1a9c:	96 95       	lsr	r25
    1a9e:	87 95       	ror	r24
    1aa0:	07 94       	ror	r0
    1aa2:	96 95       	lsr	r25
    1aa4:	87 95       	ror	r24
    1aa6:	07 94       	ror	r0
    1aa8:	98 2f       	mov	r25, r24
    1aaa:	80 2d       	mov	r24, r0
    1aac:	82 2b       	or	r24, r18
    1aae:	8c 93       	st	X, r24

	/* Compare Output Mode for channel B */
	TCCR1A = (TCCR1A & 0xCF) | (Config_Ptr->CompareModeB<<4);
    1ab0:	af e4       	ldi	r26, 0x4F	; 79
    1ab2:	b0 e0       	ldi	r27, 0x00	; 0
    1ab4:	ef e4       	ldi	r30, 0x4F	; 79
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	80 81       	ld	r24, Z
    1aba:	28 2f       	mov	r18, r24
    1abc:	2f 7c       	andi	r18, 0xCF	; 207
    1abe:	e9 81       	ldd	r30, Y+1	; 0x01
    1ac0:	fa 81       	ldd	r31, Y+2	; 0x02
    1ac2:	81 81       	ldd	r24, Z+1	; 0x01
    1ac4:	88 2f       	mov	r24, r24
    1ac6:	90 e0       	ldi	r25, 0x00	; 0
    1ac8:	82 95       	swap	r24
    1aca:	92 95       	swap	r25
    1acc:	90 7f       	andi	r25, 0xF0	; 240
    1ace:	98 27       	eor	r25, r24
    1ad0:	80 7f       	andi	r24, 0xF0	; 240
    1ad2:	98 27       	eor	r25, r24
    1ad4:	82 2b       	or	r24, r18
    1ad6:	8c 93       	st	X, r24

	/* Force Output Compare for Channel A */
	TCCR1A = (TCCR1A & 0xF7) | (Config_Ptr->ForceCompareA<<3);
    1ad8:	af e4       	ldi	r26, 0x4F	; 79
    1ada:	b0 e0       	ldi	r27, 0x00	; 0
    1adc:	ef e4       	ldi	r30, 0x4F	; 79
    1ade:	f0 e0       	ldi	r31, 0x00	; 0
    1ae0:	80 81       	ld	r24, Z
    1ae2:	28 2f       	mov	r18, r24
    1ae4:	27 7f       	andi	r18, 0xF7	; 247
    1ae6:	e9 81       	ldd	r30, Y+1	; 0x01
    1ae8:	fa 81       	ldd	r31, Y+2	; 0x02
    1aea:	82 81       	ldd	r24, Z+2	; 0x02
    1aec:	88 2f       	mov	r24, r24
    1aee:	90 e0       	ldi	r25, 0x00	; 0
    1af0:	88 0f       	add	r24, r24
    1af2:	99 1f       	adc	r25, r25
    1af4:	88 0f       	add	r24, r24
    1af6:	99 1f       	adc	r25, r25
    1af8:	88 0f       	add	r24, r24
    1afa:	99 1f       	adc	r25, r25
    1afc:	82 2b       	or	r24, r18
    1afe:	8c 93       	st	X, r24

	/* Force Output Compare for Channel B */
	TCCR1A = (TCCR1A & 0xFB) | (Config_Ptr->ForceCompareB<<2);
    1b00:	af e4       	ldi	r26, 0x4F	; 79
    1b02:	b0 e0       	ldi	r27, 0x00	; 0
    1b04:	ef e4       	ldi	r30, 0x4F	; 79
    1b06:	f0 e0       	ldi	r31, 0x00	; 0
    1b08:	80 81       	ld	r24, Z
    1b0a:	28 2f       	mov	r18, r24
    1b0c:	2b 7f       	andi	r18, 0xFB	; 251
    1b0e:	e9 81       	ldd	r30, Y+1	; 0x01
    1b10:	fa 81       	ldd	r31, Y+2	; 0x02
    1b12:	83 81       	ldd	r24, Z+3	; 0x03
    1b14:	88 2f       	mov	r24, r24
    1b16:	90 e0       	ldi	r25, 0x00	; 0
    1b18:	88 0f       	add	r24, r24
    1b1a:	99 1f       	adc	r25, r25
    1b1c:	88 0f       	add	r24, r24
    1b1e:	99 1f       	adc	r25, r25
    1b20:	82 2b       	or	r24, r18
    1b22:	8c 93       	st	X, r24

	/* Setting the waveform */
	TCCR1A = (TCCR1A & 0xFC) | ((Config_Ptr->WaveForm<<6)>>6); /* Getting the first 2 bits only */
    1b24:	af e4       	ldi	r26, 0x4F	; 79
    1b26:	b0 e0       	ldi	r27, 0x00	; 0
    1b28:	ef e4       	ldi	r30, 0x4F	; 79
    1b2a:	f0 e0       	ldi	r31, 0x00	; 0
    1b2c:	80 81       	ld	r24, Z
    1b2e:	28 2f       	mov	r18, r24
    1b30:	2c 7f       	andi	r18, 0xFC	; 252
    1b32:	e9 81       	ldd	r30, Y+1	; 0x01
    1b34:	fa 81       	ldd	r31, Y+2	; 0x02
    1b36:	87 81       	ldd	r24, Z+7	; 0x07
    1b38:	88 2f       	mov	r24, r24
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	00 24       	eor	r0, r0
    1b3e:	96 95       	lsr	r25
    1b40:	87 95       	ror	r24
    1b42:	07 94       	ror	r0
    1b44:	96 95       	lsr	r25
    1b46:	87 95       	ror	r24
    1b48:	07 94       	ror	r0
    1b4a:	98 2f       	mov	r25, r24
    1b4c:	80 2d       	mov	r24, r0
    1b4e:	08 2e       	mov	r0, r24
    1b50:	89 2f       	mov	r24, r25
    1b52:	00 0c       	add	r0, r0
    1b54:	88 1f       	adc	r24, r24
    1b56:	99 0b       	sbc	r25, r25
    1b58:	00 0c       	add	r0, r0
    1b5a:	88 1f       	adc	r24, r24
    1b5c:	99 1f       	adc	r25, r25
    1b5e:	82 2b       	or	r24, r18
    1b60:	8c 93       	st	X, r24
	TCCR1B = (TCCR1B & 0xE7) | ((Config_Ptr->WaveForm>>2)<<3); /* Getting bit 2 and 3 only*/
    1b62:	ae e4       	ldi	r26, 0x4E	; 78
    1b64:	b0 e0       	ldi	r27, 0x00	; 0
    1b66:	ee e4       	ldi	r30, 0x4E	; 78
    1b68:	f0 e0       	ldi	r31, 0x00	; 0
    1b6a:	80 81       	ld	r24, Z
    1b6c:	28 2f       	mov	r18, r24
    1b6e:	27 7e       	andi	r18, 0xE7	; 231
    1b70:	e9 81       	ldd	r30, Y+1	; 0x01
    1b72:	fa 81       	ldd	r31, Y+2	; 0x02
    1b74:	87 81       	ldd	r24, Z+7	; 0x07
    1b76:	86 95       	lsr	r24
    1b78:	86 95       	lsr	r24
    1b7a:	88 2f       	mov	r24, r24
    1b7c:	90 e0       	ldi	r25, 0x00	; 0
    1b7e:	88 0f       	add	r24, r24
    1b80:	99 1f       	adc	r25, r25
    1b82:	88 0f       	add	r24, r24
    1b84:	99 1f       	adc	r25, r25
    1b86:	88 0f       	add	r24, r24
    1b88:	99 1f       	adc	r25, r25
    1b8a:	82 2b       	or	r24, r18
    1b8c:	8c 93       	st	X, r24

	/* Noise Canceler */
	TCCR1B = (TCCR1B & 0x7F) | ((Config_Ptr->NoiseControl)<<7);
    1b8e:	ae e4       	ldi	r26, 0x4E	; 78
    1b90:	b0 e0       	ldi	r27, 0x00	; 0
    1b92:	ee e4       	ldi	r30, 0x4E	; 78
    1b94:	f0 e0       	ldi	r31, 0x00	; 0
    1b96:	80 81       	ld	r24, Z
    1b98:	28 2f       	mov	r18, r24
    1b9a:	2f 77       	andi	r18, 0x7F	; 127
    1b9c:	e9 81       	ldd	r30, Y+1	; 0x01
    1b9e:	fa 81       	ldd	r31, Y+2	; 0x02
    1ba0:	85 81       	ldd	r24, Z+5	; 0x05
    1ba2:	88 2f       	mov	r24, r24
    1ba4:	90 e0       	ldi	r25, 0x00	; 0
    1ba6:	96 95       	lsr	r25
    1ba8:	98 2f       	mov	r25, r24
    1baa:	88 27       	eor	r24, r24
    1bac:	97 95       	ror	r25
    1bae:	87 95       	ror	r24
    1bb0:	82 2b       	or	r24, r18
    1bb2:	8c 93       	st	X, r24

	/* Edge Select */
	TCCR1B = (TCCR1B & 0xBF) | ((Config_Ptr->EdgeControl)<<ICES1);
    1bb4:	ae e4       	ldi	r26, 0x4E	; 78
    1bb6:	b0 e0       	ldi	r27, 0x00	; 0
    1bb8:	ee e4       	ldi	r30, 0x4E	; 78
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	80 81       	ld	r24, Z
    1bbe:	28 2f       	mov	r18, r24
    1bc0:	2f 7b       	andi	r18, 0xBF	; 191
    1bc2:	e9 81       	ldd	r30, Y+1	; 0x01
    1bc4:	fa 81       	ldd	r31, Y+2	; 0x02
    1bc6:	84 81       	ldd	r24, Z+4	; 0x04
    1bc8:	88 2f       	mov	r24, r24
    1bca:	90 e0       	ldi	r25, 0x00	; 0
    1bcc:	00 24       	eor	r0, r0
    1bce:	96 95       	lsr	r25
    1bd0:	87 95       	ror	r24
    1bd2:	07 94       	ror	r0
    1bd4:	96 95       	lsr	r25
    1bd6:	87 95       	ror	r24
    1bd8:	07 94       	ror	r0
    1bda:	98 2f       	mov	r25, r24
    1bdc:	80 2d       	mov	r24, r0
    1bde:	82 2b       	or	r24, r18
    1be0:	8c 93       	st	X, r24

	/* Clock Selection */
	TCCR1B = (TCCR1B & 0xF8) | (Config_Ptr->F_TIMER1_CLOCK);
    1be2:	ae e4       	ldi	r26, 0x4E	; 78
    1be4:	b0 e0       	ldi	r27, 0x00	; 0
    1be6:	ee e4       	ldi	r30, 0x4E	; 78
    1be8:	f0 e0       	ldi	r31, 0x00	; 0
    1bea:	80 81       	ld	r24, Z
    1bec:	98 2f       	mov	r25, r24
    1bee:	98 7f       	andi	r25, 0xF8	; 248
    1bf0:	e9 81       	ldd	r30, Y+1	; 0x01
    1bf2:	fa 81       	ldd	r31, Y+2	; 0x02
    1bf4:	86 81       	ldd	r24, Z+6	; 0x06
    1bf6:	89 2b       	or	r24, r25
    1bf8:	8c 93       	st	X, r24

	/* Enable compare A interrupt */
	TIMSK = (TIMSK & 0xEF) | ((Config_Ptr->interruptA)<<OCIE1A);
    1bfa:	a9 e5       	ldi	r26, 0x59	; 89
    1bfc:	b0 e0       	ldi	r27, 0x00	; 0
    1bfe:	e9 e5       	ldi	r30, 0x59	; 89
    1c00:	f0 e0       	ldi	r31, 0x00	; 0
    1c02:	80 81       	ld	r24, Z
    1c04:	28 2f       	mov	r18, r24
    1c06:	2f 7e       	andi	r18, 0xEF	; 239
    1c08:	e9 81       	ldd	r30, Y+1	; 0x01
    1c0a:	fa 81       	ldd	r31, Y+2	; 0x02
    1c0c:	80 85       	ldd	r24, Z+8	; 0x08
    1c0e:	88 2f       	mov	r24, r24
    1c10:	90 e0       	ldi	r25, 0x00	; 0
    1c12:	82 95       	swap	r24
    1c14:	92 95       	swap	r25
    1c16:	90 7f       	andi	r25, 0xF0	; 240
    1c18:	98 27       	eor	r25, r24
    1c1a:	80 7f       	andi	r24, 0xF0	; 240
    1c1c:	98 27       	eor	r25, r24
    1c1e:	82 2b       	or	r24, r18
    1c20:	8c 93       	st	X, r24

	/* Enable compare B interrupt */
	TIMSK = (TIMSK & 0xF7) | ((Config_Ptr->interruptB)<<OCIE1B);
    1c22:	a9 e5       	ldi	r26, 0x59	; 89
    1c24:	b0 e0       	ldi	r27, 0x00	; 0
    1c26:	e9 e5       	ldi	r30, 0x59	; 89
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	28 2f       	mov	r18, r24
    1c2e:	27 7f       	andi	r18, 0xF7	; 247
    1c30:	e9 81       	ldd	r30, Y+1	; 0x01
    1c32:	fa 81       	ldd	r31, Y+2	; 0x02
    1c34:	81 85       	ldd	r24, Z+9	; 0x09
    1c36:	88 2f       	mov	r24, r24
    1c38:	90 e0       	ldi	r25, 0x00	; 0
    1c3a:	88 0f       	add	r24, r24
    1c3c:	99 1f       	adc	r25, r25
    1c3e:	88 0f       	add	r24, r24
    1c40:	99 1f       	adc	r25, r25
    1c42:	88 0f       	add	r24, r24
    1c44:	99 1f       	adc	r25, r25
    1c46:	82 2b       	or	r24, r18
    1c48:	8c 93       	st	X, r24

	/* Enable OverFlow interrupt */
	TIMSK = (TIMSK & 0xFB) | ((Config_Ptr->interruptOvf)<<TOIE1);
    1c4a:	a9 e5       	ldi	r26, 0x59	; 89
    1c4c:	b0 e0       	ldi	r27, 0x00	; 0
    1c4e:	e9 e5       	ldi	r30, 0x59	; 89
    1c50:	f0 e0       	ldi	r31, 0x00	; 0
    1c52:	80 81       	ld	r24, Z
    1c54:	28 2f       	mov	r18, r24
    1c56:	2b 7f       	andi	r18, 0xFB	; 251
    1c58:	e9 81       	ldd	r30, Y+1	; 0x01
    1c5a:	fa 81       	ldd	r31, Y+2	; 0x02
    1c5c:	82 85       	ldd	r24, Z+10	; 0x0a
    1c5e:	88 2f       	mov	r24, r24
    1c60:	90 e0       	ldi	r25, 0x00	; 0
    1c62:	88 0f       	add	r24, r24
    1c64:	99 1f       	adc	r25, r25
    1c66:	88 0f       	add	r24, r24
    1c68:	99 1f       	adc	r25, r25
    1c6a:	82 2b       	or	r24, r18
    1c6c:	8c 93       	st	X, r24

	/* Initial Value for Timer1 */
	TCNT1 = Config_Ptr->TCNT1_Value;
    1c6e:	ac e4       	ldi	r26, 0x4C	; 76
    1c70:	b0 e0       	ldi	r27, 0x00	; 0
    1c72:	e9 81       	ldd	r30, Y+1	; 0x01
    1c74:	fa 81       	ldd	r31, Y+2	; 0x02
    1c76:	83 85       	ldd	r24, Z+11	; 0x0b
    1c78:	94 85       	ldd	r25, Z+12	; 0x0c
    1c7a:	11 96       	adiw	r26, 0x01	; 1
    1c7c:	9c 93       	st	X, r25
    1c7e:	8e 93       	st	-X, r24

	/* Initializing the compare value register */
	OCR1A = Config_Ptr->OCR1A_Value;
    1c80:	aa e4       	ldi	r26, 0x4A	; 74
    1c82:	b0 e0       	ldi	r27, 0x00	; 0
    1c84:	e9 81       	ldd	r30, Y+1	; 0x01
    1c86:	fa 81       	ldd	r31, Y+2	; 0x02
    1c88:	85 85       	ldd	r24, Z+13	; 0x0d
    1c8a:	96 85       	ldd	r25, Z+14	; 0x0e
    1c8c:	11 96       	adiw	r26, 0x01	; 1
    1c8e:	9c 93       	st	X, r25
    1c90:	8e 93       	st	-X, r24
	OCR1B = Config_Ptr->OCR1B_Value;
    1c92:	a8 e4       	ldi	r26, 0x48	; 72
    1c94:	b0 e0       	ldi	r27, 0x00	; 0
    1c96:	e9 81       	ldd	r30, Y+1	; 0x01
    1c98:	fa 81       	ldd	r31, Y+2	; 0x02
    1c9a:	87 85       	ldd	r24, Z+15	; 0x0f
    1c9c:	90 89       	ldd	r25, Z+16	; 0x10
    1c9e:	11 96       	adiw	r26, 0x01	; 1
    1ca0:	9c 93       	st	X, r25
    1ca2:	8e 93       	st	-X, r24
}
    1ca4:	0f 90       	pop	r0
    1ca6:	0f 90       	pop	r0
    1ca8:	cf 91       	pop	r28
    1caa:	df 91       	pop	r29
    1cac:	08 95       	ret

00001cae <Timer1_setCallBackONE>:
/*-------------------------------------------------------------------*/

/* Description: Function to set the Call Back function address. */
void Timer1_setCallBackONE(void(*a_ptr)(void))
{
    1cae:	df 93       	push	r29
    1cb0:	cf 93       	push	r28
    1cb2:	00 d0       	rcall	.+0      	; 0x1cb4 <Timer1_setCallBackONE+0x6>
    1cb4:	cd b7       	in	r28, 0x3d	; 61
    1cb6:	de b7       	in	r29, 0x3e	; 62
    1cb8:	9a 83       	std	Y+2, r25	; 0x02
    1cba:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtrONE = a_ptr;
    1cbc:	89 81       	ldd	r24, Y+1	; 0x01
    1cbe:	9a 81       	ldd	r25, Y+2	; 0x02
    1cc0:	90 93 99 01 	sts	0x0199, r25
    1cc4:	80 93 98 01 	sts	0x0198, r24
}
    1cc8:	0f 90       	pop	r0
    1cca:	0f 90       	pop	r0
    1ccc:	cf 91       	pop	r28
    1cce:	df 91       	pop	r29
    1cd0:	08 95       	ret

00001cd2 <Timer1_deInit>:
/*
 * Description:
 * De-Initializing Everything
 */
void Timer1_deInit()
{
    1cd2:	df 93       	push	r29
    1cd4:	cf 93       	push	r28
    1cd6:	cd b7       	in	r28, 0x3d	; 61
    1cd8:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0;
    1cda:	ef e4       	ldi	r30, 0x4F	; 79
    1cdc:	f0 e0       	ldi	r31, 0x00	; 0
    1cde:	10 82       	st	Z, r1
	TCCR1B = 0;
    1ce0:	ee e4       	ldi	r30, 0x4E	; 78
    1ce2:	f0 e0       	ldi	r31, 0x00	; 0
    1ce4:	10 82       	st	Z, r1
	TIMSK = TIMSK & 0xC3;
    1ce6:	a9 e5       	ldi	r26, 0x59	; 89
    1ce8:	b0 e0       	ldi	r27, 0x00	; 0
    1cea:	e9 e5       	ldi	r30, 0x59	; 89
    1cec:	f0 e0       	ldi	r31, 0x00	; 0
    1cee:	80 81       	ld	r24, Z
    1cf0:	83 7c       	andi	r24, 0xC3	; 195
    1cf2:	8c 93       	st	X, r24
}
    1cf4:	cf 91       	pop	r28
    1cf6:	df 91       	pop	r29
    1cf8:	08 95       	ret

00001cfa <Timer2_Init>:
/**------------------------Timer TWO-----------------------**/
/*
 * Initializing Timer2
 */
void Timer2_Init(const Timer2_ConfigType *Config_Ptr)
{
    1cfa:	df 93       	push	r29
    1cfc:	cf 93       	push	r28
    1cfe:	00 d0       	rcall	.+0      	; 0x1d00 <Timer2_Init+0x6>
    1d00:	cd b7       	in	r28, 0x3d	; 61
    1d02:	de b7       	in	r29, 0x3e	; 62
    1d04:	9a 83       	std	Y+2, r25	; 0x02
    1d06:	89 83       	std	Y+1, r24	; 0x01
	/* Selecting Force Output Compare */
		TCCR2 = (TCCR2 & 0x7F) | ((Config_Ptr->Timer2_ForceCompare)<<FOC2);
    1d08:	a5 e4       	ldi	r26, 0x45	; 69
    1d0a:	b0 e0       	ldi	r27, 0x00	; 0
    1d0c:	e5 e4       	ldi	r30, 0x45	; 69
    1d0e:	f0 e0       	ldi	r31, 0x00	; 0
    1d10:	80 81       	ld	r24, Z
    1d12:	28 2f       	mov	r18, r24
    1d14:	2f 77       	andi	r18, 0x7F	; 127
    1d16:	e9 81       	ldd	r30, Y+1	; 0x01
    1d18:	fa 81       	ldd	r31, Y+2	; 0x02
    1d1a:	81 81       	ldd	r24, Z+1	; 0x01
    1d1c:	88 2f       	mov	r24, r24
    1d1e:	90 e0       	ldi	r25, 0x00	; 0
    1d20:	96 95       	lsr	r25
    1d22:	98 2f       	mov	r25, r24
    1d24:	88 27       	eor	r24, r24
    1d26:	97 95       	ror	r25
    1d28:	87 95       	ror	r24
    1d2a:	82 2b       	or	r24, r18
    1d2c:	8c 93       	st	X, r24

		/* Selecting the WaveForm Generation */
		TCCR2 = (TCCR2 & 0xBF) | (((Config_Ptr->Timer2_WaveForm)<<7)>>1);
    1d2e:	a5 e4       	ldi	r26, 0x45	; 69
    1d30:	b0 e0       	ldi	r27, 0x00	; 0
    1d32:	e5 e4       	ldi	r30, 0x45	; 69
    1d34:	f0 e0       	ldi	r31, 0x00	; 0
    1d36:	80 81       	ld	r24, Z
    1d38:	28 2f       	mov	r18, r24
    1d3a:	2f 7b       	andi	r18, 0xBF	; 191
    1d3c:	e9 81       	ldd	r30, Y+1	; 0x01
    1d3e:	fa 81       	ldd	r31, Y+2	; 0x02
    1d40:	82 81       	ldd	r24, Z+2	; 0x02
    1d42:	88 2f       	mov	r24, r24
    1d44:	90 e0       	ldi	r25, 0x00	; 0
    1d46:	96 95       	lsr	r25
    1d48:	98 2f       	mov	r25, r24
    1d4a:	88 27       	eor	r24, r24
    1d4c:	97 95       	ror	r25
    1d4e:	87 95       	ror	r24
    1d50:	95 95       	asr	r25
    1d52:	87 95       	ror	r24
    1d54:	82 2b       	or	r24, r18
    1d56:	8c 93       	st	X, r24
		TCCR2 = (TCCR2 & 0xF7) | (((Config_Ptr->Timer2_WaveForm)>>1)<<WGM21);
    1d58:	a5 e4       	ldi	r26, 0x45	; 69
    1d5a:	b0 e0       	ldi	r27, 0x00	; 0
    1d5c:	e5 e4       	ldi	r30, 0x45	; 69
    1d5e:	f0 e0       	ldi	r31, 0x00	; 0
    1d60:	80 81       	ld	r24, Z
    1d62:	28 2f       	mov	r18, r24
    1d64:	27 7f       	andi	r18, 0xF7	; 247
    1d66:	e9 81       	ldd	r30, Y+1	; 0x01
    1d68:	fa 81       	ldd	r31, Y+2	; 0x02
    1d6a:	82 81       	ldd	r24, Z+2	; 0x02
    1d6c:	86 95       	lsr	r24
    1d6e:	88 2f       	mov	r24, r24
    1d70:	90 e0       	ldi	r25, 0x00	; 0
    1d72:	88 0f       	add	r24, r24
    1d74:	99 1f       	adc	r25, r25
    1d76:	88 0f       	add	r24, r24
    1d78:	99 1f       	adc	r25, r25
    1d7a:	88 0f       	add	r24, r24
    1d7c:	99 1f       	adc	r25, r25
    1d7e:	82 2b       	or	r24, r18
    1d80:	8c 93       	st	X, r24

		/* Select Compare Match output mode */
		TCCR2 = (TCCR2 & 0xCF) | ((Config_Ptr->Timer2_CompareMode)<<4);
    1d82:	a5 e4       	ldi	r26, 0x45	; 69
    1d84:	b0 e0       	ldi	r27, 0x00	; 0
    1d86:	e5 e4       	ldi	r30, 0x45	; 69
    1d88:	f0 e0       	ldi	r31, 0x00	; 0
    1d8a:	80 81       	ld	r24, Z
    1d8c:	28 2f       	mov	r18, r24
    1d8e:	2f 7c       	andi	r18, 0xCF	; 207
    1d90:	e9 81       	ldd	r30, Y+1	; 0x01
    1d92:	fa 81       	ldd	r31, Y+2	; 0x02
    1d94:	83 81       	ldd	r24, Z+3	; 0x03
    1d96:	88 2f       	mov	r24, r24
    1d98:	90 e0       	ldi	r25, 0x00	; 0
    1d9a:	82 95       	swap	r24
    1d9c:	92 95       	swap	r25
    1d9e:	90 7f       	andi	r25, 0xF0	; 240
    1da0:	98 27       	eor	r25, r24
    1da2:	80 7f       	andi	r24, 0xF0	; 240
    1da4:	98 27       	eor	r25, r24
    1da6:	82 2b       	or	r24, r18
    1da8:	8c 93       	st	X, r24

		/* Select the Prescaler Value */
		TCCR2 = (TCCR2 & 0xF8) | ((Config_Ptr->Timer2_PreScaler));
    1daa:	a5 e4       	ldi	r26, 0x45	; 69
    1dac:	b0 e0       	ldi	r27, 0x00	; 0
    1dae:	e5 e4       	ldi	r30, 0x45	; 69
    1db0:	f0 e0       	ldi	r31, 0x00	; 0
    1db2:	80 81       	ld	r24, Z
    1db4:	98 2f       	mov	r25, r24
    1db6:	98 7f       	andi	r25, 0xF8	; 248
    1db8:	e9 81       	ldd	r30, Y+1	; 0x01
    1dba:	fa 81       	ldd	r31, Y+2	; 0x02
    1dbc:	80 81       	ld	r24, Z
    1dbe:	89 2b       	or	r24, r25
    1dc0:	8c 93       	st	X, r24

		/* Choosing the OVF value */
		TCNT0 = Config_Ptr->Timer2_TCNT2_Value;
    1dc2:	a2 e5       	ldi	r26, 0x52	; 82
    1dc4:	b0 e0       	ldi	r27, 0x00	; 0
    1dc6:	e9 81       	ldd	r30, Y+1	; 0x01
    1dc8:	fa 81       	ldd	r31, Y+2	; 0x02
    1dca:	86 81       	ldd	r24, Z+6	; 0x06
    1dcc:	8c 93       	st	X, r24

		/* Choosing OCR2 value */
		OCR2 = Config_Ptr->Timer2_OCR2_Value;
    1dce:	a3 e4       	ldi	r26, 0x43	; 67
    1dd0:	b0 e0       	ldi	r27, 0x00	; 0
    1dd2:	e9 81       	ldd	r30, Y+1	; 0x01
    1dd4:	fa 81       	ldd	r31, Y+2	; 0x02
    1dd6:	87 81       	ldd	r24, Z+7	; 0x07
    1dd8:	8c 93       	st	X, r24

		/* Enabling Interrupt for Compare */
		TIMSK = (TIMSK & 0x7F) | ((Config_Ptr->Timer2_COMP_INT)<<OCIE2);
    1dda:	a9 e5       	ldi	r26, 0x59	; 89
    1ddc:	b0 e0       	ldi	r27, 0x00	; 0
    1dde:	e9 e5       	ldi	r30, 0x59	; 89
    1de0:	f0 e0       	ldi	r31, 0x00	; 0
    1de2:	80 81       	ld	r24, Z
    1de4:	28 2f       	mov	r18, r24
    1de6:	2f 77       	andi	r18, 0x7F	; 127
    1de8:	e9 81       	ldd	r30, Y+1	; 0x01
    1dea:	fa 81       	ldd	r31, Y+2	; 0x02
    1dec:	84 81       	ldd	r24, Z+4	; 0x04
    1dee:	88 2f       	mov	r24, r24
    1df0:	90 e0       	ldi	r25, 0x00	; 0
    1df2:	96 95       	lsr	r25
    1df4:	98 2f       	mov	r25, r24
    1df6:	88 27       	eor	r24, r24
    1df8:	97 95       	ror	r25
    1dfa:	87 95       	ror	r24
    1dfc:	82 2b       	or	r24, r18
    1dfe:	8c 93       	st	X, r24

		/* Enabling Interrupts for OVF */
		TIMSK = (TIMSK & 0xBF) | ((Config_Ptr->Timer2_OVF_INT));
    1e00:	a9 e5       	ldi	r26, 0x59	; 89
    1e02:	b0 e0       	ldi	r27, 0x00	; 0
    1e04:	e9 e5       	ldi	r30, 0x59	; 89
    1e06:	f0 e0       	ldi	r31, 0x00	; 0
    1e08:	80 81       	ld	r24, Z
    1e0a:	98 2f       	mov	r25, r24
    1e0c:	9f 7b       	andi	r25, 0xBF	; 191
    1e0e:	e9 81       	ldd	r30, Y+1	; 0x01
    1e10:	fa 81       	ldd	r31, Y+2	; 0x02
    1e12:	85 81       	ldd	r24, Z+5	; 0x05
    1e14:	89 2b       	or	r24, r25
    1e16:	8c 93       	st	X, r24
}
    1e18:	0f 90       	pop	r0
    1e1a:	0f 90       	pop	r0
    1e1c:	cf 91       	pop	r28
    1e1e:	df 91       	pop	r29
    1e20:	08 95       	ret

00001e22 <Timer2_deInit>:
/*
 * Description:
 * De-Initializing Everything
 */
void Timer2_deInit(void)
{
    1e22:	df 93       	push	r29
    1e24:	cf 93       	push	r28
    1e26:	cd b7       	in	r28, 0x3d	; 61
    1e28:	de b7       	in	r29, 0x3e	; 62
	TCCR2 = 0;
    1e2a:	e5 e4       	ldi	r30, 0x45	; 69
    1e2c:	f0 e0       	ldi	r31, 0x00	; 0
    1e2e:	10 82       	st	Z, r1
	TIMSK = (TIMSK & 0x3F);
    1e30:	a9 e5       	ldi	r26, 0x59	; 89
    1e32:	b0 e0       	ldi	r27, 0x00	; 0
    1e34:	e9 e5       	ldi	r30, 0x59	; 89
    1e36:	f0 e0       	ldi	r31, 0x00	; 0
    1e38:	80 81       	ld	r24, Z
    1e3a:	8f 73       	andi	r24, 0x3F	; 63
    1e3c:	8c 93       	st	X, r24
}
    1e3e:	cf 91       	pop	r28
    1e40:	df 91       	pop	r29
    1e42:	08 95       	ret

00001e44 <Timer2_setCallBackTWO>:

/*-------------------------------------------------------------------*/
/* Description: Function to set the Call Back function address. */
void Timer2_setCallBackTWO(void(*a_ptr)(void))
{
    1e44:	df 93       	push	r29
    1e46:	cf 93       	push	r28
    1e48:	00 d0       	rcall	.+0      	; 0x1e4a <Timer2_setCallBackTWO+0x6>
    1e4a:	cd b7       	in	r28, 0x3d	; 61
    1e4c:	de b7       	in	r29, 0x3e	; 62
    1e4e:	9a 83       	std	Y+2, r25	; 0x02
    1e50:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtrTWO = a_ptr;
    1e52:	89 81       	ldd	r24, Y+1	; 0x01
    1e54:	9a 81       	ldd	r25, Y+2	; 0x02
    1e56:	90 93 9b 01 	sts	0x019B, r25
    1e5a:	80 93 9a 01 	sts	0x019A, r24
}
    1e5e:	0f 90       	pop	r0
    1e60:	0f 90       	pop	r0
    1e62:	cf 91       	pop	r28
    1e64:	df 91       	pop	r29
    1e66:	08 95       	ret

00001e68 <UART_init>:
/*
 * Description:
 *
 */
void UART_init(UART_ConfigType *Config_Ptr)
{
    1e68:	ef 92       	push	r14
    1e6a:	ff 92       	push	r15
    1e6c:	0f 93       	push	r16
    1e6e:	1f 93       	push	r17
    1e70:	df 93       	push	r29
    1e72:	cf 93       	push	r28
    1e74:	00 d0       	rcall	.+0      	; 0x1e76 <UART_init+0xe>
    1e76:	00 d0       	rcall	.+0      	; 0x1e78 <UART_init+0x10>
    1e78:	cd b7       	in	r28, 0x3d	; 61
    1e7a:	de b7       	in	r29, 0x3e	; 62
    1e7c:	9c 83       	std	Y+4, r25	; 0x04
    1e7e:	8b 83       	std	Y+3, r24	; 0x03
	/**-------------------------Local Variables---------------------**/
	/* UBRR_VALUE will be used to set the baud rate later */
	uint16 a_ubrr_value = 0;
    1e80:	1a 82       	std	Y+2, r1	; 0x02
    1e82:	19 82       	std	Y+1, r1	; 0x01
	/**-------------------------END Local Variables-----------------**/

	/* Setting the transmission speed */
	UCSRA = (UCSRA & 0xFD) | ((Config_Ptr->transmitSpeed)<<U2X);
    1e84:	ab e2       	ldi	r26, 0x2B	; 43
    1e86:	b0 e0       	ldi	r27, 0x00	; 0
    1e88:	eb e2       	ldi	r30, 0x2B	; 43
    1e8a:	f0 e0       	ldi	r31, 0x00	; 0
    1e8c:	80 81       	ld	r24, Z
    1e8e:	28 2f       	mov	r18, r24
    1e90:	2d 7f       	andi	r18, 0xFD	; 253
    1e92:	eb 81       	ldd	r30, Y+3	; 0x03
    1e94:	fc 81       	ldd	r31, Y+4	; 0x04
    1e96:	80 81       	ld	r24, Z
    1e98:	88 2f       	mov	r24, r24
    1e9a:	90 e0       	ldi	r25, 0x00	; 0
    1e9c:	88 0f       	add	r24, r24
    1e9e:	99 1f       	adc	r25, r25
    1ea0:	82 2b       	or	r24, r18
    1ea2:	8c 93       	st	X, r24
	/*-------------------------------------------------------------------*/

	/* Setting the INTERRUPT for RX */
	UCSRB = (UCSRB & 0x7F) | ((Config_Ptr->receiverINT)<<RXCIE);
    1ea4:	aa e2       	ldi	r26, 0x2A	; 42
    1ea6:	b0 e0       	ldi	r27, 0x00	; 0
    1ea8:	ea e2       	ldi	r30, 0x2A	; 42
    1eaa:	f0 e0       	ldi	r31, 0x00	; 0
    1eac:	80 81       	ld	r24, Z
    1eae:	28 2f       	mov	r18, r24
    1eb0:	2f 77       	andi	r18, 0x7F	; 127
    1eb2:	eb 81       	ldd	r30, Y+3	; 0x03
    1eb4:	fc 81       	ldd	r31, Y+4	; 0x04
    1eb6:	81 81       	ldd	r24, Z+1	; 0x01
    1eb8:	88 2f       	mov	r24, r24
    1eba:	90 e0       	ldi	r25, 0x00	; 0
    1ebc:	96 95       	lsr	r25
    1ebe:	98 2f       	mov	r25, r24
    1ec0:	88 27       	eor	r24, r24
    1ec2:	97 95       	ror	r25
    1ec4:	87 95       	ror	r24
    1ec6:	82 2b       	or	r24, r18
    1ec8:	8c 93       	st	X, r24
	/*-------------------------------------------------------------------*/

	/* Setting the INTERRUPT for TX */
	UCSRB = (UCSRB & 0x7F) | ((Config_Ptr->transmitterINT)<<TXCIE);
    1eca:	aa e2       	ldi	r26, 0x2A	; 42
    1ecc:	b0 e0       	ldi	r27, 0x00	; 0
    1ece:	ea e2       	ldi	r30, 0x2A	; 42
    1ed0:	f0 e0       	ldi	r31, 0x00	; 0
    1ed2:	80 81       	ld	r24, Z
    1ed4:	28 2f       	mov	r18, r24
    1ed6:	2f 77       	andi	r18, 0x7F	; 127
    1ed8:	eb 81       	ldd	r30, Y+3	; 0x03
    1eda:	fc 81       	ldd	r31, Y+4	; 0x04
    1edc:	82 81       	ldd	r24, Z+2	; 0x02
    1ede:	88 2f       	mov	r24, r24
    1ee0:	90 e0       	ldi	r25, 0x00	; 0
    1ee2:	00 24       	eor	r0, r0
    1ee4:	96 95       	lsr	r25
    1ee6:	87 95       	ror	r24
    1ee8:	07 94       	ror	r0
    1eea:	96 95       	lsr	r25
    1eec:	87 95       	ror	r24
    1eee:	07 94       	ror	r0
    1ef0:	98 2f       	mov	r25, r24
    1ef2:	80 2d       	mov	r24, r0
    1ef4:	82 2b       	or	r24, r18
    1ef6:	8c 93       	st	X, r24
	/*-------------------------------------------------------------------*/

	/* Setting the data register empty INTERRUPT */
	UCSRB = (UCSRB & 0xDF) | ((Config_Ptr->emptyINT)<<UDRIE);
    1ef8:	aa e2       	ldi	r26, 0x2A	; 42
    1efa:	b0 e0       	ldi	r27, 0x00	; 0
    1efc:	ea e2       	ldi	r30, 0x2A	; 42
    1efe:	f0 e0       	ldi	r31, 0x00	; 0
    1f00:	80 81       	ld	r24, Z
    1f02:	28 2f       	mov	r18, r24
    1f04:	2f 7d       	andi	r18, 0xDF	; 223
    1f06:	eb 81       	ldd	r30, Y+3	; 0x03
    1f08:	fc 81       	ldd	r31, Y+4	; 0x04
    1f0a:	83 81       	ldd	r24, Z+3	; 0x03
    1f0c:	88 2f       	mov	r24, r24
    1f0e:	90 e0       	ldi	r25, 0x00	; 0
    1f10:	88 0f       	add	r24, r24
    1f12:	99 1f       	adc	r25, r25
    1f14:	82 95       	swap	r24
    1f16:	92 95       	swap	r25
    1f18:	90 7f       	andi	r25, 0xF0	; 240
    1f1a:	98 27       	eor	r25, r24
    1f1c:	80 7f       	andi	r24, 0xF0	; 240
    1f1e:	98 27       	eor	r25, r24
    1f20:	82 2b       	or	r24, r18
    1f22:	8c 93       	st	X, r24
	/*-------------------------------------------------------------------*/

	/* Receiver Enable */
	UCSRB = (UCSRB & 0xEF) | ((Config_Ptr->receiverEN)<<RXEN);
    1f24:	aa e2       	ldi	r26, 0x2A	; 42
    1f26:	b0 e0       	ldi	r27, 0x00	; 0
    1f28:	ea e2       	ldi	r30, 0x2A	; 42
    1f2a:	f0 e0       	ldi	r31, 0x00	; 0
    1f2c:	80 81       	ld	r24, Z
    1f2e:	28 2f       	mov	r18, r24
    1f30:	2f 7e       	andi	r18, 0xEF	; 239
    1f32:	eb 81       	ldd	r30, Y+3	; 0x03
    1f34:	fc 81       	ldd	r31, Y+4	; 0x04
    1f36:	84 81       	ldd	r24, Z+4	; 0x04
    1f38:	88 2f       	mov	r24, r24
    1f3a:	90 e0       	ldi	r25, 0x00	; 0
    1f3c:	82 95       	swap	r24
    1f3e:	92 95       	swap	r25
    1f40:	90 7f       	andi	r25, 0xF0	; 240
    1f42:	98 27       	eor	r25, r24
    1f44:	80 7f       	andi	r24, 0xF0	; 240
    1f46:	98 27       	eor	r25, r24
    1f48:	82 2b       	or	r24, r18
    1f4a:	8c 93       	st	X, r24
	/*-------------------------------------------------------------------*/

	/* Transmitter Enable */
	UCSRB = (UCSRB & 0xF7) | ((Config_Ptr->transmitterEN)<<TXEN);
    1f4c:	aa e2       	ldi	r26, 0x2A	; 42
    1f4e:	b0 e0       	ldi	r27, 0x00	; 0
    1f50:	ea e2       	ldi	r30, 0x2A	; 42
    1f52:	f0 e0       	ldi	r31, 0x00	; 0
    1f54:	80 81       	ld	r24, Z
    1f56:	28 2f       	mov	r18, r24
    1f58:	27 7f       	andi	r18, 0xF7	; 247
    1f5a:	eb 81       	ldd	r30, Y+3	; 0x03
    1f5c:	fc 81       	ldd	r31, Y+4	; 0x04
    1f5e:	85 81       	ldd	r24, Z+5	; 0x05
    1f60:	88 2f       	mov	r24, r24
    1f62:	90 e0       	ldi	r25, 0x00	; 0
    1f64:	88 0f       	add	r24, r24
    1f66:	99 1f       	adc	r25, r25
    1f68:	88 0f       	add	r24, r24
    1f6a:	99 1f       	adc	r25, r25
    1f6c:	88 0f       	add	r24, r24
    1f6e:	99 1f       	adc	r25, r25
    1f70:	82 2b       	or	r24, r18
    1f72:	8c 93       	st	X, r24
	/*-------------------------------------------------------------------*/

	/* Setting the character size on two separate register  */
	/* Adding only the third-bit to UCSRB and the 2 least bits to UCSRC */
	UCSRB = (UCSRB & 0xFB) | (((Config_Ptr->charSize)>>2)<<UCSZ2);
    1f74:	aa e2       	ldi	r26, 0x2A	; 42
    1f76:	b0 e0       	ldi	r27, 0x00	; 0
    1f78:	ea e2       	ldi	r30, 0x2A	; 42
    1f7a:	f0 e0       	ldi	r31, 0x00	; 0
    1f7c:	80 81       	ld	r24, Z
    1f7e:	28 2f       	mov	r18, r24
    1f80:	2b 7f       	andi	r18, 0xFB	; 251
    1f82:	eb 81       	ldd	r30, Y+3	; 0x03
    1f84:	fc 81       	ldd	r31, Y+4	; 0x04
    1f86:	86 81       	ldd	r24, Z+6	; 0x06
    1f88:	86 95       	lsr	r24
    1f8a:	86 95       	lsr	r24
    1f8c:	88 2f       	mov	r24, r24
    1f8e:	90 e0       	ldi	r25, 0x00	; 0
    1f90:	88 0f       	add	r24, r24
    1f92:	99 1f       	adc	r25, r25
    1f94:	88 0f       	add	r24, r24
    1f96:	99 1f       	adc	r25, r25
    1f98:	82 2b       	or	r24, r18
    1f9a:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0xF9) | (((Config_Ptr->charSize)<<6)>>5);
    1f9c:	a0 e4       	ldi	r26, 0x40	; 64
    1f9e:	b0 e0       	ldi	r27, 0x00	; 0
    1fa0:	e0 e4       	ldi	r30, 0x40	; 64
    1fa2:	f0 e0       	ldi	r31, 0x00	; 0
    1fa4:	80 81       	ld	r24, Z
    1fa6:	28 2f       	mov	r18, r24
    1fa8:	29 7f       	andi	r18, 0xF9	; 249
    1faa:	eb 81       	ldd	r30, Y+3	; 0x03
    1fac:	fc 81       	ldd	r31, Y+4	; 0x04
    1fae:	86 81       	ldd	r24, Z+6	; 0x06
    1fb0:	88 2f       	mov	r24, r24
    1fb2:	90 e0       	ldi	r25, 0x00	; 0
    1fb4:	00 24       	eor	r0, r0
    1fb6:	96 95       	lsr	r25
    1fb8:	87 95       	ror	r24
    1fba:	07 94       	ror	r0
    1fbc:	96 95       	lsr	r25
    1fbe:	87 95       	ror	r24
    1fc0:	07 94       	ror	r0
    1fc2:	98 2f       	mov	r25, r24
    1fc4:	80 2d       	mov	r24, r0
    1fc6:	95 95       	asr	r25
    1fc8:	87 95       	ror	r24
    1fca:	95 95       	asr	r25
    1fcc:	87 95       	ror	r24
    1fce:	95 95       	asr	r25
    1fd0:	87 95       	ror	r24
    1fd2:	95 95       	asr	r25
    1fd4:	87 95       	ror	r24
    1fd6:	95 95       	asr	r25
    1fd8:	87 95       	ror	r24
    1fda:	82 2b       	or	r24, r18
    1fdc:	8c 93       	st	X, r24
	/*-------------------------------------------------------------------*/

	/* USART Reg Select between UCSRC & UBRRH */
	UCSRC = (UCSRC & 0x7F) | ((Config_Ptr->regSelect)<<URSEL);
    1fde:	a0 e4       	ldi	r26, 0x40	; 64
    1fe0:	b0 e0       	ldi	r27, 0x00	; 0
    1fe2:	e0 e4       	ldi	r30, 0x40	; 64
    1fe4:	f0 e0       	ldi	r31, 0x00	; 0
    1fe6:	80 81       	ld	r24, Z
    1fe8:	28 2f       	mov	r18, r24
    1fea:	2f 77       	andi	r18, 0x7F	; 127
    1fec:	eb 81       	ldd	r30, Y+3	; 0x03
    1fee:	fc 81       	ldd	r31, Y+4	; 0x04
    1ff0:	87 81       	ldd	r24, Z+7	; 0x07
    1ff2:	88 2f       	mov	r24, r24
    1ff4:	90 e0       	ldi	r25, 0x00	; 0
    1ff6:	96 95       	lsr	r25
    1ff8:	98 2f       	mov	r25, r24
    1ffa:	88 27       	eor	r24, r24
    1ffc:	97 95       	ror	r25
    1ffe:	87 95       	ror	r24
    2000:	82 2b       	or	r24, r18
    2002:	8c 93       	st	X, r24
	/*-------------------------------------------------------------------*/

	/* USART Mode Select: 1- A-Synch , 2- Synch */
	UCSRC = (UCSRC & 0xBF) | ((Config_Ptr->modeSelect)<<UMSEL);
    2004:	a0 e4       	ldi	r26, 0x40	; 64
    2006:	b0 e0       	ldi	r27, 0x00	; 0
    2008:	e0 e4       	ldi	r30, 0x40	; 64
    200a:	f0 e0       	ldi	r31, 0x00	; 0
    200c:	80 81       	ld	r24, Z
    200e:	28 2f       	mov	r18, r24
    2010:	2f 7b       	andi	r18, 0xBF	; 191
    2012:	eb 81       	ldd	r30, Y+3	; 0x03
    2014:	fc 81       	ldd	r31, Y+4	; 0x04
    2016:	80 85       	ldd	r24, Z+8	; 0x08
    2018:	88 2f       	mov	r24, r24
    201a:	90 e0       	ldi	r25, 0x00	; 0
    201c:	00 24       	eor	r0, r0
    201e:	96 95       	lsr	r25
    2020:	87 95       	ror	r24
    2022:	07 94       	ror	r0
    2024:	96 95       	lsr	r25
    2026:	87 95       	ror	r24
    2028:	07 94       	ror	r0
    202a:	98 2f       	mov	r25, r24
    202c:	80 2d       	mov	r24, r0
    202e:	82 2b       	or	r24, r18
    2030:	8c 93       	st	X, r24
	/*-------------------------------------------------------------------*/

	/* Selecting the parity mode : Disabled/Even/ODD */
	UCSRC = (UCSRC & 0xCF) | ((Config_Ptr->paritySelect)<<4);
    2032:	a0 e4       	ldi	r26, 0x40	; 64
    2034:	b0 e0       	ldi	r27, 0x00	; 0
    2036:	e0 e4       	ldi	r30, 0x40	; 64
    2038:	f0 e0       	ldi	r31, 0x00	; 0
    203a:	80 81       	ld	r24, Z
    203c:	28 2f       	mov	r18, r24
    203e:	2f 7c       	andi	r18, 0xCF	; 207
    2040:	eb 81       	ldd	r30, Y+3	; 0x03
    2042:	fc 81       	ldd	r31, Y+4	; 0x04
    2044:	81 85       	ldd	r24, Z+9	; 0x09
    2046:	88 2f       	mov	r24, r24
    2048:	90 e0       	ldi	r25, 0x00	; 0
    204a:	82 95       	swap	r24
    204c:	92 95       	swap	r25
    204e:	90 7f       	andi	r25, 0xF0	; 240
    2050:	98 27       	eor	r25, r24
    2052:	80 7f       	andi	r24, 0xF0	; 240
    2054:	98 27       	eor	r25, r24
    2056:	82 2b       	or	r24, r18
    2058:	8c 93       	st	X, r24
	/*-------------------------------------------------------------------*/

	/* Selecting the stop bit mode: 1-bit and 2-bit */
	UCSRC = (UCSRC & 0xF7) | ((Config_Ptr->stopBitSelect)<<USBS);
    205a:	a0 e4       	ldi	r26, 0x40	; 64
    205c:	b0 e0       	ldi	r27, 0x00	; 0
    205e:	e0 e4       	ldi	r30, 0x40	; 64
    2060:	f0 e0       	ldi	r31, 0x00	; 0
    2062:	80 81       	ld	r24, Z
    2064:	28 2f       	mov	r18, r24
    2066:	27 7f       	andi	r18, 0xF7	; 247
    2068:	eb 81       	ldd	r30, Y+3	; 0x03
    206a:	fc 81       	ldd	r31, Y+4	; 0x04
    206c:	82 85       	ldd	r24, Z+10	; 0x0a
    206e:	88 2f       	mov	r24, r24
    2070:	90 e0       	ldi	r25, 0x00	; 0
    2072:	88 0f       	add	r24, r24
    2074:	99 1f       	adc	r25, r25
    2076:	88 0f       	add	r24, r24
    2078:	99 1f       	adc	r25, r25
    207a:	88 0f       	add	r24, r24
    207c:	99 1f       	adc	r25, r25
    207e:	82 2b       	or	r24, r18
    2080:	8c 93       	st	X, r24
	/*-------------------------------------------------------------------*/

	/* Selecting the clock Polarity: Rising and Falling */
	UCSRC = (UCSRC & 0xFE) | (Config_Ptr->clockPolatiry);
    2082:	a0 e4       	ldi	r26, 0x40	; 64
    2084:	b0 e0       	ldi	r27, 0x00	; 0
    2086:	e0 e4       	ldi	r30, 0x40	; 64
    2088:	f0 e0       	ldi	r31, 0x00	; 0
    208a:	80 81       	ld	r24, Z
    208c:	98 2f       	mov	r25, r24
    208e:	9e 7f       	andi	r25, 0xFE	; 254
    2090:	eb 81       	ldd	r30, Y+3	; 0x03
    2092:	fc 81       	ldd	r31, Y+4	; 0x04
    2094:	83 85       	ldd	r24, Z+11	; 0x0b
    2096:	89 2b       	or	r24, r25
    2098:	8c 93       	st	X, r24
	/*-------------------------------------------------------------------*/

	/* Setting the baud rate */
	/* At first you should calculate the UBRR value */
	a_ubrr_value = (uint16)((F_CPU*(Config_Ptr->transmitSpeed+1)/((Config_Ptr->baud_rate)*(16)))-1);
    209a:	eb 81       	ldd	r30, Y+3	; 0x03
    209c:	fc 81       	ldd	r31, Y+4	; 0x04
    209e:	80 81       	ld	r24, Z
    20a0:	88 2f       	mov	r24, r24
    20a2:	90 e0       	ldi	r25, 0x00	; 0
    20a4:	01 96       	adiw	r24, 0x01	; 1
    20a6:	aa 27       	eor	r26, r26
    20a8:	97 fd       	sbrc	r25, 7
    20aa:	a0 95       	com	r26
    20ac:	ba 2f       	mov	r27, r26
    20ae:	20 e0       	ldi	r18, 0x00	; 0
    20b0:	32 e1       	ldi	r19, 0x12	; 18
    20b2:	4a e7       	ldi	r20, 0x7A	; 122
    20b4:	50 e0       	ldi	r21, 0x00	; 0
    20b6:	bc 01       	movw	r22, r24
    20b8:	cd 01       	movw	r24, r26
    20ba:	0e 94 99 19 	call	0x3332	; 0x3332 <__mulsi3>
    20be:	7b 01       	movw	r14, r22
    20c0:	8c 01       	movw	r16, r24
    20c2:	eb 81       	ldd	r30, Y+3	; 0x03
    20c4:	fc 81       	ldd	r31, Y+4	; 0x04
    20c6:	84 85       	ldd	r24, Z+12	; 0x0c
    20c8:	95 85       	ldd	r25, Z+13	; 0x0d
    20ca:	a6 85       	ldd	r26, Z+14	; 0x0e
    20cc:	b7 85       	ldd	r27, Z+15	; 0x0f
    20ce:	88 0f       	add	r24, r24
    20d0:	99 1f       	adc	r25, r25
    20d2:	aa 1f       	adc	r26, r26
    20d4:	bb 1f       	adc	r27, r27
    20d6:	88 0f       	add	r24, r24
    20d8:	99 1f       	adc	r25, r25
    20da:	aa 1f       	adc	r26, r26
    20dc:	bb 1f       	adc	r27, r27
    20de:	88 0f       	add	r24, r24
    20e0:	99 1f       	adc	r25, r25
    20e2:	aa 1f       	adc	r26, r26
    20e4:	bb 1f       	adc	r27, r27
    20e6:	88 0f       	add	r24, r24
    20e8:	99 1f       	adc	r25, r25
    20ea:	aa 1f       	adc	r26, r26
    20ec:	bb 1f       	adc	r27, r27
    20ee:	9c 01       	movw	r18, r24
    20f0:	ad 01       	movw	r20, r26
    20f2:	c8 01       	movw	r24, r16
    20f4:	b7 01       	movw	r22, r14
    20f6:	0e 94 b8 19 	call	0x3370	; 0x3370 <__udivmodsi4>
    20fa:	da 01       	movw	r26, r20
    20fc:	c9 01       	movw	r24, r18
    20fe:	01 97       	sbiw	r24, 0x01	; 1
    2100:	9a 83       	std	Y+2, r25	; 0x02
    2102:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = a_ubrr_value>>8;
    2104:	e0 e4       	ldi	r30, 0x40	; 64
    2106:	f0 e0       	ldi	r31, 0x00	; 0
    2108:	89 81       	ldd	r24, Y+1	; 0x01
    210a:	9a 81       	ldd	r25, Y+2	; 0x02
    210c:	89 2f       	mov	r24, r25
    210e:	99 27       	eor	r25, r25
    2110:	80 83       	st	Z, r24
	UBRRL = a_ubrr_value;
    2112:	e9 e2       	ldi	r30, 0x29	; 41
    2114:	f0 e0       	ldi	r31, 0x00	; 0
    2116:	89 81       	ldd	r24, Y+1	; 0x01
    2118:	80 83       	st	Z, r24

	/*----------------------------END--------------------------------*/
}
    211a:	0f 90       	pop	r0
    211c:	0f 90       	pop	r0
    211e:	0f 90       	pop	r0
    2120:	0f 90       	pop	r0
    2122:	cf 91       	pop	r28
    2124:	df 91       	pop	r29
    2126:	1f 91       	pop	r17
    2128:	0f 91       	pop	r16
    212a:	ff 90       	pop	r15
    212c:	ef 90       	pop	r14
    212e:	08 95       	ret

00002130 <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    2130:	df 93       	push	r29
    2132:	cf 93       	push	r28
    2134:	0f 92       	push	r0
    2136:	cd b7       	in	r28, 0x3d	; 61
    2138:	de b7       	in	r29, 0x3e	; 62
    213a:	89 83       	std	Y+1, r24	; 0x01
	/* Need to wait till the buffer is ready to get a new data */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    213c:	eb e2       	ldi	r30, 0x2B	; 43
    213e:	f0 e0       	ldi	r31, 0x00	; 0
    2140:	80 81       	ld	r24, Z
    2142:	88 2f       	mov	r24, r24
    2144:	90 e0       	ldi	r25, 0x00	; 0
    2146:	80 72       	andi	r24, 0x20	; 32
    2148:	90 70       	andi	r25, 0x00	; 0
    214a:	00 97       	sbiw	r24, 0x00	; 0
    214c:	b9 f3       	breq	.-18     	; 0x213c <UART_sendByte+0xc>

	/* When it's ready then send it  */
	UDR = data;
    214e:	ec e2       	ldi	r30, 0x2C	; 44
    2150:	f0 e0       	ldi	r31, 0x00	; 0
    2152:	89 81       	ldd	r24, Y+1	; 0x01
    2154:	80 83       	st	Z, r24
}
    2156:	0f 90       	pop	r0
    2158:	cf 91       	pop	r28
    215a:	df 91       	pop	r29
    215c:	08 95       	ret

0000215e <UART_receiveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_receiveByte(void)
{
    215e:	df 93       	push	r29
    2160:	cf 93       	push	r28
    2162:	cd b7       	in	r28, 0x3d	; 61
    2164:	de b7       	in	r29, 0x3e	; 62
	/* Waiting till we get a new data */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    2166:	eb e2       	ldi	r30, 0x2B	; 43
    2168:	f0 e0       	ldi	r31, 0x00	; 0
    216a:	80 81       	ld	r24, Z
    216c:	88 23       	and	r24, r24
    216e:	dc f7       	brge	.-10     	; 0x2166 <UART_receiveByte+0x8>

	/* Return it after getting it */
	return UDR;
    2170:	ec e2       	ldi	r30, 0x2C	; 44
    2172:	f0 e0       	ldi	r31, 0x00	; 0
    2174:	80 81       	ld	r24, Z
}
    2176:	cf 91       	pop	r28
    2178:	df 91       	pop	r29
    217a:	08 95       	ret

0000217c <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    217c:	df 93       	push	r29
    217e:	cf 93       	push	r28
    2180:	00 d0       	rcall	.+0      	; 0x2182 <UART_sendString+0x6>
    2182:	0f 92       	push	r0
    2184:	cd b7       	in	r28, 0x3d	; 61
    2186:	de b7       	in	r29, 0x3e	; 62
    2188:	9b 83       	std	Y+3, r25	; 0x03
    218a:	8a 83       	std	Y+2, r24	; 0x02
	/* Initialing a counter which moves the pointer to another location */
	uint8 a_stringCounter = 0;
    218c:	19 82       	std	Y+1, r1	; 0x01
    218e:	0e c0       	rjmp	.+28     	; 0x21ac <UART_sendString+0x30>

	/* Sending byte by byte using UART_sendByte functio */
	while(Str[a_stringCounter] != '\0')
	{
		UART_sendByte(Str[a_stringCounter]);
    2190:	89 81       	ldd	r24, Y+1	; 0x01
    2192:	28 2f       	mov	r18, r24
    2194:	30 e0       	ldi	r19, 0x00	; 0
    2196:	8a 81       	ldd	r24, Y+2	; 0x02
    2198:	9b 81       	ldd	r25, Y+3	; 0x03
    219a:	fc 01       	movw	r30, r24
    219c:	e2 0f       	add	r30, r18
    219e:	f3 1f       	adc	r31, r19
    21a0:	80 81       	ld	r24, Z
    21a2:	0e 94 98 10 	call	0x2130	; 0x2130 <UART_sendByte>
		a_stringCounter++;
    21a6:	89 81       	ldd	r24, Y+1	; 0x01
    21a8:	8f 5f       	subi	r24, 0xFF	; 255
    21aa:	89 83       	std	Y+1, r24	; 0x01
{
	/* Initialing a counter which moves the pointer to another location */
	uint8 a_stringCounter = 0;

	/* Sending byte by byte using UART_sendByte functio */
	while(Str[a_stringCounter] != '\0')
    21ac:	89 81       	ldd	r24, Y+1	; 0x01
    21ae:	28 2f       	mov	r18, r24
    21b0:	30 e0       	ldi	r19, 0x00	; 0
    21b2:	8a 81       	ldd	r24, Y+2	; 0x02
    21b4:	9b 81       	ldd	r25, Y+3	; 0x03
    21b6:	fc 01       	movw	r30, r24
    21b8:	e2 0f       	add	r30, r18
    21ba:	f3 1f       	adc	r31, r19
    21bc:	80 81       	ld	r24, Z
    21be:	88 23       	and	r24, r24
    21c0:	39 f7       	brne	.-50     	; 0x2190 <UART_sendString+0x14>
	{
		UART_sendByte(Str[a_stringCounter]);
		a_stringCounter++;
	}
}
    21c2:	0f 90       	pop	r0
    21c4:	0f 90       	pop	r0
    21c6:	0f 90       	pop	r0
    21c8:	cf 91       	pop	r28
    21ca:	df 91       	pop	r29
    21cc:	08 95       	ret

000021ce <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    21ce:	0f 93       	push	r16
    21d0:	1f 93       	push	r17
    21d2:	df 93       	push	r29
    21d4:	cf 93       	push	r28
    21d6:	00 d0       	rcall	.+0      	; 0x21d8 <UART_receiveString+0xa>
    21d8:	0f 92       	push	r0
    21da:	cd b7       	in	r28, 0x3d	; 61
    21dc:	de b7       	in	r29, 0x3e	; 62
    21de:	9b 83       	std	Y+3, r25	; 0x03
    21e0:	8a 83       	std	Y+2, r24	; 0x02
	/* Initialing a counter which moves the pointer to another location */
	uint8 a_stringCounter = 0;
    21e2:	19 82       	std	Y+1, r1	; 0x01

	Str[a_stringCounter] = UART_receiveByte();
    21e4:	89 81       	ldd	r24, Y+1	; 0x01
    21e6:	28 2f       	mov	r18, r24
    21e8:	30 e0       	ldi	r19, 0x00	; 0
    21ea:	8a 81       	ldd	r24, Y+2	; 0x02
    21ec:	9b 81       	ldd	r25, Y+3	; 0x03
    21ee:	8c 01       	movw	r16, r24
    21f0:	02 0f       	add	r16, r18
    21f2:	13 1f       	adc	r17, r19
    21f4:	0e 94 af 10 	call	0x215e	; 0x215e <UART_receiveByte>
    21f8:	f8 01       	movw	r30, r16
    21fa:	80 83       	st	Z, r24
    21fc:	0f c0       	rjmp	.+30     	; 0x221c <UART_receiveString+0x4e>

	/* We will start check for a specific character which means to us a null char*/
	while(Str[a_stringCounter] != '=')
	{
		a_stringCounter++;
    21fe:	89 81       	ldd	r24, Y+1	; 0x01
    2200:	8f 5f       	subi	r24, 0xFF	; 255
    2202:	89 83       	std	Y+1, r24	; 0x01
		Str[a_stringCounter] = UART_receiveByte();
    2204:	89 81       	ldd	r24, Y+1	; 0x01
    2206:	28 2f       	mov	r18, r24
    2208:	30 e0       	ldi	r19, 0x00	; 0
    220a:	8a 81       	ldd	r24, Y+2	; 0x02
    220c:	9b 81       	ldd	r25, Y+3	; 0x03
    220e:	8c 01       	movw	r16, r24
    2210:	02 0f       	add	r16, r18
    2212:	13 1f       	adc	r17, r19
    2214:	0e 94 af 10 	call	0x215e	; 0x215e <UART_receiveByte>
    2218:	f8 01       	movw	r30, r16
    221a:	80 83       	st	Z, r24
	uint8 a_stringCounter = 0;

	Str[a_stringCounter] = UART_receiveByte();

	/* We will start check for a specific character which means to us a null char*/
	while(Str[a_stringCounter] != '=')
    221c:	89 81       	ldd	r24, Y+1	; 0x01
    221e:	28 2f       	mov	r18, r24
    2220:	30 e0       	ldi	r19, 0x00	; 0
    2222:	8a 81       	ldd	r24, Y+2	; 0x02
    2224:	9b 81       	ldd	r25, Y+3	; 0x03
    2226:	fc 01       	movw	r30, r24
    2228:	e2 0f       	add	r30, r18
    222a:	f3 1f       	adc	r31, r19
    222c:	80 81       	ld	r24, Z
    222e:	8d 33       	cpi	r24, 0x3D	; 61
    2230:	31 f7       	brne	.-52     	; 0x21fe <UART_receiveString+0x30>
		a_stringCounter++;
		Str[a_stringCounter] = UART_receiveByte();
	}

	/* Then redefining the string by replacing the stop char with NULL char */
	Str[a_stringCounter] = '\0';
    2232:	89 81       	ldd	r24, Y+1	; 0x01
    2234:	28 2f       	mov	r18, r24
    2236:	30 e0       	ldi	r19, 0x00	; 0
    2238:	8a 81       	ldd	r24, Y+2	; 0x02
    223a:	9b 81       	ldd	r25, Y+3	; 0x03
    223c:	fc 01       	movw	r30, r24
    223e:	e2 0f       	add	r30, r18
    2240:	f3 1f       	adc	r31, r19
    2242:	10 82       	st	Z, r1
}
    2244:	0f 90       	pop	r0
    2246:	0f 90       	pop	r0
    2248:	0f 90       	pop	r0
    224a:	cf 91       	pop	r28
    224c:	df 91       	pop	r29
    224e:	1f 91       	pop	r17
    2250:	0f 91       	pop	r16
    2252:	08 95       	ret

00002254 <__vector_1>:
static volatile void (*g_callBackPtr2)(void) = NULL_PTR;

/**-------------------------Interrupts Section----------------------**/

ISR(INT0_vect)
{
    2254:	1f 92       	push	r1
    2256:	0f 92       	push	r0
    2258:	0f b6       	in	r0, 0x3f	; 63
    225a:	0f 92       	push	r0
    225c:	11 24       	eor	r1, r1
    225e:	2f 93       	push	r18
    2260:	3f 93       	push	r19
    2262:	4f 93       	push	r20
    2264:	5f 93       	push	r21
    2266:	6f 93       	push	r22
    2268:	7f 93       	push	r23
    226a:	8f 93       	push	r24
    226c:	9f 93       	push	r25
    226e:	af 93       	push	r26
    2270:	bf 93       	push	r27
    2272:	ef 93       	push	r30
    2274:	ff 93       	push	r31
    2276:	df 93       	push	r29
    2278:	cf 93       	push	r28
    227a:	cd b7       	in	r28, 0x3d	; 61
    227c:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr0 != NULL_PTR)
    227e:	80 91 9c 01 	lds	r24, 0x019C
    2282:	90 91 9d 01 	lds	r25, 0x019D
    2286:	00 97       	sbiw	r24, 0x00	; 0
    2288:	29 f0       	breq	.+10     	; 0x2294 <__vector_1+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr0)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    228a:	e0 91 9c 01 	lds	r30, 0x019C
    228e:	f0 91 9d 01 	lds	r31, 0x019D
    2292:	09 95       	icall
	}
}
    2294:	cf 91       	pop	r28
    2296:	df 91       	pop	r29
    2298:	ff 91       	pop	r31
    229a:	ef 91       	pop	r30
    229c:	bf 91       	pop	r27
    229e:	af 91       	pop	r26
    22a0:	9f 91       	pop	r25
    22a2:	8f 91       	pop	r24
    22a4:	7f 91       	pop	r23
    22a6:	6f 91       	pop	r22
    22a8:	5f 91       	pop	r21
    22aa:	4f 91       	pop	r20
    22ac:	3f 91       	pop	r19
    22ae:	2f 91       	pop	r18
    22b0:	0f 90       	pop	r0
    22b2:	0f be       	out	0x3f, r0	; 63
    22b4:	0f 90       	pop	r0
    22b6:	1f 90       	pop	r1
    22b8:	18 95       	reti

000022ba <__vector_2>:
/*-------------------------------------------------------------------*/

ISR(INT1_vect)
{
    22ba:	1f 92       	push	r1
    22bc:	0f 92       	push	r0
    22be:	0f b6       	in	r0, 0x3f	; 63
    22c0:	0f 92       	push	r0
    22c2:	11 24       	eor	r1, r1
    22c4:	2f 93       	push	r18
    22c6:	3f 93       	push	r19
    22c8:	4f 93       	push	r20
    22ca:	5f 93       	push	r21
    22cc:	6f 93       	push	r22
    22ce:	7f 93       	push	r23
    22d0:	8f 93       	push	r24
    22d2:	9f 93       	push	r25
    22d4:	af 93       	push	r26
    22d6:	bf 93       	push	r27
    22d8:	ef 93       	push	r30
    22da:	ff 93       	push	r31
    22dc:	df 93       	push	r29
    22de:	cf 93       	push	r28
    22e0:	cd b7       	in	r28, 0x3d	; 61
    22e2:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr1 != NULL_PTR)
    22e4:	80 91 9e 01 	lds	r24, 0x019E
    22e8:	90 91 9f 01 	lds	r25, 0x019F
    22ec:	00 97       	sbiw	r24, 0x00	; 0
    22ee:	29 f0       	breq	.+10     	; 0x22fa <__vector_2+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr1)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    22f0:	e0 91 9e 01 	lds	r30, 0x019E
    22f4:	f0 91 9f 01 	lds	r31, 0x019F
    22f8:	09 95       	icall
	}
}
    22fa:	cf 91       	pop	r28
    22fc:	df 91       	pop	r29
    22fe:	ff 91       	pop	r31
    2300:	ef 91       	pop	r30
    2302:	bf 91       	pop	r27
    2304:	af 91       	pop	r26
    2306:	9f 91       	pop	r25
    2308:	8f 91       	pop	r24
    230a:	7f 91       	pop	r23
    230c:	6f 91       	pop	r22
    230e:	5f 91       	pop	r21
    2310:	4f 91       	pop	r20
    2312:	3f 91       	pop	r19
    2314:	2f 91       	pop	r18
    2316:	0f 90       	pop	r0
    2318:	0f be       	out	0x3f, r0	; 63
    231a:	0f 90       	pop	r0
    231c:	1f 90       	pop	r1
    231e:	18 95       	reti

00002320 <__vector_3>:
/*-------------------------------------------------------------------*/

ISR(INT2_vect)
{
    2320:	1f 92       	push	r1
    2322:	0f 92       	push	r0
    2324:	0f b6       	in	r0, 0x3f	; 63
    2326:	0f 92       	push	r0
    2328:	11 24       	eor	r1, r1
    232a:	2f 93       	push	r18
    232c:	3f 93       	push	r19
    232e:	4f 93       	push	r20
    2330:	5f 93       	push	r21
    2332:	6f 93       	push	r22
    2334:	7f 93       	push	r23
    2336:	8f 93       	push	r24
    2338:	9f 93       	push	r25
    233a:	af 93       	push	r26
    233c:	bf 93       	push	r27
    233e:	ef 93       	push	r30
    2340:	ff 93       	push	r31
    2342:	df 93       	push	r29
    2344:	cf 93       	push	r28
    2346:	cd b7       	in	r28, 0x3d	; 61
    2348:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr2 != NULL_PTR)
    234a:	80 91 a0 01 	lds	r24, 0x01A0
    234e:	90 91 a1 01 	lds	r25, 0x01A1
    2352:	00 97       	sbiw	r24, 0x00	; 0
    2354:	29 f0       	breq	.+10     	; 0x2360 <__vector_3+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr2)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    2356:	e0 91 a0 01 	lds	r30, 0x01A0
    235a:	f0 91 a1 01 	lds	r31, 0x01A1
    235e:	09 95       	icall
	}
}
    2360:	cf 91       	pop	r28
    2362:	df 91       	pop	r29
    2364:	ff 91       	pop	r31
    2366:	ef 91       	pop	r30
    2368:	bf 91       	pop	r27
    236a:	af 91       	pop	r26
    236c:	9f 91       	pop	r25
    236e:	8f 91       	pop	r24
    2370:	7f 91       	pop	r23
    2372:	6f 91       	pop	r22
    2374:	5f 91       	pop	r21
    2376:	4f 91       	pop	r20
    2378:	3f 91       	pop	r19
    237a:	2f 91       	pop	r18
    237c:	0f 90       	pop	r0
    237e:	0f be       	out	0x3f, r0	; 63
    2380:	0f 90       	pop	r0
    2382:	1f 90       	pop	r1
    2384:	18 95       	reti

00002386 <INT0_Init>:

/**-------------------------Function Definition Section-------------**/

/* Initializing interrupt zero */
void INT0_Init(INT_ConfigType *Config_Ptr)
{
    2386:	df 93       	push	r29
    2388:	cf 93       	push	r28
    238a:	00 d0       	rcall	.+0      	; 0x238c <INT0_Init+0x6>
    238c:	cd b7       	in	r28, 0x3d	; 61
    238e:	de b7       	in	r29, 0x3e	; 62
    2390:	9a 83       	std	Y+2, r25	; 0x02
    2392:	89 83       	std	Y+1, r24	; 0x01
	/* Initializing the pin direction as input pin */
	GPIO_setupPinDirection(INT0_PORT_ID, INT0_PIN_ID, PIN_INPUT);
    2394:	83 e0       	ldi	r24, 0x03	; 3
    2396:	62 e0       	ldi	r22, 0x02	; 2
    2398:	40 e0       	ldi	r20, 0x00	; 0
    239a:	0e 94 df 07 	call	0xfbe	; 0xfbe <GPIO_setupPinDirection>

	/* Interrupt Sense Control */
	MCUCR = (MCUCR & 0xFC) | ((Config_Ptr->controlZero));
    239e:	a5 e5       	ldi	r26, 0x55	; 85
    23a0:	b0 e0       	ldi	r27, 0x00	; 0
    23a2:	e5 e5       	ldi	r30, 0x55	; 85
    23a4:	f0 e0       	ldi	r31, 0x00	; 0
    23a6:	80 81       	ld	r24, Z
    23a8:	98 2f       	mov	r25, r24
    23aa:	9c 7f       	andi	r25, 0xFC	; 252
    23ac:	e9 81       	ldd	r30, Y+1	; 0x01
    23ae:	fa 81       	ldd	r31, Y+2	; 0x02
    23b0:	83 81       	ldd	r24, Z+3	; 0x03
    23b2:	89 2b       	or	r24, r25
    23b4:	8c 93       	st	X, r24

	/* Enable the interrupt */
	GICR = (GICR & 0xBF) | ((Config_Ptr->interruptZeroEN)<<INT0);
    23b6:	ab e5       	ldi	r26, 0x5B	; 91
    23b8:	b0 e0       	ldi	r27, 0x00	; 0
    23ba:	eb e5       	ldi	r30, 0x5B	; 91
    23bc:	f0 e0       	ldi	r31, 0x00	; 0
    23be:	80 81       	ld	r24, Z
    23c0:	28 2f       	mov	r18, r24
    23c2:	2f 7b       	andi	r18, 0xBF	; 191
    23c4:	e9 81       	ldd	r30, Y+1	; 0x01
    23c6:	fa 81       	ldd	r31, Y+2	; 0x02
    23c8:	80 81       	ld	r24, Z
    23ca:	88 2f       	mov	r24, r24
    23cc:	90 e0       	ldi	r25, 0x00	; 0
    23ce:	00 24       	eor	r0, r0
    23d0:	96 95       	lsr	r25
    23d2:	87 95       	ror	r24
    23d4:	07 94       	ror	r0
    23d6:	96 95       	lsr	r25
    23d8:	87 95       	ror	r24
    23da:	07 94       	ror	r0
    23dc:	98 2f       	mov	r25, r24
    23de:	80 2d       	mov	r24, r0
    23e0:	82 2b       	or	r24, r18
    23e2:	8c 93       	st	X, r24
}
    23e4:	0f 90       	pop	r0
    23e6:	0f 90       	pop	r0
    23e8:	cf 91       	pop	r28
    23ea:	df 91       	pop	r29
    23ec:	08 95       	ret

000023ee <INT1_Init>:
/*-------------------------------------------------------------------*/

/* Initializing interrupt one */
void INT1_Init(INT_ConfigType *Config_Ptr)
{
    23ee:	df 93       	push	r29
    23f0:	cf 93       	push	r28
    23f2:	00 d0       	rcall	.+0      	; 0x23f4 <INT1_Init+0x6>
    23f4:	cd b7       	in	r28, 0x3d	; 61
    23f6:	de b7       	in	r29, 0x3e	; 62
    23f8:	9a 83       	std	Y+2, r25	; 0x02
    23fa:	89 83       	std	Y+1, r24	; 0x01
	/* Initializing the pin direction as input pin */
	GPIO_setupPinDirection(INT1_PORT_ID, INT1_PIN_ID, PIN_INPUT);
    23fc:	83 e0       	ldi	r24, 0x03	; 3
    23fe:	63 e0       	ldi	r22, 0x03	; 3
    2400:	40 e0       	ldi	r20, 0x00	; 0
    2402:	0e 94 df 07 	call	0xfbe	; 0xfbe <GPIO_setupPinDirection>

	/* Interrupt Sense Control */
	MCUCR = (MCUCR & 0xF3) | ((Config_Ptr->controlOne)<<2);
    2406:	a5 e5       	ldi	r26, 0x55	; 85
    2408:	b0 e0       	ldi	r27, 0x00	; 0
    240a:	e5 e5       	ldi	r30, 0x55	; 85
    240c:	f0 e0       	ldi	r31, 0x00	; 0
    240e:	80 81       	ld	r24, Z
    2410:	28 2f       	mov	r18, r24
    2412:	23 7f       	andi	r18, 0xF3	; 243
    2414:	e9 81       	ldd	r30, Y+1	; 0x01
    2416:	fa 81       	ldd	r31, Y+2	; 0x02
    2418:	84 81       	ldd	r24, Z+4	; 0x04
    241a:	88 2f       	mov	r24, r24
    241c:	90 e0       	ldi	r25, 0x00	; 0
    241e:	88 0f       	add	r24, r24
    2420:	99 1f       	adc	r25, r25
    2422:	88 0f       	add	r24, r24
    2424:	99 1f       	adc	r25, r25
    2426:	82 2b       	or	r24, r18
    2428:	8c 93       	st	X, r24

	/* Enable the interrupt */
	GICR = (GICR & 0x7F) | ((Config_Ptr->interruptOneEN)<<INT1);
    242a:	ab e5       	ldi	r26, 0x5B	; 91
    242c:	b0 e0       	ldi	r27, 0x00	; 0
    242e:	eb e5       	ldi	r30, 0x5B	; 91
    2430:	f0 e0       	ldi	r31, 0x00	; 0
    2432:	80 81       	ld	r24, Z
    2434:	28 2f       	mov	r18, r24
    2436:	2f 77       	andi	r18, 0x7F	; 127
    2438:	e9 81       	ldd	r30, Y+1	; 0x01
    243a:	fa 81       	ldd	r31, Y+2	; 0x02
    243c:	81 81       	ldd	r24, Z+1	; 0x01
    243e:	88 2f       	mov	r24, r24
    2440:	90 e0       	ldi	r25, 0x00	; 0
    2442:	96 95       	lsr	r25
    2444:	98 2f       	mov	r25, r24
    2446:	88 27       	eor	r24, r24
    2448:	97 95       	ror	r25
    244a:	87 95       	ror	r24
    244c:	82 2b       	or	r24, r18
    244e:	8c 93       	st	X, r24
}
    2450:	0f 90       	pop	r0
    2452:	0f 90       	pop	r0
    2454:	cf 91       	pop	r28
    2456:	df 91       	pop	r29
    2458:	08 95       	ret

0000245a <INT2_Init>:
/*-------------------------------------------------------------------*/

/* Initializing interrupt two */
void INT2_Init(INT_ConfigType *Config_Ptr)
{
    245a:	df 93       	push	r29
    245c:	cf 93       	push	r28
    245e:	00 d0       	rcall	.+0      	; 0x2460 <INT2_Init+0x6>
    2460:	cd b7       	in	r28, 0x3d	; 61
    2462:	de b7       	in	r29, 0x3e	; 62
    2464:	9a 83       	std	Y+2, r25	; 0x02
    2466:	89 83       	std	Y+1, r24	; 0x01
	/* Initializing the pin direction as input pin */
	GPIO_setupPinDirection(INT2_PORT_ID, INT2_PIN_ID, PIN_INPUT);
    2468:	81 e0       	ldi	r24, 0x01	; 1
    246a:	62 e0       	ldi	r22, 0x02	; 2
    246c:	40 e0       	ldi	r20, 0x00	; 0
    246e:	0e 94 df 07 	call	0xfbe	; 0xfbe <GPIO_setupPinDirection>

	/* Interrupt Sense Control */
	MCUCSR = (MCUCSR & 0xBF) | ((Config_Ptr->controlTwo)<<ISC2);
    2472:	a4 e5       	ldi	r26, 0x54	; 84
    2474:	b0 e0       	ldi	r27, 0x00	; 0
    2476:	e4 e5       	ldi	r30, 0x54	; 84
    2478:	f0 e0       	ldi	r31, 0x00	; 0
    247a:	80 81       	ld	r24, Z
    247c:	28 2f       	mov	r18, r24
    247e:	2f 7b       	andi	r18, 0xBF	; 191
    2480:	e9 81       	ldd	r30, Y+1	; 0x01
    2482:	fa 81       	ldd	r31, Y+2	; 0x02
    2484:	85 81       	ldd	r24, Z+5	; 0x05
    2486:	88 2f       	mov	r24, r24
    2488:	90 e0       	ldi	r25, 0x00	; 0
    248a:	00 24       	eor	r0, r0
    248c:	96 95       	lsr	r25
    248e:	87 95       	ror	r24
    2490:	07 94       	ror	r0
    2492:	96 95       	lsr	r25
    2494:	87 95       	ror	r24
    2496:	07 94       	ror	r0
    2498:	98 2f       	mov	r25, r24
    249a:	80 2d       	mov	r24, r0
    249c:	82 2b       	or	r24, r18
    249e:	8c 93       	st	X, r24

	/* Enable the interrupt */
	GICR = (GICR & 0xDF) | ((Config_Ptr->interruptTwoEN)<<INT2);
    24a0:	ab e5       	ldi	r26, 0x5B	; 91
    24a2:	b0 e0       	ldi	r27, 0x00	; 0
    24a4:	eb e5       	ldi	r30, 0x5B	; 91
    24a6:	f0 e0       	ldi	r31, 0x00	; 0
    24a8:	80 81       	ld	r24, Z
    24aa:	28 2f       	mov	r18, r24
    24ac:	2f 7d       	andi	r18, 0xDF	; 223
    24ae:	e9 81       	ldd	r30, Y+1	; 0x01
    24b0:	fa 81       	ldd	r31, Y+2	; 0x02
    24b2:	82 81       	ldd	r24, Z+2	; 0x02
    24b4:	88 2f       	mov	r24, r24
    24b6:	90 e0       	ldi	r25, 0x00	; 0
    24b8:	88 0f       	add	r24, r24
    24ba:	99 1f       	adc	r25, r25
    24bc:	82 95       	swap	r24
    24be:	92 95       	swap	r25
    24c0:	90 7f       	andi	r25, 0xF0	; 240
    24c2:	98 27       	eor	r25, r24
    24c4:	80 7f       	andi	r24, 0xF0	; 240
    24c6:	98 27       	eor	r25, r24
    24c8:	82 2b       	or	r24, r18
    24ca:	8c 93       	st	X, r24

}
    24cc:	0f 90       	pop	r0
    24ce:	0f 90       	pop	r0
    24d0:	cf 91       	pop	r28
    24d2:	df 91       	pop	r29
    24d4:	08 95       	ret

000024d6 <INT0_setCallBack>:
/*-------------------------------------------------------------------*/

/* Description: Function to set the Call Back function address. */
void INT0_setCallBack(void(*a_ptr)(void))
{
    24d6:	df 93       	push	r29
    24d8:	cf 93       	push	r28
    24da:	00 d0       	rcall	.+0      	; 0x24dc <INT0_setCallBack+0x6>
    24dc:	cd b7       	in	r28, 0x3d	; 61
    24de:	de b7       	in	r29, 0x3e	; 62
    24e0:	9a 83       	std	Y+2, r25	; 0x02
    24e2:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr0 = a_ptr;
    24e4:	89 81       	ldd	r24, Y+1	; 0x01
    24e6:	9a 81       	ldd	r25, Y+2	; 0x02
    24e8:	90 93 9d 01 	sts	0x019D, r25
    24ec:	80 93 9c 01 	sts	0x019C, r24
}
    24f0:	0f 90       	pop	r0
    24f2:	0f 90       	pop	r0
    24f4:	cf 91       	pop	r28
    24f6:	df 91       	pop	r29
    24f8:	08 95       	ret

000024fa <INT1_setCallBack>:
/*-------------------------------------------------------------------*/

/* Description: Function to set the Call Back function address. */
void INT1_setCallBack(void(*a_ptr)(void))
{
    24fa:	df 93       	push	r29
    24fc:	cf 93       	push	r28
    24fe:	00 d0       	rcall	.+0      	; 0x2500 <INT1_setCallBack+0x6>
    2500:	cd b7       	in	r28, 0x3d	; 61
    2502:	de b7       	in	r29, 0x3e	; 62
    2504:	9a 83       	std	Y+2, r25	; 0x02
    2506:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr1 = a_ptr;
    2508:	89 81       	ldd	r24, Y+1	; 0x01
    250a:	9a 81       	ldd	r25, Y+2	; 0x02
    250c:	90 93 9f 01 	sts	0x019F, r25
    2510:	80 93 9e 01 	sts	0x019E, r24
}
    2514:	0f 90       	pop	r0
    2516:	0f 90       	pop	r0
    2518:	cf 91       	pop	r28
    251a:	df 91       	pop	r29
    251c:	08 95       	ret

0000251e <INT2_setCallBack>:
/*-------------------------------------------------------------------*/

/* Description: Function to set the Call Back function address. */
void INT2_setCallBack(void(*a_ptr)(void))
{
    251e:	df 93       	push	r29
    2520:	cf 93       	push	r28
    2522:	00 d0       	rcall	.+0      	; 0x2524 <INT2_setCallBack+0x6>
    2524:	cd b7       	in	r28, 0x3d	; 61
    2526:	de b7       	in	r29, 0x3e	; 62
    2528:	9a 83       	std	Y+2, r25	; 0x02
    252a:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr2 = a_ptr;
    252c:	89 81       	ldd	r24, Y+1	; 0x01
    252e:	9a 81       	ldd	r25, Y+2	; 0x02
    2530:	90 93 a1 01 	sts	0x01A1, r25
    2534:	80 93 a0 01 	sts	0x01A0, r24
}
    2538:	0f 90       	pop	r0
    253a:	0f 90       	pop	r0
    253c:	cf 91       	pop	r28
    253e:	df 91       	pop	r29
    2540:	08 95       	ret

00002542 <TWI_init>:
/*
 * Description:
 * Initializing I2C Registers
 */
void TWI_init(const TWI_ConfigType *Config_Ptr)
{
    2542:	df 93       	push	r29
    2544:	cf 93       	push	r28
    2546:	00 d0       	rcall	.+0      	; 0x2548 <TWI_init+0x6>
    2548:	0f 92       	push	r0
    254a:	cd b7       	in	r28, 0x3d	; 61
    254c:	de b7       	in	r29, 0x3e	; 62
    254e:	9a 83       	std	Y+2, r25	; 0x02
    2550:	89 83       	std	Y+1, r24	; 0x01
	/* Choosing the bit rate */
	TWBR = (TWBR & 0x00) | (Config_Ptr->bit_rate);
    2552:	e0 e2       	ldi	r30, 0x20	; 32
    2554:	f0 e0       	ldi	r31, 0x00	; 0
    2556:	80 81       	ld	r24, Z
    2558:	a0 e2       	ldi	r26, 0x20	; 32
    255a:	b0 e0       	ldi	r27, 0x00	; 0
    255c:	e9 81       	ldd	r30, Y+1	; 0x01
    255e:	fa 81       	ldd	r31, Y+2	; 0x02
    2560:	86 81       	ldd	r24, Z+6	; 0x06
    2562:	8c 93       	st	X, r24

	/* Choosing Ack */
	TWCR = (TWCR & 0xBF) | ((Config_Ptr->ackControl)<<TWEA);
    2564:	a6 e5       	ldi	r26, 0x56	; 86
    2566:	b0 e0       	ldi	r27, 0x00	; 0
    2568:	e6 e5       	ldi	r30, 0x56	; 86
    256a:	f0 e0       	ldi	r31, 0x00	; 0
    256c:	80 81       	ld	r24, Z
    256e:	28 2f       	mov	r18, r24
    2570:	2f 7b       	andi	r18, 0xBF	; 191
    2572:	e9 81       	ldd	r30, Y+1	; 0x01
    2574:	fa 81       	ldd	r31, Y+2	; 0x02
    2576:	81 81       	ldd	r24, Z+1	; 0x01
    2578:	88 2f       	mov	r24, r24
    257a:	90 e0       	ldi	r25, 0x00	; 0
    257c:	00 24       	eor	r0, r0
    257e:	96 95       	lsr	r25
    2580:	87 95       	ror	r24
    2582:	07 94       	ror	r0
    2584:	96 95       	lsr	r25
    2586:	87 95       	ror	r24
    2588:	07 94       	ror	r0
    258a:	98 2f       	mov	r25, r24
    258c:	80 2d       	mov	r24, r0
    258e:	82 2b       	or	r24, r18
    2590:	8c 93       	st	X, r24

	/* Selecting the prescaler value */
	TWSR = (TWSR & 0xFC) | ((Config_Ptr->prescalerControl));
    2592:	a1 e2       	ldi	r26, 0x21	; 33
    2594:	b0 e0       	ldi	r27, 0x00	; 0
    2596:	e1 e2       	ldi	r30, 0x21	; 33
    2598:	f0 e0       	ldi	r31, 0x00	; 0
    259a:	80 81       	ld	r24, Z
    259c:	98 2f       	mov	r25, r24
    259e:	9c 7f       	andi	r25, 0xFC	; 252
    25a0:	e9 81       	ldd	r30, Y+1	; 0x01
    25a2:	fa 81       	ldd	r31, Y+2	; 0x02
    25a4:	83 81       	ldd	r24, Z+3	; 0x03
    25a6:	89 2b       	or	r24, r25
    25a8:	8c 93       	st	X, r24

	/* Identifying my self */
	TWAR = (TWAR & 0x01) | ((Config_Ptr->address)<<1);
    25aa:	a2 e2       	ldi	r26, 0x22	; 34
    25ac:	b0 e0       	ldi	r27, 0x00	; 0
    25ae:	e2 e2       	ldi	r30, 0x22	; 34
    25b0:	f0 e0       	ldi	r31, 0x00	; 0
    25b2:	80 81       	ld	r24, Z
    25b4:	28 2f       	mov	r18, r24
    25b6:	21 70       	andi	r18, 0x01	; 1
    25b8:	e9 81       	ldd	r30, Y+1	; 0x01
    25ba:	fa 81       	ldd	r31, Y+2	; 0x02
    25bc:	85 81       	ldd	r24, Z+5	; 0x05
    25be:	88 2f       	mov	r24, r24
    25c0:	90 e0       	ldi	r25, 0x00	; 0
    25c2:	88 0f       	add	r24, r24
    25c4:	99 1f       	adc	r25, r25
    25c6:	82 2b       	or	r24, r18
    25c8:	8c 93       	st	X, r24

	/* Enabling General Call Recognition */
	TWAR = (TWAR & 0xFE) | ((Config_Ptr->callRecControl));
    25ca:	a2 e2       	ldi	r26, 0x22	; 34
    25cc:	b0 e0       	ldi	r27, 0x00	; 0
    25ce:	e2 e2       	ldi	r30, 0x22	; 34
    25d0:	f0 e0       	ldi	r31, 0x00	; 0
    25d2:	80 81       	ld	r24, Z
    25d4:	98 2f       	mov	r25, r24
    25d6:	9e 7f       	andi	r25, 0xFE	; 254
    25d8:	e9 81       	ldd	r30, Y+1	; 0x01
    25da:	fa 81       	ldd	r31, Y+2	; 0x02
    25dc:	84 81       	ldd	r24, Z+4	; 0x04
    25de:	89 2b       	or	r24, r25
    25e0:	8c 93       	st	X, r24

	/* Interrupt Enable */
	TWCR = (TWCR & 0xFE) | ((Config_Ptr->interruptControl));
    25e2:	a6 e5       	ldi	r26, 0x56	; 86
    25e4:	b0 e0       	ldi	r27, 0x00	; 0
    25e6:	e6 e5       	ldi	r30, 0x56	; 86
    25e8:	f0 e0       	ldi	r31, 0x00	; 0
    25ea:	80 81       	ld	r24, Z
    25ec:	98 2f       	mov	r25, r24
    25ee:	9e 7f       	andi	r25, 0xFE	; 254
    25f0:	e9 81       	ldd	r30, Y+1	; 0x01
    25f2:	fa 81       	ldd	r31, Y+2	; 0x02
    25f4:	80 81       	ld	r24, Z
    25f6:	89 2b       	or	r24, r25
    25f8:	8c 93       	st	X, r24

	/* Enable TWI */
	TWCR = (TWCR & 0xFB) | ((Config_Ptr->twiControl)<<TWEN);
    25fa:	a6 e5       	ldi	r26, 0x56	; 86
    25fc:	b0 e0       	ldi	r27, 0x00	; 0
    25fe:	e6 e5       	ldi	r30, 0x56	; 86
    2600:	f0 e0       	ldi	r31, 0x00	; 0
    2602:	80 81       	ld	r24, Z
    2604:	28 2f       	mov	r18, r24
    2606:	2b 7f       	andi	r18, 0xFB	; 251
    2608:	e9 81       	ldd	r30, Y+1	; 0x01
    260a:	fa 81       	ldd	r31, Y+2	; 0x02
    260c:	82 81       	ldd	r24, Z+2	; 0x02
    260e:	88 2f       	mov	r24, r24
    2610:	90 e0       	ldi	r25, 0x00	; 0
    2612:	88 0f       	add	r24, r24
    2614:	99 1f       	adc	r25, r25
    2616:	88 0f       	add	r24, r24
    2618:	99 1f       	adc	r25, r25
    261a:	82 2b       	or	r24, r18
    261c:	8c 93       	st	X, r24

}
    261e:	0f 90       	pop	r0
    2620:	0f 90       	pop	r0
    2622:	0f 90       	pop	r0
    2624:	cf 91       	pop	r28
    2626:	df 91       	pop	r29
    2628:	08 95       	ret

0000262a <TWI_start>:
/*
 * Description:
 * Getting ready to send and being a master
 */
void TWI_start(void)
{
    262a:	df 93       	push	r29
    262c:	cf 93       	push	r28
    262e:	cd b7       	in	r28, 0x3d	; 61
    2630:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1
	 */
	TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    2632:	e6 e5       	ldi	r30, 0x56	; 86
    2634:	f0 e0       	ldi	r31, 0x00	; 0
    2636:	84 ea       	ldi	r24, 0xA4	; 164
    2638:	80 83       	st	Z, r24

	/* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
	while(BIT_IS_CLEAR(TWCR,TWINT));
    263a:	e6 e5       	ldi	r30, 0x56	; 86
    263c:	f0 e0       	ldi	r31, 0x00	; 0
    263e:	80 81       	ld	r24, Z
    2640:	88 23       	and	r24, r24
    2642:	dc f7       	brge	.-10     	; 0x263a <TWI_start+0x10>
}
    2644:	cf 91       	pop	r28
    2646:	df 91       	pop	r29
    2648:	08 95       	ret

0000264a <TWI_stop>:
/*
 * Description:
 * Stopping the connection with slave
 */
void TWI_stop(void)
{
    264a:	df 93       	push	r29
    264c:	cf 93       	push	r28
    264e:	cd b7       	in	r28, 0x3d	; 61
    2650:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1
	 */
	TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    2652:	e6 e5       	ldi	r30, 0x56	; 86
    2654:	f0 e0       	ldi	r31, 0x00	; 0
    2656:	84 e9       	ldi	r24, 0x94	; 148
    2658:	80 83       	st	Z, r24
}
    265a:	cf 91       	pop	r28
    265c:	df 91       	pop	r29
    265e:	08 95       	ret

00002660 <TWI_writeByte>:
/*
 * Description:
 * Sending byte
 */
void TWI_writeByte(uint8 data)
{
    2660:	df 93       	push	r29
    2662:	cf 93       	push	r28
    2664:	0f 92       	push	r0
    2666:	cd b7       	in	r28, 0x3d	; 61
    2668:	de b7       	in	r29, 0x3e	; 62
    266a:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    266c:	e3 e2       	ldi	r30, 0x23	; 35
    266e:	f0 e0       	ldi	r31, 0x00	; 0
    2670:	89 81       	ldd	r24, Y+1	; 0x01
    2672:	80 83       	st	Z, r24
    /*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    2674:	e6 e5       	ldi	r30, 0x56	; 86
    2676:	f0 e0       	ldi	r31, 0x00	; 0
    2678:	84 e8       	ldi	r24, 0x84	; 132
    267a:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    267c:	e6 e5       	ldi	r30, 0x56	; 86
    267e:	f0 e0       	ldi	r31, 0x00	; 0
    2680:	80 81       	ld	r24, Z
    2682:	88 23       	and	r24, r24
    2684:	dc f7       	brge	.-10     	; 0x267c <TWI_writeByte+0x1c>
}
    2686:	0f 90       	pop	r0
    2688:	cf 91       	pop	r28
    268a:	df 91       	pop	r29
    268c:	08 95       	ret

0000268e <TWI_readByteWithACK>:
/*
 * Description:
 * Read the received value and then send ACK
 */
uint8 TWI_readByteWithACK(void)
{
    268e:	df 93       	push	r29
    2690:	cf 93       	push	r28
    2692:	cd b7       	in	r28, 0x3d	; 61
    2694:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    2696:	e6 e5       	ldi	r30, 0x56	; 86
    2698:	f0 e0       	ldi	r31, 0x00	; 0
    269a:	84 ec       	ldi	r24, 0xC4	; 196
    269c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    269e:	e6 e5       	ldi	r30, 0x56	; 86
    26a0:	f0 e0       	ldi	r31, 0x00	; 0
    26a2:	80 81       	ld	r24, Z
    26a4:	88 23       	and	r24, r24
    26a6:	dc f7       	brge	.-10     	; 0x269e <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    26a8:	e3 e2       	ldi	r30, 0x23	; 35
    26aa:	f0 e0       	ldi	r31, 0x00	; 0
    26ac:	80 81       	ld	r24, Z
}
    26ae:	cf 91       	pop	r28
    26b0:	df 91       	pop	r29
    26b2:	08 95       	ret

000026b4 <TWI_readByteWithNACK>:
/*
 * Description:
 * Read the received value and Don't send ACK
 */
uint8 TWI_readByteWithNACK(void)
{
    26b4:	df 93       	push	r29
    26b6:	cf 93       	push	r28
    26b8:	cd b7       	in	r28, 0x3d	; 61
    26ba:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    26bc:	e6 e5       	ldi	r30, 0x56	; 86
    26be:	f0 e0       	ldi	r31, 0x00	; 0
    26c0:	84 e8       	ldi	r24, 0x84	; 132
    26c2:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    26c4:	e6 e5       	ldi	r30, 0x56	; 86
    26c6:	f0 e0       	ldi	r31, 0x00	; 0
    26c8:	80 81       	ld	r24, Z
    26ca:	88 23       	and	r24, r24
    26cc:	dc f7       	brge	.-10     	; 0x26c4 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    26ce:	e3 e2       	ldi	r30, 0x23	; 35
    26d0:	f0 e0       	ldi	r31, 0x00	; 0
    26d2:	80 81       	ld	r24, Z
}
    26d4:	cf 91       	pop	r28
    26d6:	df 91       	pop	r29
    26d8:	08 95       	ret

000026da <TWI_getStatus>:
/*
 * Description:
 * Checking on the status of the register
 */
uint8 TWI_getStatus(void)
{
    26da:	df 93       	push	r29
    26dc:	cf 93       	push	r28
    26de:	0f 92       	push	r0
    26e0:	cd b7       	in	r28, 0x3d	; 61
    26e2:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    26e4:	e1 e2       	ldi	r30, 0x21	; 33
    26e6:	f0 e0       	ldi	r31, 0x00	; 0
    26e8:	80 81       	ld	r24, Z
    26ea:	88 7f       	andi	r24, 0xF8	; 248
    26ec:	89 83       	std	Y+1, r24	; 0x01
    return status;
    26ee:	89 81       	ldd	r24, Y+1	; 0x01
}
    26f0:	0f 90       	pop	r0
    26f2:	cf 91       	pop	r28
    26f4:	df 91       	pop	r29
    26f6:	08 95       	ret

000026f8 <DCMotor_init>:
#include "../MCAL/Header/TIMER.h"

/**-------------------------Function Definition Section-------------**/

void DCMotor_init()
{
    26f8:	df 93       	push	r29
    26fa:	cf 93       	push	r28
    26fc:	cd b7       	in	r28, 0x3d	; 61
    26fe:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Motor is connected to L293D Driver
	 */
	GPIO_setupPinDirection(DC_MOTOR_IN1_OUTPUT_PORT_ID, L293D_IN1_ID, PIN_OUTPUT);
    2700:	81 e0       	ldi	r24, 0x01	; 1
    2702:	60 e0       	ldi	r22, 0x00	; 0
    2704:	41 e0       	ldi	r20, 0x01	; 1
    2706:	0e 94 df 07 	call	0xfbe	; 0xfbe <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_IN2_OUTPUT_PORT_ID, L293D_IN2_ID, PIN_OUTPUT);
    270a:	81 e0       	ldi	r24, 0x01	; 1
    270c:	61 e0       	ldi	r22, 0x01	; 1
    270e:	41 e0       	ldi	r20, 0x01	; 1
    2710:	0e 94 df 07 	call	0xfbe	; 0xfbe <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_EN_PORT_ID, 		L293D_EN1_ID, PIN_OUTPUT);
    2714:	81 e0       	ldi	r24, 0x01	; 1
    2716:	63 e0       	ldi	r22, 0x03	; 3
    2718:	41 e0       	ldi	r20, 0x01	; 1
    271a:	0e 94 df 07 	call	0xfbe	; 0xfbe <GPIO_setupPinDirection>

} /* End DCMotor_init function */
    271e:	cf 91       	pop	r28
    2720:	df 91       	pop	r29
    2722:	08 95       	ret

00002724 <DcMotor_Rotate>:

/*----------------------------------------------------------------------------*/

void DcMotor_Rotate(DcMotor_State state, uint8 speed)
{
    2724:	df 93       	push	r29
    2726:	cf 93       	push	r28
    2728:	00 d0       	rcall	.+0      	; 0x272a <DcMotor_Rotate+0x6>
    272a:	cd b7       	in	r28, 0x3d	; 61
    272c:	de b7       	in	r29, 0x3e	; 62
    272e:	89 83       	std	Y+1, r24	; 0x01
    2730:	6a 83       	std	Y+2, r22	; 0x02
	/* Selecting the Direction of the MOTOR */
	if(state == ClockWise)
    2732:	89 81       	ldd	r24, Y+1	; 0x01
    2734:	88 23       	and	r24, r24
    2736:	59 f4       	brne	.+22     	; 0x274e <DcMotor_Rotate+0x2a>
	{
		GPIO_writePin(DC_MOTOR_IN1_OUTPUT_PORT_ID, L293D_IN1_ID, LOGIC_HIGH);
    2738:	81 e0       	ldi	r24, 0x01	; 1
    273a:	60 e0       	ldi	r22, 0x00	; 0
    273c:	41 e0       	ldi	r20, 0x01	; 1
    273e:	0e 94 ca 08 	call	0x1194	; 0x1194 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_IN2_OUTPUT_PORT_ID, L293D_IN2_ID, LOGIC_LOW);
    2742:	81 e0       	ldi	r24, 0x01	; 1
    2744:	61 e0       	ldi	r22, 0x01	; 1
    2746:	40 e0       	ldi	r20, 0x00	; 0
    2748:	0e 94 ca 08 	call	0x1194	; 0x1194 <GPIO_writePin>
    274c:	0d c0       	rjmp	.+26     	; 0x2768 <DcMotor_Rotate+0x44>
	}
	else if(state == Anti_ClockWise)
    274e:	89 81       	ldd	r24, Y+1	; 0x01
    2750:	81 30       	cpi	r24, 0x01	; 1
    2752:	51 f4       	brne	.+20     	; 0x2768 <DcMotor_Rotate+0x44>
	{
		GPIO_writePin(DC_MOTOR_IN2_OUTPUT_PORT_ID, L293D_IN2_ID, LOGIC_HIGH);
    2754:	81 e0       	ldi	r24, 0x01	; 1
    2756:	61 e0       	ldi	r22, 0x01	; 1
    2758:	41 e0       	ldi	r20, 0x01	; 1
    275a:	0e 94 ca 08 	call	0x1194	; 0x1194 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_IN1_OUTPUT_PORT_ID, L293D_IN1_ID, LOGIC_LOW);
    275e:	81 e0       	ldi	r24, 0x01	; 1
    2760:	60 e0       	ldi	r22, 0x00	; 0
    2762:	40 e0       	ldi	r20, 0x00	; 0
    2764:	0e 94 ca 08 	call	0x1194	; 0x1194 <GPIO_writePin>
	}

	/* Sending the compare value to Timer everytime to change the motor speed */
	Timer0_PWM_Activate(&speed);
    2768:	ce 01       	movw	r24, r28
    276a:	02 96       	adiw	r24, 0x02	; 2
    276c:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <Timer0_PWM_Activate>
}
    2770:	0f 90       	pop	r0
    2772:	0f 90       	pop	r0
    2774:	cf 91       	pop	r28
    2776:	df 91       	pop	r29
    2778:	08 95       	ret

0000277a <DCMotor_stop>:

/*----------------------------------------------------------------------------*/

void DCMotor_stop()
{
    277a:	df 93       	push	r29
    277c:	cf 93       	push	r28
    277e:	0f 92       	push	r0
    2780:	cd b7       	in	r28, 0x3d	; 61
    2782:	de b7       	in	r29, 0x3e	; 62
	uint8 Speed = 0;
    2784:	19 82       	std	Y+1, r1	; 0x01
	Timer0_PWM_Activate(&Speed); /* Sending speed 0 to DCMotor_Speed() */
    2786:	ce 01       	movw	r24, r28
    2788:	01 96       	adiw	r24, 0x01	; 1
    278a:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <Timer0_PWM_Activate>
}   /* End DCMotor_stop()function */
    278e:	0f 90       	pop	r0
    2790:	cf 91       	pop	r28
    2792:	df 91       	pop	r29
    2794:	08 95       	ret

00002796 <EEPROM_writeByte>:
 *******************************************************************************/
#include "Header/external_eeprom.h"
#include "../MCAL/Header/twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    2796:	df 93       	push	r29
    2798:	cf 93       	push	r28
    279a:	00 d0       	rcall	.+0      	; 0x279c <EEPROM_writeByte+0x6>
    279c:	00 d0       	rcall	.+0      	; 0x279e <EEPROM_writeByte+0x8>
    279e:	cd b7       	in	r28, 0x3d	; 61
    27a0:	de b7       	in	r29, 0x3e	; 62
    27a2:	9a 83       	std	Y+2, r25	; 0x02
    27a4:	89 83       	std	Y+1, r24	; 0x01
    27a6:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    27a8:	0e 94 15 13 	call	0x262a	; 0x262a <TWI_start>
    if (TWI_getStatus() != TWI_START)
    27ac:	0e 94 6d 13 	call	0x26da	; 0x26da <TWI_getStatus>
    27b0:	88 30       	cpi	r24, 0x08	; 8
    27b2:	11 f0       	breq	.+4      	; 0x27b8 <EEPROM_writeByte+0x22>
        return ERROR;
    27b4:	1c 82       	std	Y+4, r1	; 0x04
    27b6:	28 c0       	rjmp	.+80     	; 0x2808 <EEPROM_writeByte+0x72>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    27b8:	89 81       	ldd	r24, Y+1	; 0x01
    27ba:	9a 81       	ldd	r25, Y+2	; 0x02
    27bc:	80 70       	andi	r24, 0x00	; 0
    27be:	97 70       	andi	r25, 0x07	; 7
    27c0:	88 0f       	add	r24, r24
    27c2:	89 2f       	mov	r24, r25
    27c4:	88 1f       	adc	r24, r24
    27c6:	99 0b       	sbc	r25, r25
    27c8:	91 95       	neg	r25
    27ca:	80 6a       	ori	r24, 0xA0	; 160
    27cc:	0e 94 30 13 	call	0x2660	; 0x2660 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    27d0:	0e 94 6d 13 	call	0x26da	; 0x26da <TWI_getStatus>
    27d4:	88 31       	cpi	r24, 0x18	; 24
    27d6:	11 f0       	breq	.+4      	; 0x27dc <EEPROM_writeByte+0x46>
        return ERROR;
    27d8:	1c 82       	std	Y+4, r1	; 0x04
    27da:	16 c0       	rjmp	.+44     	; 0x2808 <EEPROM_writeByte+0x72>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    27dc:	89 81       	ldd	r24, Y+1	; 0x01
    27de:	0e 94 30 13 	call	0x2660	; 0x2660 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    27e2:	0e 94 6d 13 	call	0x26da	; 0x26da <TWI_getStatus>
    27e6:	88 32       	cpi	r24, 0x28	; 40
    27e8:	11 f0       	breq	.+4      	; 0x27ee <EEPROM_writeByte+0x58>
        return ERROR;
    27ea:	1c 82       	std	Y+4, r1	; 0x04
    27ec:	0d c0       	rjmp	.+26     	; 0x2808 <EEPROM_writeByte+0x72>

    /* write byte to eeprom */
    TWI_writeByte(u8data);
    27ee:	8b 81       	ldd	r24, Y+3	; 0x03
    27f0:	0e 94 30 13 	call	0x2660	; 0x2660 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    27f4:	0e 94 6d 13 	call	0x26da	; 0x26da <TWI_getStatus>
    27f8:	88 32       	cpi	r24, 0x28	; 40
    27fa:	11 f0       	breq	.+4      	; 0x2800 <EEPROM_writeByte+0x6a>
        return ERROR;
    27fc:	1c 82       	std	Y+4, r1	; 0x04
    27fe:	04 c0       	rjmp	.+8      	; 0x2808 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    2800:	0e 94 25 13 	call	0x264a	; 0x264a <TWI_stop>

    return SUCCESS;
    2804:	81 e0       	ldi	r24, 0x01	; 1
    2806:	8c 83       	std	Y+4, r24	; 0x04
    2808:	8c 81       	ldd	r24, Y+4	; 0x04
}
    280a:	0f 90       	pop	r0
    280c:	0f 90       	pop	r0
    280e:	0f 90       	pop	r0
    2810:	0f 90       	pop	r0
    2812:	cf 91       	pop	r28
    2814:	df 91       	pop	r29
    2816:	08 95       	ret

00002818 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    2818:	df 93       	push	r29
    281a:	cf 93       	push	r28
    281c:	00 d0       	rcall	.+0      	; 0x281e <EEPROM_readByte+0x6>
    281e:	00 d0       	rcall	.+0      	; 0x2820 <EEPROM_readByte+0x8>
    2820:	0f 92       	push	r0
    2822:	cd b7       	in	r28, 0x3d	; 61
    2824:	de b7       	in	r29, 0x3e	; 62
    2826:	9a 83       	std	Y+2, r25	; 0x02
    2828:	89 83       	std	Y+1, r24	; 0x01
    282a:	7c 83       	std	Y+4, r23	; 0x04
    282c:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    282e:	0e 94 15 13 	call	0x262a	; 0x262a <TWI_start>
    if (TWI_getStatus() != TWI_START)
    2832:	0e 94 6d 13 	call	0x26da	; 0x26da <TWI_getStatus>
    2836:	88 30       	cpi	r24, 0x08	; 8
    2838:	11 f0       	breq	.+4      	; 0x283e <EEPROM_readByte+0x26>
        return ERROR;
    283a:	1d 82       	std	Y+5, r1	; 0x05
    283c:	44 c0       	rjmp	.+136    	; 0x28c6 <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    283e:	89 81       	ldd	r24, Y+1	; 0x01
    2840:	9a 81       	ldd	r25, Y+2	; 0x02
    2842:	80 70       	andi	r24, 0x00	; 0
    2844:	97 70       	andi	r25, 0x07	; 7
    2846:	88 0f       	add	r24, r24
    2848:	89 2f       	mov	r24, r25
    284a:	88 1f       	adc	r24, r24
    284c:	99 0b       	sbc	r25, r25
    284e:	91 95       	neg	r25
    2850:	80 6a       	ori	r24, 0xA0	; 160
    2852:	0e 94 30 13 	call	0x2660	; 0x2660 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    2856:	0e 94 6d 13 	call	0x26da	; 0x26da <TWI_getStatus>
    285a:	88 31       	cpi	r24, 0x18	; 24
    285c:	11 f0       	breq	.+4      	; 0x2862 <EEPROM_readByte+0x4a>
        return ERROR;
    285e:	1d 82       	std	Y+5, r1	; 0x05
    2860:	32 c0       	rjmp	.+100    	; 0x28c6 <EEPROM_readByte+0xae>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    2862:	89 81       	ldd	r24, Y+1	; 0x01
    2864:	0e 94 30 13 	call	0x2660	; 0x2660 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    2868:	0e 94 6d 13 	call	0x26da	; 0x26da <TWI_getStatus>
    286c:	88 32       	cpi	r24, 0x28	; 40
    286e:	11 f0       	breq	.+4      	; 0x2874 <EEPROM_readByte+0x5c>
        return ERROR;
    2870:	1d 82       	std	Y+5, r1	; 0x05
    2872:	29 c0       	rjmp	.+82     	; 0x28c6 <EEPROM_readByte+0xae>

    /* Send the Repeated Start Bit */
    TWI_start();
    2874:	0e 94 15 13 	call	0x262a	; 0x262a <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    2878:	0e 94 6d 13 	call	0x26da	; 0x26da <TWI_getStatus>
    287c:	80 31       	cpi	r24, 0x10	; 16
    287e:	11 f0       	breq	.+4      	; 0x2884 <EEPROM_readByte+0x6c>
        return ERROR;
    2880:	1d 82       	std	Y+5, r1	; 0x05
    2882:	21 c0       	rjmp	.+66     	; 0x28c6 <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    2884:	89 81       	ldd	r24, Y+1	; 0x01
    2886:	9a 81       	ldd	r25, Y+2	; 0x02
    2888:	80 70       	andi	r24, 0x00	; 0
    288a:	97 70       	andi	r25, 0x07	; 7
    288c:	88 0f       	add	r24, r24
    288e:	89 2f       	mov	r24, r25
    2890:	88 1f       	adc	r24, r24
    2892:	99 0b       	sbc	r25, r25
    2894:	91 95       	neg	r25
    2896:	81 6a       	ori	r24, 0xA1	; 161
    2898:	0e 94 30 13 	call	0x2660	; 0x2660 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    289c:	0e 94 6d 13 	call	0x26da	; 0x26da <TWI_getStatus>
    28a0:	80 34       	cpi	r24, 0x40	; 64
    28a2:	11 f0       	breq	.+4      	; 0x28a8 <EEPROM_readByte+0x90>
        return ERROR;
    28a4:	1d 82       	std	Y+5, r1	; 0x05
    28a6:	0f c0       	rjmp	.+30     	; 0x28c6 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    28a8:	0e 94 5a 13 	call	0x26b4	; 0x26b4 <TWI_readByteWithNACK>
    28ac:	eb 81       	ldd	r30, Y+3	; 0x03
    28ae:	fc 81       	ldd	r31, Y+4	; 0x04
    28b0:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    28b2:	0e 94 6d 13 	call	0x26da	; 0x26da <TWI_getStatus>
    28b6:	88 35       	cpi	r24, 0x58	; 88
    28b8:	11 f0       	breq	.+4      	; 0x28be <EEPROM_readByte+0xa6>
        return ERROR;
    28ba:	1d 82       	std	Y+5, r1	; 0x05
    28bc:	04 c0       	rjmp	.+8      	; 0x28c6 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    28be:	0e 94 25 13 	call	0x264a	; 0x264a <TWI_stop>

    return SUCCESS;
    28c2:	81 e0       	ldi	r24, 0x01	; 1
    28c4:	8d 83       	std	Y+5, r24	; 0x05
    28c6:	8d 81       	ldd	r24, Y+5	; 0x05
}
    28c8:	0f 90       	pop	r0
    28ca:	0f 90       	pop	r0
    28cc:	0f 90       	pop	r0
    28ce:	0f 90       	pop	r0
    28d0:	0f 90       	pop	r0
    28d2:	cf 91       	pop	r28
    28d4:	df 91       	pop	r29
    28d6:	08 95       	ret

000028d8 <LM35_getTemperature>:
/*
 * Description :
 * Function responsible for calculate the temperature from the ADC digital value.
 */
uint8 LM35_getTemperature(void)
{
    28d8:	df 93       	push	r29
    28da:	cf 93       	push	r28
    28dc:	00 d0       	rcall	.+0      	; 0x28de <LM35_getTemperature+0x6>
    28de:	0f 92       	push	r0
    28e0:	cd b7       	in	r28, 0x3d	; 61
    28e2:	de b7       	in	r29, 0x3e	; 62
	uint8 a_temp_value = 0;
    28e4:	1b 82       	std	Y+3, r1	; 0x03

	uint16 a_adc_value = 0;
    28e6:	1a 82       	std	Y+2, r1	; 0x02
    28e8:	19 82       	std	Y+1, r1	; 0x01

	/* Read ADC channel where the temperature sensor is connected */
	a_adc_value = ADC_readChannel(SENSOR_CHANNEL_ID);
    28ea:	80 e0       	ldi	r24, 0x00	; 0
    28ec:	0e 94 ab 07 	call	0xf56	; 0xf56 <ADC_readChannel>
    28f0:	9a 83       	std	Y+2, r25	; 0x02
    28f2:	89 83       	std	Y+1, r24	; 0x01

	/* Calculate the temperature from the ADC value*/
	a_temp_value = (uint8)(((uint32)a_adc_value*SENSOR_MAX_TEMPERATURE*ADC_REF_VOLT_VALUE)/(ADC_MAXIMUM_VALUE*SENSOR_MAX_VOLT_VALUE));
    28f4:	89 81       	ldd	r24, Y+1	; 0x01
    28f6:	9a 81       	ldd	r25, Y+2	; 0x02
    28f8:	cc 01       	movw	r24, r24
    28fa:	a0 e0       	ldi	r26, 0x00	; 0
    28fc:	b0 e0       	ldi	r27, 0x00	; 0
    28fe:	2e ee       	ldi	r18, 0xEE	; 238
    2900:	32 e0       	ldi	r19, 0x02	; 2
    2902:	40 e0       	ldi	r20, 0x00	; 0
    2904:	50 e0       	ldi	r21, 0x00	; 0
    2906:	bc 01       	movw	r22, r24
    2908:	cd 01       	movw	r24, r26
    290a:	0e 94 99 19 	call	0x3332	; 0x3332 <__mulsi3>
    290e:	dc 01       	movw	r26, r24
    2910:	cb 01       	movw	r24, r22
    2912:	bc 01       	movw	r22, r24
    2914:	cd 01       	movw	r24, r26
    2916:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    291a:	dc 01       	movw	r26, r24
    291c:	cb 01       	movw	r24, r22
    291e:	bc 01       	movw	r22, r24
    2920:	cd 01       	movw	r24, r26
    2922:	20 e0       	ldi	r18, 0x00	; 0
    2924:	30 ed       	ldi	r19, 0xD0	; 208
    2926:	4f eb       	ldi	r20, 0xBF	; 191
    2928:	54 e4       	ldi	r21, 0x44	; 68
    292a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    292e:	dc 01       	movw	r26, r24
    2930:	cb 01       	movw	r24, r22
    2932:	bc 01       	movw	r22, r24
    2934:	cd 01       	movw	r24, r26
    2936:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    293a:	dc 01       	movw	r26, r24
    293c:	cb 01       	movw	r24, r22
    293e:	8b 83       	std	Y+3, r24	; 0x03

	return a_temp_value;
    2940:	8b 81       	ldd	r24, Y+3	; 0x03
}
    2942:	0f 90       	pop	r0
    2944:	0f 90       	pop	r0
    2946:	0f 90       	pop	r0
    2948:	cf 91       	pop	r28
    294a:	df 91       	pop	r29
    294c:	08 95       	ret

0000294e <Drivers_init>:


/**-------------------------Function Section------------------------**/
/* Initializing all drivers */
void Drivers_init(void)
{
    294e:	df 93       	push	r29
    2950:	cf 93       	push	r28
    2952:	cd b7       	in	r28, 0x3d	; 61
    2954:	de b7       	in	r29, 0x3e	; 62
    2956:	e6 97       	sbiw	r28, 0x36	; 54
    2958:	0f b6       	in	r0, 0x3f	; 63
    295a:	f8 94       	cli
    295c:	de bf       	out	0x3e, r29	; 62
    295e:	0f be       	out	0x3f, r0	; 63
    2960:	cd bf       	out	0x3d, r28	; 61
	/* Initializing ADC */
	/*
	 * ADC_ReferenceVoltage : AVCC
	 * ADC_Prescaler : F_CPU/128
	 */
	ADC_ConfigType ADC_Config = {AVCC, F_ADC128};
    2962:	81 e0       	ldi	r24, 0x01	; 1
    2964:	89 83       	std	Y+1, r24	; 0x01
    2966:	87 e0       	ldi	r24, 0x07	; 7
    2968:	8a 83       	std	Y+2, r24	; 0x02
	ADC_init(&ADC_Config);
    296a:	ce 01       	movw	r24, r28
    296c:	01 96       	adiw	r24, 0x01	; 1
    296e:	0e 94 75 07 	call	0xeea	; 0xeea <ADC_init>
	 * UART_STOP_BIT_SELECT : 1-bit
	 * UART_CLOCK_POLARITY : A-sync Rising
	 * baud_rate : 9600
	 *
	 */
	UART_ConfigType UART_Config = {DOUBLE_TR_SPEED,RECEIVE_INT_EN_OFF,TRANSMIT_INT_EN_OFF,EMPTY_INT_EN_OFF,RECEIVER_EN_ON,TRANSMITTER_EN_ON,EIGHT_BIT,UBRRH_REG,ASYNCHRONOUS,PARITY_DISABLE,ONE_BIT,A_Sync_RISING_EDGE,9600};
    2972:	ce 01       	movw	r24, r28
    2974:	03 96       	adiw	r24, 0x03	; 3
    2976:	99 a7       	std	Y+41, r25	; 0x29
    2978:	88 a7       	std	Y+40, r24	; 0x28
    297a:	e6 e8       	ldi	r30, 0x86	; 134
    297c:	f1 e0       	ldi	r31, 0x01	; 1
    297e:	fb a7       	std	Y+43, r31	; 0x2b
    2980:	ea a7       	std	Y+42, r30	; 0x2a
    2982:	f0 e1       	ldi	r31, 0x10	; 16
    2984:	fc a7       	std	Y+44, r31	; 0x2c
    2986:	ea a5       	ldd	r30, Y+42	; 0x2a
    2988:	fb a5       	ldd	r31, Y+43	; 0x2b
    298a:	00 80       	ld	r0, Z
    298c:	8a a5       	ldd	r24, Y+42	; 0x2a
    298e:	9b a5       	ldd	r25, Y+43	; 0x2b
    2990:	01 96       	adiw	r24, 0x01	; 1
    2992:	9b a7       	std	Y+43, r25	; 0x2b
    2994:	8a a7       	std	Y+42, r24	; 0x2a
    2996:	e8 a5       	ldd	r30, Y+40	; 0x28
    2998:	f9 a5       	ldd	r31, Y+41	; 0x29
    299a:	00 82       	st	Z, r0
    299c:	88 a5       	ldd	r24, Y+40	; 0x28
    299e:	99 a5       	ldd	r25, Y+41	; 0x29
    29a0:	01 96       	adiw	r24, 0x01	; 1
    29a2:	99 a7       	std	Y+41, r25	; 0x29
    29a4:	88 a7       	std	Y+40, r24	; 0x28
    29a6:	9c a5       	ldd	r25, Y+44	; 0x2c
    29a8:	91 50       	subi	r25, 0x01	; 1
    29aa:	9c a7       	std	Y+44, r25	; 0x2c
    29ac:	ec a5       	ldd	r30, Y+44	; 0x2c
    29ae:	ee 23       	and	r30, r30
    29b0:	51 f7       	brne	.-44     	; 0x2986 <Drivers_init+0x38>
	UART_init(&UART_Config);
    29b2:	ce 01       	movw	r24, r28
    29b4:	03 96       	adiw	r24, 0x03	; 3
    29b6:	0e 94 34 0f 	call	0x1e68	; 0x1e68 <UART_init>
	/* ---------------------------------------- */

	/* Initializing Timer0 PWM */
	Timer0_ConfigType Timer0_PWM_Config;
	Timer0_PWM_Config.Timer0_PreScaler = F0_TIMER64; /* F_CPU/64. Assuming F_PWM = 500 Hz */
    29ba:	83 e0       	ldi	r24, 0x03	; 3
    29bc:	8b 8b       	std	Y+19, r24	; 0x13
	Timer0_PWM_Init(&Timer0_PWM_Config);
    29be:	ce 01       	movw	r24, r28
    29c0:	43 96       	adiw	r24, 0x13	; 19
    29c2:	0e 94 03 0d 	call	0x1a06	; 0x1a06 <Timer0_PWM_Init>
	 *  prescalerControl : 1
	 *  callRecControl : No
	 *  address : 0x01
	 *  bit_rate : 400,000 Kbps
	 */
	TWI_ConfigType TWI_Config = {TWI_INT_DISABLED, ACK_OFF, TWI_ENABLED,F_I2C_1, CALL_RECOGNITION_OFF,1,2};
    29c6:	ce 01       	movw	r24, r28
    29c8:	4b 96       	adiw	r24, 0x1b	; 27
    29ca:	9e a7       	std	Y+46, r25	; 0x2e
    29cc:	8d a7       	std	Y+45, r24	; 0x2d
    29ce:	ef e7       	ldi	r30, 0x7F	; 127
    29d0:	f1 e0       	ldi	r31, 0x01	; 1
    29d2:	f8 ab       	std	Y+48, r31	; 0x30
    29d4:	ef a7       	std	Y+47, r30	; 0x2f
    29d6:	f7 e0       	ldi	r31, 0x07	; 7
    29d8:	f9 ab       	std	Y+49, r31	; 0x31
    29da:	ef a5       	ldd	r30, Y+47	; 0x2f
    29dc:	f8 a9       	ldd	r31, Y+48	; 0x30
    29de:	00 80       	ld	r0, Z
    29e0:	8f a5       	ldd	r24, Y+47	; 0x2f
    29e2:	98 a9       	ldd	r25, Y+48	; 0x30
    29e4:	01 96       	adiw	r24, 0x01	; 1
    29e6:	98 ab       	std	Y+48, r25	; 0x30
    29e8:	8f a7       	std	Y+47, r24	; 0x2f
    29ea:	ed a5       	ldd	r30, Y+45	; 0x2d
    29ec:	fe a5       	ldd	r31, Y+46	; 0x2e
    29ee:	00 82       	st	Z, r0
    29f0:	8d a5       	ldd	r24, Y+45	; 0x2d
    29f2:	9e a5       	ldd	r25, Y+46	; 0x2e
    29f4:	01 96       	adiw	r24, 0x01	; 1
    29f6:	9e a7       	std	Y+46, r25	; 0x2e
    29f8:	8d a7       	std	Y+45, r24	; 0x2d
    29fa:	99 a9       	ldd	r25, Y+49	; 0x31
    29fc:	91 50       	subi	r25, 0x01	; 1
    29fe:	99 ab       	std	Y+49, r25	; 0x31
    2a00:	e9 a9       	ldd	r30, Y+49	; 0x31
    2a02:	ee 23       	and	r30, r30
    2a04:	51 f7       	brne	.-44     	; 0x29da <Drivers_init+0x8c>
	TWI_init(&TWI_Config);
    2a06:	ce 01       	movw	r24, r28
    2a08:	4b 96       	adiw	r24, 0x1b	; 27
    2a0a:	0e 94 a1 12 	call	0x2542	; 0x2542 <TWI_init>
	 *  TCNT1_Value : 0
	 *  OCR1A_Value : 7813
	 *  OCR1B_Value : ---
	 */
	/* Setting the callback function*/
	Timer1_setCallBackONE(Timer1_Handler);
    2a0e:	84 e8       	ldi	r24, 0x84	; 132
    2a10:	95 e1       	ldi	r25, 0x15	; 21
    2a12:	0e 94 57 0e 	call	0x1cae	; 0x1cae <Timer1_setCallBackONE>
	/* ---------------------------------------- */

	/* Initializing FAN */
	DCMotor_init();
    2a16:	0e 94 7c 13 	call	0x26f8	; 0x26f8 <DCMotor_init>
	 * controlZero :		Rising
	 * controlOne  :		----
	 * controlTwo  :		----
	 *
	 */
	INT_ConfigType INT0_Config = {INT0_ENABLE, INT1_DISABLE, INT2_DISABLE, RISING_EDGE,0,0};
    2a1a:	ce 01       	movw	r24, r28
    2a1c:	82 96       	adiw	r24, 0x22	; 34
    2a1e:	9b ab       	std	Y+51, r25	; 0x33
    2a20:	8a ab       	std	Y+50, r24	; 0x32
    2a22:	e9 e7       	ldi	r30, 0x79	; 121
    2a24:	f1 e0       	ldi	r31, 0x01	; 1
    2a26:	fd ab       	std	Y+53, r31	; 0x35
    2a28:	ec ab       	std	Y+52, r30	; 0x34
    2a2a:	f6 e0       	ldi	r31, 0x06	; 6
    2a2c:	fe ab       	std	Y+54, r31	; 0x36
    2a2e:	ec a9       	ldd	r30, Y+52	; 0x34
    2a30:	fd a9       	ldd	r31, Y+53	; 0x35
    2a32:	00 80       	ld	r0, Z
    2a34:	8c a9       	ldd	r24, Y+52	; 0x34
    2a36:	9d a9       	ldd	r25, Y+53	; 0x35
    2a38:	01 96       	adiw	r24, 0x01	; 1
    2a3a:	9d ab       	std	Y+53, r25	; 0x35
    2a3c:	8c ab       	std	Y+52, r24	; 0x34
    2a3e:	ea a9       	ldd	r30, Y+50	; 0x32
    2a40:	fb a9       	ldd	r31, Y+51	; 0x33
    2a42:	00 82       	st	Z, r0
    2a44:	8a a9       	ldd	r24, Y+50	; 0x32
    2a46:	9b a9       	ldd	r25, Y+51	; 0x33
    2a48:	01 96       	adiw	r24, 0x01	; 1
    2a4a:	9b ab       	std	Y+51, r25	; 0x33
    2a4c:	8a ab       	std	Y+50, r24	; 0x32
    2a4e:	9e a9       	ldd	r25, Y+54	; 0x36
    2a50:	91 50       	subi	r25, 0x01	; 1
    2a52:	9e ab       	std	Y+54, r25	; 0x36
    2a54:	ee a9       	ldd	r30, Y+54	; 0x36
    2a56:	ee 23       	and	r30, r30
    2a58:	51 f7       	brne	.-44     	; 0x2a2e <Drivers_init+0xe0>
	INT0_Init(&INT0_Config);
    2a5a:	ce 01       	movw	r24, r28
    2a5c:	82 96       	adiw	r24, 0x22	; 34
    2a5e:	0e 94 c3 11 	call	0x2386	; 0x2386 <INT0_Init>
	INT0_setCallBack(INT0_Handler);
    2a62:	80 e7       	ldi	r24, 0x70	; 112
    2a64:	95 e1       	ldi	r25, 0x15	; 21
    2a66:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <INT0_setCallBack>
	/* ---------------------------------------- */

	/* Activating Interrupt system */
	SREG |= (1<<7);
    2a6a:	af e5       	ldi	r26, 0x5F	; 95
    2a6c:	b0 e0       	ldi	r27, 0x00	; 0
    2a6e:	ef e5       	ldi	r30, 0x5F	; 95
    2a70:	f0 e0       	ldi	r31, 0x00	; 0
    2a72:	80 81       	ld	r24, Z
    2a74:	80 68       	ori	r24, 0x80	; 128
    2a76:	8c 93       	st	X, r24
}
    2a78:	e6 96       	adiw	r28, 0x36	; 54
    2a7a:	0f b6       	in	r0, 0x3f	; 63
    2a7c:	f8 94       	cli
    2a7e:	de bf       	out	0x3e, r29	; 62
    2a80:	0f be       	out	0x3f, r0	; 63
    2a82:	cd bf       	out	0x3d, r28	; 61
    2a84:	cf 91       	pop	r28
    2a86:	df 91       	pop	r29
    2a88:	08 95       	ret

00002a8a <main>:

/* ------------------------------------------------------------------ */

int main()
{
    2a8a:	df 93       	push	r29
    2a8c:	cf 93       	push	r28
    2a8e:	cd b7       	in	r28, 0x3d	; 61
    2a90:	de b7       	in	r29, 0x3e	; 62
	/**-----------------------Local Variables----------------------**/

	/**-----------------------Pre-start Section--------------------**/

	/* Initializing all drivers: UART, DCMotor, Timer0, Timer1, External_Interrupts, ADC Stepper Motor */
	Drivers_init();
    2a92:	0e 94 a7 14 	call	0x294e	; 0x294e <Drivers_init>
	/**-----------------------Main Section-------------------------**/

	while(1)
	{
		/* State Control function */
		State_Control();
    2a96:	0e 94 fb 18 	call	0x31f6	; 0x31f6 <State_Control>


		if(NORMAL_STATE == g_SystemState)
    2a9a:	80 91 a2 01 	lds	r24, 0x01A2
    2a9e:	88 23       	and	r24, r24
    2aa0:	51 f4       	brne	.+20     	; 0x2ab6 <main+0x2c>
		{
			/* Sync with MCU2 to let it know in which state it should perform */
			while(UART_receiveByte() != CONTROL_READY){}
    2aa2:	0e 94 af 10 	call	0x215e	; 0x215e <UART_receiveByte>
    2aa6:	80 31       	cpi	r24, 0x10	; 16
    2aa8:	e1 f7       	brne	.-8      	; 0x2aa2 <main+0x18>
			UART_sendByte('N'); /* Identifying Normal State */
    2aaa:	8e e4       	ldi	r24, 0x4E	; 78
    2aac:	0e 94 98 10 	call	0x2130	; 0x2130 <UART_sendByte>

			/* Operate the Normal instructions */
			Normal_State();
    2ab0:	0e 94 2c 16 	call	0x2c58	; 0x2c58 <Normal_State>
    2ab4:	f0 cf       	rjmp	.-32     	; 0x2a96 <main+0xc>
		}
		else if(EMERGENCY_STATE == g_SystemState)
    2ab6:	80 91 a2 01 	lds	r24, 0x01A2
    2aba:	81 30       	cpi	r24, 0x01	; 1
    2abc:	51 f4       	brne	.+20     	; 0x2ad2 <main+0x48>
		{
			/* Sync with MCU2 to let it know in which state it should perform */
			while(UART_receiveByte() != CONTROL_READY){}
    2abe:	0e 94 af 10 	call	0x215e	; 0x215e <UART_receiveByte>
    2ac2:	80 31       	cpi	r24, 0x10	; 16
    2ac4:	e1 f7       	brne	.-8      	; 0x2abe <main+0x34>
			UART_sendByte('E'); /* Identifying Emergency State */
    2ac6:	85 e4       	ldi	r24, 0x45	; 69
    2ac8:	0e 94 98 10 	call	0x2130	; 0x2130 <UART_sendByte>

			/* Operate the Emergency protocol */
			Emergency_State();
    2acc:	0e 94 9f 17 	call	0x2f3e	; 0x2f3e <Emergency_State>
    2ad0:	e2 cf       	rjmp	.-60     	; 0x2a96 <main+0xc>
		}
		else if(ABNORMAL_STATE == g_SystemState)
    2ad2:	80 91 a2 01 	lds	r24, 0x01A2
    2ad6:	82 30       	cpi	r24, 0x02	; 2
    2ad8:	f1 f6       	brne	.-68     	; 0x2a96 <main+0xc>
		{
			/* Just call the Abnormal state function */
			Abnormal_State();
    2ada:	0e 94 48 18 	call	0x3090	; 0x3090 <Abnormal_State>
    2ade:	db cf       	rjmp	.-74     	; 0x2a96 <main+0xc>

00002ae0 <INT0_Handler>:
/*
 * Description:
 * Will be called when the push button is used (Interrupt)
 */
void INT0_Handler(void)
{
    2ae0:	df 93       	push	r29
    2ae2:	cf 93       	push	r28
    2ae4:	cd b7       	in	r28, 0x3d	; 61
    2ae6:	de b7       	in	r29, 0x3e	; 62
	if(g_PushButtonEN)
    2ae8:	80 91 a3 01 	lds	r24, 0x01A3
    2aec:	88 23       	and	r24, r24
    2aee:	49 f0       	breq	.+18     	; 0x2b02 <INT0_Handler+0x22>
	{
		/* Shutdown the Machine at MCU2 */
		while(UART_receiveByte() != CONTROL_READY){}
    2af0:	0e 94 af 10 	call	0x215e	; 0x215e <UART_receiveByte>
    2af4:	80 31       	cpi	r24, 0x10	; 16
    2af6:	e1 f7       	brne	.-8      	; 0x2af0 <INT0_Handler+0x10>
		UART_sendByte('S');
    2af8:	83 e5       	ldi	r24, 0x53	; 83
    2afa:	0e 94 98 10 	call	0x2130	; 0x2130 <UART_sendByte>

		/* Disable the Push Button */
		g_PushButtonEN = 0;
    2afe:	10 92 a3 01 	sts	0x01A3, r1
	{
		/* Do nothing */
	}

	return;
}
    2b02:	cf 91       	pop	r28
    2b04:	df 91       	pop	r29
    2b06:	08 95       	ret

00002b08 <Timer1_Handler>:
/*
 * Description:
 * Will be called when Timer1 interrupts
 */
void Timer1_Handler(void)
{
    2b08:	df 93       	push	r29
    2b0a:	cf 93       	push	r28
    2b0c:	cd b7       	in	r28, 0x3d	; 61
    2b0e:	de b7       	in	r29, 0x3e	; 62
    2b10:	2f 97       	sbiw	r28, 0x0f	; 15
    2b12:	0f b6       	in	r0, 0x3f	; 63
    2b14:	f8 94       	cli
    2b16:	de bf       	out	0x3e, r29	; 62
    2b18:	0f be       	out	0x3f, r0	; 63
    2b1a:	cd bf       	out	0x3d, r28	; 61
	/**-----------------------Local Variables----------------------**/
	uint8 a_TempVal = 0;
    2b1c:	1f 86       	std	Y+15, r1	; 0x0f
	/**-----------------------Main Section-------------------------**/
	/* De-init Timer1 and Clear Time1_En */
	Timer1_deInit();
    2b1e:	0e 94 69 0e 	call	0x1cd2	; 0x1cd2 <Timer1_deInit>
	g_Timer1_EN = 0;
    2b22:	10 92 a6 01 	sts	0x01A6, r1
	/* Increment the Counter */
	g_Counter++;
    2b26:	80 91 a5 01 	lds	r24, 0x01A5
    2b2a:	8f 5f       	subi	r24, 0xFF	; 255
    2b2c:	80 93 a5 01 	sts	0x01A5, r24

	/* Check 14 times on the temperature which is equivalent to 7 seconds */
	if(14 > g_Counter)
    2b30:	80 91 a5 01 	lds	r24, 0x01A5
    2b34:	8e 30       	cpi	r24, 0x0E	; 14
    2b36:	08 f0       	brcs	.+2      	; 0x2b3a <Timer1_Handler+0x32>
    2b38:	81 c0       	rjmp	.+258    	; 0x2c3c <Timer1_Handler+0x134>
	{
		/* Read Temperature */
		a_TempVal = LM35_getTemperature();
    2b3a:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <LM35_getTemperature>
    2b3e:	8f 87       	std	Y+15, r24	; 0x0f

		if(50 < a_TempVal)
    2b40:	8f 85       	ldd	r24, Y+15	; 0x0f
    2b42:	83 33       	cpi	r24, 0x33	; 51
    2b44:	08 f0       	brcs	.+2      	; 0x2b48 <Timer1_Handler+0x40>
    2b46:	7f c0       	rjmp	.+254    	; 0x2c46 <Timer1_Handler+0x13e>
		}
		else
		{
			/* If it was less than 50 then go back to Normal state */
			/* Write to E2PROM */
			EEPROM_writeByte(E2PROM_STATE_ADD, NORMAL_STATE);
    2b48:	80 e1       	ldi	r24, 0x10	; 16
    2b4a:	91 e0       	ldi	r25, 0x01	; 1
    2b4c:	60 e0       	ldi	r22, 0x00	; 0
    2b4e:	0e 94 cb 13 	call	0x2796	; 0x2796 <EEPROM_writeByte>
    2b52:	80 e0       	ldi	r24, 0x00	; 0
    2b54:	90 e0       	ldi	r25, 0x00	; 0
    2b56:	a0 e2       	ldi	r26, 0x20	; 32
    2b58:	b1 e4       	ldi	r27, 0x41	; 65
    2b5a:	8b 87       	std	Y+11, r24	; 0x0b
    2b5c:	9c 87       	std	Y+12, r25	; 0x0c
    2b5e:	ad 87       	std	Y+13, r26	; 0x0d
    2b60:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b62:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b64:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b66:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b68:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b6a:	20 e0       	ldi	r18, 0x00	; 0
    2b6c:	30 e0       	ldi	r19, 0x00	; 0
    2b6e:	4a ef       	ldi	r20, 0xFA	; 250
    2b70:	54 e4       	ldi	r21, 0x44	; 68
    2b72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b76:	dc 01       	movw	r26, r24
    2b78:	cb 01       	movw	r24, r22
    2b7a:	8f 83       	std	Y+7, r24	; 0x07
    2b7c:	98 87       	std	Y+8, r25	; 0x08
    2b7e:	a9 87       	std	Y+9, r26	; 0x09
    2b80:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2b82:	6f 81       	ldd	r22, Y+7	; 0x07
    2b84:	78 85       	ldd	r23, Y+8	; 0x08
    2b86:	89 85       	ldd	r24, Y+9	; 0x09
    2b88:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b8a:	20 e0       	ldi	r18, 0x00	; 0
    2b8c:	30 e0       	ldi	r19, 0x00	; 0
    2b8e:	40 e8       	ldi	r20, 0x80	; 128
    2b90:	5f e3       	ldi	r21, 0x3F	; 63
    2b92:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2b96:	88 23       	and	r24, r24
    2b98:	2c f4       	brge	.+10     	; 0x2ba4 <Timer1_Handler+0x9c>
		__ticks = 1;
    2b9a:	81 e0       	ldi	r24, 0x01	; 1
    2b9c:	90 e0       	ldi	r25, 0x00	; 0
    2b9e:	9e 83       	std	Y+6, r25	; 0x06
    2ba0:	8d 83       	std	Y+5, r24	; 0x05
    2ba2:	3f c0       	rjmp	.+126    	; 0x2c22 <Timer1_Handler+0x11a>
	else if (__tmp > 65535)
    2ba4:	6f 81       	ldd	r22, Y+7	; 0x07
    2ba6:	78 85       	ldd	r23, Y+8	; 0x08
    2ba8:	89 85       	ldd	r24, Y+9	; 0x09
    2baa:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bac:	20 e0       	ldi	r18, 0x00	; 0
    2bae:	3f ef       	ldi	r19, 0xFF	; 255
    2bb0:	4f e7       	ldi	r20, 0x7F	; 127
    2bb2:	57 e4       	ldi	r21, 0x47	; 71
    2bb4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2bb8:	18 16       	cp	r1, r24
    2bba:	4c f5       	brge	.+82     	; 0x2c0e <Timer1_Handler+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2bbc:	6b 85       	ldd	r22, Y+11	; 0x0b
    2bbe:	7c 85       	ldd	r23, Y+12	; 0x0c
    2bc0:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bc2:	9e 85       	ldd	r25, Y+14	; 0x0e
    2bc4:	20 e0       	ldi	r18, 0x00	; 0
    2bc6:	30 e0       	ldi	r19, 0x00	; 0
    2bc8:	40 e2       	ldi	r20, 0x20	; 32
    2bca:	51 e4       	ldi	r21, 0x41	; 65
    2bcc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2bd0:	dc 01       	movw	r26, r24
    2bd2:	cb 01       	movw	r24, r22
    2bd4:	bc 01       	movw	r22, r24
    2bd6:	cd 01       	movw	r24, r26
    2bd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bdc:	dc 01       	movw	r26, r24
    2bde:	cb 01       	movw	r24, r22
    2be0:	9e 83       	std	Y+6, r25	; 0x06
    2be2:	8d 83       	std	Y+5, r24	; 0x05
    2be4:	0f c0       	rjmp	.+30     	; 0x2c04 <Timer1_Handler+0xfc>
    2be6:	88 ec       	ldi	r24, 0xC8	; 200
    2be8:	90 e0       	ldi	r25, 0x00	; 0
    2bea:	9c 83       	std	Y+4, r25	; 0x04
    2bec:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2bee:	8b 81       	ldd	r24, Y+3	; 0x03
    2bf0:	9c 81       	ldd	r25, Y+4	; 0x04
    2bf2:	01 97       	sbiw	r24, 0x01	; 1
    2bf4:	f1 f7       	brne	.-4      	; 0x2bf2 <Timer1_Handler+0xea>
    2bf6:	9c 83       	std	Y+4, r25	; 0x04
    2bf8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2bfa:	8d 81       	ldd	r24, Y+5	; 0x05
    2bfc:	9e 81       	ldd	r25, Y+6	; 0x06
    2bfe:	01 97       	sbiw	r24, 0x01	; 1
    2c00:	9e 83       	std	Y+6, r25	; 0x06
    2c02:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c04:	8d 81       	ldd	r24, Y+5	; 0x05
    2c06:	9e 81       	ldd	r25, Y+6	; 0x06
    2c08:	00 97       	sbiw	r24, 0x00	; 0
    2c0a:	69 f7       	brne	.-38     	; 0x2be6 <Timer1_Handler+0xde>
    2c0c:	14 c0       	rjmp	.+40     	; 0x2c36 <Timer1_Handler+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c0e:	6f 81       	ldd	r22, Y+7	; 0x07
    2c10:	78 85       	ldd	r23, Y+8	; 0x08
    2c12:	89 85       	ldd	r24, Y+9	; 0x09
    2c14:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c16:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c1a:	dc 01       	movw	r26, r24
    2c1c:	cb 01       	movw	r24, r22
    2c1e:	9e 83       	std	Y+6, r25	; 0x06
    2c20:	8d 83       	std	Y+5, r24	; 0x05
    2c22:	8d 81       	ldd	r24, Y+5	; 0x05
    2c24:	9e 81       	ldd	r25, Y+6	; 0x06
    2c26:	9a 83       	std	Y+2, r25	; 0x02
    2c28:	89 83       	std	Y+1, r24	; 0x01
    2c2a:	89 81       	ldd	r24, Y+1	; 0x01
    2c2c:	9a 81       	ldd	r25, Y+2	; 0x02
    2c2e:	01 97       	sbiw	r24, 0x01	; 1
    2c30:	f1 f7       	brne	.-4      	; 0x2c2e <Timer1_Handler+0x126>
    2c32:	9a 83       	std	Y+2, r25	; 0x02
    2c34:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(10);

			/* Clear Counter */
			g_Counter = 0;
    2c36:	10 92 a5 01 	sts	0x01A5, r1
    2c3a:	05 c0       	rjmp	.+10     	; 0x2c46 <Timer1_Handler+0x13e>
		}
	}
	else
	{
		/* Clear Counter */
		g_Counter = 0;
    2c3c:	10 92 a5 01 	sts	0x01A5, r1

		/* Enable the Reset */
		g_ResetEnable = 1;
    2c40:	81 e0       	ldi	r24, 0x01	; 1
    2c42:	80 93 a4 01 	sts	0x01A4, r24
	}

	return;
}
    2c46:	2f 96       	adiw	r28, 0x0f	; 15
    2c48:	0f b6       	in	r0, 0x3f	; 63
    2c4a:	f8 94       	cli
    2c4c:	de bf       	out	0x3e, r29	; 62
    2c4e:	0f be       	out	0x3f, r0	; 63
    2c50:	cd bf       	out	0x3d, r28	; 61
    2c52:	cf 91       	pop	r28
    2c54:	df 91       	pop	r29
    2c56:	08 95       	ret

00002c58 <Normal_State>:
/*
 * Description:
 * Controlling Normal state
 */
void Normal_State(void)
{
    2c58:	df 93       	push	r29
    2c5a:	cf 93       	push	r28
    2c5c:	cd b7       	in	r28, 0x3d	; 61
    2c5e:	de b7       	in	r29, 0x3e	; 62
    2c60:	6d 97       	sbiw	r28, 0x1d	; 29
    2c62:	0f b6       	in	r0, 0x3f	; 63
    2c64:	f8 94       	cli
    2c66:	de bf       	out	0x3e, r29	; 62
    2c68:	0f be       	out	0x3f, r0	; 63
    2c6a:	cd bf       	out	0x3d, r28	; 61
	/**-----------------------Local Variables----------------------**/
	uint8 a_TempVal = 0;
    2c6c:	1d 8e       	std	Y+29, r1	; 0x1d
	/**-----------------------Main Section-------------------------**/
	/* Write Normal state to E2PROM */
	EEPROM_writeByte(E2PROM_STATE_ADD, NORMAL_STATE);
    2c6e:	80 e1       	ldi	r24, 0x10	; 16
    2c70:	91 e0       	ldi	r25, 0x01	; 1
    2c72:	60 e0       	ldi	r22, 0x00	; 0
    2c74:	0e 94 cb 13 	call	0x2796	; 0x2796 <EEPROM_writeByte>
    2c78:	80 e0       	ldi	r24, 0x00	; 0
    2c7a:	90 e0       	ldi	r25, 0x00	; 0
    2c7c:	a0 e2       	ldi	r26, 0x20	; 32
    2c7e:	b1 e4       	ldi	r27, 0x41	; 65
    2c80:	89 8f       	std	Y+25, r24	; 0x19
    2c82:	9a 8f       	std	Y+26, r25	; 0x1a
    2c84:	ab 8f       	std	Y+27, r26	; 0x1b
    2c86:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c88:	69 8d       	ldd	r22, Y+25	; 0x19
    2c8a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2c8c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2c8e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2c90:	20 e0       	ldi	r18, 0x00	; 0
    2c92:	30 e0       	ldi	r19, 0x00	; 0
    2c94:	4a ef       	ldi	r20, 0xFA	; 250
    2c96:	54 e4       	ldi	r21, 0x44	; 68
    2c98:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c9c:	dc 01       	movw	r26, r24
    2c9e:	cb 01       	movw	r24, r22
    2ca0:	8d 8b       	std	Y+21, r24	; 0x15
    2ca2:	9e 8b       	std	Y+22, r25	; 0x16
    2ca4:	af 8b       	std	Y+23, r26	; 0x17
    2ca6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2ca8:	6d 89       	ldd	r22, Y+21	; 0x15
    2caa:	7e 89       	ldd	r23, Y+22	; 0x16
    2cac:	8f 89       	ldd	r24, Y+23	; 0x17
    2cae:	98 8d       	ldd	r25, Y+24	; 0x18
    2cb0:	20 e0       	ldi	r18, 0x00	; 0
    2cb2:	30 e0       	ldi	r19, 0x00	; 0
    2cb4:	40 e8       	ldi	r20, 0x80	; 128
    2cb6:	5f e3       	ldi	r21, 0x3F	; 63
    2cb8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2cbc:	88 23       	and	r24, r24
    2cbe:	2c f4       	brge	.+10     	; 0x2cca <Normal_State+0x72>
		__ticks = 1;
    2cc0:	81 e0       	ldi	r24, 0x01	; 1
    2cc2:	90 e0       	ldi	r25, 0x00	; 0
    2cc4:	9c 8b       	std	Y+20, r25	; 0x14
    2cc6:	8b 8b       	std	Y+19, r24	; 0x13
    2cc8:	3f c0       	rjmp	.+126    	; 0x2d48 <Normal_State+0xf0>
	else if (__tmp > 65535)
    2cca:	6d 89       	ldd	r22, Y+21	; 0x15
    2ccc:	7e 89       	ldd	r23, Y+22	; 0x16
    2cce:	8f 89       	ldd	r24, Y+23	; 0x17
    2cd0:	98 8d       	ldd	r25, Y+24	; 0x18
    2cd2:	20 e0       	ldi	r18, 0x00	; 0
    2cd4:	3f ef       	ldi	r19, 0xFF	; 255
    2cd6:	4f e7       	ldi	r20, 0x7F	; 127
    2cd8:	57 e4       	ldi	r21, 0x47	; 71
    2cda:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2cde:	18 16       	cp	r1, r24
    2ce0:	4c f5       	brge	.+82     	; 0x2d34 <Normal_State+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ce2:	69 8d       	ldd	r22, Y+25	; 0x19
    2ce4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2ce6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2ce8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2cea:	20 e0       	ldi	r18, 0x00	; 0
    2cec:	30 e0       	ldi	r19, 0x00	; 0
    2cee:	40 e2       	ldi	r20, 0x20	; 32
    2cf0:	51 e4       	ldi	r21, 0x41	; 65
    2cf2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2cf6:	dc 01       	movw	r26, r24
    2cf8:	cb 01       	movw	r24, r22
    2cfa:	bc 01       	movw	r22, r24
    2cfc:	cd 01       	movw	r24, r26
    2cfe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d02:	dc 01       	movw	r26, r24
    2d04:	cb 01       	movw	r24, r22
    2d06:	9c 8b       	std	Y+20, r25	; 0x14
    2d08:	8b 8b       	std	Y+19, r24	; 0x13
    2d0a:	0f c0       	rjmp	.+30     	; 0x2d2a <Normal_State+0xd2>
    2d0c:	88 ec       	ldi	r24, 0xC8	; 200
    2d0e:	90 e0       	ldi	r25, 0x00	; 0
    2d10:	9a 8b       	std	Y+18, r25	; 0x12
    2d12:	89 8b       	std	Y+17, r24	; 0x11
    2d14:	89 89       	ldd	r24, Y+17	; 0x11
    2d16:	9a 89       	ldd	r25, Y+18	; 0x12
    2d18:	01 97       	sbiw	r24, 0x01	; 1
    2d1a:	f1 f7       	brne	.-4      	; 0x2d18 <Normal_State+0xc0>
    2d1c:	9a 8b       	std	Y+18, r25	; 0x12
    2d1e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d20:	8b 89       	ldd	r24, Y+19	; 0x13
    2d22:	9c 89       	ldd	r25, Y+20	; 0x14
    2d24:	01 97       	sbiw	r24, 0x01	; 1
    2d26:	9c 8b       	std	Y+20, r25	; 0x14
    2d28:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d2a:	8b 89       	ldd	r24, Y+19	; 0x13
    2d2c:	9c 89       	ldd	r25, Y+20	; 0x14
    2d2e:	00 97       	sbiw	r24, 0x00	; 0
    2d30:	69 f7       	brne	.-38     	; 0x2d0c <Normal_State+0xb4>
    2d32:	14 c0       	rjmp	.+40     	; 0x2d5c <Normal_State+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d34:	6d 89       	ldd	r22, Y+21	; 0x15
    2d36:	7e 89       	ldd	r23, Y+22	; 0x16
    2d38:	8f 89       	ldd	r24, Y+23	; 0x17
    2d3a:	98 8d       	ldd	r25, Y+24	; 0x18
    2d3c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d40:	dc 01       	movw	r26, r24
    2d42:	cb 01       	movw	r24, r22
    2d44:	9c 8b       	std	Y+20, r25	; 0x14
    2d46:	8b 8b       	std	Y+19, r24	; 0x13
    2d48:	8b 89       	ldd	r24, Y+19	; 0x13
    2d4a:	9c 89       	ldd	r25, Y+20	; 0x14
    2d4c:	98 8b       	std	Y+16, r25	; 0x10
    2d4e:	8f 87       	std	Y+15, r24	; 0x0f
    2d50:	8f 85       	ldd	r24, Y+15	; 0x0f
    2d52:	98 89       	ldd	r25, Y+16	; 0x10
    2d54:	01 97       	sbiw	r24, 0x01	; 1
    2d56:	f1 f7       	brne	.-4      	; 0x2d54 <Normal_State+0xfc>
    2d58:	98 8b       	std	Y+16, r25	; 0x10
    2d5a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(10);

	/* Read Temperature Sensor */
	a_TempVal = LM35_getTemperature();
    2d5c:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <LM35_getTemperature>
    2d60:	8d 8f       	std	Y+29, r24	; 0x1d

	/* Based on the temperature apply the next steps */
	if(20 > a_TempVal)
    2d62:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2d64:	84 31       	cpi	r24, 0x14	; 20
    2d66:	60 f4       	brcc	.+24     	; 0x2d80 <Normal_State+0x128>
	{
		/* Disable the PushButton */
		g_PushButtonEN = 0;
    2d68:	10 92 a3 01 	sts	0x01A3, r1

		/* Fan stops */
		DCMotor_stop();
    2d6c:	0e 94 bd 13 	call	0x277a	; 0x277a <DCMotor_stop>

		/* Enable Green LED at MCU2 */
		while(UART_receiveByte() != CONTROL_READY){}
    2d70:	0e 94 af 10 	call	0x215e	; 0x215e <UART_receiveByte>
    2d74:	80 31       	cpi	r24, 0x10	; 16
    2d76:	e1 f7       	brne	.-8      	; 0x2d70 <Normal_State+0x118>
		UART_sendByte('G');
    2d78:	87 e4       	ldi	r24, 0x47	; 71
    2d7a:	0e 94 98 10 	call	0x2130	; 0x2130 <UART_sendByte>
    2d7e:	d6 c0       	rjmp	.+428    	; 0x2f2c <Normal_State+0x2d4>
	}
	else if(20 <= a_TempVal && 40 > a_TempVal)
    2d80:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2d82:	84 31       	cpi	r24, 0x14	; 20
    2d84:	d0 f1       	brcs	.+116    	; 0x2dfa <Normal_State+0x1a2>
    2d86:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2d88:	88 32       	cpi	r24, 0x28	; 40
    2d8a:	b8 f5       	brcc	.+110    	; 0x2dfa <Normal_State+0x1a2>
	{
		/* Disable the PushButton */
		g_PushButtonEN = 0;
    2d8c:	10 92 a3 01 	sts	0x01A3, r1

		/* Enable FAN with PWM depends on Temperature value */
		DcMotor_Rotate(ClockWise, 255*((a_TempVal-20)/20.0));
    2d90:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2d92:	88 2f       	mov	r24, r24
    2d94:	90 e0       	ldi	r25, 0x00	; 0
    2d96:	44 97       	sbiw	r24, 0x14	; 20
    2d98:	aa 27       	eor	r26, r26
    2d9a:	97 fd       	sbrc	r25, 7
    2d9c:	a0 95       	com	r26
    2d9e:	ba 2f       	mov	r27, r26
    2da0:	bc 01       	movw	r22, r24
    2da2:	cd 01       	movw	r24, r26
    2da4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    2da8:	dc 01       	movw	r26, r24
    2daa:	cb 01       	movw	r24, r22
    2dac:	bc 01       	movw	r22, r24
    2dae:	cd 01       	movw	r24, r26
    2db0:	20 e0       	ldi	r18, 0x00	; 0
    2db2:	30 e0       	ldi	r19, 0x00	; 0
    2db4:	40 ea       	ldi	r20, 0xA0	; 160
    2db6:	51 e4       	ldi	r21, 0x41	; 65
    2db8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2dbc:	dc 01       	movw	r26, r24
    2dbe:	cb 01       	movw	r24, r22
    2dc0:	bc 01       	movw	r22, r24
    2dc2:	cd 01       	movw	r24, r26
    2dc4:	20 e0       	ldi	r18, 0x00	; 0
    2dc6:	30 e0       	ldi	r19, 0x00	; 0
    2dc8:	4f e7       	ldi	r20, 0x7F	; 127
    2dca:	53 e4       	ldi	r21, 0x43	; 67
    2dcc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dd0:	dc 01       	movw	r26, r24
    2dd2:	cb 01       	movw	r24, r22
    2dd4:	bc 01       	movw	r22, r24
    2dd6:	cd 01       	movw	r24, r26
    2dd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ddc:	dc 01       	movw	r26, r24
    2dde:	cb 01       	movw	r24, r22
    2de0:	98 2f       	mov	r25, r24
    2de2:	80 e0       	ldi	r24, 0x00	; 0
    2de4:	69 2f       	mov	r22, r25
    2de6:	0e 94 92 13 	call	0x2724	; 0x2724 <DcMotor_Rotate>

		/* Enable Yellow LED at MCU2 */
		while(UART_receiveByte() != CONTROL_READY){}
    2dea:	0e 94 af 10 	call	0x215e	; 0x215e <UART_receiveByte>
    2dee:	80 31       	cpi	r24, 0x10	; 16
    2df0:	e1 f7       	brne	.-8      	; 0x2dea <Normal_State+0x192>
		UART_sendByte('Y');
    2df2:	89 e5       	ldi	r24, 0x59	; 89
    2df4:	0e 94 98 10 	call	0x2130	; 0x2130 <UART_sendByte>
    2df8:	99 c0       	rjmp	.+306    	; 0x2f2c <Normal_State+0x2d4>
	}
	else if(40 <= a_TempVal && 50 >= a_TempVal)
    2dfa:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2dfc:	88 32       	cpi	r24, 0x28	; 40
    2dfe:	90 f0       	brcs	.+36     	; 0x2e24 <Normal_State+0x1cc>
    2e00:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2e02:	83 33       	cpi	r24, 0x33	; 51
    2e04:	78 f4       	brcc	.+30     	; 0x2e24 <Normal_State+0x1cc>
	{
		/* Fan Max speed */
		DcMotor_Rotate(ClockWise, 255);
    2e06:	80 e0       	ldi	r24, 0x00	; 0
    2e08:	6f ef       	ldi	r22, 0xFF	; 255
    2e0a:	0e 94 92 13 	call	0x2724	; 0x2724 <DcMotor_Rotate>

		/* Enable Red LED at MCU2 */
		while(UART_receiveByte() != CONTROL_READY){}
    2e0e:	0e 94 af 10 	call	0x215e	; 0x215e <UART_receiveByte>
    2e12:	80 31       	cpi	r24, 0x10	; 16
    2e14:	e1 f7       	brne	.-8      	; 0x2e0e <Normal_State+0x1b6>
		UART_sendByte('R');
    2e16:	82 e5       	ldi	r24, 0x52	; 82
    2e18:	0e 94 98 10 	call	0x2130	; 0x2130 <UART_sendByte>

		/* Enable the Push Button */
		g_PushButtonEN = 1;
    2e1c:	81 e0       	ldi	r24, 0x01	; 1
    2e1e:	80 93 a3 01 	sts	0x01A3, r24
    2e22:	84 c0       	rjmp	.+264    	; 0x2f2c <Normal_State+0x2d4>


	}
	else if(50 < a_TempVal)
    2e24:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2e26:	83 33       	cpi	r24, 0x33	; 51
    2e28:	08 f4       	brcc	.+2      	; 0x2e2c <Normal_State+0x1d4>
    2e2a:	80 c0       	rjmp	.+256    	; 0x2f2c <Normal_State+0x2d4>
	{
		/* Disable the PushButton */
		g_PushButtonEN = 0;
    2e2c:	10 92 a3 01 	sts	0x01A3, r1

		/* If (Temperature > 50) move to Emergency state */
		/* Write to the E2PROM the new state */
		EEPROM_writeByte(E2PROM_STATE_ADD, EMERGENCY_STATE);
    2e30:	80 e1       	ldi	r24, 0x10	; 16
    2e32:	91 e0       	ldi	r25, 0x01	; 1
    2e34:	61 e0       	ldi	r22, 0x01	; 1
    2e36:	0e 94 cb 13 	call	0x2796	; 0x2796 <EEPROM_writeByte>
    2e3a:	80 e0       	ldi	r24, 0x00	; 0
    2e3c:	90 e0       	ldi	r25, 0x00	; 0
    2e3e:	a0 e2       	ldi	r26, 0x20	; 32
    2e40:	b1 e4       	ldi	r27, 0x41	; 65
    2e42:	8b 87       	std	Y+11, r24	; 0x0b
    2e44:	9c 87       	std	Y+12, r25	; 0x0c
    2e46:	ad 87       	std	Y+13, r26	; 0x0d
    2e48:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e4a:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e4c:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e4e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e50:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e52:	20 e0       	ldi	r18, 0x00	; 0
    2e54:	30 e0       	ldi	r19, 0x00	; 0
    2e56:	4a ef       	ldi	r20, 0xFA	; 250
    2e58:	54 e4       	ldi	r21, 0x44	; 68
    2e5a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e5e:	dc 01       	movw	r26, r24
    2e60:	cb 01       	movw	r24, r22
    2e62:	8f 83       	std	Y+7, r24	; 0x07
    2e64:	98 87       	std	Y+8, r25	; 0x08
    2e66:	a9 87       	std	Y+9, r26	; 0x09
    2e68:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2e6a:	6f 81       	ldd	r22, Y+7	; 0x07
    2e6c:	78 85       	ldd	r23, Y+8	; 0x08
    2e6e:	89 85       	ldd	r24, Y+9	; 0x09
    2e70:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e72:	20 e0       	ldi	r18, 0x00	; 0
    2e74:	30 e0       	ldi	r19, 0x00	; 0
    2e76:	40 e8       	ldi	r20, 0x80	; 128
    2e78:	5f e3       	ldi	r21, 0x3F	; 63
    2e7a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e7e:	88 23       	and	r24, r24
    2e80:	2c f4       	brge	.+10     	; 0x2e8c <Normal_State+0x234>
		__ticks = 1;
    2e82:	81 e0       	ldi	r24, 0x01	; 1
    2e84:	90 e0       	ldi	r25, 0x00	; 0
    2e86:	9e 83       	std	Y+6, r25	; 0x06
    2e88:	8d 83       	std	Y+5, r24	; 0x05
    2e8a:	3f c0       	rjmp	.+126    	; 0x2f0a <Normal_State+0x2b2>
	else if (__tmp > 65535)
    2e8c:	6f 81       	ldd	r22, Y+7	; 0x07
    2e8e:	78 85       	ldd	r23, Y+8	; 0x08
    2e90:	89 85       	ldd	r24, Y+9	; 0x09
    2e92:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e94:	20 e0       	ldi	r18, 0x00	; 0
    2e96:	3f ef       	ldi	r19, 0xFF	; 255
    2e98:	4f e7       	ldi	r20, 0x7F	; 127
    2e9a:	57 e4       	ldi	r21, 0x47	; 71
    2e9c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2ea0:	18 16       	cp	r1, r24
    2ea2:	4c f5       	brge	.+82     	; 0x2ef6 <Normal_State+0x29e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ea4:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ea6:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ea8:	8d 85       	ldd	r24, Y+13	; 0x0d
    2eaa:	9e 85       	ldd	r25, Y+14	; 0x0e
    2eac:	20 e0       	ldi	r18, 0x00	; 0
    2eae:	30 e0       	ldi	r19, 0x00	; 0
    2eb0:	40 e2       	ldi	r20, 0x20	; 32
    2eb2:	51 e4       	ldi	r21, 0x41	; 65
    2eb4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2eb8:	dc 01       	movw	r26, r24
    2eba:	cb 01       	movw	r24, r22
    2ebc:	bc 01       	movw	r22, r24
    2ebe:	cd 01       	movw	r24, r26
    2ec0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ec4:	dc 01       	movw	r26, r24
    2ec6:	cb 01       	movw	r24, r22
    2ec8:	9e 83       	std	Y+6, r25	; 0x06
    2eca:	8d 83       	std	Y+5, r24	; 0x05
    2ecc:	0f c0       	rjmp	.+30     	; 0x2eec <Normal_State+0x294>
    2ece:	88 ec       	ldi	r24, 0xC8	; 200
    2ed0:	90 e0       	ldi	r25, 0x00	; 0
    2ed2:	9c 83       	std	Y+4, r25	; 0x04
    2ed4:	8b 83       	std	Y+3, r24	; 0x03
    2ed6:	8b 81       	ldd	r24, Y+3	; 0x03
    2ed8:	9c 81       	ldd	r25, Y+4	; 0x04
    2eda:	01 97       	sbiw	r24, 0x01	; 1
    2edc:	f1 f7       	brne	.-4      	; 0x2eda <Normal_State+0x282>
    2ede:	9c 83       	std	Y+4, r25	; 0x04
    2ee0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ee2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ee4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ee6:	01 97       	sbiw	r24, 0x01	; 1
    2ee8:	9e 83       	std	Y+6, r25	; 0x06
    2eea:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2eec:	8d 81       	ldd	r24, Y+5	; 0x05
    2eee:	9e 81       	ldd	r25, Y+6	; 0x06
    2ef0:	00 97       	sbiw	r24, 0x00	; 0
    2ef2:	69 f7       	brne	.-38     	; 0x2ece <Normal_State+0x276>
    2ef4:	14 c0       	rjmp	.+40     	; 0x2f1e <Normal_State+0x2c6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ef6:	6f 81       	ldd	r22, Y+7	; 0x07
    2ef8:	78 85       	ldd	r23, Y+8	; 0x08
    2efa:	89 85       	ldd	r24, Y+9	; 0x09
    2efc:	9a 85       	ldd	r25, Y+10	; 0x0a
    2efe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f02:	dc 01       	movw	r26, r24
    2f04:	cb 01       	movw	r24, r22
    2f06:	9e 83       	std	Y+6, r25	; 0x06
    2f08:	8d 83       	std	Y+5, r24	; 0x05
    2f0a:	8d 81       	ldd	r24, Y+5	; 0x05
    2f0c:	9e 81       	ldd	r25, Y+6	; 0x06
    2f0e:	9a 83       	std	Y+2, r25	; 0x02
    2f10:	89 83       	std	Y+1, r24	; 0x01
    2f12:	89 81       	ldd	r24, Y+1	; 0x01
    2f14:	9a 81       	ldd	r25, Y+2	; 0x02
    2f16:	01 97       	sbiw	r24, 0x01	; 1
    2f18:	f1 f7       	brne	.-4      	; 0x2f16 <Normal_State+0x2be>
    2f1a:	9a 83       	std	Y+2, r25	; 0x02
    2f1c:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);

		/* Tell the MCU2 to HOLD till the next update */
		while(UART_receiveByte() != CONTROL_READY){}
    2f1e:	0e 94 af 10 	call	0x215e	; 0x215e <UART_receiveByte>
    2f22:	80 31       	cpi	r24, 0x10	; 16
    2f24:	e1 f7       	brne	.-8      	; 0x2f1e <Normal_State+0x2c6>
		UART_sendByte('H');
    2f26:	88 e4       	ldi	r24, 0x48	; 72
    2f28:	0e 94 98 10 	call	0x2130	; 0x2130 <UART_sendByte>

	}

	return;
}
    2f2c:	6d 96       	adiw	r28, 0x1d	; 29
    2f2e:	0f b6       	in	r0, 0x3f	; 63
    2f30:	f8 94       	cli
    2f32:	de bf       	out	0x3e, r29	; 62
    2f34:	0f be       	out	0x3f, r0	; 63
    2f36:	cd bf       	out	0x3d, r28	; 61
    2f38:	cf 91       	pop	r28
    2f3a:	df 91       	pop	r29
    2f3c:	08 95       	ret

00002f3e <Emergency_State>:
/*
 * Description:
 * Controlling Emergency state
 */
void Emergency_State(void)
{
    2f3e:	df 93       	push	r29
    2f40:	cf 93       	push	r28
    2f42:	cd b7       	in	r28, 0x3d	; 61
    2f44:	de b7       	in	r29, 0x3e	; 62
    2f46:	2e 97       	sbiw	r28, 0x0e	; 14
    2f48:	0f b6       	in	r0, 0x3f	; 63
    2f4a:	f8 94       	cli
    2f4c:	de bf       	out	0x3e, r29	; 62
    2f4e:	0f be       	out	0x3f, r0	; 63
    2f50:	cd bf       	out	0x3d, r28	; 61
	/**-----------------------Local Variables----------------------**/

	/**-----------------------Main Section-------------------------**/
	if(0 == g_Timer1_EN)
    2f52:	80 91 a6 01 	lds	r24, 0x01A6
    2f56:	88 23       	and	r24, r24
    2f58:	39 f4       	brne	.+14     	; 0x2f68 <Emergency_State+0x2a>
	{
		/* Start the timer to count 7 seconds (Interrupt every 500ms) */
		Timer1_Init(&TIMER1_Config);
    2f5a:	88 e6       	ldi	r24, 0x68	; 104
    2f5c:	91 e0       	ldi	r25, 0x01	; 1
    2f5e:	0e 94 3a 0d 	call	0x1a74	; 0x1a74 <Timer1_Init>
		g_Timer1_EN = 1;
    2f62:	81 e0       	ldi	r24, 0x01	; 1
    2f64:	80 93 a6 01 	sts	0x01A6, r24
	{
		/* Skip the timer init */
	}

	/* Fan Max speed */
	DcMotor_Rotate(ClockWise, (255));
    2f68:	80 e0       	ldi	r24, 0x00	; 0
    2f6a:	6f ef       	ldi	r22, 0xFF	; 255
    2f6c:	0e 94 92 13 	call	0x2724	; 0x2724 <DcMotor_Rotate>
	 * If Reset was enabled
	 * Write abnormal state in the E2PROM
	 * Reset MCU1
	 * MCU2> Abnormal state
	 */
	if(g_ResetEnable)
    2f70:	80 91 a4 01 	lds	r24, 0x01A4
    2f74:	88 23       	and	r24, r24
    2f76:	09 f4       	brne	.+2      	; 0x2f7a <Emergency_State+0x3c>
    2f78:	82 c0       	rjmp	.+260    	; 0x307e <Emergency_State+0x140>
	{
		g_ResetEnable = 0;
    2f7a:	10 92 a4 01 	sts	0x01A4, r1

		/* Write Abnormal state at E2PROM */
		EEPROM_writeByte(E2PROM_STATE_ADD, ABNORMAL_STATE);
    2f7e:	80 e1       	ldi	r24, 0x10	; 16
    2f80:	91 e0       	ldi	r25, 0x01	; 1
    2f82:	62 e0       	ldi	r22, 0x02	; 2
    2f84:	0e 94 cb 13 	call	0x2796	; 0x2796 <EEPROM_writeByte>
    2f88:	80 e0       	ldi	r24, 0x00	; 0
    2f8a:	90 e0       	ldi	r25, 0x00	; 0
    2f8c:	a0 e2       	ldi	r26, 0x20	; 32
    2f8e:	b1 e4       	ldi	r27, 0x41	; 65
    2f90:	8b 87       	std	Y+11, r24	; 0x0b
    2f92:	9c 87       	std	Y+12, r25	; 0x0c
    2f94:	ad 87       	std	Y+13, r26	; 0x0d
    2f96:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f98:	6b 85       	ldd	r22, Y+11	; 0x0b
    2f9a:	7c 85       	ldd	r23, Y+12	; 0x0c
    2f9c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f9e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2fa0:	20 e0       	ldi	r18, 0x00	; 0
    2fa2:	30 e0       	ldi	r19, 0x00	; 0
    2fa4:	4a ef       	ldi	r20, 0xFA	; 250
    2fa6:	54 e4       	ldi	r21, 0x44	; 68
    2fa8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fac:	dc 01       	movw	r26, r24
    2fae:	cb 01       	movw	r24, r22
    2fb0:	8f 83       	std	Y+7, r24	; 0x07
    2fb2:	98 87       	std	Y+8, r25	; 0x08
    2fb4:	a9 87       	std	Y+9, r26	; 0x09
    2fb6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2fb8:	6f 81       	ldd	r22, Y+7	; 0x07
    2fba:	78 85       	ldd	r23, Y+8	; 0x08
    2fbc:	89 85       	ldd	r24, Y+9	; 0x09
    2fbe:	9a 85       	ldd	r25, Y+10	; 0x0a
    2fc0:	20 e0       	ldi	r18, 0x00	; 0
    2fc2:	30 e0       	ldi	r19, 0x00	; 0
    2fc4:	40 e8       	ldi	r20, 0x80	; 128
    2fc6:	5f e3       	ldi	r21, 0x3F	; 63
    2fc8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2fcc:	88 23       	and	r24, r24
    2fce:	2c f4       	brge	.+10     	; 0x2fda <Emergency_State+0x9c>
		__ticks = 1;
    2fd0:	81 e0       	ldi	r24, 0x01	; 1
    2fd2:	90 e0       	ldi	r25, 0x00	; 0
    2fd4:	9e 83       	std	Y+6, r25	; 0x06
    2fd6:	8d 83       	std	Y+5, r24	; 0x05
    2fd8:	3f c0       	rjmp	.+126    	; 0x3058 <Emergency_State+0x11a>
	else if (__tmp > 65535)
    2fda:	6f 81       	ldd	r22, Y+7	; 0x07
    2fdc:	78 85       	ldd	r23, Y+8	; 0x08
    2fde:	89 85       	ldd	r24, Y+9	; 0x09
    2fe0:	9a 85       	ldd	r25, Y+10	; 0x0a
    2fe2:	20 e0       	ldi	r18, 0x00	; 0
    2fe4:	3f ef       	ldi	r19, 0xFF	; 255
    2fe6:	4f e7       	ldi	r20, 0x7F	; 127
    2fe8:	57 e4       	ldi	r21, 0x47	; 71
    2fea:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2fee:	18 16       	cp	r1, r24
    2ff0:	4c f5       	brge	.+82     	; 0x3044 <Emergency_State+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ff2:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ff4:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ff6:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ff8:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ffa:	20 e0       	ldi	r18, 0x00	; 0
    2ffc:	30 e0       	ldi	r19, 0x00	; 0
    2ffe:	40 e2       	ldi	r20, 0x20	; 32
    3000:	51 e4       	ldi	r21, 0x41	; 65
    3002:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3006:	dc 01       	movw	r26, r24
    3008:	cb 01       	movw	r24, r22
    300a:	bc 01       	movw	r22, r24
    300c:	cd 01       	movw	r24, r26
    300e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3012:	dc 01       	movw	r26, r24
    3014:	cb 01       	movw	r24, r22
    3016:	9e 83       	std	Y+6, r25	; 0x06
    3018:	8d 83       	std	Y+5, r24	; 0x05
    301a:	0f c0       	rjmp	.+30     	; 0x303a <Emergency_State+0xfc>
    301c:	88 ec       	ldi	r24, 0xC8	; 200
    301e:	90 e0       	ldi	r25, 0x00	; 0
    3020:	9c 83       	std	Y+4, r25	; 0x04
    3022:	8b 83       	std	Y+3, r24	; 0x03
    3024:	8b 81       	ldd	r24, Y+3	; 0x03
    3026:	9c 81       	ldd	r25, Y+4	; 0x04
    3028:	01 97       	sbiw	r24, 0x01	; 1
    302a:	f1 f7       	brne	.-4      	; 0x3028 <Emergency_State+0xea>
    302c:	9c 83       	std	Y+4, r25	; 0x04
    302e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3030:	8d 81       	ldd	r24, Y+5	; 0x05
    3032:	9e 81       	ldd	r25, Y+6	; 0x06
    3034:	01 97       	sbiw	r24, 0x01	; 1
    3036:	9e 83       	std	Y+6, r25	; 0x06
    3038:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    303a:	8d 81       	ldd	r24, Y+5	; 0x05
    303c:	9e 81       	ldd	r25, Y+6	; 0x06
    303e:	00 97       	sbiw	r24, 0x00	; 0
    3040:	69 f7       	brne	.-38     	; 0x301c <Emergency_State+0xde>
    3042:	14 c0       	rjmp	.+40     	; 0x306c <Emergency_State+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3044:	6f 81       	ldd	r22, Y+7	; 0x07
    3046:	78 85       	ldd	r23, Y+8	; 0x08
    3048:	89 85       	ldd	r24, Y+9	; 0x09
    304a:	9a 85       	ldd	r25, Y+10	; 0x0a
    304c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3050:	dc 01       	movw	r26, r24
    3052:	cb 01       	movw	r24, r22
    3054:	9e 83       	std	Y+6, r25	; 0x06
    3056:	8d 83       	std	Y+5, r24	; 0x05
    3058:	8d 81       	ldd	r24, Y+5	; 0x05
    305a:	9e 81       	ldd	r25, Y+6	; 0x06
    305c:	9a 83       	std	Y+2, r25	; 0x02
    305e:	89 83       	std	Y+1, r24	; 0x01
    3060:	89 81       	ldd	r24, Y+1	; 0x01
    3062:	9a 81       	ldd	r25, Y+2	; 0x02
    3064:	01 97       	sbiw	r24, 0x01	; 1
    3066:	f1 f7       	brne	.-4      	; 0x3064 <Emergency_State+0x126>
    3068:	9a 83       	std	Y+2, r25	; 0x02
    306a:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);
;

		/* Activate Abnormal protocols at MCU2 */
		while(UART_receiveByte() != CONTROL_READY){}
    306c:	0e 94 af 10 	call	0x215e	; 0x215e <UART_receiveByte>
    3070:	80 31       	cpi	r24, 0x10	; 16
    3072:	e1 f7       	brne	.-8      	; 0x306c <Emergency_State+0x12e>
		UART_sendByte('A');
    3074:	81 e4       	ldi	r24, 0x41	; 65
    3076:	0e 94 98 10 	call	0x2130	; 0x2130 <UART_sendByte>

		/*Reset MCU1*/
		Reset_Protocol();
    307a:	0e 94 e5 18 	call	0x31ca	; 0x31ca <Reset_Protocol>
	{
		/* Do nothing, Timer1 Interrupt should deal with the state for now */
	}

	return;
}
    307e:	2e 96       	adiw	r28, 0x0e	; 14
    3080:	0f b6       	in	r0, 0x3f	; 63
    3082:	f8 94       	cli
    3084:	de bf       	out	0x3e, r29	; 62
    3086:	0f be       	out	0x3f, r0	; 63
    3088:	cd bf       	out	0x3d, r28	; 61
    308a:	cf 91       	pop	r28
    308c:	df 91       	pop	r29
    308e:	08 95       	ret

00003090 <Abnormal_State>:
/*
 * Description:
 * Controlling Abnormal state
 */
void Abnormal_State(void)
{
    3090:	df 93       	push	r29
    3092:	cf 93       	push	r28
    3094:	cd b7       	in	r28, 0x3d	; 61
    3096:	de b7       	in	r29, 0x3e	; 62
    3098:	2f 97       	sbiw	r28, 0x0f	; 15
    309a:	0f b6       	in	r0, 0x3f	; 63
    309c:	f8 94       	cli
    309e:	de bf       	out	0x3e, r29	; 62
    30a0:	0f be       	out	0x3f, r0	; 63
    30a2:	cd bf       	out	0x3d, r28	; 61
	/**-----------------------Local Variables----------------------**/
	uint8 a_TempVal = 0;
    30a4:	1f 86       	std	Y+15, r1	; 0x0f
	/*
	 * Check on the temperature at first
	 * Because if it was changed then change the state and return from the function
	 */
	/* Read Temperature */
	a_TempVal = LM35_getTemperature();
    30a6:	0e 94 6c 14 	call	0x28d8	; 0x28d8 <LM35_getTemperature>
    30aa:	8f 87       	std	Y+15, r24	; 0x0f

	/* Check on temperature */
	if(50 < a_TempVal)
    30ac:	8f 85       	ldd	r24, Y+15	; 0x0f
    30ae:	83 33       	cpi	r24, 0x33	; 51
    30b0:	60 f0       	brcs	.+24     	; 0x30ca <Abnormal_State+0x3a>
		 * If System was still in Abnormal state
		 * MCU1 > FAN MAX
		 * MCU2 > Red LED, Buzzer on, Stop the machine, Servo 90'C
		 */
		/* FAN MAX */
		DcMotor_Rotate(ClockWise, 255);
    30b2:	80 e0       	ldi	r24, 0x00	; 0
    30b4:	6f ef       	ldi	r22, 0xFF	; 255
    30b6:	0e 94 92 13 	call	0x2724	; 0x2724 <DcMotor_Rotate>

		/* MCU2 > Abnormal state */
		/* Activate Abnormal protocols at MCU2 */
		while(UART_receiveByte() != CONTROL_READY){}
    30ba:	0e 94 af 10 	call	0x215e	; 0x215e <UART_receiveByte>
    30be:	80 31       	cpi	r24, 0x10	; 16
    30c0:	e1 f7       	brne	.-8      	; 0x30ba <Abnormal_State+0x2a>
		UART_sendByte('A');
    30c2:	81 e4       	ldi	r24, 0x41	; 65
    30c4:	0e 94 98 10 	call	0x2130	; 0x2130 <UART_sendByte>
    30c8:	77 c0       	rjmp	.+238    	; 0x31b8 <Abnormal_State+0x128>

	}
	else
	{
		/* Change to normal state */
		EEPROM_writeByte(E2PROM_STATE_ADD, NORMAL_STATE);
    30ca:	80 e1       	ldi	r24, 0x10	; 16
    30cc:	91 e0       	ldi	r25, 0x01	; 1
    30ce:	60 e0       	ldi	r22, 0x00	; 0
    30d0:	0e 94 cb 13 	call	0x2796	; 0x2796 <EEPROM_writeByte>
    30d4:	80 e0       	ldi	r24, 0x00	; 0
    30d6:	90 e0       	ldi	r25, 0x00	; 0
    30d8:	a0 e2       	ldi	r26, 0x20	; 32
    30da:	b1 e4       	ldi	r27, 0x41	; 65
    30dc:	8b 87       	std	Y+11, r24	; 0x0b
    30de:	9c 87       	std	Y+12, r25	; 0x0c
    30e0:	ad 87       	std	Y+13, r26	; 0x0d
    30e2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30e4:	6b 85       	ldd	r22, Y+11	; 0x0b
    30e6:	7c 85       	ldd	r23, Y+12	; 0x0c
    30e8:	8d 85       	ldd	r24, Y+13	; 0x0d
    30ea:	9e 85       	ldd	r25, Y+14	; 0x0e
    30ec:	20 e0       	ldi	r18, 0x00	; 0
    30ee:	30 e0       	ldi	r19, 0x00	; 0
    30f0:	4a ef       	ldi	r20, 0xFA	; 250
    30f2:	54 e4       	ldi	r21, 0x44	; 68
    30f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30f8:	dc 01       	movw	r26, r24
    30fa:	cb 01       	movw	r24, r22
    30fc:	8f 83       	std	Y+7, r24	; 0x07
    30fe:	98 87       	std	Y+8, r25	; 0x08
    3100:	a9 87       	std	Y+9, r26	; 0x09
    3102:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3104:	6f 81       	ldd	r22, Y+7	; 0x07
    3106:	78 85       	ldd	r23, Y+8	; 0x08
    3108:	89 85       	ldd	r24, Y+9	; 0x09
    310a:	9a 85       	ldd	r25, Y+10	; 0x0a
    310c:	20 e0       	ldi	r18, 0x00	; 0
    310e:	30 e0       	ldi	r19, 0x00	; 0
    3110:	40 e8       	ldi	r20, 0x80	; 128
    3112:	5f e3       	ldi	r21, 0x3F	; 63
    3114:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3118:	88 23       	and	r24, r24
    311a:	2c f4       	brge	.+10     	; 0x3126 <Abnormal_State+0x96>
		__ticks = 1;
    311c:	81 e0       	ldi	r24, 0x01	; 1
    311e:	90 e0       	ldi	r25, 0x00	; 0
    3120:	9e 83       	std	Y+6, r25	; 0x06
    3122:	8d 83       	std	Y+5, r24	; 0x05
    3124:	3f c0       	rjmp	.+126    	; 0x31a4 <Abnormal_State+0x114>
	else if (__tmp > 65535)
    3126:	6f 81       	ldd	r22, Y+7	; 0x07
    3128:	78 85       	ldd	r23, Y+8	; 0x08
    312a:	89 85       	ldd	r24, Y+9	; 0x09
    312c:	9a 85       	ldd	r25, Y+10	; 0x0a
    312e:	20 e0       	ldi	r18, 0x00	; 0
    3130:	3f ef       	ldi	r19, 0xFF	; 255
    3132:	4f e7       	ldi	r20, 0x7F	; 127
    3134:	57 e4       	ldi	r21, 0x47	; 71
    3136:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    313a:	18 16       	cp	r1, r24
    313c:	4c f5       	brge	.+82     	; 0x3190 <Abnormal_State+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    313e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3140:	7c 85       	ldd	r23, Y+12	; 0x0c
    3142:	8d 85       	ldd	r24, Y+13	; 0x0d
    3144:	9e 85       	ldd	r25, Y+14	; 0x0e
    3146:	20 e0       	ldi	r18, 0x00	; 0
    3148:	30 e0       	ldi	r19, 0x00	; 0
    314a:	40 e2       	ldi	r20, 0x20	; 32
    314c:	51 e4       	ldi	r21, 0x41	; 65
    314e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3152:	dc 01       	movw	r26, r24
    3154:	cb 01       	movw	r24, r22
    3156:	bc 01       	movw	r22, r24
    3158:	cd 01       	movw	r24, r26
    315a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    315e:	dc 01       	movw	r26, r24
    3160:	cb 01       	movw	r24, r22
    3162:	9e 83       	std	Y+6, r25	; 0x06
    3164:	8d 83       	std	Y+5, r24	; 0x05
    3166:	0f c0       	rjmp	.+30     	; 0x3186 <Abnormal_State+0xf6>
    3168:	88 ec       	ldi	r24, 0xC8	; 200
    316a:	90 e0       	ldi	r25, 0x00	; 0
    316c:	9c 83       	std	Y+4, r25	; 0x04
    316e:	8b 83       	std	Y+3, r24	; 0x03
    3170:	8b 81       	ldd	r24, Y+3	; 0x03
    3172:	9c 81       	ldd	r25, Y+4	; 0x04
    3174:	01 97       	sbiw	r24, 0x01	; 1
    3176:	f1 f7       	brne	.-4      	; 0x3174 <Abnormal_State+0xe4>
    3178:	9c 83       	std	Y+4, r25	; 0x04
    317a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    317c:	8d 81       	ldd	r24, Y+5	; 0x05
    317e:	9e 81       	ldd	r25, Y+6	; 0x06
    3180:	01 97       	sbiw	r24, 0x01	; 1
    3182:	9e 83       	std	Y+6, r25	; 0x06
    3184:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3186:	8d 81       	ldd	r24, Y+5	; 0x05
    3188:	9e 81       	ldd	r25, Y+6	; 0x06
    318a:	00 97       	sbiw	r24, 0x00	; 0
    318c:	69 f7       	brne	.-38     	; 0x3168 <Abnormal_State+0xd8>
    318e:	14 c0       	rjmp	.+40     	; 0x31b8 <Abnormal_State+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3190:	6f 81       	ldd	r22, Y+7	; 0x07
    3192:	78 85       	ldd	r23, Y+8	; 0x08
    3194:	89 85       	ldd	r24, Y+9	; 0x09
    3196:	9a 85       	ldd	r25, Y+10	; 0x0a
    3198:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    319c:	dc 01       	movw	r26, r24
    319e:	cb 01       	movw	r24, r22
    31a0:	9e 83       	std	Y+6, r25	; 0x06
    31a2:	8d 83       	std	Y+5, r24	; 0x05
    31a4:	8d 81       	ldd	r24, Y+5	; 0x05
    31a6:	9e 81       	ldd	r25, Y+6	; 0x06
    31a8:	9a 83       	std	Y+2, r25	; 0x02
    31aa:	89 83       	std	Y+1, r24	; 0x01
    31ac:	89 81       	ldd	r24, Y+1	; 0x01
    31ae:	9a 81       	ldd	r25, Y+2	; 0x02
    31b0:	01 97       	sbiw	r24, 0x01	; 1
    31b2:	f1 f7       	brne	.-4      	; 0x31b0 <Abnormal_State+0x120>
    31b4:	9a 83       	std	Y+2, r25	; 0x02
    31b6:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);
	}

	return;
}
    31b8:	2f 96       	adiw	r28, 0x0f	; 15
    31ba:	0f b6       	in	r0, 0x3f	; 63
    31bc:	f8 94       	cli
    31be:	de bf       	out	0x3e, r29	; 62
    31c0:	0f be       	out	0x3f, r0	; 63
    31c2:	cd bf       	out	0x3d, r28	; 61
    31c4:	cf 91       	pop	r28
    31c6:	df 91       	pop	r29
    31c8:	08 95       	ret

000031ca <Reset_Protocol>:
/*
 * Description:
 * Runs the Reset protocol
 */
void Reset_Protocol(void)
{
    31ca:	df 93       	push	r29
    31cc:	cf 93       	push	r28
    31ce:	cd b7       	in	r28, 0x3d	; 61
    31d0:	de b7       	in	r29, 0x3e	; 62
	cli(); /* Disable interrupts to avoid accidental reset during WDRF clearing */
    31d2:	f8 94       	cli
	MCUCSR |= (1 << WDRF); /* Set the watchdog Reset Flag to trigger a reset */
    31d4:	a4 e5       	ldi	r26, 0x54	; 84
    31d6:	b0 e0       	ldi	r27, 0x00	; 0
    31d8:	e4 e5       	ldi	r30, 0x54	; 84
    31da:	f0 e0       	ldi	r31, 0x00	; 0
    31dc:	80 81       	ld	r24, Z
    31de:	88 60       	ori	r24, 0x08	; 8
    31e0:	8c 93       	st	X, r24
	wdt_enable(WDTO_15MS); /* Enable the watchdog timer with the shortest timeout */
    31e2:	88 e1       	ldi	r24, 0x18	; 24
    31e4:	90 e0       	ldi	r25, 0x00	; 0
    31e6:	28 e0       	ldi	r18, 0x08	; 8
    31e8:	0f b6       	in	r0, 0x3f	; 63
    31ea:	f8 94       	cli
    31ec:	a8 95       	wdr
    31ee:	81 bd       	out	0x21, r24	; 33
    31f0:	0f be       	out	0x3f, r0	; 63
    31f2:	21 bd       	out	0x21, r18	; 33
    31f4:	ff cf       	rjmp	.-2      	; 0x31f4 <Reset_Protocol+0x2a>

000031f6 <State_Control>:
/*
 * Description:
 * Controlling states
 */
void State_Control(void)
{
    31f6:	df 93       	push	r29
    31f8:	cf 93       	push	r28
    31fa:	cd b7       	in	r28, 0x3d	; 61
    31fc:	de b7       	in	r29, 0x3e	; 62
    31fe:	2f 97       	sbiw	r28, 0x0f	; 15
    3200:	0f b6       	in	r0, 0x3f	; 63
    3202:	f8 94       	cli
    3204:	de bf       	out	0x3e, r29	; 62
    3206:	0f be       	out	0x3f, r0	; 63
    3208:	cd bf       	out	0x3d, r28	; 61
	/**-----------------------Local Variables----------------------**/
	uint8 a_E2PROM_VAL = 0;
    320a:	1f 86       	std	Y+15, r1	; 0x0f
	/**-----------------------Main Section-------------------------**/
	/* Read the E2PROM at first */
	EEPROM_readByte(E2PROM_STATE_ADD, &a_E2PROM_VAL);
    320c:	9e 01       	movw	r18, r28
    320e:	21 5f       	subi	r18, 0xF1	; 241
    3210:	3f 4f       	sbci	r19, 0xFF	; 255
    3212:	80 e1       	ldi	r24, 0x10	; 16
    3214:	91 e0       	ldi	r25, 0x01	; 1
    3216:	b9 01       	movw	r22, r18
    3218:	0e 94 0c 14 	call	0x2818	; 0x2818 <EEPROM_readByte>
    321c:	80 e0       	ldi	r24, 0x00	; 0
    321e:	90 e0       	ldi	r25, 0x00	; 0
    3220:	a0 e2       	ldi	r26, 0x20	; 32
    3222:	b1 e4       	ldi	r27, 0x41	; 65
    3224:	8b 87       	std	Y+11, r24	; 0x0b
    3226:	9c 87       	std	Y+12, r25	; 0x0c
    3228:	ad 87       	std	Y+13, r26	; 0x0d
    322a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    322c:	6b 85       	ldd	r22, Y+11	; 0x0b
    322e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3230:	8d 85       	ldd	r24, Y+13	; 0x0d
    3232:	9e 85       	ldd	r25, Y+14	; 0x0e
    3234:	20 e0       	ldi	r18, 0x00	; 0
    3236:	30 e0       	ldi	r19, 0x00	; 0
    3238:	4a ef       	ldi	r20, 0xFA	; 250
    323a:	54 e4       	ldi	r21, 0x44	; 68
    323c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3240:	dc 01       	movw	r26, r24
    3242:	cb 01       	movw	r24, r22
    3244:	8f 83       	std	Y+7, r24	; 0x07
    3246:	98 87       	std	Y+8, r25	; 0x08
    3248:	a9 87       	std	Y+9, r26	; 0x09
    324a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    324c:	6f 81       	ldd	r22, Y+7	; 0x07
    324e:	78 85       	ldd	r23, Y+8	; 0x08
    3250:	89 85       	ldd	r24, Y+9	; 0x09
    3252:	9a 85       	ldd	r25, Y+10	; 0x0a
    3254:	20 e0       	ldi	r18, 0x00	; 0
    3256:	30 e0       	ldi	r19, 0x00	; 0
    3258:	40 e8       	ldi	r20, 0x80	; 128
    325a:	5f e3       	ldi	r21, 0x3F	; 63
    325c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3260:	88 23       	and	r24, r24
    3262:	2c f4       	brge	.+10     	; 0x326e <State_Control+0x78>
		__ticks = 1;
    3264:	81 e0       	ldi	r24, 0x01	; 1
    3266:	90 e0       	ldi	r25, 0x00	; 0
    3268:	9e 83       	std	Y+6, r25	; 0x06
    326a:	8d 83       	std	Y+5, r24	; 0x05
    326c:	3f c0       	rjmp	.+126    	; 0x32ec <State_Control+0xf6>
	else if (__tmp > 65535)
    326e:	6f 81       	ldd	r22, Y+7	; 0x07
    3270:	78 85       	ldd	r23, Y+8	; 0x08
    3272:	89 85       	ldd	r24, Y+9	; 0x09
    3274:	9a 85       	ldd	r25, Y+10	; 0x0a
    3276:	20 e0       	ldi	r18, 0x00	; 0
    3278:	3f ef       	ldi	r19, 0xFF	; 255
    327a:	4f e7       	ldi	r20, 0x7F	; 127
    327c:	57 e4       	ldi	r21, 0x47	; 71
    327e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3282:	18 16       	cp	r1, r24
    3284:	4c f5       	brge	.+82     	; 0x32d8 <State_Control+0xe2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3286:	6b 85       	ldd	r22, Y+11	; 0x0b
    3288:	7c 85       	ldd	r23, Y+12	; 0x0c
    328a:	8d 85       	ldd	r24, Y+13	; 0x0d
    328c:	9e 85       	ldd	r25, Y+14	; 0x0e
    328e:	20 e0       	ldi	r18, 0x00	; 0
    3290:	30 e0       	ldi	r19, 0x00	; 0
    3292:	40 e2       	ldi	r20, 0x20	; 32
    3294:	51 e4       	ldi	r21, 0x41	; 65
    3296:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    329a:	dc 01       	movw	r26, r24
    329c:	cb 01       	movw	r24, r22
    329e:	bc 01       	movw	r22, r24
    32a0:	cd 01       	movw	r24, r26
    32a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32a6:	dc 01       	movw	r26, r24
    32a8:	cb 01       	movw	r24, r22
    32aa:	9e 83       	std	Y+6, r25	; 0x06
    32ac:	8d 83       	std	Y+5, r24	; 0x05
    32ae:	0f c0       	rjmp	.+30     	; 0x32ce <State_Control+0xd8>
    32b0:	88 ec       	ldi	r24, 0xC8	; 200
    32b2:	90 e0       	ldi	r25, 0x00	; 0
    32b4:	9c 83       	std	Y+4, r25	; 0x04
    32b6:	8b 83       	std	Y+3, r24	; 0x03
    32b8:	8b 81       	ldd	r24, Y+3	; 0x03
    32ba:	9c 81       	ldd	r25, Y+4	; 0x04
    32bc:	01 97       	sbiw	r24, 0x01	; 1
    32be:	f1 f7       	brne	.-4      	; 0x32bc <State_Control+0xc6>
    32c0:	9c 83       	std	Y+4, r25	; 0x04
    32c2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32c4:	8d 81       	ldd	r24, Y+5	; 0x05
    32c6:	9e 81       	ldd	r25, Y+6	; 0x06
    32c8:	01 97       	sbiw	r24, 0x01	; 1
    32ca:	9e 83       	std	Y+6, r25	; 0x06
    32cc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32ce:	8d 81       	ldd	r24, Y+5	; 0x05
    32d0:	9e 81       	ldd	r25, Y+6	; 0x06
    32d2:	00 97       	sbiw	r24, 0x00	; 0
    32d4:	69 f7       	brne	.-38     	; 0x32b0 <State_Control+0xba>
    32d6:	14 c0       	rjmp	.+40     	; 0x3300 <State_Control+0x10a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32d8:	6f 81       	ldd	r22, Y+7	; 0x07
    32da:	78 85       	ldd	r23, Y+8	; 0x08
    32dc:	89 85       	ldd	r24, Y+9	; 0x09
    32de:	9a 85       	ldd	r25, Y+10	; 0x0a
    32e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32e4:	dc 01       	movw	r26, r24
    32e6:	cb 01       	movw	r24, r22
    32e8:	9e 83       	std	Y+6, r25	; 0x06
    32ea:	8d 83       	std	Y+5, r24	; 0x05
    32ec:	8d 81       	ldd	r24, Y+5	; 0x05
    32ee:	9e 81       	ldd	r25, Y+6	; 0x06
    32f0:	9a 83       	std	Y+2, r25	; 0x02
    32f2:	89 83       	std	Y+1, r24	; 0x01
    32f4:	89 81       	ldd	r24, Y+1	; 0x01
    32f6:	9a 81       	ldd	r25, Y+2	; 0x02
    32f8:	01 97       	sbiw	r24, 0x01	; 1
    32fa:	f1 f7       	brne	.-4      	; 0x32f8 <State_Control+0x102>
    32fc:	9a 83       	std	Y+2, r25	; 0x02
    32fe:	89 83       	std	Y+1, r24	; 0x01

	/*
	 * Apply the next step based on E2PROM value
	 * Also, if the mode was Normal or not defined at first use move to else
	 */
	if(ABNORMAL_STATE == a_E2PROM_VAL)
    3300:	8f 85       	ldd	r24, Y+15	; 0x0f
    3302:	82 30       	cpi	r24, 0x02	; 2
    3304:	21 f4       	brne	.+8      	; 0x330e <State_Control+0x118>
	{
		g_SystemState = ABNORMAL_STATE;
    3306:	82 e0       	ldi	r24, 0x02	; 2
    3308:	80 93 a2 01 	sts	0x01A2, r24
    330c:	09 c0       	rjmp	.+18     	; 0x3320 <State_Control+0x12a>
	}
	else if(EMERGENCY_STATE == a_E2PROM_VAL)
    330e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3310:	81 30       	cpi	r24, 0x01	; 1
    3312:	21 f4       	brne	.+8      	; 0x331c <State_Control+0x126>
	{
		g_SystemState = EMERGENCY_STATE;
    3314:	81 e0       	ldi	r24, 0x01	; 1
    3316:	80 93 a2 01 	sts	0x01A2, r24
    331a:	02 c0       	rjmp	.+4      	; 0x3320 <State_Control+0x12a>

	}
	else
	{
		g_SystemState = NORMAL_STATE;
    331c:	10 92 a2 01 	sts	0x01A2, r1

	}

	return;
}
    3320:	2f 96       	adiw	r28, 0x0f	; 15
    3322:	0f b6       	in	r0, 0x3f	; 63
    3324:	f8 94       	cli
    3326:	de bf       	out	0x3e, r29	; 62
    3328:	0f be       	out	0x3f, r0	; 63
    332a:	cd bf       	out	0x3d, r28	; 61
    332c:	cf 91       	pop	r28
    332e:	df 91       	pop	r29
    3330:	08 95       	ret

00003332 <__mulsi3>:
    3332:	62 9f       	mul	r22, r18
    3334:	d0 01       	movw	r26, r0
    3336:	73 9f       	mul	r23, r19
    3338:	f0 01       	movw	r30, r0
    333a:	82 9f       	mul	r24, r18
    333c:	e0 0d       	add	r30, r0
    333e:	f1 1d       	adc	r31, r1
    3340:	64 9f       	mul	r22, r20
    3342:	e0 0d       	add	r30, r0
    3344:	f1 1d       	adc	r31, r1
    3346:	92 9f       	mul	r25, r18
    3348:	f0 0d       	add	r31, r0
    334a:	83 9f       	mul	r24, r19
    334c:	f0 0d       	add	r31, r0
    334e:	74 9f       	mul	r23, r20
    3350:	f0 0d       	add	r31, r0
    3352:	65 9f       	mul	r22, r21
    3354:	f0 0d       	add	r31, r0
    3356:	99 27       	eor	r25, r25
    3358:	72 9f       	mul	r23, r18
    335a:	b0 0d       	add	r27, r0
    335c:	e1 1d       	adc	r30, r1
    335e:	f9 1f       	adc	r31, r25
    3360:	63 9f       	mul	r22, r19
    3362:	b0 0d       	add	r27, r0
    3364:	e1 1d       	adc	r30, r1
    3366:	f9 1f       	adc	r31, r25
    3368:	bd 01       	movw	r22, r26
    336a:	cf 01       	movw	r24, r30
    336c:	11 24       	eor	r1, r1
    336e:	08 95       	ret

00003370 <__udivmodsi4>:
    3370:	a1 e2       	ldi	r26, 0x21	; 33
    3372:	1a 2e       	mov	r1, r26
    3374:	aa 1b       	sub	r26, r26
    3376:	bb 1b       	sub	r27, r27
    3378:	fd 01       	movw	r30, r26
    337a:	0d c0       	rjmp	.+26     	; 0x3396 <__udivmodsi4_ep>

0000337c <__udivmodsi4_loop>:
    337c:	aa 1f       	adc	r26, r26
    337e:	bb 1f       	adc	r27, r27
    3380:	ee 1f       	adc	r30, r30
    3382:	ff 1f       	adc	r31, r31
    3384:	a2 17       	cp	r26, r18
    3386:	b3 07       	cpc	r27, r19
    3388:	e4 07       	cpc	r30, r20
    338a:	f5 07       	cpc	r31, r21
    338c:	20 f0       	brcs	.+8      	; 0x3396 <__udivmodsi4_ep>
    338e:	a2 1b       	sub	r26, r18
    3390:	b3 0b       	sbc	r27, r19
    3392:	e4 0b       	sbc	r30, r20
    3394:	f5 0b       	sbc	r31, r21

00003396 <__udivmodsi4_ep>:
    3396:	66 1f       	adc	r22, r22
    3398:	77 1f       	adc	r23, r23
    339a:	88 1f       	adc	r24, r24
    339c:	99 1f       	adc	r25, r25
    339e:	1a 94       	dec	r1
    33a0:	69 f7       	brne	.-38     	; 0x337c <__udivmodsi4_loop>
    33a2:	60 95       	com	r22
    33a4:	70 95       	com	r23
    33a6:	80 95       	com	r24
    33a8:	90 95       	com	r25
    33aa:	9b 01       	movw	r18, r22
    33ac:	ac 01       	movw	r20, r24
    33ae:	bd 01       	movw	r22, r26
    33b0:	cf 01       	movw	r24, r30
    33b2:	08 95       	ret

000033b4 <__prologue_saves__>:
    33b4:	2f 92       	push	r2
    33b6:	3f 92       	push	r3
    33b8:	4f 92       	push	r4
    33ba:	5f 92       	push	r5
    33bc:	6f 92       	push	r6
    33be:	7f 92       	push	r7
    33c0:	8f 92       	push	r8
    33c2:	9f 92       	push	r9
    33c4:	af 92       	push	r10
    33c6:	bf 92       	push	r11
    33c8:	cf 92       	push	r12
    33ca:	df 92       	push	r13
    33cc:	ef 92       	push	r14
    33ce:	ff 92       	push	r15
    33d0:	0f 93       	push	r16
    33d2:	1f 93       	push	r17
    33d4:	cf 93       	push	r28
    33d6:	df 93       	push	r29
    33d8:	cd b7       	in	r28, 0x3d	; 61
    33da:	de b7       	in	r29, 0x3e	; 62
    33dc:	ca 1b       	sub	r28, r26
    33de:	db 0b       	sbc	r29, r27
    33e0:	0f b6       	in	r0, 0x3f	; 63
    33e2:	f8 94       	cli
    33e4:	de bf       	out	0x3e, r29	; 62
    33e6:	0f be       	out	0x3f, r0	; 63
    33e8:	cd bf       	out	0x3d, r28	; 61
    33ea:	09 94       	ijmp

000033ec <__epilogue_restores__>:
    33ec:	2a 88       	ldd	r2, Y+18	; 0x12
    33ee:	39 88       	ldd	r3, Y+17	; 0x11
    33f0:	48 88       	ldd	r4, Y+16	; 0x10
    33f2:	5f 84       	ldd	r5, Y+15	; 0x0f
    33f4:	6e 84       	ldd	r6, Y+14	; 0x0e
    33f6:	7d 84       	ldd	r7, Y+13	; 0x0d
    33f8:	8c 84       	ldd	r8, Y+12	; 0x0c
    33fa:	9b 84       	ldd	r9, Y+11	; 0x0b
    33fc:	aa 84       	ldd	r10, Y+10	; 0x0a
    33fe:	b9 84       	ldd	r11, Y+9	; 0x09
    3400:	c8 84       	ldd	r12, Y+8	; 0x08
    3402:	df 80       	ldd	r13, Y+7	; 0x07
    3404:	ee 80       	ldd	r14, Y+6	; 0x06
    3406:	fd 80       	ldd	r15, Y+5	; 0x05
    3408:	0c 81       	ldd	r16, Y+4	; 0x04
    340a:	1b 81       	ldd	r17, Y+3	; 0x03
    340c:	aa 81       	ldd	r26, Y+2	; 0x02
    340e:	b9 81       	ldd	r27, Y+1	; 0x01
    3410:	ce 0f       	add	r28, r30
    3412:	d1 1d       	adc	r29, r1
    3414:	0f b6       	in	r0, 0x3f	; 63
    3416:	f8 94       	cli
    3418:	de bf       	out	0x3e, r29	; 62
    341a:	0f be       	out	0x3f, r0	; 63
    341c:	cd bf       	out	0x3d, r28	; 61
    341e:	ed 01       	movw	r28, r26
    3420:	08 95       	ret

00003422 <_exit>:
    3422:	f8 94       	cli

00003424 <__stop_program>:
    3424:	ff cf       	rjmp	.-2      	; 0x3424 <__stop_program>
