Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 23:06:43 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42/post_place_timing_summary.rpt
| Design       : multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1257 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 674 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.459        0.000                      0                31430        0.064        0.000                      0                31430        4.230        0.000                       0                 24774  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.459        0.000                      0                31430        0.064        0.000                      0                31430        4.230        0.000                       0                 24774  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 sum_complex_vector_unit_18_18_16_42_inst_0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_complex_vector_unit_18_18_16_42_inst_0/sum_real_1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 1.585ns (34.728%)  route 2.979ns (65.272%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24773, unset)        0.704     0.704    sum_complex_vector_unit_18_18_16_42_inst_0/clk
    SLICE_X34Y26         FDRE                                         r  sum_complex_vector_unit_18_18_16_42_inst_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  sum_complex_vector_unit_18_18_16_42_inst_0/counter_reg[1]/Q
                         net (fo=2, estimated)        0.708     1.805    sum_complex_vector_unit_18_18_16_42_inst_0/counter_reg_n_0_[1]
    SLICE_X34Y27         LUT6 (Prop_lut6_I1_O)        0.097     1.902 r  sum_complex_vector_unit_18_18_16_42_inst_0/counter[13]_i_5/O
                         net (fo=4, estimated)        0.415     2.317    sum_complex_vector_unit_18_18_16_42_inst_0/counter[13]_i_5_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I0_O)        0.097     2.414 r  sum_complex_vector_unit_18_18_16_42_inst_0/sum_real_0[17]_i_4/O
                         net (fo=126, estimated)      1.856     4.270    sum_complex_vector_unit_18_18_16_42_inst_0/sum_real_0[17]_i_4_n_0
    SLICE_X96Y56         LUT3 (Prop_lut3_I0_O)        0.097     4.367 r  sum_complex_vector_unit_18_18_16_42_inst_0/sum_real_1[3]_i_4/O
                         net (fo=1, routed)           0.000     4.367    c_matrix_vec_mult_core_18_10_16_3_1_inst/sum_real_1_reg[3][1]
    SLICE_X96Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.769 r  c_matrix_vec_mult_core_18_10_16_3_1_inst/sum_real_1_reg[3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     4.769    c_matrix_vec_mult_core_18_10_16_3_1_inst/sum_real_1_reg[3]_i_1_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.861 r  c_matrix_vec_mult_core_18_10_16_3_1_inst/sum_real_1_reg[7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     4.861    c_matrix_vec_mult_core_18_10_16_3_1_inst/sum_real_1_reg[7]_i_1_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.953 r  c_matrix_vec_mult_core_18_10_16_3_1_inst/sum_real_1_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     4.953    c_matrix_vec_mult_core_18_10_16_3_1_inst/sum_real_1_reg[11]_i_1_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.045 r  c_matrix_vec_mult_core_18_10_16_3_1_inst/sum_real_1_reg[15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     5.045    c_matrix_vec_mult_core_18_10_16_3_1_inst/sum_real_1_reg[15]_i_1_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.268 r  c_matrix_vec_mult_core_18_10_16_3_1_inst/sum_real_1_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.268    sum_complex_vector_unit_18_18_16_42_inst_0/sum_real_1_reg[17]_1[17]
    SLICE_X96Y60         FDRE                                         r  sum_complex_vector_unit_18_18_16_42_inst_0/sum_real_1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=24773, unset)        0.669    10.669    sum_complex_vector_unit_18_18_16_42_inst_0/clk
    SLICE_X96Y60         FDRE                                         r  sum_complex_vector_unit_18_18_16_42_inst_0/sum_real_1_reg[17]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X96Y60         FDRE (Setup_fdre_C_D)        0.094    10.727    sum_complex_vector_unit_18_18_16_42_inst_0/sum_real_1_reg[17]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  5.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 idft_16_top_18_inst_0/codeBlock98050_18_inst/sub98396/res_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idft_16_top_18_inst_0/codeBlock98050_18_inst/tm50_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.461%)  route 0.128ns (47.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24773, unset)        0.411     0.411    idft_16_top_18_inst_0/codeBlock98050_18_inst/sub98396/clk
    SLICE_X91Y67         FDRE                                         r  idft_16_top_18_inst_0/codeBlock98050_18_inst/sub98396/res_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y67         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  idft_16_top_18_inst_0/codeBlock98050_18_inst/sub98396/res_0_reg[7]/Q
                         net (fo=1, estimated)        0.128     0.679    idft_16_top_18_inst_0/codeBlock98050_18_inst/sub98396_n_10
    SLICE_X90Y66         SRL16E                                       r  idft_16_top_18_inst_0/codeBlock98050_18_inst/tm50_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=24773, unset)        0.432     0.432    idft_16_top_18_inst_0/codeBlock98050_18_inst/clk
    SLICE_X90Y66         SRL16E                                       r  idft_16_top_18_inst_0/codeBlock98050_18_inst/tm50_reg[7]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X90Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    idft_16_top_18_inst_0/codeBlock98050_18_inst/tm50_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X4Y23   c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X38Y31  c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/tm26_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X38Y31  c_matrix_vec_mult_core_18_10_16_3_1_inst/dft_16_top_18_inst/codeBlock88206_18_inst/tm26_reg[0]_srl3/CLK



