;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -1, <-120
	SUB 12, @10
	SLT -90, @-102
	SLT -90, @-102
	JMZ 0, <20
	JMZ 0, <20
	SUB 0, 21
	SUB #12, @201
	SUB #12, @201
	SUB 30, 21
	SUB #12, @201
	ADD 30, 9
	SUB 0, 0
	ADD -110, 909
	SUB @-127, 100
	SUB 12, @10
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	SLT 0, 20
	SUB #12, @200
	SLT -0, @-102
	SLT -0, @-102
	SUB @121, 103
	JMN <30, 4
	SUB @30, 4
	SUB @30, 4
	CMP -207, <-120
	SLT #0, -240
	SPL 0, <400
	SPL 0, <400
	SUB 300, 91
	MOV -7, <-20
	SUB 300, 91
	SPL @300, 91
	MOV -7, <-20
	SPL @300, 91
	MOV -7, <-20
	CMP -1, <-120
	SLT 0, 20
	SUB 300, 91
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	DJN -1, @-20
