-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity find_max_bin is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    slcvec_angle_polar_offset_mrad_V : IN STD_LOGIC_VECTOR (13 downto 0);
    roi_seed_r_V : IN STD_LOGIC_VECTOR (21 downto 0);
    max_bin_count_0_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_1_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_2_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_3_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_4_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_5_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_6_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_7_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_8_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_9_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_10_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_11_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_12_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_13_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_14_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_15_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_16_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_17_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_18_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_19_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_20_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_21_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_22_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_23_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_24_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_25_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_26_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_27_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_28_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_29_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_30_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_31_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_32_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_33_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_34_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_35_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_36_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_37_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_38_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_39_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_40_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_41_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_42_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_43_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_44_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_45_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_46_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_47_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_48_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_49_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_50_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_51_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_52_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_53_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_54_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_55_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_56_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_57_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_58_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_59_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_60_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_61_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_62_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_63_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_r_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_2_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_3_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_4_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_5_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_6_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_7_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_8_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_9_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_10_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_11_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_12_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_13_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_14_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_15_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_16_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_17_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_18_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_19_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_20_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_21_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_22_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_23_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_24_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_25_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_26_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_27_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_28_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_29_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_30_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_31_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_32_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_33_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_34_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_35_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_36_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_37_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_38_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_39_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_40_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_41_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_42_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_43_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_44_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_45_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_46_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_47_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_48_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_49_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_50_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_51_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_52_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_53_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_54_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_55_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_56_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_57_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_58_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_59_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_60_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_61_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_62_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_63_V : IN STD_LOGIC_VECTOR (6 downto 0);
    hls_LT_theta_global_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    hls_LT_theta_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_global_V : OUT STD_LOGIC_VECTOR (21 downto 0);
    hls_LT_r_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_theta_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    hls_LT_theta_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_V : OUT STD_LOGIC_VECTOR (21 downto 0);
    hls_LT_r_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_count_V : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_max_bin_count_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_theta_V : OUT STD_LOGIC_VECTOR (6 downto 0);
    res_max_bin_theta_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_r_V : OUT STD_LOGIC_VECTOR (6 downto 0);
    res_max_bin_r_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of find_max_bin is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "find_max_bin,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu13p-flga2577-1-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.733000,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=509,HLS_SYN_LUT=3254,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_43 : STD_LOGIC_VECTOR (6 downto 0) := "1000011";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_4D : STD_LOGIC_VECTOR (6 downto 0) := "1001101";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_4E : STD_LOGIC_VECTOR (6 downto 0) := "1001110";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_52 : STD_LOGIC_VECTOR (6 downto 0) := "1010010";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_55 : STD_LOGIC_VECTOR (6 downto 0) := "1010101";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_56 : STD_LOGIC_VECTOR (6 downto 0) := "1010110";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_57 : STD_LOGIC_VECTOR (6 downto 0) := "1010111";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_59 : STD_LOGIC_VECTOR (6 downto 0) := "1011001";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv7_1A : STD_LOGIC_VECTOR (6 downto 0) := "0011010";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_1B : STD_LOGIC_VECTOR (6 downto 0) := "0011011";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_1C : STD_LOGIC_VECTOR (6 downto 0) := "0011100";
    constant ap_const_lv7_5D : STD_LOGIC_VECTOR (6 downto 0) := "1011101";
    constant ap_const_lv7_1D : STD_LOGIC_VECTOR (6 downto 0) := "0011101";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_5F : STD_LOGIC_VECTOR (6 downto 0) := "1011111";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_21 : STD_LOGIC_VECTOR (6 downto 0) := "0100001";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_22 : STD_LOGIC_VECTOR (6 downto 0) := "0100010";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_65 : STD_LOGIC_VECTOR (6 downto 0) := "1100101";
    constant ap_const_lv7_25 : STD_LOGIC_VECTOR (6 downto 0) := "0100101";
    constant ap_const_lv7_66 : STD_LOGIC_VECTOR (6 downto 0) := "1100110";
    constant ap_const_lv7_26 : STD_LOGIC_VECTOR (6 downto 0) := "0100110";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_27 : STD_LOGIC_VECTOR (6 downto 0) := "0100111";
    constant ap_const_lv7_68 : STD_LOGIC_VECTOR (6 downto 0) := "1101000";
    constant ap_const_lv7_28 : STD_LOGIC_VECTOR (6 downto 0) := "0101000";
    constant ap_const_lv7_69 : STD_LOGIC_VECTOR (6 downto 0) := "1101001";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_6A : STD_LOGIC_VECTOR (6 downto 0) := "1101010";
    constant ap_const_lv7_2A : STD_LOGIC_VECTOR (6 downto 0) := "0101010";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv7_6C : STD_LOGIC_VECTOR (6 downto 0) := "1101100";
    constant ap_const_lv7_2C : STD_LOGIC_VECTOR (6 downto 0) := "0101100";
    constant ap_const_lv7_6D : STD_LOGIC_VECTOR (6 downto 0) := "1101101";
    constant ap_const_lv7_2D : STD_LOGIC_VECTOR (6 downto 0) := "0101101";
    constant ap_const_lv7_6E : STD_LOGIC_VECTOR (6 downto 0) := "1101110";
    constant ap_const_lv7_2E : STD_LOGIC_VECTOR (6 downto 0) := "0101110";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv7_2F : STD_LOGIC_VECTOR (6 downto 0) := "0101111";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_71 : STD_LOGIC_VECTOR (6 downto 0) := "1110001";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_72 : STD_LOGIC_VECTOR (6 downto 0) := "1110010";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_73 : STD_LOGIC_VECTOR (6 downto 0) := "1110011";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_74 : STD_LOGIC_VECTOR (6 downto 0) := "1110100";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_75 : STD_LOGIC_VECTOR (6 downto 0) := "1110101";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_76 : STD_LOGIC_VECTOR (6 downto 0) := "1110110";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_77 : STD_LOGIC_VECTOR (6 downto 0) := "1110111";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_7A : STD_LOGIC_VECTOR (6 downto 0) := "1111010";
    constant ap_const_lv7_3A : STD_LOGIC_VECTOR (6 downto 0) := "0111010";
    constant ap_const_lv7_7B : STD_LOGIC_VECTOR (6 downto 0) := "1111011";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv7_7C : STD_LOGIC_VECTOR (6 downto 0) := "1111100";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv7_3D : STD_LOGIC_VECTOR (6 downto 0) := "0111101";
    constant ap_const_lv7_7E : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
    constant ap_const_lv7_3E : STD_LOGIC_VECTOR (6 downto 0) := "0111110";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv12_88D : STD_LOGIC_VECTOR (11 downto 0) := "100010001101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal hls_LT_theta_global_V_1_ack_in : STD_LOGIC;
    signal hls_LT_r_global_V_1_ack_in : STD_LOGIC;
    signal hls_LT_theta_V_1_ack_in : STD_LOGIC;
    signal hls_LT_r_V_1_ack_in : STD_LOGIC;
    signal res_max_bin_count_V_1_ack_in : STD_LOGIC;
    signal res_max_bin_theta_V_1_ack_in : STD_LOGIC;
    signal res_max_bin_r_V_1_ack_in : STD_LOGIC;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal hls_LT_theta_global_V_1_data_reg : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal hls_LT_theta_global_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_theta_global_V_1_vld_in : STD_LOGIC;
    signal hls_LT_r_global_V_1_data_reg : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal hls_LT_r_global_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_r_global_V_1_vld_in : STD_LOGIC;
    signal hls_LT_theta_V_1_data_reg : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal hls_LT_theta_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_theta_V_1_vld_in : STD_LOGIC;
    signal hls_LT_r_V_1_data_reg : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal hls_LT_r_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_r_V_1_vld_in : STD_LOGIC;
    signal res_max_bin_count_V_1_data_reg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal res_max_bin_count_V_1_vld_reg : STD_LOGIC := '0';
    signal res_max_bin_count_V_1_vld_in : STD_LOGIC;
    signal res_max_bin_theta_V_1_data_reg : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal res_max_bin_theta_V_1_vld_reg : STD_LOGIC := '0';
    signal res_max_bin_theta_V_1_vld_in : STD_LOGIC;
    signal res_max_bin_r_V_1_data_reg : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal res_max_bin_r_V_1_vld_reg : STD_LOGIC := '0';
    signal res_max_bin_r_V_1_vld_in : STD_LOGIC;
    signal roi_seed_r_V_read_reg_4742 : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_r_V_read_reg_4742_pp0_iter1_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal slcvec_angle_polar_o_reg_4747 : STD_LOGIC_VECTOR (13 downto 0);
    signal slcvec_angle_polar_o_reg_4747_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln895_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_4752 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_4757 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_4762 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_4767 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_fu_1576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_reg_4772 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_reg_4777 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_reg_4782 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_fu_1594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_reg_4787 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_fu_1600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_reg_4792 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_reg_4797 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_fu_1612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_reg_4802 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_reg_4807 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_fu_1624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_reg_4812 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_fu_1630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_reg_4817 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_fu_1636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_reg_4822 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_reg_4827 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_fu_1648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_reg_4832 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_reg_4837 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_fu_1660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_reg_4842 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_reg_4847 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_reg_4852 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_fu_1678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_reg_4857 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_fu_1684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_reg_4862 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_fu_1690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_reg_4867 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_fu_1696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_reg_4872 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_fu_1702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_reg_4877 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_reg_4882 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_reg_4887 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_reg_4892 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_fu_1726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_reg_4897 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_reg_4902 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_reg_4907 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_reg_4912 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_reg_4917 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_reg_4922 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_fu_1762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_reg_4927 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_fu_1768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_reg_4932 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_fu_1774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_reg_4937 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_fu_1780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_reg_4942 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_reg_4947 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_fu_1792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_reg_4952 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_reg_4957 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_fu_1804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_reg_4962 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_fu_1810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_reg_4967 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_fu_1816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_reg_4972 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_reg_4977 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_fu_1828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_reg_4982 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_fu_1834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_reg_4987 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_fu_1840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_reg_4992 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_fu_1846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_reg_4997 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_fu_1852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_reg_5002 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_reg_5007 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_fu_1864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_reg_5012 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_fu_1870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_reg_5017 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_fu_1876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_reg_5022 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_fu_1882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_reg_5027 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_fu_1888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_reg_5032 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_fu_1894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_reg_5037 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_fu_1900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_reg_5042 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_reg_5047 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_fu_1912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_reg_5052 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_fu_1918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_reg_5057 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_fu_1924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_reg_5062 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_fu_1930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_reg_5067 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_fu_1936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_reg_5072 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_1_fu_2764_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_1_reg_5077 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_66_fu_1942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_66_reg_5082 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_4_fu_2781_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_4_reg_5087 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_67_fu_1948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_67_reg_5092 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_7_fu_2798_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_7_reg_5097 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_68_fu_1954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_68_reg_5102 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_10_fu_2815_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_10_reg_5107 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_69_fu_1960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_69_reg_5112 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_13_fu_2832_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_13_reg_5117 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_70_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_70_reg_5122 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_16_fu_2849_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_16_reg_5127 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_71_fu_1972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_71_reg_5132 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_19_fu_2866_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_19_reg_5137 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_72_fu_1978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_72_reg_5142 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_22_fu_2883_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_22_reg_5147 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_73_fu_1984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_73_reg_5152 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_fu_1990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_reg_5157 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_fu_1996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_reg_5162 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_fu_2002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_reg_5167 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_77_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_77_reg_5172 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_78_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_78_reg_5177 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_79_fu_2020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_79_reg_5182 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_80_fu_2026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_80_reg_5187 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_fu_2032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_reg_5192 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_49_fu_3036_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_49_reg_5197 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_82_fu_2038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_82_reg_5202 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_52_fu_3053_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_52_reg_5207 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_83_fu_2044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_83_reg_5212 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_55_fu_3070_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_55_reg_5217 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_84_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_84_reg_5222 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_58_fu_3087_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_58_reg_5227 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_85_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_85_reg_5232 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_61_fu_3104_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_61_reg_5237 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_86_fu_2062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_86_reg_5242 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_64_fu_3121_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_64_reg_5247 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_87_fu_2068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_87_reg_5252 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_67_fu_3138_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_67_reg_5257 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_88_fu_2074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_88_reg_5262 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_70_fu_3155_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_70_reg_5267 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_89_fu_2080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_89_reg_5272 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_fu_2086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_reg_5277 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_fu_2092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_reg_5282 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_reg_5287 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_93_fu_2104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_93_reg_5292 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_94_fu_2110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_94_reg_5297 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_95_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_95_reg_5302 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_96_fu_2122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_96_reg_5307 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_97_fu_2128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_97_reg_5312 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_98_fu_2132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_98_reg_5318 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_99_fu_2136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_99_reg_5324 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_100_fu_2140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_100_reg_5330 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_101_fu_2144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_101_reg_5336 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_102_fu_2148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_102_reg_5342 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_103_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_103_reg_5348 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_104_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_104_reg_5354 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_105_fu_2160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_105_reg_5360 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln450_25_fu_3380_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_25_reg_5365 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_106_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_106_reg_5370 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln450_28_fu_3397_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_28_reg_5375 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_107_fu_2168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_107_reg_5380 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln450_31_fu_3414_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_31_reg_5385 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_108_fu_2172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_108_reg_5390 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln450_34_fu_3431_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_34_reg_5395 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_109_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_109_reg_5400 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln450_37_fu_3448_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_37_reg_5405 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_110_fu_2180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_110_reg_5410 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln450_40_fu_3465_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_40_reg_5415 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_111_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_111_reg_5420 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln450_43_fu_3482_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_43_reg_5425 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_112_fu_2188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_112_reg_5430 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln450_46_fu_3499_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_46_reg_5435 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_113_fu_2192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_113_reg_5440 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln468_2_fu_3516_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln468_2_reg_5446 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_114_fu_2196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_114_reg_5452 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln468_5_fu_3524_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln468_5_reg_5458 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_115_fu_2200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_115_reg_5464 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln468_8_fu_3532_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln468_8_reg_5470 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_116_fu_2204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_116_reg_5476 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln468_11_fu_3540_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln468_11_reg_5482 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_117_fu_2208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_117_reg_5488 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln468_14_fu_3548_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln468_14_reg_5494 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_118_fu_2212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_118_reg_5500 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln468_17_fu_3556_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln468_17_reg_5506 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_119_fu_2216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_119_reg_5512 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln468_20_fu_3564_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln468_20_reg_5518 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_120_fu_2220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_120_reg_5524 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln468_23_fu_3572_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln468_23_reg_5530 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln486_fu_4508_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln486_reg_5536 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln486_6_fu_4554_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln486_6_reg_5541 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_125_fu_2240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_125_reg_5546 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_r_t_V_fu_4600_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_reg_5551 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_1_fu_4617_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_1_reg_5556 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_1_fu_4625_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_1_reg_5561 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_5_fu_2248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_5_reg_5566 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_count_t_2_fu_4642_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_2_reg_5572 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_theta_t_2_fu_4655_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_V_fu_4667_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln703_1_fu_4692_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_1_fu_4711_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln708_fu_4731_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_2_fu_4736_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal select_ln432_2_fu_2772_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_50_fu_3044_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_5_fu_2789_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_53_fu_3061_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_8_fu_2806_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_56_fu_3078_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_11_fu_2823_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_59_fu_3095_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_14_fu_2840_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_62_fu_3112_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_17_fu_2857_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_65_fu_3129_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_20_fu_2874_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_68_fu_3146_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_23_fu_2891_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_71_fu_3163_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_26_fu_2908_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_74_fu_3180_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_29_fu_2925_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_77_fu_3197_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_32_fu_2942_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_80_fu_3214_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_35_fu_2959_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_83_fu_3231_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_38_fu_2976_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_86_fu_3248_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_41_fu_2993_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_89_fu_3265_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_44_fu_3010_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_92_fu_3282_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_47_fu_3027_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln432_95_fu_3299_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_2_fu_3308_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_26_fu_3388_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_5_fu_3317_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_29_fu_3405_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_8_fu_3326_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_32_fu_3422_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_11_fu_3335_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_35_fu_3439_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_14_fu_3344_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_38_fu_3456_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_17_fu_3353_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_41_fu_3473_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_20_fu_3362_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_44_fu_3490_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_23_fu_3371_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln450_47_fu_3507_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln486_2_fu_4524_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln486_8_fu_4570_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln486_5_fu_4547_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln486_11_fu_4593_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_s_fu_4608_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_1_fu_4633_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln414_1_fu_2252_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_65_fu_2508_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_3_fu_2260_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_67_fu_2516_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_5_fu_2268_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_69_fu_2524_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_7_fu_2276_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_71_fu_2532_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_9_fu_2284_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_73_fu_2540_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_11_fu_2292_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_75_fu_2548_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_13_fu_2300_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_77_fu_2556_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_15_fu_2308_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_79_fu_2564_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_17_fu_2316_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_81_fu_2572_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_19_fu_2324_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_83_fu_2580_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_21_fu_2332_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_85_fu_2588_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_23_fu_2340_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_87_fu_2596_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_25_fu_2348_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_89_fu_2604_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_27_fu_2356_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_91_fu_2612_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_29_fu_2364_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_93_fu_2620_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_31_fu_2372_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_95_fu_2628_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_33_fu_2380_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_97_fu_2636_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_35_fu_2388_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_99_fu_2644_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_37_fu_2396_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_101_fu_2652_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_39_fu_2404_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_103_fu_2660_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_41_fu_2412_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_105_fu_2668_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_43_fu_2420_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_107_fu_2676_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_45_fu_2428_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_109_fu_2684_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_47_fu_2436_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_111_fu_2692_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_49_fu_2444_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_113_fu_2700_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_51_fu_2452_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_115_fu_2708_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_53_fu_2460_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_117_fu_2716_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_55_fu_2468_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_119_fu_2724_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_57_fu_2476_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_121_fu_2732_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_59_fu_2484_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_123_fu_2740_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_61_fu_2492_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_125_fu_2748_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_63_fu_2500_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_127_fu_2756_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_25_fu_2900_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_73_fu_3172_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_28_fu_2917_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_76_fu_3189_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_31_fu_2934_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_79_fu_3206_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_34_fu_2951_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_82_fu_3223_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_37_fu_2968_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_85_fu_3240_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_40_fu_2985_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_88_fu_3257_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_43_fu_3002_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_91_fu_3274_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_46_fu_3019_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_94_fu_3291_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_fu_3580_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_64_fu_3804_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_2_fu_3587_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_66_fu_3811_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_4_fu_3594_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_68_fu_3818_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_6_fu_3601_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_70_fu_3825_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_8_fu_3608_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_72_fu_3832_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_10_fu_3615_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_74_fu_3839_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_12_fu_3622_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_76_fu_3846_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_14_fu_3629_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_78_fu_3853_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_16_fu_3636_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_80_fu_3860_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_18_fu_3643_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_82_fu_3867_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_20_fu_3650_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_84_fu_3874_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_22_fu_3657_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_86_fu_3881_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_24_fu_3664_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_88_fu_3888_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_26_fu_3671_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_90_fu_3895_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_28_fu_3678_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_92_fu_3902_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_30_fu_3685_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_94_fu_3909_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_32_fu_3692_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_96_fu_3916_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_34_fu_3699_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_98_fu_3923_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_36_fu_3706_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_100_fu_3930_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_38_fu_3713_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_102_fu_3937_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_40_fu_3720_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_104_fu_3944_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_42_fu_3727_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_106_fu_3951_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_44_fu_3734_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_108_fu_3958_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_46_fu_3741_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_110_fu_3965_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_48_fu_3748_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_112_fu_3972_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_50_fu_3755_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_114_fu_3979_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_52_fu_3762_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_116_fu_3986_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_54_fu_3769_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_118_fu_3993_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_56_fu_3776_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_120_fu_4000_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_58_fu_3783_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_122_fu_4007_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_60_fu_3790_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_124_fu_4014_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_62_fu_3797_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_126_fu_4021_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_fu_4028_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_48_fu_4140_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_3_fu_4035_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_51_fu_4147_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_6_fu_4042_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_54_fu_4154_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_9_fu_4049_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_57_fu_4161_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_12_fu_4056_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_60_fu_4168_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_15_fu_4063_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_63_fu_4175_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_18_fu_4070_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_66_fu_4182_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_21_fu_4077_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_69_fu_4189_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_24_fu_4084_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_72_fu_4196_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_27_fu_4091_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_75_fu_4203_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_30_fu_4098_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_78_fu_4210_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_33_fu_4105_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_81_fu_4217_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_36_fu_4112_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_84_fu_4224_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_39_fu_4119_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_87_fu_4231_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_42_fu_4126_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_90_fu_4238_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_45_fu_4133_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln432_93_fu_4245_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_fu_4252_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_24_fu_4348_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_1_fu_4259_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_3_fu_4264_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_27_fu_4355_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_4_fu_4271_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_6_fu_4276_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_30_fu_4362_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_7_fu_4283_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_9_fu_4288_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_33_fu_4369_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_10_fu_4295_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_12_fu_4300_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_36_fu_4376_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_13_fu_4307_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_15_fu_4312_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_39_fu_4383_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_16_fu_4319_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_18_fu_4324_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_42_fu_4390_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_19_fu_4331_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_21_fu_4336_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_45_fu_4397_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln450_22_fu_4343_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_121_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln468_fu_4404_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln468_12_fu_4456_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln468_1_fu_4411_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln468_13_fu_4463_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_122_fu_2228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln468_3_fu_4417_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln468_15_fu_4469_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln468_4_fu_4424_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln468_16_fu_4476_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_123_fu_2232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln468_6_fu_4430_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln468_18_fu_4482_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln468_7_fu_4437_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln468_19_fu_4489_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_124_fu_2236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln468_9_fu_4443_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln468_21_fu_4495_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln468_10_fu_4450_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln468_22_fu_4502_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln486_1_fu_4516_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln486_7_fu_4562_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_126_fu_2244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln486_3_fu_4531_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln486_9_fu_4577_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln486_4_fu_4539_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln486_10_fu_4585_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_s_fu_4650_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_2_fu_4662_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal t0_V_fu_4674_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_fu_4682_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln703_fu_4688_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_fu_4697_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_fu_4703_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln703_2_fu_4707_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_4717_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_fu_4725_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    hls_LT_r_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_V_1_vld_in = ap_const_logic_1))) then 
                hls_LT_r_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_r_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_V_1_vld_reg = ap_const_logic_1))) then 
                hls_LT_r_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hls_LT_r_global_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_global_V_1_vld_in = ap_const_logic_1))) then 
                hls_LT_r_global_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_r_global_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_1))) then 
                hls_LT_r_global_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hls_LT_theta_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_V_1_vld_in = ap_const_logic_1))) then 
                hls_LT_theta_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_theta_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_1))) then 
                hls_LT_theta_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    hls_LT_theta_global_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_global_V_1_vld_in = ap_const_logic_1))) then 
                hls_LT_theta_global_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_theta_global_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_1))) then 
                hls_LT_theta_global_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    res_max_bin_count_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_count_V_1_vld_in = ap_const_logic_1))) then 
                res_max_bin_count_V_1_vld_reg <= ap_const_logic_1;
            elsif (((res_max_bin_count_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_1))) then 
                res_max_bin_count_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    res_max_bin_r_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_r_V_1_vld_in = ap_const_logic_1))) then 
                res_max_bin_r_V_1_vld_reg <= ap_const_logic_1;
            elsif (((res_max_bin_r_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_1))) then 
                res_max_bin_r_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    res_max_bin_theta_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_theta_V_1_vld_in = ap_const_logic_1))) then 
                res_max_bin_theta_V_1_vld_reg <= ap_const_logic_1;
            elsif (((res_max_bin_theta_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_1))) then 
                res_max_bin_theta_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_V_1_vld_in = ap_const_logic_1) and (hls_LT_r_V_1_vld_reg = ap_const_logic_1)))) then
                    hls_LT_r_V_1_data_reg(11 downto 4) <= zext_ln708_fu_4731_p1(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_global_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_in = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_1)))) then
                hls_LT_r_global_V_1_data_reg <= add_ln703_2_fu_4736_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_V_1_vld_in = ap_const_logic_1) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_1)))) then
                    hls_LT_theta_V_1_data_reg(8 downto 1) <= zext_ln703_1_fu_4692_p1(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_global_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_in = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_1)))) then
                hls_LT_theta_global_V_1_data_reg <= add_ln703_1_fu_4711_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln895_100_reg_5330 <= icmp_ln895_100_fu_2140_p2;
                icmp_ln895_101_reg_5336 <= icmp_ln895_101_fu_2144_p2;
                icmp_ln895_102_reg_5342 <= icmp_ln895_102_fu_2148_p2;
                icmp_ln895_103_reg_5348 <= icmp_ln895_103_fu_2152_p2;
                icmp_ln895_104_reg_5354 <= icmp_ln895_104_fu_2156_p2;
                icmp_ln895_105_reg_5360 <= icmp_ln895_105_fu_2160_p2;
                icmp_ln895_106_reg_5370 <= icmp_ln895_106_fu_2164_p2;
                icmp_ln895_107_reg_5380 <= icmp_ln895_107_fu_2168_p2;
                icmp_ln895_108_reg_5390 <= icmp_ln895_108_fu_2172_p2;
                icmp_ln895_109_reg_5400 <= icmp_ln895_109_fu_2176_p2;
                icmp_ln895_10_reg_4802 <= icmp_ln895_10_fu_1612_p2;
                icmp_ln895_110_reg_5410 <= icmp_ln895_110_fu_2180_p2;
                icmp_ln895_111_reg_5420 <= icmp_ln895_111_fu_2184_p2;
                icmp_ln895_112_reg_5430 <= icmp_ln895_112_fu_2188_p2;
                icmp_ln895_113_reg_5440 <= icmp_ln895_113_fu_2192_p2;
                icmp_ln895_114_reg_5452 <= icmp_ln895_114_fu_2196_p2;
                icmp_ln895_115_reg_5464 <= icmp_ln895_115_fu_2200_p2;
                icmp_ln895_116_reg_5476 <= icmp_ln895_116_fu_2204_p2;
                icmp_ln895_117_reg_5488 <= icmp_ln895_117_fu_2208_p2;
                icmp_ln895_118_reg_5500 <= icmp_ln895_118_fu_2212_p2;
                icmp_ln895_119_reg_5512 <= icmp_ln895_119_fu_2216_p2;
                icmp_ln895_11_reg_4807 <= icmp_ln895_11_fu_1618_p2;
                icmp_ln895_120_reg_5524 <= icmp_ln895_120_fu_2220_p2;
                icmp_ln895_125_reg_5546 <= icmp_ln895_125_fu_2240_p2;
                icmp_ln895_12_reg_4812 <= icmp_ln895_12_fu_1624_p2;
                icmp_ln895_13_reg_4817 <= icmp_ln895_13_fu_1630_p2;
                icmp_ln895_14_reg_4822 <= icmp_ln895_14_fu_1636_p2;
                icmp_ln895_15_reg_4827 <= icmp_ln895_15_fu_1642_p2;
                icmp_ln895_16_reg_4832 <= icmp_ln895_16_fu_1648_p2;
                icmp_ln895_17_reg_4837 <= icmp_ln895_17_fu_1654_p2;
                icmp_ln895_18_reg_4842 <= icmp_ln895_18_fu_1660_p2;
                icmp_ln895_19_reg_4847 <= icmp_ln895_19_fu_1666_p2;
                icmp_ln895_1_reg_4757 <= icmp_ln895_1_fu_1558_p2;
                icmp_ln895_20_reg_4852 <= icmp_ln895_20_fu_1672_p2;
                icmp_ln895_21_reg_4857 <= icmp_ln895_21_fu_1678_p2;
                icmp_ln895_22_reg_4862 <= icmp_ln895_22_fu_1684_p2;
                icmp_ln895_23_reg_4867 <= icmp_ln895_23_fu_1690_p2;
                icmp_ln895_24_reg_4872 <= icmp_ln895_24_fu_1696_p2;
                icmp_ln895_25_reg_4877 <= icmp_ln895_25_fu_1702_p2;
                icmp_ln895_26_reg_4882 <= icmp_ln895_26_fu_1708_p2;
                icmp_ln895_27_reg_4887 <= icmp_ln895_27_fu_1714_p2;
                icmp_ln895_28_reg_4892 <= icmp_ln895_28_fu_1720_p2;
                icmp_ln895_29_reg_4897 <= icmp_ln895_29_fu_1726_p2;
                icmp_ln895_2_reg_4762 <= icmp_ln895_2_fu_1564_p2;
                icmp_ln895_30_reg_4902 <= icmp_ln895_30_fu_1732_p2;
                icmp_ln895_31_reg_4907 <= icmp_ln895_31_fu_1738_p2;
                icmp_ln895_32_reg_4912 <= icmp_ln895_32_fu_1744_p2;
                icmp_ln895_33_reg_4917 <= icmp_ln895_33_fu_1750_p2;
                icmp_ln895_34_reg_4922 <= icmp_ln895_34_fu_1756_p2;
                icmp_ln895_35_reg_4927 <= icmp_ln895_35_fu_1762_p2;
                icmp_ln895_36_reg_4932 <= icmp_ln895_36_fu_1768_p2;
                icmp_ln895_37_reg_4937 <= icmp_ln895_37_fu_1774_p2;
                icmp_ln895_38_reg_4942 <= icmp_ln895_38_fu_1780_p2;
                icmp_ln895_39_reg_4947 <= icmp_ln895_39_fu_1786_p2;
                icmp_ln895_3_reg_4767 <= icmp_ln895_3_fu_1570_p2;
                icmp_ln895_40_reg_4952 <= icmp_ln895_40_fu_1792_p2;
                icmp_ln895_41_reg_4957 <= icmp_ln895_41_fu_1798_p2;
                icmp_ln895_42_reg_4962 <= icmp_ln895_42_fu_1804_p2;
                icmp_ln895_43_reg_4967 <= icmp_ln895_43_fu_1810_p2;
                icmp_ln895_44_reg_4972 <= icmp_ln895_44_fu_1816_p2;
                icmp_ln895_45_reg_4977 <= icmp_ln895_45_fu_1822_p2;
                icmp_ln895_46_reg_4982 <= icmp_ln895_46_fu_1828_p2;
                icmp_ln895_47_reg_4987 <= icmp_ln895_47_fu_1834_p2;
                icmp_ln895_48_reg_4992 <= icmp_ln895_48_fu_1840_p2;
                icmp_ln895_49_reg_4997 <= icmp_ln895_49_fu_1846_p2;
                icmp_ln895_4_reg_4772 <= icmp_ln895_4_fu_1576_p2;
                icmp_ln895_50_reg_5002 <= icmp_ln895_50_fu_1852_p2;
                icmp_ln895_51_reg_5007 <= icmp_ln895_51_fu_1858_p2;
                icmp_ln895_52_reg_5012 <= icmp_ln895_52_fu_1864_p2;
                icmp_ln895_53_reg_5017 <= icmp_ln895_53_fu_1870_p2;
                icmp_ln895_54_reg_5022 <= icmp_ln895_54_fu_1876_p2;
                icmp_ln895_55_reg_5027 <= icmp_ln895_55_fu_1882_p2;
                icmp_ln895_56_reg_5032 <= icmp_ln895_56_fu_1888_p2;
                icmp_ln895_57_reg_5037 <= icmp_ln895_57_fu_1894_p2;
                icmp_ln895_58_reg_5042 <= icmp_ln895_58_fu_1900_p2;
                icmp_ln895_59_reg_5047 <= icmp_ln895_59_fu_1906_p2;
                icmp_ln895_5_reg_5566 <= icmp_ln895_5_fu_2248_p2;
                icmp_ln895_60_reg_5052 <= icmp_ln895_60_fu_1912_p2;
                icmp_ln895_61_reg_5057 <= icmp_ln895_61_fu_1918_p2;
                icmp_ln895_62_reg_5062 <= icmp_ln895_62_fu_1924_p2;
                icmp_ln895_63_reg_5067 <= icmp_ln895_63_fu_1930_p2;
                icmp_ln895_64_reg_4782 <= icmp_ln895_64_fu_1588_p2;
                icmp_ln895_65_reg_5072 <= icmp_ln895_65_fu_1936_p2;
                icmp_ln895_66_reg_5082 <= icmp_ln895_66_fu_1942_p2;
                icmp_ln895_67_reg_5092 <= icmp_ln895_67_fu_1948_p2;
                icmp_ln895_68_reg_5102 <= icmp_ln895_68_fu_1954_p2;
                icmp_ln895_69_reg_5112 <= icmp_ln895_69_fu_1960_p2;
                icmp_ln895_6_reg_4777 <= icmp_ln895_6_fu_1582_p2;
                icmp_ln895_70_reg_5122 <= icmp_ln895_70_fu_1966_p2;
                icmp_ln895_71_reg_5132 <= icmp_ln895_71_fu_1972_p2;
                icmp_ln895_72_reg_5142 <= icmp_ln895_72_fu_1978_p2;
                icmp_ln895_73_reg_5152 <= icmp_ln895_73_fu_1984_p2;
                icmp_ln895_74_reg_5157 <= icmp_ln895_74_fu_1990_p2;
                icmp_ln895_75_reg_5162 <= icmp_ln895_75_fu_1996_p2;
                icmp_ln895_76_reg_5167 <= icmp_ln895_76_fu_2002_p2;
                icmp_ln895_77_reg_5172 <= icmp_ln895_77_fu_2008_p2;
                icmp_ln895_78_reg_5177 <= icmp_ln895_78_fu_2014_p2;
                icmp_ln895_79_reg_5182 <= icmp_ln895_79_fu_2020_p2;
                icmp_ln895_7_reg_4787 <= icmp_ln895_7_fu_1594_p2;
                icmp_ln895_80_reg_5187 <= icmp_ln895_80_fu_2026_p2;
                icmp_ln895_81_reg_5192 <= icmp_ln895_81_fu_2032_p2;
                icmp_ln895_82_reg_5202 <= icmp_ln895_82_fu_2038_p2;
                icmp_ln895_83_reg_5212 <= icmp_ln895_83_fu_2044_p2;
                icmp_ln895_84_reg_5222 <= icmp_ln895_84_fu_2050_p2;
                icmp_ln895_85_reg_5232 <= icmp_ln895_85_fu_2056_p2;
                icmp_ln895_86_reg_5242 <= icmp_ln895_86_fu_2062_p2;
                icmp_ln895_87_reg_5252 <= icmp_ln895_87_fu_2068_p2;
                icmp_ln895_88_reg_5262 <= icmp_ln895_88_fu_2074_p2;
                icmp_ln895_89_reg_5272 <= icmp_ln895_89_fu_2080_p2;
                icmp_ln895_8_reg_4792 <= icmp_ln895_8_fu_1600_p2;
                icmp_ln895_90_reg_5277 <= icmp_ln895_90_fu_2086_p2;
                icmp_ln895_91_reg_5282 <= icmp_ln895_91_fu_2092_p2;
                icmp_ln895_92_reg_5287 <= icmp_ln895_92_fu_2098_p2;
                icmp_ln895_93_reg_5292 <= icmp_ln895_93_fu_2104_p2;
                icmp_ln895_94_reg_5297 <= icmp_ln895_94_fu_2110_p2;
                icmp_ln895_95_reg_5302 <= icmp_ln895_95_fu_2116_p2;
                icmp_ln895_96_reg_5307 <= icmp_ln895_96_fu_2122_p2;
                icmp_ln895_97_reg_5312 <= icmp_ln895_97_fu_2128_p2;
                icmp_ln895_98_reg_5318 <= icmp_ln895_98_fu_2132_p2;
                icmp_ln895_99_reg_5324 <= icmp_ln895_99_fu_2136_p2;
                icmp_ln895_9_reg_4797 <= icmp_ln895_9_fu_1606_p2;
                icmp_ln895_reg_4752 <= icmp_ln895_fu_1552_p2;
                res_max_bin_count_t_2_reg_5572 <= res_max_bin_count_t_2_fu_4642_p3;
                res_max_bin_r_t_V_1_reg_5561 <= res_max_bin_r_t_V_1_fu_4625_p3;
                res_max_bin_r_t_V_reg_5551 <= res_max_bin_r_t_V_fu_4600_p3;
                    res_max_bin_theta_t_1_reg_5556(6 downto 1) <= res_max_bin_theta_t_1_fu_4617_p3(6 downto 1);
                roi_seed_r_V_read_reg_4742 <= roi_seed_r_V;
                roi_seed_r_V_read_reg_4742_pp0_iter1_reg <= roi_seed_r_V_read_reg_4742;
                select_ln432_10_reg_5107 <= select_ln432_10_fu_2815_p3;
                select_ln432_13_reg_5117 <= select_ln432_13_fu_2832_p3;
                select_ln432_16_reg_5127 <= select_ln432_16_fu_2849_p3;
                select_ln432_19_reg_5137 <= select_ln432_19_fu_2866_p3;
                select_ln432_1_reg_5077 <= select_ln432_1_fu_2764_p3;
                select_ln432_22_reg_5147 <= select_ln432_22_fu_2883_p3;
                select_ln432_49_reg_5197 <= select_ln432_49_fu_3036_p3;
                select_ln432_4_reg_5087 <= select_ln432_4_fu_2781_p3;
                select_ln432_52_reg_5207 <= select_ln432_52_fu_3053_p3;
                select_ln432_55_reg_5217 <= select_ln432_55_fu_3070_p3;
                select_ln432_58_reg_5227 <= select_ln432_58_fu_3087_p3;
                select_ln432_61_reg_5237 <= select_ln432_61_fu_3104_p3;
                select_ln432_64_reg_5247 <= select_ln432_64_fu_3121_p3;
                select_ln432_67_reg_5257 <= select_ln432_67_fu_3138_p3;
                select_ln432_70_reg_5267 <= select_ln432_70_fu_3155_p3;
                select_ln432_7_reg_5097 <= select_ln432_7_fu_2798_p3;
                select_ln450_25_reg_5365 <= select_ln450_25_fu_3380_p3;
                select_ln450_28_reg_5375 <= select_ln450_28_fu_3397_p3;
                select_ln450_31_reg_5385 <= select_ln450_31_fu_3414_p3;
                select_ln450_34_reg_5395 <= select_ln450_34_fu_3431_p3;
                select_ln450_37_reg_5405 <= select_ln450_37_fu_3448_p3;
                select_ln450_40_reg_5415 <= select_ln450_40_fu_3465_p3;
                select_ln450_43_reg_5425 <= select_ln450_43_fu_3482_p3;
                select_ln450_46_reg_5435 <= select_ln450_46_fu_3499_p3;
                select_ln468_11_reg_5482 <= select_ln468_11_fu_3540_p3;
                select_ln468_14_reg_5494 <= select_ln468_14_fu_3548_p3;
                select_ln468_17_reg_5506 <= select_ln468_17_fu_3556_p3;
                select_ln468_20_reg_5518 <= select_ln468_20_fu_3564_p3;
                select_ln468_23_reg_5530 <= select_ln468_23_fu_3572_p3;
                select_ln468_2_reg_5446 <= select_ln468_2_fu_3516_p3;
                select_ln468_5_reg_5458 <= select_ln468_5_fu_3524_p3;
                select_ln468_8_reg_5470 <= select_ln468_8_fu_3532_p3;
                    select_ln486_6_reg_5541(6 downto 2) <= select_ln486_6_fu_4554_p3(6 downto 2);
                    select_ln486_reg_5536(6 downto 2) <= select_ln486_fu_4508_p3(6 downto 2);
                slcvec_angle_polar_o_reg_4747 <= slcvec_angle_polar_offset_mrad_V;
                slcvec_angle_polar_o_reg_4747_pp0_iter1_reg <= slcvec_angle_polar_o_reg_4747;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_count_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_count_V_1_vld_in = ap_const_logic_1) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_1)))) then
                res_max_bin_count_V_1_data_reg <= res_max_bin_count_t_2_reg_5572;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_r_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_r_V_1_vld_in = ap_const_logic_1) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_1)))) then
                res_max_bin_r_V_1_data_reg <= tmp_V_fu_4667_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_theta_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_in = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_1)))) then
                res_max_bin_theta_V_1_data_reg <= res_max_bin_theta_t_2_fu_4655_p3;
            end if;
        end if;
    end process;
    hls_LT_theta_V_1_data_reg(0) <= '0';
    hls_LT_theta_V_1_data_reg(13 downto 9) <= "00000";
    hls_LT_r_V_1_data_reg(3 downto 0) <= "0000";
    hls_LT_r_V_1_data_reg(21 downto 12) <= "0000000000";
    select_ln486_reg_5536(1 downto 0) <= "00";
    select_ln486_6_reg_5541(1 downto 0) <= "10";
    res_max_bin_theta_t_1_reg_5556(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln703_1_fu_4711_p2 <= std_logic_vector(unsigned(zext_ln703_2_fu_4707_p1) + unsigned(slcvec_angle_polar_o_reg_4747_pp0_iter1_reg));
    add_ln703_2_fu_4736_p2 <= std_logic_vector(unsigned(zext_ln708_fu_4731_p1) + unsigned(roi_seed_r_V_read_reg_4742_pp0_iter1_reg));
    add_ln703_fu_4697_p2 <= std_logic_vector(unsigned(zext_ln703_fu_4688_p1) + unsigned(ap_const_lv12_88D));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_r_V <= hls_LT_r_V_1_data_reg;

    hls_LT_r_V_1_ack_in_assign_proc : process(hls_LT_r_V_1_vld_reg)
    begin
        if (((hls_LT_r_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_V_1_vld_reg = ap_const_logic_1)))) then 
            hls_LT_r_V_1_ack_in <= ap_const_logic_1;
        else 
            hls_LT_r_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    hls_LT_r_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hls_LT_r_V_1_vld_in <= ap_const_logic_1;
        else 
            hls_LT_r_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_r_V_ap_vld <= hls_LT_r_V_1_vld_reg;
    hls_LT_r_global_V <= hls_LT_r_global_V_1_data_reg;

    hls_LT_r_global_V_1_ack_in_assign_proc : process(hls_LT_r_global_V_1_vld_reg)
    begin
        if (((hls_LT_r_global_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_1)))) then 
            hls_LT_r_global_V_1_ack_in <= ap_const_logic_1;
        else 
            hls_LT_r_global_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    hls_LT_r_global_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hls_LT_r_global_V_1_vld_in <= ap_const_logic_1;
        else 
            hls_LT_r_global_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_r_global_V_ap_vld <= hls_LT_r_global_V_1_vld_reg;
    hls_LT_theta_V <= hls_LT_theta_V_1_data_reg;

    hls_LT_theta_V_1_ack_in_assign_proc : process(hls_LT_theta_V_1_vld_reg)
    begin
        if (((hls_LT_theta_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_1)))) then 
            hls_LT_theta_V_1_ack_in <= ap_const_logic_1;
        else 
            hls_LT_theta_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    hls_LT_theta_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hls_LT_theta_V_1_vld_in <= ap_const_logic_1;
        else 
            hls_LT_theta_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_theta_V_ap_vld <= hls_LT_theta_V_1_vld_reg;
    hls_LT_theta_global_V <= hls_LT_theta_global_V_1_data_reg;

    hls_LT_theta_global_V_1_ack_in_assign_proc : process(hls_LT_theta_global_V_1_vld_reg)
    begin
        if (((hls_LT_theta_global_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_1)))) then 
            hls_LT_theta_global_V_1_ack_in <= ap_const_logic_1;
        else 
            hls_LT_theta_global_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    hls_LT_theta_global_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            hls_LT_theta_global_V_1_vld_in <= ap_const_logic_1;
        else 
            hls_LT_theta_global_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_theta_global_V_ap_vld <= hls_LT_theta_global_V_1_vld_reg;
    icmp_ln895_100_fu_2140_p2 <= "1" when (unsigned(select_ln432_11_fu_2823_p3) > unsigned(select_ln432_59_fu_3095_p3)) else "0";
    icmp_ln895_101_fu_2144_p2 <= "1" when (unsigned(select_ln432_14_fu_2840_p3) > unsigned(select_ln432_62_fu_3112_p3)) else "0";
    icmp_ln895_102_fu_2148_p2 <= "1" when (unsigned(select_ln432_17_fu_2857_p3) > unsigned(select_ln432_65_fu_3129_p3)) else "0";
    icmp_ln895_103_fu_2152_p2 <= "1" when (unsigned(select_ln432_20_fu_2874_p3) > unsigned(select_ln432_68_fu_3146_p3)) else "0";
    icmp_ln895_104_fu_2156_p2 <= "1" when (unsigned(select_ln432_23_fu_2891_p3) > unsigned(select_ln432_71_fu_3163_p3)) else "0";
    icmp_ln895_105_fu_2160_p2 <= "1" when (unsigned(select_ln432_26_fu_2908_p3) > unsigned(select_ln432_74_fu_3180_p3)) else "0";
    icmp_ln895_106_fu_2164_p2 <= "1" when (unsigned(select_ln432_29_fu_2925_p3) > unsigned(select_ln432_77_fu_3197_p3)) else "0";
    icmp_ln895_107_fu_2168_p2 <= "1" when (unsigned(select_ln432_32_fu_2942_p3) > unsigned(select_ln432_80_fu_3214_p3)) else "0";
    icmp_ln895_108_fu_2172_p2 <= "1" when (unsigned(select_ln432_35_fu_2959_p3) > unsigned(select_ln432_83_fu_3231_p3)) else "0";
    icmp_ln895_109_fu_2176_p2 <= "1" when (unsigned(select_ln432_38_fu_2976_p3) > unsigned(select_ln432_86_fu_3248_p3)) else "0";
    icmp_ln895_10_fu_1612_p2 <= "1" when (max_bin_count_10_V = ap_const_lv4_0) else "0";
    icmp_ln895_110_fu_2180_p2 <= "1" when (unsigned(select_ln432_41_fu_2993_p3) > unsigned(select_ln432_89_fu_3265_p3)) else "0";
    icmp_ln895_111_fu_2184_p2 <= "1" when (unsigned(select_ln432_44_fu_3010_p3) > unsigned(select_ln432_92_fu_3282_p3)) else "0";
    icmp_ln895_112_fu_2188_p2 <= "1" when (unsigned(select_ln432_47_fu_3027_p3) > unsigned(select_ln432_95_fu_3299_p3)) else "0";
    icmp_ln895_113_fu_2192_p2 <= "1" when (unsigned(select_ln450_2_fu_3308_p3) > unsigned(select_ln450_26_fu_3388_p3)) else "0";
    icmp_ln895_114_fu_2196_p2 <= "1" when (unsigned(select_ln450_5_fu_3317_p3) > unsigned(select_ln450_29_fu_3405_p3)) else "0";
    icmp_ln895_115_fu_2200_p2 <= "1" when (unsigned(select_ln450_8_fu_3326_p3) > unsigned(select_ln450_32_fu_3422_p3)) else "0";
    icmp_ln895_116_fu_2204_p2 <= "1" when (unsigned(select_ln450_11_fu_3335_p3) > unsigned(select_ln450_35_fu_3439_p3)) else "0";
    icmp_ln895_117_fu_2208_p2 <= "1" when (unsigned(select_ln450_14_fu_3344_p3) > unsigned(select_ln450_38_fu_3456_p3)) else "0";
    icmp_ln895_118_fu_2212_p2 <= "1" when (unsigned(select_ln450_17_fu_3353_p3) > unsigned(select_ln450_41_fu_3473_p3)) else "0";
    icmp_ln895_119_fu_2216_p2 <= "1" when (unsigned(select_ln450_20_fu_3362_p3) > unsigned(select_ln450_44_fu_3490_p3)) else "0";
    icmp_ln895_11_fu_1618_p2 <= "1" when (max_bin_count_11_V = ap_const_lv4_0) else "0";
    icmp_ln895_120_fu_2220_p2 <= "1" when (unsigned(select_ln450_23_fu_3371_p3) > unsigned(select_ln450_47_fu_3507_p3)) else "0";
    icmp_ln895_121_fu_2224_p2 <= "1" when (unsigned(select_ln468_2_reg_5446) > unsigned(select_ln468_14_reg_5494)) else "0";
    icmp_ln895_122_fu_2228_p2 <= "1" when (unsigned(select_ln468_5_reg_5458) > unsigned(select_ln468_17_reg_5506)) else "0";
    icmp_ln895_123_fu_2232_p2 <= "1" when (unsigned(select_ln468_8_reg_5470) > unsigned(select_ln468_20_reg_5518)) else "0";
    icmp_ln895_124_fu_2236_p2 <= "1" when (unsigned(select_ln468_11_reg_5482) > unsigned(select_ln468_23_reg_5530)) else "0";
    icmp_ln895_125_fu_2240_p2 <= "1" when (unsigned(select_ln486_2_fu_4524_p3) > unsigned(select_ln486_8_fu_4570_p3)) else "0";
    icmp_ln895_126_fu_2244_p2 <= "1" when (unsigned(select_ln486_5_fu_4547_p3) > unsigned(select_ln486_11_fu_4593_p3)) else "0";
    icmp_ln895_12_fu_1624_p2 <= "1" when (max_bin_count_12_V = ap_const_lv4_0) else "0";
    icmp_ln895_13_fu_1630_p2 <= "1" when (max_bin_count_13_V = ap_const_lv4_0) else "0";
    icmp_ln895_14_fu_1636_p2 <= "1" when (max_bin_count_14_V = ap_const_lv4_0) else "0";
    icmp_ln895_15_fu_1642_p2 <= "1" when (max_bin_count_15_V = ap_const_lv4_0) else "0";
    icmp_ln895_16_fu_1648_p2 <= "1" when (max_bin_count_16_V = ap_const_lv4_0) else "0";
    icmp_ln895_17_fu_1654_p2 <= "1" when (max_bin_count_17_V = ap_const_lv4_0) else "0";
    icmp_ln895_18_fu_1660_p2 <= "1" when (max_bin_count_18_V = ap_const_lv4_0) else "0";
    icmp_ln895_19_fu_1666_p2 <= "1" when (max_bin_count_19_V = ap_const_lv4_0) else "0";
    icmp_ln895_1_fu_1558_p2 <= "1" when (max_bin_count_1_V = ap_const_lv4_0) else "0";
    icmp_ln895_20_fu_1672_p2 <= "1" when (max_bin_count_20_V = ap_const_lv4_0) else "0";
    icmp_ln895_21_fu_1678_p2 <= "1" when (max_bin_count_21_V = ap_const_lv4_0) else "0";
    icmp_ln895_22_fu_1684_p2 <= "1" when (max_bin_count_22_V = ap_const_lv4_0) else "0";
    icmp_ln895_23_fu_1690_p2 <= "1" when (max_bin_count_23_V = ap_const_lv4_0) else "0";
    icmp_ln895_24_fu_1696_p2 <= "1" when (max_bin_count_24_V = ap_const_lv4_0) else "0";
    icmp_ln895_25_fu_1702_p2 <= "1" when (max_bin_count_25_V = ap_const_lv4_0) else "0";
    icmp_ln895_26_fu_1708_p2 <= "1" when (max_bin_count_26_V = ap_const_lv4_0) else "0";
    icmp_ln895_27_fu_1714_p2 <= "1" when (max_bin_count_27_V = ap_const_lv4_0) else "0";
    icmp_ln895_28_fu_1720_p2 <= "1" when (max_bin_count_28_V = ap_const_lv4_0) else "0";
    icmp_ln895_29_fu_1726_p2 <= "1" when (max_bin_count_29_V = ap_const_lv4_0) else "0";
    icmp_ln895_2_fu_1564_p2 <= "1" when (max_bin_count_2_V = ap_const_lv4_0) else "0";
    icmp_ln895_30_fu_1732_p2 <= "1" when (max_bin_count_30_V = ap_const_lv4_0) else "0";
    icmp_ln895_31_fu_1738_p2 <= "1" when (max_bin_count_31_V = ap_const_lv4_0) else "0";
    icmp_ln895_32_fu_1744_p2 <= "1" when (max_bin_count_32_V = ap_const_lv4_0) else "0";
    icmp_ln895_33_fu_1750_p2 <= "1" when (max_bin_count_33_V = ap_const_lv4_0) else "0";
    icmp_ln895_34_fu_1756_p2 <= "1" when (max_bin_count_34_V = ap_const_lv4_0) else "0";
    icmp_ln895_35_fu_1762_p2 <= "1" when (max_bin_count_35_V = ap_const_lv4_0) else "0";
    icmp_ln895_36_fu_1768_p2 <= "1" when (max_bin_count_36_V = ap_const_lv4_0) else "0";
    icmp_ln895_37_fu_1774_p2 <= "1" when (max_bin_count_37_V = ap_const_lv4_0) else "0";
    icmp_ln895_38_fu_1780_p2 <= "1" when (max_bin_count_38_V = ap_const_lv4_0) else "0";
    icmp_ln895_39_fu_1786_p2 <= "1" when (max_bin_count_39_V = ap_const_lv4_0) else "0";
    icmp_ln895_3_fu_1570_p2 <= "1" when (max_bin_count_3_V = ap_const_lv4_0) else "0";
    icmp_ln895_40_fu_1792_p2 <= "1" when (max_bin_count_40_V = ap_const_lv4_0) else "0";
    icmp_ln895_41_fu_1798_p2 <= "1" when (max_bin_count_41_V = ap_const_lv4_0) else "0";
    icmp_ln895_42_fu_1804_p2 <= "1" when (max_bin_count_42_V = ap_const_lv4_0) else "0";
    icmp_ln895_43_fu_1810_p2 <= "1" when (max_bin_count_43_V = ap_const_lv4_0) else "0";
    icmp_ln895_44_fu_1816_p2 <= "1" when (max_bin_count_44_V = ap_const_lv4_0) else "0";
    icmp_ln895_45_fu_1822_p2 <= "1" when (max_bin_count_45_V = ap_const_lv4_0) else "0";
    icmp_ln895_46_fu_1828_p2 <= "1" when (max_bin_count_46_V = ap_const_lv4_0) else "0";
    icmp_ln895_47_fu_1834_p2 <= "1" when (max_bin_count_47_V = ap_const_lv4_0) else "0";
    icmp_ln895_48_fu_1840_p2 <= "1" when (max_bin_count_48_V = ap_const_lv4_0) else "0";
    icmp_ln895_49_fu_1846_p2 <= "1" when (max_bin_count_49_V = ap_const_lv4_0) else "0";
    icmp_ln895_4_fu_1576_p2 <= "1" when (max_bin_count_4_V = ap_const_lv4_0) else "0";
    icmp_ln895_50_fu_1852_p2 <= "1" when (max_bin_count_50_V = ap_const_lv4_0) else "0";
    icmp_ln895_51_fu_1858_p2 <= "1" when (max_bin_count_51_V = ap_const_lv4_0) else "0";
    icmp_ln895_52_fu_1864_p2 <= "1" when (max_bin_count_52_V = ap_const_lv4_0) else "0";
    icmp_ln895_53_fu_1870_p2 <= "1" when (max_bin_count_53_V = ap_const_lv4_0) else "0";
    icmp_ln895_54_fu_1876_p2 <= "1" when (max_bin_count_54_V = ap_const_lv4_0) else "0";
    icmp_ln895_55_fu_1882_p2 <= "1" when (max_bin_count_55_V = ap_const_lv4_0) else "0";
    icmp_ln895_56_fu_1888_p2 <= "1" when (max_bin_count_56_V = ap_const_lv4_0) else "0";
    icmp_ln895_57_fu_1894_p2 <= "1" when (max_bin_count_57_V = ap_const_lv4_0) else "0";
    icmp_ln895_58_fu_1900_p2 <= "1" when (max_bin_count_58_V = ap_const_lv4_0) else "0";
    icmp_ln895_59_fu_1906_p2 <= "1" when (max_bin_count_59_V = ap_const_lv4_0) else "0";
    icmp_ln895_5_fu_2248_p2 <= "1" when (unsigned(res_max_bin_count_t_s_fu_4608_p3) > unsigned(res_max_bin_count_t_1_fu_4633_p3)) else "0";
    icmp_ln895_60_fu_1912_p2 <= "1" when (max_bin_count_60_V = ap_const_lv4_0) else "0";
    icmp_ln895_61_fu_1918_p2 <= "1" when (max_bin_count_61_V = ap_const_lv4_0) else "0";
    icmp_ln895_62_fu_1924_p2 <= "1" when (max_bin_count_62_V = ap_const_lv4_0) else "0";
    icmp_ln895_63_fu_1930_p2 <= "1" when (max_bin_count_63_V = ap_const_lv4_0) else "0";
    icmp_ln895_64_fu_1588_p2 <= "1" when (max_bin_count_6_V = ap_const_lv4_0) else "0";
    icmp_ln895_65_fu_1936_p2 <= "1" when (unsigned(max_bin_count_0_V) > unsigned(max_bin_count_32_V)) else "0";
    icmp_ln895_66_fu_1942_p2 <= "1" when (unsigned(max_bin_count_1_V) > unsigned(max_bin_count_33_V)) else "0";
    icmp_ln895_67_fu_1948_p2 <= "1" when (unsigned(max_bin_count_2_V) > unsigned(max_bin_count_34_V)) else "0";
    icmp_ln895_68_fu_1954_p2 <= "1" when (unsigned(max_bin_count_3_V) > unsigned(max_bin_count_35_V)) else "0";
    icmp_ln895_69_fu_1960_p2 <= "1" when (unsigned(max_bin_count_4_V) > unsigned(max_bin_count_36_V)) else "0";
    icmp_ln895_6_fu_1582_p2 <= "1" when (max_bin_count_5_V = ap_const_lv4_0) else "0";
    icmp_ln895_70_fu_1966_p2 <= "1" when (unsigned(max_bin_count_5_V) > unsigned(max_bin_count_37_V)) else "0";
    icmp_ln895_71_fu_1972_p2 <= "1" when (unsigned(max_bin_count_6_V) > unsigned(max_bin_count_38_V)) else "0";
    icmp_ln895_72_fu_1978_p2 <= "1" when (unsigned(max_bin_count_7_V) > unsigned(max_bin_count_39_V)) else "0";
    icmp_ln895_73_fu_1984_p2 <= "1" when (unsigned(max_bin_count_8_V) > unsigned(max_bin_count_40_V)) else "0";
    icmp_ln895_74_fu_1990_p2 <= "1" when (unsigned(max_bin_count_9_V) > unsigned(max_bin_count_41_V)) else "0";
    icmp_ln895_75_fu_1996_p2 <= "1" when (unsigned(max_bin_count_10_V) > unsigned(max_bin_count_42_V)) else "0";
    icmp_ln895_76_fu_2002_p2 <= "1" when (unsigned(max_bin_count_11_V) > unsigned(max_bin_count_43_V)) else "0";
    icmp_ln895_77_fu_2008_p2 <= "1" when (unsigned(max_bin_count_12_V) > unsigned(max_bin_count_44_V)) else "0";
    icmp_ln895_78_fu_2014_p2 <= "1" when (unsigned(max_bin_count_13_V) > unsigned(max_bin_count_45_V)) else "0";
    icmp_ln895_79_fu_2020_p2 <= "1" when (unsigned(max_bin_count_14_V) > unsigned(max_bin_count_46_V)) else "0";
    icmp_ln895_7_fu_1594_p2 <= "1" when (max_bin_count_7_V = ap_const_lv4_0) else "0";
    icmp_ln895_80_fu_2026_p2 <= "1" when (unsigned(max_bin_count_15_V) > unsigned(max_bin_count_47_V)) else "0";
    icmp_ln895_81_fu_2032_p2 <= "1" when (unsigned(max_bin_count_16_V) > unsigned(max_bin_count_48_V)) else "0";
    icmp_ln895_82_fu_2038_p2 <= "1" when (unsigned(max_bin_count_17_V) > unsigned(max_bin_count_49_V)) else "0";
    icmp_ln895_83_fu_2044_p2 <= "1" when (unsigned(max_bin_count_18_V) > unsigned(max_bin_count_50_V)) else "0";
    icmp_ln895_84_fu_2050_p2 <= "1" when (unsigned(max_bin_count_19_V) > unsigned(max_bin_count_51_V)) else "0";
    icmp_ln895_85_fu_2056_p2 <= "1" when (unsigned(max_bin_count_20_V) > unsigned(max_bin_count_52_V)) else "0";
    icmp_ln895_86_fu_2062_p2 <= "1" when (unsigned(max_bin_count_21_V) > unsigned(max_bin_count_53_V)) else "0";
    icmp_ln895_87_fu_2068_p2 <= "1" when (unsigned(max_bin_count_22_V) > unsigned(max_bin_count_54_V)) else "0";
    icmp_ln895_88_fu_2074_p2 <= "1" when (unsigned(max_bin_count_23_V) > unsigned(max_bin_count_55_V)) else "0";
    icmp_ln895_89_fu_2080_p2 <= "1" when (unsigned(max_bin_count_24_V) > unsigned(max_bin_count_56_V)) else "0";
    icmp_ln895_8_fu_1600_p2 <= "1" when (max_bin_count_8_V = ap_const_lv4_0) else "0";
    icmp_ln895_90_fu_2086_p2 <= "1" when (unsigned(max_bin_count_25_V) > unsigned(max_bin_count_57_V)) else "0";
    icmp_ln895_91_fu_2092_p2 <= "1" when (unsigned(max_bin_count_26_V) > unsigned(max_bin_count_58_V)) else "0";
    icmp_ln895_92_fu_2098_p2 <= "1" when (unsigned(max_bin_count_27_V) > unsigned(max_bin_count_59_V)) else "0";
    icmp_ln895_93_fu_2104_p2 <= "1" when (unsigned(max_bin_count_28_V) > unsigned(max_bin_count_60_V)) else "0";
    icmp_ln895_94_fu_2110_p2 <= "1" when (unsigned(max_bin_count_29_V) > unsigned(max_bin_count_61_V)) else "0";
    icmp_ln895_95_fu_2116_p2 <= "1" when (unsigned(max_bin_count_30_V) > unsigned(max_bin_count_62_V)) else "0";
    icmp_ln895_96_fu_2122_p2 <= "1" when (unsigned(max_bin_count_31_V) > unsigned(max_bin_count_63_V)) else "0";
    icmp_ln895_97_fu_2128_p2 <= "1" when (unsigned(select_ln432_2_fu_2772_p3) > unsigned(select_ln432_50_fu_3044_p3)) else "0";
    icmp_ln895_98_fu_2132_p2 <= "1" when (unsigned(select_ln432_5_fu_2789_p3) > unsigned(select_ln432_53_fu_3061_p3)) else "0";
    icmp_ln895_99_fu_2136_p2 <= "1" when (unsigned(select_ln432_8_fu_2806_p3) > unsigned(select_ln432_56_fu_3078_p3)) else "0";
    icmp_ln895_9_fu_1606_p2 <= "1" when (max_bin_count_9_V = ap_const_lv4_0) else "0";
    icmp_ln895_fu_1552_p2 <= "1" when (max_bin_count_0_V = ap_const_lv4_0) else "0";
    p_Val2_2_fu_4682_p2 <= (t0_V_fu_4674_p3 or ap_const_lv9_2);
    p_Val2_4_fu_4725_p2 <= (shl_ln_fu_4717_p3 or ap_const_lv12_10);
    res_max_bin_count_V <= res_max_bin_count_V_1_data_reg;

    res_max_bin_count_V_1_ack_in_assign_proc : process(res_max_bin_count_V_1_vld_reg)
    begin
        if (((res_max_bin_count_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_1)))) then 
            res_max_bin_count_V_1_ack_in <= ap_const_logic_1;
        else 
            res_max_bin_count_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    res_max_bin_count_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_max_bin_count_V_1_vld_in <= ap_const_logic_1;
        else 
            res_max_bin_count_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    res_max_bin_count_V_ap_vld <= res_max_bin_count_V_1_vld_reg;
    res_max_bin_count_t_1_fu_4633_p3 <= 
        select_ln486_5_fu_4547_p3 when (icmp_ln895_126_fu_2244_p2(0) = '1') else 
        select_ln486_11_fu_4593_p3;
    res_max_bin_count_t_2_fu_4642_p3 <= 
        res_max_bin_count_t_s_fu_4608_p3 when (icmp_ln895_5_fu_2248_p2(0) = '1') else 
        res_max_bin_count_t_1_fu_4633_p3;
    res_max_bin_count_t_s_fu_4608_p3 <= 
        select_ln486_2_fu_4524_p3 when (icmp_ln895_125_fu_2240_p2(0) = '1') else 
        select_ln486_8_fu_4570_p3;
    res_max_bin_r_V <= res_max_bin_r_V_1_data_reg;

    res_max_bin_r_V_1_ack_in_assign_proc : process(res_max_bin_r_V_1_vld_reg)
    begin
        if (((res_max_bin_r_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_1)))) then 
            res_max_bin_r_V_1_ack_in <= ap_const_logic_1;
        else 
            res_max_bin_r_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    res_max_bin_r_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_max_bin_r_V_1_vld_in <= ap_const_logic_1;
        else 
            res_max_bin_r_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    res_max_bin_r_V_ap_vld <= res_max_bin_r_V_1_vld_reg;
    res_max_bin_r_t_V_1_fu_4625_p3 <= 
        select_ln486_4_fu_4539_p3 when (icmp_ln895_126_fu_2244_p2(0) = '1') else 
        select_ln486_10_fu_4585_p3;
    res_max_bin_r_t_V_2_fu_4662_p3 <= 
        res_max_bin_r_t_V_reg_5551 when (icmp_ln895_5_reg_5566(0) = '1') else 
        res_max_bin_r_t_V_1_reg_5561;
    res_max_bin_r_t_V_fu_4600_p3 <= 
        select_ln486_1_fu_4516_p3 when (icmp_ln895_125_fu_2240_p2(0) = '1') else 
        select_ln486_7_fu_4562_p3;
    res_max_bin_theta_V <= res_max_bin_theta_V_1_data_reg;

    res_max_bin_theta_V_1_ack_in_assign_proc : process(res_max_bin_theta_V_1_vld_reg)
    begin
        if (((res_max_bin_theta_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_1)))) then 
            res_max_bin_theta_V_1_ack_in <= ap_const_logic_1;
        else 
            res_max_bin_theta_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    res_max_bin_theta_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_max_bin_theta_V_1_vld_in <= ap_const_logic_1;
        else 
            res_max_bin_theta_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    res_max_bin_theta_V_ap_vld <= res_max_bin_theta_V_1_vld_reg;
    res_max_bin_theta_t_1_fu_4617_p3 <= 
        select_ln486_3_fu_4531_p3 when (icmp_ln895_126_fu_2244_p2(0) = '1') else 
        select_ln486_9_fu_4577_p3;
    res_max_bin_theta_t_2_fu_4655_p3 <= 
        res_max_bin_theta_t_s_fu_4650_p3 when (icmp_ln895_5_reg_5566(0) = '1') else 
        res_max_bin_theta_t_1_reg_5556;
    res_max_bin_theta_t_s_fu_4650_p3 <= 
        select_ln486_reg_5536 when (icmp_ln895_125_reg_5546(0) = '1') else 
        select_ln486_6_reg_5541;
    select_ln414_100_fu_3930_p3 <= 
        ap_const_lv7_72 when (icmp_ln895_50_reg_5002(0) = '1') else 
        ap_const_lv7_32;
    select_ln414_101_fu_2652_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_50_fu_1852_p2(0) = '1') else 
        max_bin_r_50_V;
    select_ln414_102_fu_3937_p3 <= 
        ap_const_lv7_73 when (icmp_ln895_51_reg_5007(0) = '1') else 
        ap_const_lv7_33;
    select_ln414_103_fu_2660_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_51_fu_1858_p2(0) = '1') else 
        max_bin_r_51_V;
    select_ln414_104_fu_3944_p3 <= 
        ap_const_lv7_74 when (icmp_ln895_52_reg_5012(0) = '1') else 
        ap_const_lv7_34;
    select_ln414_105_fu_2668_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_52_fu_1864_p2(0) = '1') else 
        max_bin_r_52_V;
    select_ln414_106_fu_3951_p3 <= 
        ap_const_lv7_75 when (icmp_ln895_53_reg_5017(0) = '1') else 
        ap_const_lv7_35;
    select_ln414_107_fu_2676_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_53_fu_1870_p2(0) = '1') else 
        max_bin_r_53_V;
    select_ln414_108_fu_3958_p3 <= 
        ap_const_lv7_76 when (icmp_ln895_54_reg_5022(0) = '1') else 
        ap_const_lv7_36;
    select_ln414_109_fu_2684_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_54_fu_1876_p2(0) = '1') else 
        max_bin_r_54_V;
    select_ln414_10_fu_3615_p3 <= 
        ap_const_lv7_45 when (icmp_ln895_6_reg_4777(0) = '1') else 
        ap_const_lv7_5;
    select_ln414_110_fu_3965_p3 <= 
        ap_const_lv7_77 when (icmp_ln895_55_reg_5027(0) = '1') else 
        ap_const_lv7_37;
    select_ln414_111_fu_2692_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_55_fu_1882_p2(0) = '1') else 
        max_bin_r_55_V;
    select_ln414_112_fu_3972_p3 <= 
        ap_const_lv7_78 when (icmp_ln895_56_reg_5032(0) = '1') else 
        ap_const_lv7_38;
    select_ln414_113_fu_2700_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_56_fu_1888_p2(0) = '1') else 
        max_bin_r_56_V;
    select_ln414_114_fu_3979_p3 <= 
        ap_const_lv7_79 when (icmp_ln895_57_reg_5037(0) = '1') else 
        ap_const_lv7_39;
    select_ln414_115_fu_2708_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_57_fu_1894_p2(0) = '1') else 
        max_bin_r_57_V;
    select_ln414_116_fu_3986_p3 <= 
        ap_const_lv7_7A when (icmp_ln895_58_reg_5042(0) = '1') else 
        ap_const_lv7_3A;
    select_ln414_117_fu_2716_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_58_fu_1900_p2(0) = '1') else 
        max_bin_r_58_V;
    select_ln414_118_fu_3993_p3 <= 
        ap_const_lv7_7B when (icmp_ln895_59_reg_5047(0) = '1') else 
        ap_const_lv7_3B;
    select_ln414_119_fu_2724_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_59_fu_1906_p2(0) = '1') else 
        max_bin_r_59_V;
    select_ln414_11_fu_2292_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_6_fu_1582_p2(0) = '1') else 
        max_bin_r_5_V;
    select_ln414_120_fu_4000_p3 <= 
        ap_const_lv7_7C when (icmp_ln895_60_reg_5052(0) = '1') else 
        ap_const_lv7_3C;
    select_ln414_121_fu_2732_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_60_fu_1912_p2(0) = '1') else 
        max_bin_r_60_V;
    select_ln414_122_fu_4007_p3 <= 
        ap_const_lv7_7D when (icmp_ln895_61_reg_5057(0) = '1') else 
        ap_const_lv7_3D;
    select_ln414_123_fu_2740_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_61_fu_1918_p2(0) = '1') else 
        max_bin_r_61_V;
    select_ln414_124_fu_4014_p3 <= 
        ap_const_lv7_7E when (icmp_ln895_62_reg_5062(0) = '1') else 
        ap_const_lv7_3E;
    select_ln414_125_fu_2748_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_62_fu_1924_p2(0) = '1') else 
        max_bin_r_62_V;
    select_ln414_126_fu_4021_p3 <= 
        ap_const_lv7_7F when (icmp_ln895_63_reg_5067(0) = '1') else 
        ap_const_lv7_3F;
    select_ln414_127_fu_2756_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_63_fu_1930_p2(0) = '1') else 
        max_bin_r_63_V;
    select_ln414_12_fu_3622_p3 <= 
        ap_const_lv7_46 when (icmp_ln895_64_reg_4782(0) = '1') else 
        ap_const_lv7_6;
    select_ln414_13_fu_2300_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_64_fu_1588_p2(0) = '1') else 
        max_bin_r_6_V;
    select_ln414_14_fu_3629_p3 <= 
        ap_const_lv7_47 when (icmp_ln895_7_reg_4787(0) = '1') else 
        ap_const_lv7_7;
    select_ln414_15_fu_2308_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_7_fu_1594_p2(0) = '1') else 
        max_bin_r_7_V;
    select_ln414_16_fu_3636_p3 <= 
        ap_const_lv7_48 when (icmp_ln895_8_reg_4792(0) = '1') else 
        ap_const_lv7_8;
    select_ln414_17_fu_2316_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_8_fu_1600_p2(0) = '1') else 
        max_bin_r_8_V;
    select_ln414_18_fu_3643_p3 <= 
        ap_const_lv7_49 when (icmp_ln895_9_reg_4797(0) = '1') else 
        ap_const_lv7_9;
    select_ln414_19_fu_2324_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_9_fu_1606_p2(0) = '1') else 
        max_bin_r_9_V;
    select_ln414_1_fu_2252_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_fu_1552_p2(0) = '1') else 
        max_bin_r_0_V;
    select_ln414_20_fu_3650_p3 <= 
        ap_const_lv7_4A when (icmp_ln895_10_reg_4802(0) = '1') else 
        ap_const_lv7_A;
    select_ln414_21_fu_2332_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_10_fu_1612_p2(0) = '1') else 
        max_bin_r_10_V;
    select_ln414_22_fu_3657_p3 <= 
        ap_const_lv7_4B when (icmp_ln895_11_reg_4807(0) = '1') else 
        ap_const_lv7_B;
    select_ln414_23_fu_2340_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_11_fu_1618_p2(0) = '1') else 
        max_bin_r_11_V;
    select_ln414_24_fu_3664_p3 <= 
        ap_const_lv7_4C when (icmp_ln895_12_reg_4812(0) = '1') else 
        ap_const_lv7_C;
    select_ln414_25_fu_2348_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_12_fu_1624_p2(0) = '1') else 
        max_bin_r_12_V;
    select_ln414_26_fu_3671_p3 <= 
        ap_const_lv7_4D when (icmp_ln895_13_reg_4817(0) = '1') else 
        ap_const_lv7_D;
    select_ln414_27_fu_2356_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_13_fu_1630_p2(0) = '1') else 
        max_bin_r_13_V;
    select_ln414_28_fu_3678_p3 <= 
        ap_const_lv7_4E when (icmp_ln895_14_reg_4822(0) = '1') else 
        ap_const_lv7_E;
    select_ln414_29_fu_2364_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_14_fu_1636_p2(0) = '1') else 
        max_bin_r_14_V;
    select_ln414_2_fu_3587_p3 <= 
        ap_const_lv7_41 when (icmp_ln895_1_reg_4757(0) = '1') else 
        ap_const_lv7_1;
    select_ln414_30_fu_3685_p3 <= 
        ap_const_lv7_4F when (icmp_ln895_15_reg_4827(0) = '1') else 
        ap_const_lv7_F;
    select_ln414_31_fu_2372_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_15_fu_1642_p2(0) = '1') else 
        max_bin_r_15_V;
    select_ln414_32_fu_3692_p3 <= 
        ap_const_lv7_50 when (icmp_ln895_16_reg_4832(0) = '1') else 
        ap_const_lv7_10;
    select_ln414_33_fu_2380_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_16_fu_1648_p2(0) = '1') else 
        max_bin_r_16_V;
    select_ln414_34_fu_3699_p3 <= 
        ap_const_lv7_51 when (icmp_ln895_17_reg_4837(0) = '1') else 
        ap_const_lv7_11;
    select_ln414_35_fu_2388_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_17_fu_1654_p2(0) = '1') else 
        max_bin_r_17_V;
    select_ln414_36_fu_3706_p3 <= 
        ap_const_lv7_52 when (icmp_ln895_18_reg_4842(0) = '1') else 
        ap_const_lv7_12;
    select_ln414_37_fu_2396_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_18_fu_1660_p2(0) = '1') else 
        max_bin_r_18_V;
    select_ln414_38_fu_3713_p3 <= 
        ap_const_lv7_53 when (icmp_ln895_19_reg_4847(0) = '1') else 
        ap_const_lv7_13;
    select_ln414_39_fu_2404_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_19_fu_1666_p2(0) = '1') else 
        max_bin_r_19_V;
    select_ln414_3_fu_2260_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_1_fu_1558_p2(0) = '1') else 
        max_bin_r_1_V;
    select_ln414_40_fu_3720_p3 <= 
        ap_const_lv7_54 when (icmp_ln895_20_reg_4852(0) = '1') else 
        ap_const_lv7_14;
    select_ln414_41_fu_2412_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_20_fu_1672_p2(0) = '1') else 
        max_bin_r_20_V;
    select_ln414_42_fu_3727_p3 <= 
        ap_const_lv7_55 when (icmp_ln895_21_reg_4857(0) = '1') else 
        ap_const_lv7_15;
    select_ln414_43_fu_2420_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_21_fu_1678_p2(0) = '1') else 
        max_bin_r_21_V;
    select_ln414_44_fu_3734_p3 <= 
        ap_const_lv7_56 when (icmp_ln895_22_reg_4862(0) = '1') else 
        ap_const_lv7_16;
    select_ln414_45_fu_2428_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_22_fu_1684_p2(0) = '1') else 
        max_bin_r_22_V;
    select_ln414_46_fu_3741_p3 <= 
        ap_const_lv7_57 when (icmp_ln895_23_reg_4867(0) = '1') else 
        ap_const_lv7_17;
    select_ln414_47_fu_2436_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_23_fu_1690_p2(0) = '1') else 
        max_bin_r_23_V;
    select_ln414_48_fu_3748_p3 <= 
        ap_const_lv7_58 when (icmp_ln895_24_reg_4872(0) = '1') else 
        ap_const_lv7_18;
    select_ln414_49_fu_2444_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_24_fu_1696_p2(0) = '1') else 
        max_bin_r_24_V;
    select_ln414_4_fu_3594_p3 <= 
        ap_const_lv7_42 when (icmp_ln895_2_reg_4762(0) = '1') else 
        ap_const_lv7_2;
    select_ln414_50_fu_3755_p3 <= 
        ap_const_lv7_59 when (icmp_ln895_25_reg_4877(0) = '1') else 
        ap_const_lv7_19;
    select_ln414_51_fu_2452_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_25_fu_1702_p2(0) = '1') else 
        max_bin_r_25_V;
    select_ln414_52_fu_3762_p3 <= 
        ap_const_lv7_5A when (icmp_ln895_26_reg_4882(0) = '1') else 
        ap_const_lv7_1A;
    select_ln414_53_fu_2460_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_26_fu_1708_p2(0) = '1') else 
        max_bin_r_26_V;
    select_ln414_54_fu_3769_p3 <= 
        ap_const_lv7_5B when (icmp_ln895_27_reg_4887(0) = '1') else 
        ap_const_lv7_1B;
    select_ln414_55_fu_2468_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_27_fu_1714_p2(0) = '1') else 
        max_bin_r_27_V;
    select_ln414_56_fu_3776_p3 <= 
        ap_const_lv7_5C when (icmp_ln895_28_reg_4892(0) = '1') else 
        ap_const_lv7_1C;
    select_ln414_57_fu_2476_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_28_fu_1720_p2(0) = '1') else 
        max_bin_r_28_V;
    select_ln414_58_fu_3783_p3 <= 
        ap_const_lv7_5D when (icmp_ln895_29_reg_4897(0) = '1') else 
        ap_const_lv7_1D;
    select_ln414_59_fu_2484_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_29_fu_1726_p2(0) = '1') else 
        max_bin_r_29_V;
    select_ln414_5_fu_2268_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_2_fu_1564_p2(0) = '1') else 
        max_bin_r_2_V;
    select_ln414_60_fu_3790_p3 <= 
        ap_const_lv7_5E when (icmp_ln895_30_reg_4902(0) = '1') else 
        ap_const_lv7_1E;
    select_ln414_61_fu_2492_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_30_fu_1732_p2(0) = '1') else 
        max_bin_r_30_V;
    select_ln414_62_fu_3797_p3 <= 
        ap_const_lv7_5F when (icmp_ln895_31_reg_4907(0) = '1') else 
        ap_const_lv7_1F;
    select_ln414_63_fu_2500_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_31_fu_1738_p2(0) = '1') else 
        max_bin_r_31_V;
    select_ln414_64_fu_3804_p3 <= 
        ap_const_lv7_60 when (icmp_ln895_32_reg_4912(0) = '1') else 
        ap_const_lv7_20;
    select_ln414_65_fu_2508_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_32_fu_1744_p2(0) = '1') else 
        max_bin_r_32_V;
    select_ln414_66_fu_3811_p3 <= 
        ap_const_lv7_61 when (icmp_ln895_33_reg_4917(0) = '1') else 
        ap_const_lv7_21;
    select_ln414_67_fu_2516_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_33_fu_1750_p2(0) = '1') else 
        max_bin_r_33_V;
    select_ln414_68_fu_3818_p3 <= 
        ap_const_lv7_62 when (icmp_ln895_34_reg_4922(0) = '1') else 
        ap_const_lv7_22;
    select_ln414_69_fu_2524_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_34_fu_1756_p2(0) = '1') else 
        max_bin_r_34_V;
    select_ln414_6_fu_3601_p3 <= 
        ap_const_lv7_43 when (icmp_ln895_3_reg_4767(0) = '1') else 
        ap_const_lv7_3;
    select_ln414_70_fu_3825_p3 <= 
        ap_const_lv7_63 when (icmp_ln895_35_reg_4927(0) = '1') else 
        ap_const_lv7_23;
    select_ln414_71_fu_2532_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_35_fu_1762_p2(0) = '1') else 
        max_bin_r_35_V;
    select_ln414_72_fu_3832_p3 <= 
        ap_const_lv7_64 when (icmp_ln895_36_reg_4932(0) = '1') else 
        ap_const_lv7_24;
    select_ln414_73_fu_2540_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_36_fu_1768_p2(0) = '1') else 
        max_bin_r_36_V;
    select_ln414_74_fu_3839_p3 <= 
        ap_const_lv7_65 when (icmp_ln895_37_reg_4937(0) = '1') else 
        ap_const_lv7_25;
    select_ln414_75_fu_2548_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_37_fu_1774_p2(0) = '1') else 
        max_bin_r_37_V;
    select_ln414_76_fu_3846_p3 <= 
        ap_const_lv7_66 when (icmp_ln895_38_reg_4942(0) = '1') else 
        ap_const_lv7_26;
    select_ln414_77_fu_2556_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_38_fu_1780_p2(0) = '1') else 
        max_bin_r_38_V;
    select_ln414_78_fu_3853_p3 <= 
        ap_const_lv7_67 when (icmp_ln895_39_reg_4947(0) = '1') else 
        ap_const_lv7_27;
    select_ln414_79_fu_2564_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_39_fu_1786_p2(0) = '1') else 
        max_bin_r_39_V;
    select_ln414_7_fu_2276_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_3_fu_1570_p2(0) = '1') else 
        max_bin_r_3_V;
    select_ln414_80_fu_3860_p3 <= 
        ap_const_lv7_68 when (icmp_ln895_40_reg_4952(0) = '1') else 
        ap_const_lv7_28;
    select_ln414_81_fu_2572_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_40_fu_1792_p2(0) = '1') else 
        max_bin_r_40_V;
    select_ln414_82_fu_3867_p3 <= 
        ap_const_lv7_69 when (icmp_ln895_41_reg_4957(0) = '1') else 
        ap_const_lv7_29;
    select_ln414_83_fu_2580_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_41_fu_1798_p2(0) = '1') else 
        max_bin_r_41_V;
    select_ln414_84_fu_3874_p3 <= 
        ap_const_lv7_6A when (icmp_ln895_42_reg_4962(0) = '1') else 
        ap_const_lv7_2A;
    select_ln414_85_fu_2588_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_42_fu_1804_p2(0) = '1') else 
        max_bin_r_42_V;
    select_ln414_86_fu_3881_p3 <= 
        ap_const_lv7_6B when (icmp_ln895_43_reg_4967(0) = '1') else 
        ap_const_lv7_2B;
    select_ln414_87_fu_2596_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_43_fu_1810_p2(0) = '1') else 
        max_bin_r_43_V;
    select_ln414_88_fu_3888_p3 <= 
        ap_const_lv7_6C when (icmp_ln895_44_reg_4972(0) = '1') else 
        ap_const_lv7_2C;
    select_ln414_89_fu_2604_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_44_fu_1816_p2(0) = '1') else 
        max_bin_r_44_V;
    select_ln414_8_fu_3608_p3 <= 
        ap_const_lv7_44 when (icmp_ln895_4_reg_4772(0) = '1') else 
        ap_const_lv7_4;
    select_ln414_90_fu_3895_p3 <= 
        ap_const_lv7_6D when (icmp_ln895_45_reg_4977(0) = '1') else 
        ap_const_lv7_2D;
    select_ln414_91_fu_2612_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_45_fu_1822_p2(0) = '1') else 
        max_bin_r_45_V;
    select_ln414_92_fu_3902_p3 <= 
        ap_const_lv7_6E when (icmp_ln895_46_reg_4982(0) = '1') else 
        ap_const_lv7_2E;
    select_ln414_93_fu_2620_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_46_fu_1828_p2(0) = '1') else 
        max_bin_r_46_V;
    select_ln414_94_fu_3909_p3 <= 
        ap_const_lv7_6F when (icmp_ln895_47_reg_4987(0) = '1') else 
        ap_const_lv7_2F;
    select_ln414_95_fu_2628_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_47_fu_1834_p2(0) = '1') else 
        max_bin_r_47_V;
    select_ln414_96_fu_3916_p3 <= 
        ap_const_lv7_70 when (icmp_ln895_48_reg_4992(0) = '1') else 
        ap_const_lv7_30;
    select_ln414_97_fu_2636_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_48_fu_1840_p2(0) = '1') else 
        max_bin_r_48_V;
    select_ln414_98_fu_3923_p3 <= 
        ap_const_lv7_71 when (icmp_ln895_49_reg_4997(0) = '1') else 
        ap_const_lv7_31;
    select_ln414_99_fu_2644_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_49_fu_1846_p2(0) = '1') else 
        max_bin_r_49_V;
    select_ln414_9_fu_2284_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_4_fu_1576_p2(0) = '1') else 
        max_bin_r_4_V;
    select_ln414_fu_3580_p3 <= 
        ap_const_lv7_40 when (icmp_ln895_reg_4752(0) = '1') else 
        ap_const_lv7_0;
    select_ln432_10_fu_2815_p3 <= 
        select_ln414_7_fu_2276_p3 when (icmp_ln895_68_fu_1954_p2(0) = '1') else 
        select_ln414_71_fu_2532_p3;
    select_ln432_11_fu_2823_p3 <= 
        max_bin_count_3_V when (icmp_ln895_68_fu_1954_p2(0) = '1') else 
        max_bin_count_35_V;
    select_ln432_12_fu_4056_p3 <= 
        select_ln414_8_fu_3608_p3 when (icmp_ln895_69_reg_5112(0) = '1') else 
        select_ln414_72_fu_3832_p3;
    select_ln432_13_fu_2832_p3 <= 
        select_ln414_9_fu_2284_p3 when (icmp_ln895_69_fu_1960_p2(0) = '1') else 
        select_ln414_73_fu_2540_p3;
    select_ln432_14_fu_2840_p3 <= 
        max_bin_count_4_V when (icmp_ln895_69_fu_1960_p2(0) = '1') else 
        max_bin_count_36_V;
    select_ln432_15_fu_4063_p3 <= 
        select_ln414_10_fu_3615_p3 when (icmp_ln895_70_reg_5122(0) = '1') else 
        select_ln414_74_fu_3839_p3;
    select_ln432_16_fu_2849_p3 <= 
        select_ln414_11_fu_2292_p3 when (icmp_ln895_70_fu_1966_p2(0) = '1') else 
        select_ln414_75_fu_2548_p3;
    select_ln432_17_fu_2857_p3 <= 
        max_bin_count_5_V when (icmp_ln895_70_fu_1966_p2(0) = '1') else 
        max_bin_count_37_V;
    select_ln432_18_fu_4070_p3 <= 
        select_ln414_12_fu_3622_p3 when (icmp_ln895_71_reg_5132(0) = '1') else 
        select_ln414_76_fu_3846_p3;
    select_ln432_19_fu_2866_p3 <= 
        select_ln414_13_fu_2300_p3 when (icmp_ln895_71_fu_1972_p2(0) = '1') else 
        select_ln414_77_fu_2556_p3;
    select_ln432_1_fu_2764_p3 <= 
        select_ln414_1_fu_2252_p3 when (icmp_ln895_65_fu_1936_p2(0) = '1') else 
        select_ln414_65_fu_2508_p3;
    select_ln432_20_fu_2874_p3 <= 
        max_bin_count_6_V when (icmp_ln895_71_fu_1972_p2(0) = '1') else 
        max_bin_count_38_V;
    select_ln432_21_fu_4077_p3 <= 
        select_ln414_14_fu_3629_p3 when (icmp_ln895_72_reg_5142(0) = '1') else 
        select_ln414_78_fu_3853_p3;
    select_ln432_22_fu_2883_p3 <= 
        select_ln414_15_fu_2308_p3 when (icmp_ln895_72_fu_1978_p2(0) = '1') else 
        select_ln414_79_fu_2564_p3;
    select_ln432_23_fu_2891_p3 <= 
        max_bin_count_7_V when (icmp_ln895_72_fu_1978_p2(0) = '1') else 
        max_bin_count_39_V;
    select_ln432_24_fu_4084_p3 <= 
        select_ln414_16_fu_3636_p3 when (icmp_ln895_73_reg_5152(0) = '1') else 
        select_ln414_80_fu_3860_p3;
    select_ln432_25_fu_2900_p3 <= 
        select_ln414_17_fu_2316_p3 when (icmp_ln895_73_fu_1984_p2(0) = '1') else 
        select_ln414_81_fu_2572_p3;
    select_ln432_26_fu_2908_p3 <= 
        max_bin_count_8_V when (icmp_ln895_73_fu_1984_p2(0) = '1') else 
        max_bin_count_40_V;
    select_ln432_27_fu_4091_p3 <= 
        select_ln414_18_fu_3643_p3 when (icmp_ln895_74_reg_5157(0) = '1') else 
        select_ln414_82_fu_3867_p3;
    select_ln432_28_fu_2917_p3 <= 
        select_ln414_19_fu_2324_p3 when (icmp_ln895_74_fu_1990_p2(0) = '1') else 
        select_ln414_83_fu_2580_p3;
    select_ln432_29_fu_2925_p3 <= 
        max_bin_count_9_V when (icmp_ln895_74_fu_1990_p2(0) = '1') else 
        max_bin_count_41_V;
    select_ln432_2_fu_2772_p3 <= 
        max_bin_count_0_V when (icmp_ln895_65_fu_1936_p2(0) = '1') else 
        max_bin_count_32_V;
    select_ln432_30_fu_4098_p3 <= 
        select_ln414_20_fu_3650_p3 when (icmp_ln895_75_reg_5162(0) = '1') else 
        select_ln414_84_fu_3874_p3;
    select_ln432_31_fu_2934_p3 <= 
        select_ln414_21_fu_2332_p3 when (icmp_ln895_75_fu_1996_p2(0) = '1') else 
        select_ln414_85_fu_2588_p3;
    select_ln432_32_fu_2942_p3 <= 
        max_bin_count_10_V when (icmp_ln895_75_fu_1996_p2(0) = '1') else 
        max_bin_count_42_V;
    select_ln432_33_fu_4105_p3 <= 
        select_ln414_22_fu_3657_p3 when (icmp_ln895_76_reg_5167(0) = '1') else 
        select_ln414_86_fu_3881_p3;
    select_ln432_34_fu_2951_p3 <= 
        select_ln414_23_fu_2340_p3 when (icmp_ln895_76_fu_2002_p2(0) = '1') else 
        select_ln414_87_fu_2596_p3;
    select_ln432_35_fu_2959_p3 <= 
        max_bin_count_11_V when (icmp_ln895_76_fu_2002_p2(0) = '1') else 
        max_bin_count_43_V;
    select_ln432_36_fu_4112_p3 <= 
        select_ln414_24_fu_3664_p3 when (icmp_ln895_77_reg_5172(0) = '1') else 
        select_ln414_88_fu_3888_p3;
    select_ln432_37_fu_2968_p3 <= 
        select_ln414_25_fu_2348_p3 when (icmp_ln895_77_fu_2008_p2(0) = '1') else 
        select_ln414_89_fu_2604_p3;
    select_ln432_38_fu_2976_p3 <= 
        max_bin_count_12_V when (icmp_ln895_77_fu_2008_p2(0) = '1') else 
        max_bin_count_44_V;
    select_ln432_39_fu_4119_p3 <= 
        select_ln414_26_fu_3671_p3 when (icmp_ln895_78_reg_5177(0) = '1') else 
        select_ln414_90_fu_3895_p3;
    select_ln432_3_fu_4035_p3 <= 
        select_ln414_2_fu_3587_p3 when (icmp_ln895_66_reg_5082(0) = '1') else 
        select_ln414_66_fu_3811_p3;
    select_ln432_40_fu_2985_p3 <= 
        select_ln414_27_fu_2356_p3 when (icmp_ln895_78_fu_2014_p2(0) = '1') else 
        select_ln414_91_fu_2612_p3;
    select_ln432_41_fu_2993_p3 <= 
        max_bin_count_13_V when (icmp_ln895_78_fu_2014_p2(0) = '1') else 
        max_bin_count_45_V;
    select_ln432_42_fu_4126_p3 <= 
        select_ln414_28_fu_3678_p3 when (icmp_ln895_79_reg_5182(0) = '1') else 
        select_ln414_92_fu_3902_p3;
    select_ln432_43_fu_3002_p3 <= 
        select_ln414_29_fu_2364_p3 when (icmp_ln895_79_fu_2020_p2(0) = '1') else 
        select_ln414_93_fu_2620_p3;
    select_ln432_44_fu_3010_p3 <= 
        max_bin_count_14_V when (icmp_ln895_79_fu_2020_p2(0) = '1') else 
        max_bin_count_46_V;
    select_ln432_45_fu_4133_p3 <= 
        select_ln414_30_fu_3685_p3 when (icmp_ln895_80_reg_5187(0) = '1') else 
        select_ln414_94_fu_3909_p3;
    select_ln432_46_fu_3019_p3 <= 
        select_ln414_31_fu_2372_p3 when (icmp_ln895_80_fu_2026_p2(0) = '1') else 
        select_ln414_95_fu_2628_p3;
    select_ln432_47_fu_3027_p3 <= 
        max_bin_count_15_V when (icmp_ln895_80_fu_2026_p2(0) = '1') else 
        max_bin_count_47_V;
    select_ln432_48_fu_4140_p3 <= 
        select_ln414_32_fu_3692_p3 when (icmp_ln895_81_reg_5192(0) = '1') else 
        select_ln414_96_fu_3916_p3;
    select_ln432_49_fu_3036_p3 <= 
        select_ln414_33_fu_2380_p3 when (icmp_ln895_81_fu_2032_p2(0) = '1') else 
        select_ln414_97_fu_2636_p3;
    select_ln432_4_fu_2781_p3 <= 
        select_ln414_3_fu_2260_p3 when (icmp_ln895_66_fu_1942_p2(0) = '1') else 
        select_ln414_67_fu_2516_p3;
    select_ln432_50_fu_3044_p3 <= 
        max_bin_count_16_V when (icmp_ln895_81_fu_2032_p2(0) = '1') else 
        max_bin_count_48_V;
    select_ln432_51_fu_4147_p3 <= 
        select_ln414_34_fu_3699_p3 when (icmp_ln895_82_reg_5202(0) = '1') else 
        select_ln414_98_fu_3923_p3;
    select_ln432_52_fu_3053_p3 <= 
        select_ln414_35_fu_2388_p3 when (icmp_ln895_82_fu_2038_p2(0) = '1') else 
        select_ln414_99_fu_2644_p3;
    select_ln432_53_fu_3061_p3 <= 
        max_bin_count_17_V when (icmp_ln895_82_fu_2038_p2(0) = '1') else 
        max_bin_count_49_V;
    select_ln432_54_fu_4154_p3 <= 
        select_ln414_36_fu_3706_p3 when (icmp_ln895_83_reg_5212(0) = '1') else 
        select_ln414_100_fu_3930_p3;
    select_ln432_55_fu_3070_p3 <= 
        select_ln414_37_fu_2396_p3 when (icmp_ln895_83_fu_2044_p2(0) = '1') else 
        select_ln414_101_fu_2652_p3;
    select_ln432_56_fu_3078_p3 <= 
        max_bin_count_18_V when (icmp_ln895_83_fu_2044_p2(0) = '1') else 
        max_bin_count_50_V;
    select_ln432_57_fu_4161_p3 <= 
        select_ln414_38_fu_3713_p3 when (icmp_ln895_84_reg_5222(0) = '1') else 
        select_ln414_102_fu_3937_p3;
    select_ln432_58_fu_3087_p3 <= 
        select_ln414_39_fu_2404_p3 when (icmp_ln895_84_fu_2050_p2(0) = '1') else 
        select_ln414_103_fu_2660_p3;
    select_ln432_59_fu_3095_p3 <= 
        max_bin_count_19_V when (icmp_ln895_84_fu_2050_p2(0) = '1') else 
        max_bin_count_51_V;
    select_ln432_5_fu_2789_p3 <= 
        max_bin_count_1_V when (icmp_ln895_66_fu_1942_p2(0) = '1') else 
        max_bin_count_33_V;
    select_ln432_60_fu_4168_p3 <= 
        select_ln414_40_fu_3720_p3 when (icmp_ln895_85_reg_5232(0) = '1') else 
        select_ln414_104_fu_3944_p3;
    select_ln432_61_fu_3104_p3 <= 
        select_ln414_41_fu_2412_p3 when (icmp_ln895_85_fu_2056_p2(0) = '1') else 
        select_ln414_105_fu_2668_p3;
    select_ln432_62_fu_3112_p3 <= 
        max_bin_count_20_V when (icmp_ln895_85_fu_2056_p2(0) = '1') else 
        max_bin_count_52_V;
    select_ln432_63_fu_4175_p3 <= 
        select_ln414_42_fu_3727_p3 when (icmp_ln895_86_reg_5242(0) = '1') else 
        select_ln414_106_fu_3951_p3;
    select_ln432_64_fu_3121_p3 <= 
        select_ln414_43_fu_2420_p3 when (icmp_ln895_86_fu_2062_p2(0) = '1') else 
        select_ln414_107_fu_2676_p3;
    select_ln432_65_fu_3129_p3 <= 
        max_bin_count_21_V when (icmp_ln895_86_fu_2062_p2(0) = '1') else 
        max_bin_count_53_V;
    select_ln432_66_fu_4182_p3 <= 
        select_ln414_44_fu_3734_p3 when (icmp_ln895_87_reg_5252(0) = '1') else 
        select_ln414_108_fu_3958_p3;
    select_ln432_67_fu_3138_p3 <= 
        select_ln414_45_fu_2428_p3 when (icmp_ln895_87_fu_2068_p2(0) = '1') else 
        select_ln414_109_fu_2684_p3;
    select_ln432_68_fu_3146_p3 <= 
        max_bin_count_22_V when (icmp_ln895_87_fu_2068_p2(0) = '1') else 
        max_bin_count_54_V;
    select_ln432_69_fu_4189_p3 <= 
        select_ln414_46_fu_3741_p3 when (icmp_ln895_88_reg_5262(0) = '1') else 
        select_ln414_110_fu_3965_p3;
    select_ln432_6_fu_4042_p3 <= 
        select_ln414_4_fu_3594_p3 when (icmp_ln895_67_reg_5092(0) = '1') else 
        select_ln414_68_fu_3818_p3;
    select_ln432_70_fu_3155_p3 <= 
        select_ln414_47_fu_2436_p3 when (icmp_ln895_88_fu_2074_p2(0) = '1') else 
        select_ln414_111_fu_2692_p3;
    select_ln432_71_fu_3163_p3 <= 
        max_bin_count_23_V when (icmp_ln895_88_fu_2074_p2(0) = '1') else 
        max_bin_count_55_V;
    select_ln432_72_fu_4196_p3 <= 
        select_ln414_48_fu_3748_p3 when (icmp_ln895_89_reg_5272(0) = '1') else 
        select_ln414_112_fu_3972_p3;
    select_ln432_73_fu_3172_p3 <= 
        select_ln414_49_fu_2444_p3 when (icmp_ln895_89_fu_2080_p2(0) = '1') else 
        select_ln414_113_fu_2700_p3;
    select_ln432_74_fu_3180_p3 <= 
        max_bin_count_24_V when (icmp_ln895_89_fu_2080_p2(0) = '1') else 
        max_bin_count_56_V;
    select_ln432_75_fu_4203_p3 <= 
        select_ln414_50_fu_3755_p3 when (icmp_ln895_90_reg_5277(0) = '1') else 
        select_ln414_114_fu_3979_p3;
    select_ln432_76_fu_3189_p3 <= 
        select_ln414_51_fu_2452_p3 when (icmp_ln895_90_fu_2086_p2(0) = '1') else 
        select_ln414_115_fu_2708_p3;
    select_ln432_77_fu_3197_p3 <= 
        max_bin_count_25_V when (icmp_ln895_90_fu_2086_p2(0) = '1') else 
        max_bin_count_57_V;
    select_ln432_78_fu_4210_p3 <= 
        select_ln414_52_fu_3762_p3 when (icmp_ln895_91_reg_5282(0) = '1') else 
        select_ln414_116_fu_3986_p3;
    select_ln432_79_fu_3206_p3 <= 
        select_ln414_53_fu_2460_p3 when (icmp_ln895_91_fu_2092_p2(0) = '1') else 
        select_ln414_117_fu_2716_p3;
    select_ln432_7_fu_2798_p3 <= 
        select_ln414_5_fu_2268_p3 when (icmp_ln895_67_fu_1948_p2(0) = '1') else 
        select_ln414_69_fu_2524_p3;
    select_ln432_80_fu_3214_p3 <= 
        max_bin_count_26_V when (icmp_ln895_91_fu_2092_p2(0) = '1') else 
        max_bin_count_58_V;
    select_ln432_81_fu_4217_p3 <= 
        select_ln414_54_fu_3769_p3 when (icmp_ln895_92_reg_5287(0) = '1') else 
        select_ln414_118_fu_3993_p3;
    select_ln432_82_fu_3223_p3 <= 
        select_ln414_55_fu_2468_p3 when (icmp_ln895_92_fu_2098_p2(0) = '1') else 
        select_ln414_119_fu_2724_p3;
    select_ln432_83_fu_3231_p3 <= 
        max_bin_count_27_V when (icmp_ln895_92_fu_2098_p2(0) = '1') else 
        max_bin_count_59_V;
    select_ln432_84_fu_4224_p3 <= 
        select_ln414_56_fu_3776_p3 when (icmp_ln895_93_reg_5292(0) = '1') else 
        select_ln414_120_fu_4000_p3;
    select_ln432_85_fu_3240_p3 <= 
        select_ln414_57_fu_2476_p3 when (icmp_ln895_93_fu_2104_p2(0) = '1') else 
        select_ln414_121_fu_2732_p3;
    select_ln432_86_fu_3248_p3 <= 
        max_bin_count_28_V when (icmp_ln895_93_fu_2104_p2(0) = '1') else 
        max_bin_count_60_V;
    select_ln432_87_fu_4231_p3 <= 
        select_ln414_58_fu_3783_p3 when (icmp_ln895_94_reg_5297(0) = '1') else 
        select_ln414_122_fu_4007_p3;
    select_ln432_88_fu_3257_p3 <= 
        select_ln414_59_fu_2484_p3 when (icmp_ln895_94_fu_2110_p2(0) = '1') else 
        select_ln414_123_fu_2740_p3;
    select_ln432_89_fu_3265_p3 <= 
        max_bin_count_29_V when (icmp_ln895_94_fu_2110_p2(0) = '1') else 
        max_bin_count_61_V;
    select_ln432_8_fu_2806_p3 <= 
        max_bin_count_2_V when (icmp_ln895_67_fu_1948_p2(0) = '1') else 
        max_bin_count_34_V;
    select_ln432_90_fu_4238_p3 <= 
        select_ln414_60_fu_3790_p3 when (icmp_ln895_95_reg_5302(0) = '1') else 
        select_ln414_124_fu_4014_p3;
    select_ln432_91_fu_3274_p3 <= 
        select_ln414_61_fu_2492_p3 when (icmp_ln895_95_fu_2116_p2(0) = '1') else 
        select_ln414_125_fu_2748_p3;
    select_ln432_92_fu_3282_p3 <= 
        max_bin_count_30_V when (icmp_ln895_95_fu_2116_p2(0) = '1') else 
        max_bin_count_62_V;
    select_ln432_93_fu_4245_p3 <= 
        select_ln414_62_fu_3797_p3 when (icmp_ln895_96_reg_5307(0) = '1') else 
        select_ln414_126_fu_4021_p3;
    select_ln432_94_fu_3291_p3 <= 
        select_ln414_63_fu_2500_p3 when (icmp_ln895_96_fu_2122_p2(0) = '1') else 
        select_ln414_127_fu_2756_p3;
    select_ln432_95_fu_3299_p3 <= 
        max_bin_count_31_V when (icmp_ln895_96_fu_2122_p2(0) = '1') else 
        max_bin_count_63_V;
    select_ln432_9_fu_4049_p3 <= 
        select_ln414_6_fu_3601_p3 when (icmp_ln895_68_reg_5102(0) = '1') else 
        select_ln414_70_fu_3825_p3;
    select_ln432_fu_4028_p3 <= 
        select_ln414_fu_3580_p3 when (icmp_ln895_65_reg_5072(0) = '1') else 
        select_ln414_64_fu_3804_p3;
    select_ln450_10_fu_4295_p3 <= 
        select_ln432_10_reg_5107 when (icmp_ln895_100_reg_5330(0) = '1') else 
        select_ln432_58_reg_5227;
    select_ln450_11_fu_3335_p3 <= 
        select_ln432_11_fu_2823_p3 when (icmp_ln895_100_fu_2140_p2(0) = '1') else 
        select_ln432_59_fu_3095_p3;
    select_ln450_12_fu_4300_p3 <= 
        select_ln432_12_fu_4056_p3 when (icmp_ln895_101_reg_5336(0) = '1') else 
        select_ln432_60_fu_4168_p3;
    select_ln450_13_fu_4307_p3 <= 
        select_ln432_13_reg_5117 when (icmp_ln895_101_reg_5336(0) = '1') else 
        select_ln432_61_reg_5237;
    select_ln450_14_fu_3344_p3 <= 
        select_ln432_14_fu_2840_p3 when (icmp_ln895_101_fu_2144_p2(0) = '1') else 
        select_ln432_62_fu_3112_p3;
    select_ln450_15_fu_4312_p3 <= 
        select_ln432_15_fu_4063_p3 when (icmp_ln895_102_reg_5342(0) = '1') else 
        select_ln432_63_fu_4175_p3;
    select_ln450_16_fu_4319_p3 <= 
        select_ln432_16_reg_5127 when (icmp_ln895_102_reg_5342(0) = '1') else 
        select_ln432_64_reg_5247;
    select_ln450_17_fu_3353_p3 <= 
        select_ln432_17_fu_2857_p3 when (icmp_ln895_102_fu_2148_p2(0) = '1') else 
        select_ln432_65_fu_3129_p3;
    select_ln450_18_fu_4324_p3 <= 
        select_ln432_18_fu_4070_p3 when (icmp_ln895_103_reg_5348(0) = '1') else 
        select_ln432_66_fu_4182_p3;
    select_ln450_19_fu_4331_p3 <= 
        select_ln432_19_reg_5137 when (icmp_ln895_103_reg_5348(0) = '1') else 
        select_ln432_67_reg_5257;
    select_ln450_1_fu_4259_p3 <= 
        select_ln432_1_reg_5077 when (icmp_ln895_97_reg_5312(0) = '1') else 
        select_ln432_49_reg_5197;
    select_ln450_20_fu_3362_p3 <= 
        select_ln432_20_fu_2874_p3 when (icmp_ln895_103_fu_2152_p2(0) = '1') else 
        select_ln432_68_fu_3146_p3;
    select_ln450_21_fu_4336_p3 <= 
        select_ln432_21_fu_4077_p3 when (icmp_ln895_104_reg_5354(0) = '1') else 
        select_ln432_69_fu_4189_p3;
    select_ln450_22_fu_4343_p3 <= 
        select_ln432_22_reg_5147 when (icmp_ln895_104_reg_5354(0) = '1') else 
        select_ln432_70_reg_5267;
    select_ln450_23_fu_3371_p3 <= 
        select_ln432_23_fu_2891_p3 when (icmp_ln895_104_fu_2156_p2(0) = '1') else 
        select_ln432_71_fu_3163_p3;
    select_ln450_24_fu_4348_p3 <= 
        select_ln432_24_fu_4084_p3 when (icmp_ln895_105_reg_5360(0) = '1') else 
        select_ln432_72_fu_4196_p3;
    select_ln450_25_fu_3380_p3 <= 
        select_ln432_25_fu_2900_p3 when (icmp_ln895_105_fu_2160_p2(0) = '1') else 
        select_ln432_73_fu_3172_p3;
    select_ln450_26_fu_3388_p3 <= 
        select_ln432_26_fu_2908_p3 when (icmp_ln895_105_fu_2160_p2(0) = '1') else 
        select_ln432_74_fu_3180_p3;
    select_ln450_27_fu_4355_p3 <= 
        select_ln432_27_fu_4091_p3 when (icmp_ln895_106_reg_5370(0) = '1') else 
        select_ln432_75_fu_4203_p3;
    select_ln450_28_fu_3397_p3 <= 
        select_ln432_28_fu_2917_p3 when (icmp_ln895_106_fu_2164_p2(0) = '1') else 
        select_ln432_76_fu_3189_p3;
    select_ln450_29_fu_3405_p3 <= 
        select_ln432_29_fu_2925_p3 when (icmp_ln895_106_fu_2164_p2(0) = '1') else 
        select_ln432_77_fu_3197_p3;
    select_ln450_2_fu_3308_p3 <= 
        select_ln432_2_fu_2772_p3 when (icmp_ln895_97_fu_2128_p2(0) = '1') else 
        select_ln432_50_fu_3044_p3;
    select_ln450_30_fu_4362_p3 <= 
        select_ln432_30_fu_4098_p3 when (icmp_ln895_107_reg_5380(0) = '1') else 
        select_ln432_78_fu_4210_p3;
    select_ln450_31_fu_3414_p3 <= 
        select_ln432_31_fu_2934_p3 when (icmp_ln895_107_fu_2168_p2(0) = '1') else 
        select_ln432_79_fu_3206_p3;
    select_ln450_32_fu_3422_p3 <= 
        select_ln432_32_fu_2942_p3 when (icmp_ln895_107_fu_2168_p2(0) = '1') else 
        select_ln432_80_fu_3214_p3;
    select_ln450_33_fu_4369_p3 <= 
        select_ln432_33_fu_4105_p3 when (icmp_ln895_108_reg_5390(0) = '1') else 
        select_ln432_81_fu_4217_p3;
    select_ln450_34_fu_3431_p3 <= 
        select_ln432_34_fu_2951_p3 when (icmp_ln895_108_fu_2172_p2(0) = '1') else 
        select_ln432_82_fu_3223_p3;
    select_ln450_35_fu_3439_p3 <= 
        select_ln432_35_fu_2959_p3 when (icmp_ln895_108_fu_2172_p2(0) = '1') else 
        select_ln432_83_fu_3231_p3;
    select_ln450_36_fu_4376_p3 <= 
        select_ln432_36_fu_4112_p3 when (icmp_ln895_109_reg_5400(0) = '1') else 
        select_ln432_84_fu_4224_p3;
    select_ln450_37_fu_3448_p3 <= 
        select_ln432_37_fu_2968_p3 when (icmp_ln895_109_fu_2176_p2(0) = '1') else 
        select_ln432_85_fu_3240_p3;
    select_ln450_38_fu_3456_p3 <= 
        select_ln432_38_fu_2976_p3 when (icmp_ln895_109_fu_2176_p2(0) = '1') else 
        select_ln432_86_fu_3248_p3;
    select_ln450_39_fu_4383_p3 <= 
        select_ln432_39_fu_4119_p3 when (icmp_ln895_110_reg_5410(0) = '1') else 
        select_ln432_87_fu_4231_p3;
    select_ln450_3_fu_4264_p3 <= 
        select_ln432_3_fu_4035_p3 when (icmp_ln895_98_reg_5318(0) = '1') else 
        select_ln432_51_fu_4147_p3;
    select_ln450_40_fu_3465_p3 <= 
        select_ln432_40_fu_2985_p3 when (icmp_ln895_110_fu_2180_p2(0) = '1') else 
        select_ln432_88_fu_3257_p3;
    select_ln450_41_fu_3473_p3 <= 
        select_ln432_41_fu_2993_p3 when (icmp_ln895_110_fu_2180_p2(0) = '1') else 
        select_ln432_89_fu_3265_p3;
    select_ln450_42_fu_4390_p3 <= 
        select_ln432_42_fu_4126_p3 when (icmp_ln895_111_reg_5420(0) = '1') else 
        select_ln432_90_fu_4238_p3;
    select_ln450_43_fu_3482_p3 <= 
        select_ln432_43_fu_3002_p3 when (icmp_ln895_111_fu_2184_p2(0) = '1') else 
        select_ln432_91_fu_3274_p3;
    select_ln450_44_fu_3490_p3 <= 
        select_ln432_44_fu_3010_p3 when (icmp_ln895_111_fu_2184_p2(0) = '1') else 
        select_ln432_92_fu_3282_p3;
    select_ln450_45_fu_4397_p3 <= 
        select_ln432_45_fu_4133_p3 when (icmp_ln895_112_reg_5430(0) = '1') else 
        select_ln432_93_fu_4245_p3;
    select_ln450_46_fu_3499_p3 <= 
        select_ln432_46_fu_3019_p3 when (icmp_ln895_112_fu_2188_p2(0) = '1') else 
        select_ln432_94_fu_3291_p3;
    select_ln450_47_fu_3507_p3 <= 
        select_ln432_47_fu_3027_p3 when (icmp_ln895_112_fu_2188_p2(0) = '1') else 
        select_ln432_95_fu_3299_p3;
    select_ln450_4_fu_4271_p3 <= 
        select_ln432_4_reg_5087 when (icmp_ln895_98_reg_5318(0) = '1') else 
        select_ln432_52_reg_5207;
    select_ln450_5_fu_3317_p3 <= 
        select_ln432_5_fu_2789_p3 when (icmp_ln895_98_fu_2132_p2(0) = '1') else 
        select_ln432_53_fu_3061_p3;
    select_ln450_6_fu_4276_p3 <= 
        select_ln432_6_fu_4042_p3 when (icmp_ln895_99_reg_5324(0) = '1') else 
        select_ln432_54_fu_4154_p3;
    select_ln450_7_fu_4283_p3 <= 
        select_ln432_7_reg_5097 when (icmp_ln895_99_reg_5324(0) = '1') else 
        select_ln432_55_reg_5217;
    select_ln450_8_fu_3326_p3 <= 
        select_ln432_8_fu_2806_p3 when (icmp_ln895_99_fu_2136_p2(0) = '1') else 
        select_ln432_56_fu_3078_p3;
    select_ln450_9_fu_4288_p3 <= 
        select_ln432_9_fu_4049_p3 when (icmp_ln895_100_reg_5330(0) = '1') else 
        select_ln432_57_fu_4161_p3;
    select_ln450_fu_4252_p3 <= 
        select_ln432_fu_4028_p3 when (icmp_ln895_97_reg_5312(0) = '1') else 
        select_ln432_48_fu_4140_p3;
    select_ln468_10_fu_4450_p3 <= 
        select_ln450_10_fu_4295_p3 when (icmp_ln895_116_reg_5476(0) = '1') else 
        select_ln450_34_reg_5395;
    select_ln468_11_fu_3540_p3 <= 
        select_ln450_11_fu_3335_p3 when (icmp_ln895_116_fu_2204_p2(0) = '1') else 
        select_ln450_35_fu_3439_p3;
    select_ln468_12_fu_4456_p3 <= 
        select_ln450_12_fu_4300_p3 when (icmp_ln895_117_reg_5488(0) = '1') else 
        select_ln450_36_fu_4376_p3;
    select_ln468_13_fu_4463_p3 <= 
        select_ln450_13_fu_4307_p3 when (icmp_ln895_117_reg_5488(0) = '1') else 
        select_ln450_37_reg_5405;
    select_ln468_14_fu_3548_p3 <= 
        select_ln450_14_fu_3344_p3 when (icmp_ln895_117_fu_2208_p2(0) = '1') else 
        select_ln450_38_fu_3456_p3;
    select_ln468_15_fu_4469_p3 <= 
        select_ln450_15_fu_4312_p3 when (icmp_ln895_118_reg_5500(0) = '1') else 
        select_ln450_39_fu_4383_p3;
    select_ln468_16_fu_4476_p3 <= 
        select_ln450_16_fu_4319_p3 when (icmp_ln895_118_reg_5500(0) = '1') else 
        select_ln450_40_reg_5415;
    select_ln468_17_fu_3556_p3 <= 
        select_ln450_17_fu_3353_p3 when (icmp_ln895_118_fu_2212_p2(0) = '1') else 
        select_ln450_41_fu_3473_p3;
    select_ln468_18_fu_4482_p3 <= 
        select_ln450_18_fu_4324_p3 when (icmp_ln895_119_reg_5512(0) = '1') else 
        select_ln450_42_fu_4390_p3;
    select_ln468_19_fu_4489_p3 <= 
        select_ln450_19_fu_4331_p3 when (icmp_ln895_119_reg_5512(0) = '1') else 
        select_ln450_43_reg_5425;
    select_ln468_1_fu_4411_p3 <= 
        select_ln450_1_fu_4259_p3 when (icmp_ln895_113_reg_5440(0) = '1') else 
        select_ln450_25_reg_5365;
    select_ln468_20_fu_3564_p3 <= 
        select_ln450_20_fu_3362_p3 when (icmp_ln895_119_fu_2216_p2(0) = '1') else 
        select_ln450_44_fu_3490_p3;
    select_ln468_21_fu_4495_p3 <= 
        select_ln450_21_fu_4336_p3 when (icmp_ln895_120_reg_5524(0) = '1') else 
        select_ln450_45_fu_4397_p3;
    select_ln468_22_fu_4502_p3 <= 
        select_ln450_22_fu_4343_p3 when (icmp_ln895_120_reg_5524(0) = '1') else 
        select_ln450_46_reg_5435;
    select_ln468_23_fu_3572_p3 <= 
        select_ln450_23_fu_3371_p3 when (icmp_ln895_120_fu_2220_p2(0) = '1') else 
        select_ln450_47_fu_3507_p3;
    select_ln468_2_fu_3516_p3 <= 
        select_ln450_2_fu_3308_p3 when (icmp_ln895_113_fu_2192_p2(0) = '1') else 
        select_ln450_26_fu_3388_p3;
    select_ln468_3_fu_4417_p3 <= 
        select_ln450_3_fu_4264_p3 when (icmp_ln895_114_reg_5452(0) = '1') else 
        select_ln450_27_fu_4355_p3;
    select_ln468_4_fu_4424_p3 <= 
        select_ln450_4_fu_4271_p3 when (icmp_ln895_114_reg_5452(0) = '1') else 
        select_ln450_28_reg_5375;
    select_ln468_5_fu_3524_p3 <= 
        select_ln450_5_fu_3317_p3 when (icmp_ln895_114_fu_2196_p2(0) = '1') else 
        select_ln450_29_fu_3405_p3;
    select_ln468_6_fu_4430_p3 <= 
        select_ln450_6_fu_4276_p3 when (icmp_ln895_115_reg_5464(0) = '1') else 
        select_ln450_30_fu_4362_p3;
    select_ln468_7_fu_4437_p3 <= 
        select_ln450_7_fu_4283_p3 when (icmp_ln895_115_reg_5464(0) = '1') else 
        select_ln450_31_reg_5385;
    select_ln468_8_fu_3532_p3 <= 
        select_ln450_8_fu_3326_p3 when (icmp_ln895_115_fu_2200_p2(0) = '1') else 
        select_ln450_32_fu_3422_p3;
    select_ln468_9_fu_4443_p3 <= 
        select_ln450_9_fu_4288_p3 when (icmp_ln895_116_reg_5476(0) = '1') else 
        select_ln450_33_fu_4369_p3;
    select_ln468_fu_4404_p3 <= 
        select_ln450_fu_4252_p3 when (icmp_ln895_113_reg_5440(0) = '1') else 
        select_ln450_24_fu_4348_p3;
    select_ln486_10_fu_4585_p3 <= 
        select_ln468_10_fu_4450_p3 when (icmp_ln895_124_fu_2236_p2(0) = '1') else 
        select_ln468_22_fu_4502_p3;
    select_ln486_11_fu_4593_p3 <= 
        select_ln468_11_reg_5482 when (icmp_ln895_124_fu_2236_p2(0) = '1') else 
        select_ln468_23_reg_5530;
    select_ln486_1_fu_4516_p3 <= 
        select_ln468_1_fu_4411_p3 when (icmp_ln895_121_fu_2224_p2(0) = '1') else 
        select_ln468_13_fu_4463_p3;
    select_ln486_2_fu_4524_p3 <= 
        select_ln468_2_reg_5446 when (icmp_ln895_121_fu_2224_p2(0) = '1') else 
        select_ln468_14_reg_5494;
    select_ln486_3_fu_4531_p3 <= 
        select_ln468_3_fu_4417_p3 when (icmp_ln895_122_fu_2228_p2(0) = '1') else 
        select_ln468_15_fu_4469_p3;
    select_ln486_4_fu_4539_p3 <= 
        select_ln468_4_fu_4424_p3 when (icmp_ln895_122_fu_2228_p2(0) = '1') else 
        select_ln468_16_fu_4476_p3;
    select_ln486_5_fu_4547_p3 <= 
        select_ln468_5_reg_5458 when (icmp_ln895_122_fu_2228_p2(0) = '1') else 
        select_ln468_17_reg_5506;
    select_ln486_6_fu_4554_p3 <= 
        select_ln468_6_fu_4430_p3 when (icmp_ln895_123_fu_2232_p2(0) = '1') else 
        select_ln468_18_fu_4482_p3;
    select_ln486_7_fu_4562_p3 <= 
        select_ln468_7_fu_4437_p3 when (icmp_ln895_123_fu_2232_p2(0) = '1') else 
        select_ln468_19_fu_4489_p3;
    select_ln486_8_fu_4570_p3 <= 
        select_ln468_8_reg_5470 when (icmp_ln895_123_fu_2232_p2(0) = '1') else 
        select_ln468_20_reg_5518;
    select_ln486_9_fu_4577_p3 <= 
        select_ln468_9_fu_4443_p3 when (icmp_ln895_124_fu_2236_p2(0) = '1') else 
        select_ln468_21_fu_4495_p3;
    select_ln486_fu_4508_p3 <= 
        select_ln468_fu_4404_p3 when (icmp_ln895_121_fu_2224_p2(0) = '1') else 
        select_ln468_12_fu_4456_p3;
        sext_ln703_fu_4703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_fu_4697_p2),13));

    shl_ln_fu_4717_p3 <= (tmp_V_fu_4667_p2 & ap_const_lv5_0);
    t0_V_fu_4674_p3 <= (res_max_bin_theta_t_2_fu_4655_p3 & ap_const_lv2_0);
    tmp_V_fu_4667_p2 <= std_logic_vector(unsigned(res_max_bin_r_t_V_2_fu_4662_p3) + unsigned(ap_const_lv7_1));
    zext_ln703_1_fu_4692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_2_fu_4682_p2),14));
    zext_ln703_2_fu_4707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln703_fu_4703_p1),14));
    zext_ln703_fu_4688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_2_fu_4682_p2),12));
    zext_ln708_fu_4731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_fu_4725_p2),22));
end behav;
