Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Jan 14 12:51:00 2022
| Host         : DESKTOP-V200J10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  453         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (453)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (803)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (453)
--------------------------
 There are 453 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (803)
--------------------------------------------------
 There are 803 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  810          inf        0.000                      0                  810           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           810 Endpoints
Min Delay           810 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top2/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/b_matrix_reg[47]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.731ns  (logic 4.019ns (34.261%)  route 7.712ns (65.739%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE                         0.000     0.000 r  top2/index_reg[0]/C
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top2/index_reg[0]/Q
                         net (fo=170, routed)         2.490     2.838    top2/index_reg_n_0_[0]
    SLICE_X31Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.617     3.455 r  top2/ind_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.455    top2/ind_q_reg[4]_i_1_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.669 r  top2/ind_q_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.827     4.496    c_state3[7]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.253     4.749 r  b_matrix[48]_i_41/O
                         net (fo=1, routed)           0.000     4.749    top2/S[2]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.063 r  top2/b_matrix_reg[48]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.063    top2/b_matrix_reg[48]_i_12_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.163 r  top2/b_matrix_reg[48]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.163    top2/b_matrix_reg[48]_i_87_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.263 r  top2/b_matrix_reg[48]_i_78/CO[3]
                         net (fo=1, routed)           0.000     5.263    top2/b_matrix_reg[48]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.520 r  top2/b_matrix_reg[48]_i_49/O[1]
                         net (fo=2, routed)           0.685     6.205    top2/b_matrix4[17]
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.245     6.450 r  top2/b_matrix[48]_i_52/O
                         net (fo=1, routed)           0.000     6.450    top2/b_matrix[48]_i_52_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.907 r  top2/b_matrix_reg[48]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.907    top2/b_matrix_reg[48]_i_18_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.172 f  top2/b_matrix_reg[48]_i_56/O[1]
                         net (fo=1, routed)           0.655     7.827    top2/b_matrix_reg[48]_i_56_n_6
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.250     8.077 f  top2/b_matrix[48]_i_45/O
                         net (fo=1, routed)           0.324     8.401    top2/b_matrix[48]_i_45_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I0_O)        0.105     8.506 f  top2/b_matrix[48]_i_17/O
                         net (fo=1, routed)           0.673     9.179    top2/b_matrix[48]_i_17_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I0_O)        0.105     9.284 f  top2/b_matrix[48]_i_6/O
                         net (fo=7, routed)           0.991    10.275    top2/b_matrix[48]_i_6_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I2_O)        0.121    10.396 r  top2/b_matrix[47]_i_4/O
                         net (fo=8, routed)           1.066    11.463    top2/b_matrix[47]_i_4_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.268    11.731 r  top2/b_matrix[47]_i_1/O
                         net (fo=1, routed)           0.000    11.731    top2/b_matrix[47]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  top2/b_matrix_reg[47]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/b_matrix_reg[44]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.618ns  (logic 4.019ns (34.594%)  route 7.599ns (65.406%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE                         0.000     0.000 r  top2/index_reg[0]/C
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top2/index_reg[0]/Q
                         net (fo=170, routed)         2.490     2.838    top2/index_reg_n_0_[0]
    SLICE_X31Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.617     3.455 r  top2/ind_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.455    top2/ind_q_reg[4]_i_1_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.669 r  top2/ind_q_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.827     4.496    c_state3[7]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.253     4.749 r  b_matrix[48]_i_41/O
                         net (fo=1, routed)           0.000     4.749    top2/S[2]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.063 r  top2/b_matrix_reg[48]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.063    top2/b_matrix_reg[48]_i_12_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.163 r  top2/b_matrix_reg[48]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.163    top2/b_matrix_reg[48]_i_87_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.263 r  top2/b_matrix_reg[48]_i_78/CO[3]
                         net (fo=1, routed)           0.000     5.263    top2/b_matrix_reg[48]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.520 r  top2/b_matrix_reg[48]_i_49/O[1]
                         net (fo=2, routed)           0.685     6.205    top2/b_matrix4[17]
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.245     6.450 r  top2/b_matrix[48]_i_52/O
                         net (fo=1, routed)           0.000     6.450    top2/b_matrix[48]_i_52_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.907 r  top2/b_matrix_reg[48]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.907    top2/b_matrix_reg[48]_i_18_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.172 f  top2/b_matrix_reg[48]_i_56/O[1]
                         net (fo=1, routed)           0.655     7.827    top2/b_matrix_reg[48]_i_56_n_6
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.250     8.077 f  top2/b_matrix[48]_i_45/O
                         net (fo=1, routed)           0.324     8.401    top2/b_matrix[48]_i_45_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I0_O)        0.105     8.506 f  top2/b_matrix[48]_i_17/O
                         net (fo=1, routed)           0.673     9.179    top2/b_matrix[48]_i_17_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I0_O)        0.105     9.284 f  top2/b_matrix[48]_i_6/O
                         net (fo=7, routed)           0.991    10.275    top2/b_matrix[48]_i_6_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I2_O)        0.121    10.396 r  top2/b_matrix[47]_i_4/O
                         net (fo=8, routed)           0.954    11.350    top2/b_matrix[47]_i_4_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I3_O)        0.268    11.618 r  top2/b_matrix[44]_i_1/O
                         net (fo=1, routed)           0.000    11.618    top2/b_matrix[44]_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  top2/b_matrix_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/b_matrix_reg[41]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.598ns  (logic 4.019ns (34.652%)  route 7.579ns (65.348%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE                         0.000     0.000 r  top2/index_reg[0]/C
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top2/index_reg[0]/Q
                         net (fo=170, routed)         2.490     2.838    top2/index_reg_n_0_[0]
    SLICE_X31Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.617     3.455 r  top2/ind_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.455    top2/ind_q_reg[4]_i_1_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.669 r  top2/ind_q_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.827     4.496    c_state3[7]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.253     4.749 r  b_matrix[48]_i_41/O
                         net (fo=1, routed)           0.000     4.749    top2/S[2]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.063 r  top2/b_matrix_reg[48]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.063    top2/b_matrix_reg[48]_i_12_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.163 r  top2/b_matrix_reg[48]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.163    top2/b_matrix_reg[48]_i_87_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.263 r  top2/b_matrix_reg[48]_i_78/CO[3]
                         net (fo=1, routed)           0.000     5.263    top2/b_matrix_reg[48]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.520 r  top2/b_matrix_reg[48]_i_49/O[1]
                         net (fo=2, routed)           0.685     6.205    top2/b_matrix4[17]
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.245     6.450 r  top2/b_matrix[48]_i_52/O
                         net (fo=1, routed)           0.000     6.450    top2/b_matrix[48]_i_52_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.907 r  top2/b_matrix_reg[48]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.907    top2/b_matrix_reg[48]_i_18_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.172 f  top2/b_matrix_reg[48]_i_56/O[1]
                         net (fo=1, routed)           0.655     7.827    top2/b_matrix_reg[48]_i_56_n_6
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.250     8.077 f  top2/b_matrix[48]_i_45/O
                         net (fo=1, routed)           0.324     8.401    top2/b_matrix[48]_i_45_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I0_O)        0.105     8.506 f  top2/b_matrix[48]_i_17/O
                         net (fo=1, routed)           0.673     9.179    top2/b_matrix[48]_i_17_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I0_O)        0.105     9.284 f  top2/b_matrix[48]_i_6/O
                         net (fo=7, routed)           0.991    10.275    top2/b_matrix[48]_i_6_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I2_O)        0.121    10.396 r  top2/b_matrix[47]_i_4/O
                         net (fo=8, routed)           0.934    11.330    top2/b_matrix[47]_i_4_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.268    11.598 r  top2/b_matrix[41]_i_1/O
                         net (fo=1, routed)           0.000    11.598    top2/b_matrix[41]_i_1_n_0
    SLICE_X41Y5          FDRE                                         r  top2/b_matrix_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/b_matrix_reg[42]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.515ns  (logic 4.019ns (34.903%)  route 7.496ns (65.097%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE                         0.000     0.000 r  top2/index_reg[0]/C
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top2/index_reg[0]/Q
                         net (fo=170, routed)         2.490     2.838    top2/index_reg_n_0_[0]
    SLICE_X31Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.617     3.455 r  top2/ind_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.455    top2/ind_q_reg[4]_i_1_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.669 r  top2/ind_q_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.827     4.496    c_state3[7]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.253     4.749 r  b_matrix[48]_i_41/O
                         net (fo=1, routed)           0.000     4.749    top2/S[2]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.063 r  top2/b_matrix_reg[48]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.063    top2/b_matrix_reg[48]_i_12_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.163 r  top2/b_matrix_reg[48]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.163    top2/b_matrix_reg[48]_i_87_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.263 r  top2/b_matrix_reg[48]_i_78/CO[3]
                         net (fo=1, routed)           0.000     5.263    top2/b_matrix_reg[48]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.520 r  top2/b_matrix_reg[48]_i_49/O[1]
                         net (fo=2, routed)           0.685     6.205    top2/b_matrix4[17]
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.245     6.450 r  top2/b_matrix[48]_i_52/O
                         net (fo=1, routed)           0.000     6.450    top2/b_matrix[48]_i_52_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.907 r  top2/b_matrix_reg[48]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.907    top2/b_matrix_reg[48]_i_18_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.172 f  top2/b_matrix_reg[48]_i_56/O[1]
                         net (fo=1, routed)           0.655     7.827    top2/b_matrix_reg[48]_i_56_n_6
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.250     8.077 f  top2/b_matrix[48]_i_45/O
                         net (fo=1, routed)           0.324     8.401    top2/b_matrix[48]_i_45_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I0_O)        0.105     8.506 f  top2/b_matrix[48]_i_17/O
                         net (fo=1, routed)           0.673     9.179    top2/b_matrix[48]_i_17_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I0_O)        0.105     9.284 f  top2/b_matrix[48]_i_6/O
                         net (fo=7, routed)           0.991    10.275    top2/b_matrix[48]_i_6_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I2_O)        0.121    10.396 r  top2/b_matrix[47]_i_4/O
                         net (fo=8, routed)           0.851    11.247    top2/b_matrix[47]_i_4_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.268    11.515 r  top2/b_matrix[42]_i_1/O
                         net (fo=1, routed)           0.000    11.515    top2/b_matrix[42]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  top2/b_matrix_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/b_matrix_reg[46]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.497ns  (logic 4.019ns (34.958%)  route 7.478ns (65.042%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE                         0.000     0.000 r  top2/index_reg[0]/C
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top2/index_reg[0]/Q
                         net (fo=170, routed)         2.490     2.838    top2/index_reg_n_0_[0]
    SLICE_X31Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.617     3.455 r  top2/ind_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.455    top2/ind_q_reg[4]_i_1_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.669 r  top2/ind_q_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.827     4.496    c_state3[7]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.253     4.749 r  b_matrix[48]_i_41/O
                         net (fo=1, routed)           0.000     4.749    top2/S[2]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.063 r  top2/b_matrix_reg[48]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.063    top2/b_matrix_reg[48]_i_12_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.163 r  top2/b_matrix_reg[48]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.163    top2/b_matrix_reg[48]_i_87_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.263 r  top2/b_matrix_reg[48]_i_78/CO[3]
                         net (fo=1, routed)           0.000     5.263    top2/b_matrix_reg[48]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.520 r  top2/b_matrix_reg[48]_i_49/O[1]
                         net (fo=2, routed)           0.685     6.205    top2/b_matrix4[17]
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.245     6.450 r  top2/b_matrix[48]_i_52/O
                         net (fo=1, routed)           0.000     6.450    top2/b_matrix[48]_i_52_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.907 r  top2/b_matrix_reg[48]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.907    top2/b_matrix_reg[48]_i_18_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.172 f  top2/b_matrix_reg[48]_i_56/O[1]
                         net (fo=1, routed)           0.655     7.827    top2/b_matrix_reg[48]_i_56_n_6
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.250     8.077 f  top2/b_matrix[48]_i_45/O
                         net (fo=1, routed)           0.324     8.401    top2/b_matrix[48]_i_45_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I0_O)        0.105     8.506 f  top2/b_matrix[48]_i_17/O
                         net (fo=1, routed)           0.673     9.179    top2/b_matrix[48]_i_17_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I0_O)        0.105     9.284 f  top2/b_matrix[48]_i_6/O
                         net (fo=7, routed)           0.991    10.275    top2/b_matrix[48]_i_6_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I2_O)        0.121    10.396 r  top2/b_matrix[47]_i_4/O
                         net (fo=8, routed)           0.832    11.229    top2/b_matrix[47]_i_4_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.268    11.497 r  top2/b_matrix[46]_i_1/O
                         net (fo=1, routed)           0.000    11.497    top2/b_matrix[46]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  top2/b_matrix_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/b_matrix_reg[45]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.481ns  (logic 4.019ns (35.007%)  route 7.462ns (64.993%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE                         0.000     0.000 r  top2/index_reg[0]/C
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top2/index_reg[0]/Q
                         net (fo=170, routed)         2.490     2.838    top2/index_reg_n_0_[0]
    SLICE_X31Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.617     3.455 r  top2/ind_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.455    top2/ind_q_reg[4]_i_1_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.669 r  top2/ind_q_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.827     4.496    c_state3[7]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.253     4.749 r  b_matrix[48]_i_41/O
                         net (fo=1, routed)           0.000     4.749    top2/S[2]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.063 r  top2/b_matrix_reg[48]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.063    top2/b_matrix_reg[48]_i_12_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.163 r  top2/b_matrix_reg[48]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.163    top2/b_matrix_reg[48]_i_87_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.263 r  top2/b_matrix_reg[48]_i_78/CO[3]
                         net (fo=1, routed)           0.000     5.263    top2/b_matrix_reg[48]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.520 r  top2/b_matrix_reg[48]_i_49/O[1]
                         net (fo=2, routed)           0.685     6.205    top2/b_matrix4[17]
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.245     6.450 r  top2/b_matrix[48]_i_52/O
                         net (fo=1, routed)           0.000     6.450    top2/b_matrix[48]_i_52_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.907 r  top2/b_matrix_reg[48]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.907    top2/b_matrix_reg[48]_i_18_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.172 f  top2/b_matrix_reg[48]_i_56/O[1]
                         net (fo=1, routed)           0.655     7.827    top2/b_matrix_reg[48]_i_56_n_6
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.250     8.077 f  top2/b_matrix[48]_i_45/O
                         net (fo=1, routed)           0.324     8.401    top2/b_matrix[48]_i_45_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I0_O)        0.105     8.506 f  top2/b_matrix[48]_i_17/O
                         net (fo=1, routed)           0.673     9.179    top2/b_matrix[48]_i_17_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I0_O)        0.105     9.284 f  top2/b_matrix[48]_i_6/O
                         net (fo=7, routed)           0.991    10.275    top2/b_matrix[48]_i_6_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I2_O)        0.121    10.396 r  top2/b_matrix[47]_i_4/O
                         net (fo=8, routed)           0.817    11.213    top2/b_matrix[47]_i_4_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I3_O)        0.268    11.481 r  top2/b_matrix[45]_i_1/O
                         net (fo=1, routed)           0.000    11.481    top2/b_matrix[45]_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  top2/b_matrix_reg[45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/b_matrix_reg[43]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.324ns  (logic 4.019ns (35.490%)  route 7.305ns (64.510%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE                         0.000     0.000 r  top2/index_reg[0]/C
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top2/index_reg[0]/Q
                         net (fo=170, routed)         2.490     2.838    top2/index_reg_n_0_[0]
    SLICE_X31Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.617     3.455 r  top2/ind_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.455    top2/ind_q_reg[4]_i_1_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.669 r  top2/ind_q_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.827     4.496    c_state3[7]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.253     4.749 r  b_matrix[48]_i_41/O
                         net (fo=1, routed)           0.000     4.749    top2/S[2]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.063 r  top2/b_matrix_reg[48]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.063    top2/b_matrix_reg[48]_i_12_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.163 r  top2/b_matrix_reg[48]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.163    top2/b_matrix_reg[48]_i_87_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.263 r  top2/b_matrix_reg[48]_i_78/CO[3]
                         net (fo=1, routed)           0.000     5.263    top2/b_matrix_reg[48]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.520 r  top2/b_matrix_reg[48]_i_49/O[1]
                         net (fo=2, routed)           0.685     6.205    top2/b_matrix4[17]
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.245     6.450 r  top2/b_matrix[48]_i_52/O
                         net (fo=1, routed)           0.000     6.450    top2/b_matrix[48]_i_52_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.907 r  top2/b_matrix_reg[48]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.907    top2/b_matrix_reg[48]_i_18_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.172 f  top2/b_matrix_reg[48]_i_56/O[1]
                         net (fo=1, routed)           0.655     7.827    top2/b_matrix_reg[48]_i_56_n_6
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.250     8.077 f  top2/b_matrix[48]_i_45/O
                         net (fo=1, routed)           0.324     8.401    top2/b_matrix[48]_i_45_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I0_O)        0.105     8.506 f  top2/b_matrix[48]_i_17/O
                         net (fo=1, routed)           0.673     9.179    top2/b_matrix[48]_i_17_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I0_O)        0.105     9.284 f  top2/b_matrix[48]_i_6/O
                         net (fo=7, routed)           0.991    10.275    top2/b_matrix[48]_i_6_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I2_O)        0.121    10.396 r  top2/b_matrix[47]_i_4/O
                         net (fo=8, routed)           0.660    11.056    top2/b_matrix[47]_i_4_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.268    11.324 r  top2/b_matrix[43]_i_1/O
                         net (fo=1, routed)           0.000    11.324    top2/b_matrix[43]_i_1_n_0
    SLICE_X40Y6          FDRE                                         r  top2/b_matrix_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/b_matrix_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.286ns  (logic 4.013ns (35.556%)  route 7.273ns (64.444%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE                         0.000     0.000 r  top2/index_reg[0]/C
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top2/index_reg[0]/Q
                         net (fo=170, routed)         2.490     2.838    top2/index_reg_n_0_[0]
    SLICE_X31Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.617     3.455 r  top2/ind_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.455    top2/ind_q_reg[4]_i_1_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.669 r  top2/ind_q_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.827     4.496    c_state3[7]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.253     4.749 r  b_matrix[48]_i_41/O
                         net (fo=1, routed)           0.000     4.749    top2/S[2]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.063 r  top2/b_matrix_reg[48]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.063    top2/b_matrix_reg[48]_i_12_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.163 r  top2/b_matrix_reg[48]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.163    top2/b_matrix_reg[48]_i_87_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.263 r  top2/b_matrix_reg[48]_i_78/CO[3]
                         net (fo=1, routed)           0.000     5.263    top2/b_matrix_reg[48]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.520 r  top2/b_matrix_reg[48]_i_49/O[1]
                         net (fo=2, routed)           0.685     6.205    top2/b_matrix4[17]
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.245     6.450 r  top2/b_matrix[48]_i_52/O
                         net (fo=1, routed)           0.000     6.450    top2/b_matrix[48]_i_52_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.907 r  top2/b_matrix_reg[48]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.907    top2/b_matrix_reg[48]_i_18_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.172 f  top2/b_matrix_reg[48]_i_56/O[1]
                         net (fo=1, routed)           0.655     7.827    top2/b_matrix_reg[48]_i_56_n_6
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.250     8.077 f  top2/b_matrix[48]_i_45/O
                         net (fo=1, routed)           0.324     8.401    top2/b_matrix[48]_i_45_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I0_O)        0.105     8.506 f  top2/b_matrix[48]_i_17/O
                         net (fo=1, routed)           0.673     9.179    top2/b_matrix[48]_i_17_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I0_O)        0.105     9.284 f  top2/b_matrix[48]_i_6/O
                         net (fo=7, routed)           0.649     9.933    top2/b_matrix[48]_i_6_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I1_O)        0.108    10.041 r  top2/b_matrix[31]_i_3/O
                         net (fo=8, routed)           0.970    11.011    top2/b_matrix[31]_i_3_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I3_O)        0.275    11.286 r  top2/b_matrix[24]_i_1/O
                         net (fo=1, routed)           0.000    11.286    top2/b_matrix[24]_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  top2/b_matrix_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/b_matrix_reg[40]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.252ns  (logic 4.019ns (35.718%)  route 7.233ns (64.282%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE                         0.000     0.000 r  top2/index_reg[0]/C
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top2/index_reg[0]/Q
                         net (fo=170, routed)         2.490     2.838    top2/index_reg_n_0_[0]
    SLICE_X31Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.617     3.455 r  top2/ind_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.455    top2/ind_q_reg[4]_i_1_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.669 r  top2/ind_q_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.827     4.496    c_state3[7]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.253     4.749 r  b_matrix[48]_i_41/O
                         net (fo=1, routed)           0.000     4.749    top2/S[2]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.063 r  top2/b_matrix_reg[48]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.063    top2/b_matrix_reg[48]_i_12_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.163 r  top2/b_matrix_reg[48]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.163    top2/b_matrix_reg[48]_i_87_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.263 r  top2/b_matrix_reg[48]_i_78/CO[3]
                         net (fo=1, routed)           0.000     5.263    top2/b_matrix_reg[48]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.520 r  top2/b_matrix_reg[48]_i_49/O[1]
                         net (fo=2, routed)           0.685     6.205    top2/b_matrix4[17]
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.245     6.450 r  top2/b_matrix[48]_i_52/O
                         net (fo=1, routed)           0.000     6.450    top2/b_matrix[48]_i_52_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.907 r  top2/b_matrix_reg[48]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.907    top2/b_matrix_reg[48]_i_18_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.172 f  top2/b_matrix_reg[48]_i_56/O[1]
                         net (fo=1, routed)           0.655     7.827    top2/b_matrix_reg[48]_i_56_n_6
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.250     8.077 f  top2/b_matrix[48]_i_45/O
                         net (fo=1, routed)           0.324     8.401    top2/b_matrix[48]_i_45_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I0_O)        0.105     8.506 f  top2/b_matrix[48]_i_17/O
                         net (fo=1, routed)           0.673     9.179    top2/b_matrix[48]_i_17_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I0_O)        0.105     9.284 f  top2/b_matrix[48]_i_6/O
                         net (fo=7, routed)           0.991    10.275    top2/b_matrix[48]_i_6_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I2_O)        0.121    10.396 r  top2/b_matrix[47]_i_4/O
                         net (fo=8, routed)           0.588    10.984    top2/b_matrix[47]_i_4_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.268    11.252 r  top2/b_matrix[40]_i_1/O
                         net (fo=1, routed)           0.000    11.252    top2/b_matrix[40]_i_1_n_0
    SLICE_X41Y5          FDRE                                         r  top2/b_matrix_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/b_matrix_reg[38]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.248ns  (logic 3.840ns (34.138%)  route 7.408ns (65.862%))
  Logic Levels:           16  (CARRY4=8 FDRE=1 LUT2=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE                         0.000     0.000 r  top2/index_reg[0]/C
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top2/index_reg[0]/Q
                         net (fo=170, routed)         2.490     2.838    top2/index_reg_n_0_[0]
    SLICE_X31Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.617     3.455 r  top2/ind_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.455    top2/ind_q_reg[4]_i_1_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.669 r  top2/ind_q_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.827     4.496    c_state3[7]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.253     4.749 r  b_matrix[48]_i_41/O
                         net (fo=1, routed)           0.000     4.749    top2/S[2]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.063 r  top2/b_matrix_reg[48]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.063    top2/b_matrix_reg[48]_i_12_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.163 r  top2/b_matrix_reg[48]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.163    top2/b_matrix_reg[48]_i_87_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.263 r  top2/b_matrix_reg[48]_i_78/CO[3]
                         net (fo=1, routed)           0.000     5.263    top2/b_matrix_reg[48]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.520 r  top2/b_matrix_reg[48]_i_49/O[1]
                         net (fo=2, routed)           0.685     6.205    top2/b_matrix4[17]
    SLICE_X29Y9          LUT2 (Prop_lut2_I0_O)        0.245     6.450 r  top2/b_matrix[48]_i_52/O
                         net (fo=1, routed)           0.000     6.450    top2/b_matrix[48]_i_52_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.907 r  top2/b_matrix_reg[48]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.907    top2/b_matrix_reg[48]_i_18_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.172 f  top2/b_matrix_reg[48]_i_56/O[1]
                         net (fo=1, routed)           0.655     7.827    top2/b_matrix_reg[48]_i_56_n_6
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.250     8.077 f  top2/b_matrix[48]_i_45/O
                         net (fo=1, routed)           0.324     8.401    top2/b_matrix[48]_i_45_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I0_O)        0.105     8.506 f  top2/b_matrix[48]_i_17/O
                         net (fo=1, routed)           0.673     9.179    top2/b_matrix[48]_i_17_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I0_O)        0.105     9.284 f  top2/b_matrix[48]_i_6/O
                         net (fo=7, routed)           0.991    10.275    top2/b_matrix[48]_i_6_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I2_O)        0.105    10.380 r  top2/b_matrix[39]_i_3/O
                         net (fo=8, routed)           0.763    11.143    top2/b_matrix[39]_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.105    11.248 r  top2/b_matrix[38]_i_1/O
                         net (fo=1, routed)           0.000    11.248    top2/b_matrix[38]_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  top2/b_matrix_reg[38]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top2/input_matrix_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/input_matrix_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.886%)  route 0.115ns (38.114%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE                         0.000     0.000 r  top2/input_matrix_reg[21]/C
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top2/input_matrix_reg[21]/Q
                         net (fo=2, routed)           0.115     0.256    top2/input_matrix_reg_n_0_[21]
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  top2/input_matrix[21]_i_1/O
                         net (fo=1, routed)           0.000     0.301    top2/input_matrix[21]_i_1_n_0
    SLICE_X37Y6          FDRE                                         r  top2/input_matrix_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/input_matrix_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/input_matrix_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.404%)  route 0.117ns (38.596%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE                         0.000     0.000 r  top2/input_matrix_reg[20]/C
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top2/input_matrix_reg[20]/Q
                         net (fo=2, routed)           0.117     0.258    top2/input_matrix_reg_n_0_[20]
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  top2/input_matrix[20]_i_1/O
                         net (fo=1, routed)           0.000     0.303    top2/input_matrix[20]_i_1_n_0
    SLICE_X37Y6          FDRE                                         r  top2/input_matrix_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/input_matrix_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/input_matrix_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.404%)  route 0.117ns (38.596%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE                         0.000     0.000 r  top2/input_matrix_reg[5]/C
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top2/input_matrix_reg[5]/Q
                         net (fo=2, routed)           0.117     0.258    top2/input_matrix_reg_n_0_[5]
    SLICE_X37Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  top2/input_matrix[5]_i_1/O
                         net (fo=1, routed)           0.000     0.303    top2/input_matrix[5]_i_1_n_0
    SLICE_X37Y7          FDRE                                         r  top2/input_matrix_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/input_matrix_reg[57]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/input_matrix_reg[57]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.202%)  route 0.118ns (38.798%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE                         0.000     0.000 r  top2/input_matrix_reg[57]/C
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top2/input_matrix_reg[57]/Q
                         net (fo=2, routed)           0.118     0.259    top2/q_vec[1]
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.304 r  top2/input_matrix[57]_i_1/O
                         net (fo=1, routed)           0.000     0.304    top2/input_matrix[57]_i_1_n_0
    SLICE_X39Y9          FDRE                                         r  top2/input_matrix_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/b_matrix_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/b_matrix_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.832%)  route 0.120ns (39.168%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE                         0.000     0.000 r  top2/b_matrix_reg[6]/C
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top2/b_matrix_reg[6]/Q
                         net (fo=9, routed)           0.120     0.261    top2/b_matrix[6]
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  top2/b_matrix[6]_i_1/O
                         net (fo=1, routed)           0.000     0.306    top2/b_matrix[6]_i_1_n_0
    SLICE_X35Y6          FDRE                                         r  top2/b_matrix_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_matrix_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            write_matrix_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.838%)  route 0.130ns (41.162%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE                         0.000     0.000 r  write_matrix_reg[18]/C
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  write_matrix_reg[18]/Q
                         net (fo=9, routed)           0.130     0.271    write_matrix_reg_n_0_[18]
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.045     0.316 r  write_matrix[18]_i_1/O
                         net (fo=1, routed)           0.000     0.316    write_matrix[18]_i_1_n_0
    SLICE_X5Y3           FDRE                                         r  write_matrix_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_matrix_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            write_matrix_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.980%)  route 0.135ns (42.020%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  write_matrix_reg[24]/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  write_matrix_reg[24]/Q
                         net (fo=8, routed)           0.135     0.276    write_matrix_reg_n_0_[24]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.045     0.321 r  write_matrix[24]_i_1/O
                         net (fo=1, routed)           0.000     0.321    write_matrix[24]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  write_matrix_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_matrix_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            write_matrix_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.220%)  route 0.139ns (42.780%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  write_matrix_reg[6]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  write_matrix_reg[6]/Q
                         net (fo=8, routed)           0.139     0.280    write_matrix_reg_n_0_[6]
    SLICE_X4Y4           LUT4 (Prop_lut4_I3_O)        0.045     0.325 r  write_matrix[6]_i_1/O
                         net (fo=1, routed)           0.000     0.325    write_matrix[6]_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  write_matrix_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/input_matrix_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/input_matrix_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.372%)  route 0.150ns (44.628%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE                         0.000     0.000 r  top2/input_matrix_reg[12]/C
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top2/input_matrix_reg[12]/Q
                         net (fo=2, routed)           0.150     0.291    top2/input_matrix_reg_n_0_[12]
    SLICE_X41Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  top2/input_matrix[12]_i_1/O
                         net (fo=1, routed)           0.000     0.336    top2/input_matrix[12]_i_1_n_0
    SLICE_X41Y8          FDRE                                         r  top2/input_matrix_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top2/input_matrix_reg[43]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top2/input_matrix_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.372%)  route 0.150ns (44.628%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE                         0.000     0.000 r  top2/input_matrix_reg[43]/C
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top2/input_matrix_reg[43]/Q
                         net (fo=2, routed)           0.150     0.291    top2/input_matrix_reg_n_0_[43]
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  top2/input_matrix[43]_i_1/O
                         net (fo=1, routed)           0.000     0.336    top2/input_matrix[43]_i_1_n_0
    SLICE_X37Y5          FDRE                                         r  top2/input_matrix_reg[43]/D
  -------------------------------------------------------------------    -------------------





