0.6
2019.1
May 24 2019
14:51:52
/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/project_1/project_1.srcs/sim_1/new/tb_fulladder.sv,1731332079,systemVerilog,,,,tb_fulladder,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/project_1/project_1.srcs/sources_1/new/fulladder.sv,1731332144,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/task2/task2.srcs/sources_1/new/halfadder.sv,,fulladder,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/task2/task2.srcs/sources_1/new/halfadder.sv,1731329903,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/project_1/project_1.srcs/sim_1/new/tb_fulladder.sv,,halfadder,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/task3/task3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
