
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.34

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_data[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_shift_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.58    0.01    0.08    0.08 v rx_shift_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rx_shift_reg[1] (net)
                  0.01    0.00    0.08 v _267_/A2 (NAND2_X1)
     1    1.77    0.01    0.02    0.10 ^ _267_/ZN (NAND2_X1)
                                         _079_ (net)
                  0.01    0.00    0.10 ^ _269_/B1 (AOI21_X1)
     1    1.09    0.01    0.01    0.11 v _269_/ZN (AOI21_X1)
                                         _010_ (net)
                  0.01    0.00    0.11 v rx_data[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_data[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.47    0.02    0.10    0.10 ^ bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_counter[1] (net)
                  0.02    0.00    0.10 ^ _371_/B (HA_X1)
     1    3.58    0.01    0.04    0.13 ^ _371_/CO (HA_X1)
                                         _191_ (net)
                  0.01    0.00    0.13 ^ _211_/A (BUF_X4)
     4   10.29    0.01    0.02    0.16 ^ _211_/Z (BUF_X4)
                                         _157_ (net)
                  0.01    0.00    0.16 ^ _212_/A2 (NAND2_X1)
     2    3.54    0.01    0.02    0.18 v _212_/ZN (NAND2_X1)
                                         _158_ (net)
                  0.01    0.00    0.18 v _213_/A2 (OR2_X2)
     4   11.90    0.01    0.06    0.23 v _213_/ZN (OR2_X2)
                                         _197_ (net)
                  0.01    0.00    0.23 v _375_/B (HA_X1)
     1    1.68    0.01    0.03    0.26 v _375_/CO (HA_X1)
                                         _202_ (net)
                  0.01    0.00    0.26 v _235_/A (BUF_X2)
     6   12.50    0.01    0.03    0.30 v _235_/Z (BUF_X2)
                                         _055_ (net)
                  0.01    0.00    0.30 v _290_/A2 (OR2_X1)
     2    2.40    0.01    0.05    0.35 v _290_/ZN (OR2_X1)
                                         _095_ (net)
                  0.01    0.00    0.35 v _303_/A3 (OR4_X1)
     3    4.85    0.02    0.12    0.47 v _303_/ZN (OR4_X1)
                                         _107_ (net)
                  0.02    0.00    0.47 v _311_/A3 (NOR4_X1)
     1    2.37    0.05    0.09    0.55 ^ _311_/ZN (NOR4_X1)
                                         _113_ (net)
                  0.05    0.00    0.55 ^ _312_/S (MUX2_X1)
     1    1.12    0.01    0.06    0.62 v _312_/Z (MUX2_X1)
                                         _020_ (net)
                  0.01    0.00    0.62 v rx_shift_reg[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.62   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.47    0.02    0.10    0.10 ^ bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_counter[1] (net)
                  0.02    0.00    0.10 ^ _371_/B (HA_X1)
     1    3.58    0.01    0.04    0.13 ^ _371_/CO (HA_X1)
                                         _191_ (net)
                  0.01    0.00    0.13 ^ _211_/A (BUF_X4)
     4   10.29    0.01    0.02    0.16 ^ _211_/Z (BUF_X4)
                                         _157_ (net)
                  0.01    0.00    0.16 ^ _212_/A2 (NAND2_X1)
     2    3.54    0.01    0.02    0.18 v _212_/ZN (NAND2_X1)
                                         _158_ (net)
                  0.01    0.00    0.18 v _213_/A2 (OR2_X2)
     4   11.90    0.01    0.06    0.23 v _213_/ZN (OR2_X2)
                                         _197_ (net)
                  0.01    0.00    0.23 v _375_/B (HA_X1)
     1    1.68    0.01    0.03    0.26 v _375_/CO (HA_X1)
                                         _202_ (net)
                  0.01    0.00    0.26 v _235_/A (BUF_X2)
     6   12.50    0.01    0.03    0.30 v _235_/Z (BUF_X2)
                                         _055_ (net)
                  0.01    0.00    0.30 v _290_/A2 (OR2_X1)
     2    2.40    0.01    0.05    0.35 v _290_/ZN (OR2_X1)
                                         _095_ (net)
                  0.01    0.00    0.35 v _303_/A3 (OR4_X1)
     3    4.85    0.02    0.12    0.47 v _303_/ZN (OR4_X1)
                                         _107_ (net)
                  0.02    0.00    0.47 v _311_/A3 (NOR4_X1)
     1    2.37    0.05    0.09    0.55 ^ _311_/ZN (NOR4_X1)
                                         _113_ (net)
                  0.05    0.00    0.55 ^ _312_/S (MUX2_X1)
     1    1.12    0.01    0.06    0.62 v _312_/Z (MUX2_X1)
                                         _020_ (net)
                  0.01    0.00    0.62 v rx_shift_reg[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.62   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.14904434978961945

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7507

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
7.966244220733643

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7608

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.10 ^ bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.13 ^ _371_/CO (HA_X1)
   0.02    0.16 ^ _211_/Z (BUF_X4)
   0.02    0.18 v _212_/ZN (NAND2_X1)
   0.06    0.23 v _213_/ZN (OR2_X2)
   0.03    0.26 v _375_/CO (HA_X1)
   0.03    0.30 v _235_/Z (BUF_X2)
   0.05    0.35 v _290_/ZN (OR2_X1)
   0.12    0.47 v _303_/ZN (OR4_X1)
   0.09    0.55 ^ _311_/ZN (NOR4_X1)
   0.06    0.62 v _312_/Z (MUX2_X1)
   0.00    0.62 v rx_shift_reg[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.62   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ rx_shift_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.62   data arrival time
---------------------------------------------------------
           0.34   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_data[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rx_shift_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v rx_shift_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.10 ^ _267_/ZN (NAND2_X1)
   0.01    0.11 v _269_/ZN (AOI21_X1)
   0.00    0.11 v rx_data[1]$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rx_data[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.6162

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.3433

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
55.712431

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.39e-04   5.34e-06   2.73e-06   2.48e-04  75.5%
Combinational          3.93e-05   3.55e-05   5.55e-06   8.04e-05  24.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.79e-04   4.09e-05   8.28e-06   3.28e-04 100.0%
                          85.0%      12.5%       2.5%
