/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* USB */
#define USB_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_arb_int__INTC_MASK 0x400000u
#define USB_arb_int__INTC_NUMBER 22u
#define USB_arb_int__INTC_PRIOR_NUM 7u
#define USB_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USB_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_bus_reset__INTC_MASK 0x800000u
#define USB_bus_reset__INTC_NUMBER 23u
#define USB_bus_reset__INTC_PRIOR_NUM 7u
#define USB_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USB_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USB_Dm__0__MASK 0x80u
#define USB_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USB_Dm__0__PORT 15u
#define USB_Dm__0__SHIFT 7u
#define USB_Dm__AG CYREG_PRT15_AG
#define USB_Dm__AMUX CYREG_PRT15_AMUX
#define USB_Dm__BIE CYREG_PRT15_BIE
#define USB_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dm__BYP CYREG_PRT15_BYP
#define USB_Dm__CTL CYREG_PRT15_CTL
#define USB_Dm__DM0 CYREG_PRT15_DM0
#define USB_Dm__DM1 CYREG_PRT15_DM1
#define USB_Dm__DM2 CYREG_PRT15_DM2
#define USB_Dm__DR CYREG_PRT15_DR
#define USB_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dm__MASK 0x80u
#define USB_Dm__PORT 15u
#define USB_Dm__PRT CYREG_PRT15_PRT
#define USB_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dm__PS CYREG_PRT15_PS
#define USB_Dm__SHIFT 7u
#define USB_Dm__SLW CYREG_PRT15_SLW
#define USB_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USB_Dp__0__MASK 0x40u
#define USB_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USB_Dp__0__PORT 15u
#define USB_Dp__0__SHIFT 6u
#define USB_Dp__AG CYREG_PRT15_AG
#define USB_Dp__AMUX CYREG_PRT15_AMUX
#define USB_Dp__BIE CYREG_PRT15_BIE
#define USB_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dp__BYP CYREG_PRT15_BYP
#define USB_Dp__CTL CYREG_PRT15_CTL
#define USB_Dp__DM0 CYREG_PRT15_DM0
#define USB_Dp__DM1 CYREG_PRT15_DM1
#define USB_Dp__DM2 CYREG_PRT15_DM2
#define USB_Dp__DR CYREG_PRT15_DR
#define USB_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USB_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dp__MASK 0x40u
#define USB_Dp__PORT 15u
#define USB_Dp__PRT CYREG_PRT15_PRT
#define USB_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dp__PS CYREG_PRT15_PS
#define USB_Dp__SHIFT 6u
#define USB_Dp__SLW CYREG_PRT15_SLW
#define USB_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USB_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_dp_int__INTC_MASK 0x1000u
#define USB_dp_int__INTC_NUMBER 12u
#define USB_dp_int__INTC_PRIOR_NUM 7u
#define USB_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USB_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_0__INTC_MASK 0x1000000u
#define USB_ep_0__INTC_NUMBER 24u
#define USB_ep_0__INTC_PRIOR_NUM 7u
#define USB_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USB_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_1__INTC_MASK 0x40u
#define USB_ep_1__INTC_NUMBER 6u
#define USB_ep_1__INTC_PRIOR_NUM 7u
#define USB_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USB_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_2__INTC_MASK 0x80u
#define USB_ep_2__INTC_NUMBER 7u
#define USB_ep_2__INTC_PRIOR_NUM 7u
#define USB_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USB_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_3__INTC_MASK 0x100u
#define USB_ep_3__INTC_NUMBER 8u
#define USB_ep_3__INTC_PRIOR_NUM 7u
#define USB_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define USB_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_sof_int__INTC_MASK 0x200000u
#define USB_sof_int__INTC_NUMBER 21u
#define USB_sof_int__INTC_PRIOR_NUM 7u
#define USB_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USB_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USB_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USB_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USB_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USB_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USB_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USB_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USB_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USB_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USB_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USB_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USB_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USB_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USB_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USB_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USB_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USB_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USB_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USB_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USB_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USB_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USB_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USB_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USB_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USB_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USB_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USB_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USB_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USB_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USB_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USB_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USB_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USB_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USB_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USB_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USB_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USB_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USB_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USB_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USB_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USB_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USB_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USB_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USB_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USB_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USB_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USB_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USB_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USB_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USB_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USB_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USB_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USB_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USB_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USB_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USB_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USB_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USB_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USB_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USB_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USB_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USB_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USB_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USB_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USB_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USB_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USB_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USB_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USB_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USB_USB__CR0 CYREG_USB_CR0
#define USB_USB__CR1 CYREG_USB_CR1
#define USB_USB__CWA CYREG_USB_CWA
#define USB_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USB_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USB_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USB_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USB_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USB_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USB_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USB_USB__EP0_CR CYREG_USB_EP0_CR
#define USB_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USB_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USB_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USB_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USB_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USB_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USB_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USB_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USB_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USB_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USB_USB__PM_ACT_MSK 0x01u
#define USB_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USB_USB__PM_STBY_MSK 0x01u
#define USB_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USB_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USB_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USB_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USB_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USB_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USB_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USB_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USB_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USB_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USB_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USB_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USB_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USB_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USB_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USB_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USB_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USB_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USB_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USB_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USB_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USB_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USB_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USB_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USB_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USB_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USB_USB__SOF0 CYREG_USB_SOF0
#define USB_USB__SOF1 CYREG_USB_SOF1
#define USB_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USB_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USB_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* LED2 */
#define LED2__0__INTTYPE CYREG_PICU2_INTTYPE6
#define LED2__0__MASK 0x40u
#define LED2__0__PC CYREG_PRT2_PC6
#define LED2__0__PORT 2u
#define LED2__0__SHIFT 6u
#define LED2__AG CYREG_PRT2_AG
#define LED2__AMUX CYREG_PRT2_AMUX
#define LED2__BIE CYREG_PRT2_BIE
#define LED2__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED2__BYP CYREG_PRT2_BYP
#define LED2__CTL CYREG_PRT2_CTL
#define LED2__DM0 CYREG_PRT2_DM0
#define LED2__DM1 CYREG_PRT2_DM1
#define LED2__DM2 CYREG_PRT2_DM2
#define LED2__DR CYREG_PRT2_DR
#define LED2__INP_DIS CYREG_PRT2_INP_DIS
#define LED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED2__LCD_EN CYREG_PRT2_LCD_EN
#define LED2__MASK 0x40u
#define LED2__PORT 2u
#define LED2__PRT CYREG_PRT2_PRT
#define LED2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED2__PS CYREG_PRT2_PS
#define LED2__SHIFT 6u
#define LED2__SLW CYREG_PRT2_SLW

/* LED3 */
#define LED3__0__INTTYPE CYREG_PICU2_INTTYPE7
#define LED3__0__MASK 0x80u
#define LED3__0__PC CYREG_PRT2_PC7
#define LED3__0__PORT 2u
#define LED3__0__SHIFT 7u
#define LED3__AG CYREG_PRT2_AG
#define LED3__AMUX CYREG_PRT2_AMUX
#define LED3__BIE CYREG_PRT2_BIE
#define LED3__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED3__BYP CYREG_PRT2_BYP
#define LED3__CTL CYREG_PRT2_CTL
#define LED3__DM0 CYREG_PRT2_DM0
#define LED3__DM1 CYREG_PRT2_DM1
#define LED3__DM2 CYREG_PRT2_DM2
#define LED3__DR CYREG_PRT2_DR
#define LED3__INP_DIS CYREG_PRT2_INP_DIS
#define LED3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED3__LCD_EN CYREG_PRT2_LCD_EN
#define LED3__MASK 0x80u
#define LED3__PORT 2u
#define LED3__PRT CYREG_PRT2_PRT
#define LED3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED3__PS CYREG_PRT2_PS
#define LED3__SHIFT 7u
#define LED3__SLW CYREG_PRT2_SLW

/* SPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB10_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB10_ST
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB04_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB04_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB04_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB04_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB04_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB04_F1
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB12_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB12_ST
#define SPIM_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define SPIM_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define SPIM_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define SPIM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_IntClock__INDEX 0x03u
#define SPIM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_IntClock__PM_ACT_MSK 0x08u
#define SPIM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_IntClock__PM_STBY_MSK 0x08u
#define SPIM_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_RxInternalInterrupt__INTC_MASK 0x08u
#define SPIM_RxInternalInterrupt__INTC_NUMBER 3u
#define SPIM_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIM_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define SPIM_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define SPIM_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_TxInternalInterrupt__INTC_MASK 0x10u
#define SPIM_TxInternalInterrupt__INTC_NUMBER 4u
#define SPIM_TxInternalInterrupt__INTC_PRIOR_NUM 6u
#define SPIM_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define SPIM_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LIM_T_L */
#define LIM_T_L__0__INTTYPE CYREG_PICU3_INTTYPE0
#define LIM_T_L__0__MASK 0x01u
#define LIM_T_L__0__PC CYREG_PRT3_PC0
#define LIM_T_L__0__PORT 3u
#define LIM_T_L__0__SHIFT 0u
#define LIM_T_L__AG CYREG_PRT3_AG
#define LIM_T_L__AMUX CYREG_PRT3_AMUX
#define LIM_T_L__BIE CYREG_PRT3_BIE
#define LIM_T_L__BIT_MASK CYREG_PRT3_BIT_MASK
#define LIM_T_L__BYP CYREG_PRT3_BYP
#define LIM_T_L__CTL CYREG_PRT3_CTL
#define LIM_T_L__DM0 CYREG_PRT3_DM0
#define LIM_T_L__DM1 CYREG_PRT3_DM1
#define LIM_T_L__DM2 CYREG_PRT3_DM2
#define LIM_T_L__DR CYREG_PRT3_DR
#define LIM_T_L__INP_DIS CYREG_PRT3_INP_DIS
#define LIM_T_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LIM_T_L__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LIM_T_L__LCD_EN CYREG_PRT3_LCD_EN
#define LIM_T_L__MASK 0x01u
#define LIM_T_L__PORT 3u
#define LIM_T_L__PRT CYREG_PRT3_PRT
#define LIM_T_L__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LIM_T_L__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LIM_T_L__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LIM_T_L__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LIM_T_L__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LIM_T_L__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LIM_T_L__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LIM_T_L__PS CYREG_PRT3_PS
#define LIM_T_L__SHIFT 0u
#define LIM_T_L__SLW CYREG_PRT3_SLW

/* LIM_T_R */
#define LIM_T_R__0__INTTYPE CYREG_PICU3_INTTYPE1
#define LIM_T_R__0__MASK 0x02u
#define LIM_T_R__0__PC CYREG_PRT3_PC1
#define LIM_T_R__0__PORT 3u
#define LIM_T_R__0__SHIFT 1u
#define LIM_T_R__AG CYREG_PRT3_AG
#define LIM_T_R__AMUX CYREG_PRT3_AMUX
#define LIM_T_R__BIE CYREG_PRT3_BIE
#define LIM_T_R__BIT_MASK CYREG_PRT3_BIT_MASK
#define LIM_T_R__BYP CYREG_PRT3_BYP
#define LIM_T_R__CTL CYREG_PRT3_CTL
#define LIM_T_R__DM0 CYREG_PRT3_DM0
#define LIM_T_R__DM1 CYREG_PRT3_DM1
#define LIM_T_R__DM2 CYREG_PRT3_DM2
#define LIM_T_R__DR CYREG_PRT3_DR
#define LIM_T_R__INP_DIS CYREG_PRT3_INP_DIS
#define LIM_T_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LIM_T_R__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LIM_T_R__LCD_EN CYREG_PRT3_LCD_EN
#define LIM_T_R__MASK 0x02u
#define LIM_T_R__PORT 3u
#define LIM_T_R__PRT CYREG_PRT3_PRT
#define LIM_T_R__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LIM_T_R__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LIM_T_R__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LIM_T_R__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LIM_T_R__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LIM_T_R__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LIM_T_R__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LIM_T_R__PS CYREG_PRT3_PS
#define LIM_T_R__SHIFT 1u
#define LIM_T_R__SLW CYREG_PRT3_SLW

/* LIM_X_L */
#define LIM_X_L__0__INTTYPE CYREG_PICU5_INTTYPE1
#define LIM_X_L__0__MASK 0x02u
#define LIM_X_L__0__PC CYREG_PRT5_PC1
#define LIM_X_L__0__PORT 5u
#define LIM_X_L__0__SHIFT 1u
#define LIM_X_L__AG CYREG_PRT5_AG
#define LIM_X_L__AMUX CYREG_PRT5_AMUX
#define LIM_X_L__BIE CYREG_PRT5_BIE
#define LIM_X_L__BIT_MASK CYREG_PRT5_BIT_MASK
#define LIM_X_L__BYP CYREG_PRT5_BYP
#define LIM_X_L__CTL CYREG_PRT5_CTL
#define LIM_X_L__DM0 CYREG_PRT5_DM0
#define LIM_X_L__DM1 CYREG_PRT5_DM1
#define LIM_X_L__DM2 CYREG_PRT5_DM2
#define LIM_X_L__DR CYREG_PRT5_DR
#define LIM_X_L__INP_DIS CYREG_PRT5_INP_DIS
#define LIM_X_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LIM_X_L__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LIM_X_L__LCD_EN CYREG_PRT5_LCD_EN
#define LIM_X_L__MASK 0x02u
#define LIM_X_L__PORT 5u
#define LIM_X_L__PRT CYREG_PRT5_PRT
#define LIM_X_L__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LIM_X_L__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LIM_X_L__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LIM_X_L__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LIM_X_L__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LIM_X_L__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LIM_X_L__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LIM_X_L__PS CYREG_PRT5_PS
#define LIM_X_L__SHIFT 1u
#define LIM_X_L__SLW CYREG_PRT5_SLW

/* LIM_X_R */
#define LIM_X_R__0__INTTYPE CYREG_PICU5_INTTYPE0
#define LIM_X_R__0__MASK 0x01u
#define LIM_X_R__0__PC CYREG_PRT5_PC0
#define LIM_X_R__0__PORT 5u
#define LIM_X_R__0__SHIFT 0u
#define LIM_X_R__AG CYREG_PRT5_AG
#define LIM_X_R__AMUX CYREG_PRT5_AMUX
#define LIM_X_R__BIE CYREG_PRT5_BIE
#define LIM_X_R__BIT_MASK CYREG_PRT5_BIT_MASK
#define LIM_X_R__BYP CYREG_PRT5_BYP
#define LIM_X_R__CTL CYREG_PRT5_CTL
#define LIM_X_R__DM0 CYREG_PRT5_DM0
#define LIM_X_R__DM1 CYREG_PRT5_DM1
#define LIM_X_R__DM2 CYREG_PRT5_DM2
#define LIM_X_R__DR CYREG_PRT5_DR
#define LIM_X_R__INP_DIS CYREG_PRT5_INP_DIS
#define LIM_X_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LIM_X_R__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LIM_X_R__LCD_EN CYREG_PRT5_LCD_EN
#define LIM_X_R__MASK 0x01u
#define LIM_X_R__PORT 5u
#define LIM_X_R__PRT CYREG_PRT5_PRT
#define LIM_X_R__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LIM_X_R__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LIM_X_R__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LIM_X_R__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LIM_X_R__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LIM_X_R__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LIM_X_R__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LIM_X_R__PS CYREG_PRT5_PS
#define LIM_X_R__SHIFT 0u
#define LIM_X_R__SLW CYREG_PRT5_SLW

/* LIM_Y_L */
#define LIM_Y_L__0__INTTYPE CYREG_PICU4_INTTYPE5
#define LIM_Y_L__0__MASK 0x20u
#define LIM_Y_L__0__PC CYREG_PRT4_PC5
#define LIM_Y_L__0__PORT 4u
#define LIM_Y_L__0__SHIFT 5u
#define LIM_Y_L__AG CYREG_PRT4_AG
#define LIM_Y_L__AMUX CYREG_PRT4_AMUX
#define LIM_Y_L__BIE CYREG_PRT4_BIE
#define LIM_Y_L__BIT_MASK CYREG_PRT4_BIT_MASK
#define LIM_Y_L__BYP CYREG_PRT4_BYP
#define LIM_Y_L__CTL CYREG_PRT4_CTL
#define LIM_Y_L__DM0 CYREG_PRT4_DM0
#define LIM_Y_L__DM1 CYREG_PRT4_DM1
#define LIM_Y_L__DM2 CYREG_PRT4_DM2
#define LIM_Y_L__DR CYREG_PRT4_DR
#define LIM_Y_L__INP_DIS CYREG_PRT4_INP_DIS
#define LIM_Y_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define LIM_Y_L__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LIM_Y_L__LCD_EN CYREG_PRT4_LCD_EN
#define LIM_Y_L__MASK 0x20u
#define LIM_Y_L__PORT 4u
#define LIM_Y_L__PRT CYREG_PRT4_PRT
#define LIM_Y_L__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LIM_Y_L__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LIM_Y_L__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LIM_Y_L__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LIM_Y_L__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LIM_Y_L__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LIM_Y_L__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LIM_Y_L__PS CYREG_PRT4_PS
#define LIM_Y_L__SHIFT 5u
#define LIM_Y_L__SLW CYREG_PRT4_SLW

/* LIM_Y_R */
#define LIM_Y_R__0__INTTYPE CYREG_PICU4_INTTYPE4
#define LIM_Y_R__0__MASK 0x10u
#define LIM_Y_R__0__PC CYREG_PRT4_PC4
#define LIM_Y_R__0__PORT 4u
#define LIM_Y_R__0__SHIFT 4u
#define LIM_Y_R__AG CYREG_PRT4_AG
#define LIM_Y_R__AMUX CYREG_PRT4_AMUX
#define LIM_Y_R__BIE CYREG_PRT4_BIE
#define LIM_Y_R__BIT_MASK CYREG_PRT4_BIT_MASK
#define LIM_Y_R__BYP CYREG_PRT4_BYP
#define LIM_Y_R__CTL CYREG_PRT4_CTL
#define LIM_Y_R__DM0 CYREG_PRT4_DM0
#define LIM_Y_R__DM1 CYREG_PRT4_DM1
#define LIM_Y_R__DM2 CYREG_PRT4_DM2
#define LIM_Y_R__DR CYREG_PRT4_DR
#define LIM_Y_R__INP_DIS CYREG_PRT4_INP_DIS
#define LIM_Y_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define LIM_Y_R__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LIM_Y_R__LCD_EN CYREG_PRT4_LCD_EN
#define LIM_Y_R__MASK 0x10u
#define LIM_Y_R__PORT 4u
#define LIM_Y_R__PRT CYREG_PRT4_PRT
#define LIM_Y_R__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LIM_Y_R__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LIM_Y_R__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LIM_Y_R__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LIM_Y_R__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LIM_Y_R__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LIM_Y_R__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LIM_Y_R__PS CYREG_PRT4_PS
#define LIM_Y_R__SHIFT 4u
#define LIM_Y_R__SLW CYREG_PRT4_SLW

/* LIM_Z_L */
#define LIM_Z_L__0__INTTYPE CYREG_PICU4_INTTYPE1
#define LIM_Z_L__0__MASK 0x02u
#define LIM_Z_L__0__PC CYREG_PRT4_PC1
#define LIM_Z_L__0__PORT 4u
#define LIM_Z_L__0__SHIFT 1u
#define LIM_Z_L__AG CYREG_PRT4_AG
#define LIM_Z_L__AMUX CYREG_PRT4_AMUX
#define LIM_Z_L__BIE CYREG_PRT4_BIE
#define LIM_Z_L__BIT_MASK CYREG_PRT4_BIT_MASK
#define LIM_Z_L__BYP CYREG_PRT4_BYP
#define LIM_Z_L__CTL CYREG_PRT4_CTL
#define LIM_Z_L__DM0 CYREG_PRT4_DM0
#define LIM_Z_L__DM1 CYREG_PRT4_DM1
#define LIM_Z_L__DM2 CYREG_PRT4_DM2
#define LIM_Z_L__DR CYREG_PRT4_DR
#define LIM_Z_L__INP_DIS CYREG_PRT4_INP_DIS
#define LIM_Z_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define LIM_Z_L__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LIM_Z_L__LCD_EN CYREG_PRT4_LCD_EN
#define LIM_Z_L__MASK 0x02u
#define LIM_Z_L__PORT 4u
#define LIM_Z_L__PRT CYREG_PRT4_PRT
#define LIM_Z_L__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LIM_Z_L__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LIM_Z_L__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LIM_Z_L__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LIM_Z_L__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LIM_Z_L__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LIM_Z_L__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LIM_Z_L__PS CYREG_PRT4_PS
#define LIM_Z_L__SHIFT 1u
#define LIM_Z_L__SLW CYREG_PRT4_SLW

/* LIM_Z_R */
#define LIM_Z_R__0__INTTYPE CYREG_PICU4_INTTYPE0
#define LIM_Z_R__0__MASK 0x01u
#define LIM_Z_R__0__PC CYREG_PRT4_PC0
#define LIM_Z_R__0__PORT 4u
#define LIM_Z_R__0__SHIFT 0u
#define LIM_Z_R__AG CYREG_PRT4_AG
#define LIM_Z_R__AMUX CYREG_PRT4_AMUX
#define LIM_Z_R__BIE CYREG_PRT4_BIE
#define LIM_Z_R__BIT_MASK CYREG_PRT4_BIT_MASK
#define LIM_Z_R__BYP CYREG_PRT4_BYP
#define LIM_Z_R__CTL CYREG_PRT4_CTL
#define LIM_Z_R__DM0 CYREG_PRT4_DM0
#define LIM_Z_R__DM1 CYREG_PRT4_DM1
#define LIM_Z_R__DM2 CYREG_PRT4_DM2
#define LIM_Z_R__DR CYREG_PRT4_DR
#define LIM_Z_R__INP_DIS CYREG_PRT4_INP_DIS
#define LIM_Z_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define LIM_Z_R__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LIM_Z_R__LCD_EN CYREG_PRT4_LCD_EN
#define LIM_Z_R__MASK 0x01u
#define LIM_Z_R__PORT 4u
#define LIM_Z_R__PRT CYREG_PRT4_PRT
#define LIM_Z_R__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LIM_Z_R__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LIM_Z_R__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LIM_Z_R__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LIM_Z_R__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LIM_Z_R__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LIM_Z_R__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LIM_Z_R__PS CYREG_PRT4_PS
#define LIM_Z_R__SHIFT 0u
#define LIM_Z_R__SLW CYREG_PRT4_SLW

/* PWM_CLK */
#define PWM_CLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define PWM_CLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define PWM_CLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define PWM_CLK__CFG2_SRC_SEL_MASK 0x07u
#define PWM_CLK__INDEX 0x01u
#define PWM_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_CLK__PM_ACT_MSK 0x02u
#define PWM_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_CLK__PM_STBY_MSK 0x02u

/* Pin_SCK */
#define Pin_SCK__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Pin_SCK__0__MASK 0x80u
#define Pin_SCK__0__PC CYREG_PRT0_PC7
#define Pin_SCK__0__PORT 0u
#define Pin_SCK__0__SHIFT 7u
#define Pin_SCK__AG CYREG_PRT0_AG
#define Pin_SCK__AMUX CYREG_PRT0_AMUX
#define Pin_SCK__BIE CYREG_PRT0_BIE
#define Pin_SCK__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_SCK__BYP CYREG_PRT0_BYP
#define Pin_SCK__CTL CYREG_PRT0_CTL
#define Pin_SCK__DM0 CYREG_PRT0_DM0
#define Pin_SCK__DM1 CYREG_PRT0_DM1
#define Pin_SCK__DM2 CYREG_PRT0_DM2
#define Pin_SCK__DR CYREG_PRT0_DR
#define Pin_SCK__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_SCK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_SCK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_SCK__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_SCK__MASK 0x80u
#define Pin_SCK__PORT 0u
#define Pin_SCK__PRT CYREG_PRT0_PRT
#define Pin_SCK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_SCK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_SCK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_SCK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_SCK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_SCK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_SCK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_SCK__PS CYREG_PRT0_PS
#define Pin_SCK__SHIFT 7u
#define Pin_SCK__SLW CYREG_PRT0_SLW

/* Pin_SDI */
#define Pin_SDI__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_SDI__0__MASK 0x40u
#define Pin_SDI__0__PC CYREG_PRT0_PC6
#define Pin_SDI__0__PORT 0u
#define Pin_SDI__0__SHIFT 6u
#define Pin_SDI__AG CYREG_PRT0_AG
#define Pin_SDI__AMUX CYREG_PRT0_AMUX
#define Pin_SDI__BIE CYREG_PRT0_BIE
#define Pin_SDI__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_SDI__BYP CYREG_PRT0_BYP
#define Pin_SDI__CTL CYREG_PRT0_CTL
#define Pin_SDI__DM0 CYREG_PRT0_DM0
#define Pin_SDI__DM1 CYREG_PRT0_DM1
#define Pin_SDI__DM2 CYREG_PRT0_DM2
#define Pin_SDI__DR CYREG_PRT0_DR
#define Pin_SDI__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_SDI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_SDI__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_SDI__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_SDI__MASK 0x40u
#define Pin_SDI__PORT 0u
#define Pin_SDI__PRT CYREG_PRT0_PRT
#define Pin_SDI__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_SDI__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_SDI__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_SDI__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_SDI__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_SDI__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_SDI__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_SDI__PS CYREG_PRT0_PS
#define Pin_SDI__SHIFT 6u
#define Pin_SDI__SLW CYREG_PRT0_SLW

/* Pin_SDO */
#define Pin_SDO__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Pin_SDO__0__MASK 0x20u
#define Pin_SDO__0__PC CYREG_PRT0_PC5
#define Pin_SDO__0__PORT 0u
#define Pin_SDO__0__SHIFT 5u
#define Pin_SDO__AG CYREG_PRT0_AG
#define Pin_SDO__AMUX CYREG_PRT0_AMUX
#define Pin_SDO__BIE CYREG_PRT0_BIE
#define Pin_SDO__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_SDO__BYP CYREG_PRT0_BYP
#define Pin_SDO__CTL CYREG_PRT0_CTL
#define Pin_SDO__DM0 CYREG_PRT0_DM0
#define Pin_SDO__DM1 CYREG_PRT0_DM1
#define Pin_SDO__DM2 CYREG_PRT0_DM2
#define Pin_SDO__DR CYREG_PRT0_DR
#define Pin_SDO__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_SDO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_SDO__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_SDO__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_SDO__MASK 0x20u
#define Pin_SDO__PORT 0u
#define Pin_SDO__PRT CYREG_PRT0_PRT
#define Pin_SDO__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_SDO__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_SDO__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_SDO__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_SDO__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_SDO__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_SDO__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_SDO__PS CYREG_PRT0_PS
#define Pin_SDO__SHIFT 5u
#define Pin_SDO__SLW CYREG_PRT0_SLW

/* UART_RX */
#define UART_RX__0__INTTYPE CYREG_PICU15_INTTYPE4
#define UART_RX__0__MASK 0x10u
#define UART_RX__0__PC CYREG_IO_PC_PRT15_PC4
#define UART_RX__0__PORT 15u
#define UART_RX__0__SHIFT 4u
#define UART_RX__AG CYREG_PRT15_AG
#define UART_RX__AMUX CYREG_PRT15_AMUX
#define UART_RX__BIE CYREG_PRT15_BIE
#define UART_RX__BIT_MASK CYREG_PRT15_BIT_MASK
#define UART_RX__BYP CYREG_PRT15_BYP
#define UART_RX__CTL CYREG_PRT15_CTL
#define UART_RX__DM0 CYREG_PRT15_DM0
#define UART_RX__DM1 CYREG_PRT15_DM1
#define UART_RX__DM2 CYREG_PRT15_DM2
#define UART_RX__DR CYREG_PRT15_DR
#define UART_RX__INP_DIS CYREG_PRT15_INP_DIS
#define UART_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define UART_RX__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define UART_RX__LCD_EN CYREG_PRT15_LCD_EN
#define UART_RX__MASK 0x10u
#define UART_RX__PORT 15u
#define UART_RX__PRT CYREG_PRT15_PRT
#define UART_RX__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define UART_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define UART_RX__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define UART_RX__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define UART_RX__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define UART_RX__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define UART_RX__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define UART_RX__PS CYREG_PRT15_PS
#define UART_RX__SHIFT 4u
#define UART_RX__SLW CYREG_PRT15_SLW

/* UART_TX */
#define UART_TX__0__INTTYPE CYREG_PICU1_INTTYPE6
#define UART_TX__0__MASK 0x40u
#define UART_TX__0__PC CYREG_PRT1_PC6
#define UART_TX__0__PORT 1u
#define UART_TX__0__SHIFT 6u
#define UART_TX__AG CYREG_PRT1_AG
#define UART_TX__AMUX CYREG_PRT1_AMUX
#define UART_TX__BIE CYREG_PRT1_BIE
#define UART_TX__BIT_MASK CYREG_PRT1_BIT_MASK
#define UART_TX__BYP CYREG_PRT1_BYP
#define UART_TX__CTL CYREG_PRT1_CTL
#define UART_TX__DM0 CYREG_PRT1_DM0
#define UART_TX__DM1 CYREG_PRT1_DM1
#define UART_TX__DM2 CYREG_PRT1_DM2
#define UART_TX__DR CYREG_PRT1_DR
#define UART_TX__INP_DIS CYREG_PRT1_INP_DIS
#define UART_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define UART_TX__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define UART_TX__LCD_EN CYREG_PRT1_LCD_EN
#define UART_TX__MASK 0x40u
#define UART_TX__PORT 1u
#define UART_TX__PRT CYREG_PRT1_PRT
#define UART_TX__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define UART_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define UART_TX__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define UART_TX__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define UART_TX__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define UART_TX__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define UART_TX__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define UART_TX__PS CYREG_PRT1_PS
#define UART_TX__SHIFT 6u
#define UART_TX__SLW CYREG_PRT1_SLW

/* QuadDec_X */
#define QuadDec_X_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_X_bQuadDec_Stsreg__0__POS 0
#define QuadDec_X_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_X_bQuadDec_Stsreg__1__POS 1
#define QuadDec_X_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define QuadDec_X_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define QuadDec_X_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_X_bQuadDec_Stsreg__2__POS 2
#define QuadDec_X_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_X_bQuadDec_Stsreg__3__POS 3
#define QuadDec_X_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_X_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define QuadDec_X_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define QuadDec_X_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB04_A0
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB04_A1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB04_D0
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB04_D1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB04_F0
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB04_F1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB05_A0
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB05_A1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB05_D0
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB05_D1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB05_F0
#define QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB05_F1
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define QuadDec_X_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_X_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_X_isr__INTC_MASK 0x02u
#define QuadDec_X_isr__INTC_NUMBER 1u
#define QuadDec_X_isr__INTC_PRIOR_NUM 7u
#define QuadDec_X_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define QuadDec_X_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_X_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* QuadDec_Y */
#define QuadDec_Y_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_Y_bQuadDec_Stsreg__0__POS 0
#define QuadDec_Y_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_Y_bQuadDec_Stsreg__1__POS 1
#define QuadDec_Y_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define QuadDec_Y_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define QuadDec_Y_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_Y_bQuadDec_Stsreg__2__POS 2
#define QuadDec_Y_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_Y_bQuadDec_Stsreg__3__POS 3
#define QuadDec_Y_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_Y_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define QuadDec_Y_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define QuadDec_Y_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define QuadDec_Y_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define QuadDec_Y_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define QuadDec_Y_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define QuadDec_Y_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB01_A0
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB01_A1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB01_D0
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB01_D1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB01_F0
#define QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB01_F1
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define QuadDec_Y_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_Y_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_Y_isr__INTC_MASK 0x04u
#define QuadDec_Y_isr__INTC_NUMBER 2u
#define QuadDec_Y_isr__INTC_PRIOR_NUM 7u
#define QuadDec_Y_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define QuadDec_Y_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_Y_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* X_MOT_INT */
#define X_MOT_INT__0__INTTYPE CYREG_PICU6_INTTYPE3
#define X_MOT_INT__0__MASK 0x08u
#define X_MOT_INT__0__PC CYREG_PRT6_PC3
#define X_MOT_INT__0__PORT 6u
#define X_MOT_INT__0__SHIFT 3u
#define X_MOT_INT__AG CYREG_PRT6_AG
#define X_MOT_INT__AMUX CYREG_PRT6_AMUX
#define X_MOT_INT__BIE CYREG_PRT6_BIE
#define X_MOT_INT__BIT_MASK CYREG_PRT6_BIT_MASK
#define X_MOT_INT__BYP CYREG_PRT6_BYP
#define X_MOT_INT__CTL CYREG_PRT6_CTL
#define X_MOT_INT__DM0 CYREG_PRT6_DM0
#define X_MOT_INT__DM1 CYREG_PRT6_DM1
#define X_MOT_INT__DM2 CYREG_PRT6_DM2
#define X_MOT_INT__DR CYREG_PRT6_DR
#define X_MOT_INT__INP_DIS CYREG_PRT6_INP_DIS
#define X_MOT_INT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define X_MOT_INT__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define X_MOT_INT__LCD_EN CYREG_PRT6_LCD_EN
#define X_MOT_INT__MASK 0x08u
#define X_MOT_INT__PORT 6u
#define X_MOT_INT__PRT CYREG_PRT6_PRT
#define X_MOT_INT__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define X_MOT_INT__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define X_MOT_INT__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define X_MOT_INT__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define X_MOT_INT__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define X_MOT_INT__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define X_MOT_INT__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define X_MOT_INT__PS CYREG_PRT6_PS
#define X_MOT_INT__SHIFT 3u
#define X_MOT_INT__SLW CYREG_PRT6_SLW

/* Y_MOT_INT */
#define Y_MOT_INT__0__INTTYPE CYREG_PICU6_INTTYPE2
#define Y_MOT_INT__0__MASK 0x04u
#define Y_MOT_INT__0__PC CYREG_PRT6_PC2
#define Y_MOT_INT__0__PORT 6u
#define Y_MOT_INT__0__SHIFT 2u
#define Y_MOT_INT__AG CYREG_PRT6_AG
#define Y_MOT_INT__AMUX CYREG_PRT6_AMUX
#define Y_MOT_INT__BIE CYREG_PRT6_BIE
#define Y_MOT_INT__BIT_MASK CYREG_PRT6_BIT_MASK
#define Y_MOT_INT__BYP CYREG_PRT6_BYP
#define Y_MOT_INT__CTL CYREG_PRT6_CTL
#define Y_MOT_INT__DM0 CYREG_PRT6_DM0
#define Y_MOT_INT__DM1 CYREG_PRT6_DM1
#define Y_MOT_INT__DM2 CYREG_PRT6_DM2
#define Y_MOT_INT__DR CYREG_PRT6_DR
#define Y_MOT_INT__INP_DIS CYREG_PRT6_INP_DIS
#define Y_MOT_INT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Y_MOT_INT__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Y_MOT_INT__LCD_EN CYREG_PRT6_LCD_EN
#define Y_MOT_INT__MASK 0x04u
#define Y_MOT_INT__PORT 6u
#define Y_MOT_INT__PRT CYREG_PRT6_PRT
#define Y_MOT_INT__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Y_MOT_INT__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Y_MOT_INT__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Y_MOT_INT__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Y_MOT_INT__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Y_MOT_INT__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Y_MOT_INT__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Y_MOT_INT__PS CYREG_PRT6_PS
#define Y_MOT_INT__SHIFT 2u
#define Y_MOT_INT__SLW CYREG_PRT6_SLW

/* Z_MOT_INT */
#define Z_MOT_INT__0__INTTYPE CYREG_PICU6_INTTYPE1
#define Z_MOT_INT__0__MASK 0x02u
#define Z_MOT_INT__0__PC CYREG_PRT6_PC1
#define Z_MOT_INT__0__PORT 6u
#define Z_MOT_INT__0__SHIFT 1u
#define Z_MOT_INT__AG CYREG_PRT6_AG
#define Z_MOT_INT__AMUX CYREG_PRT6_AMUX
#define Z_MOT_INT__BIE CYREG_PRT6_BIE
#define Z_MOT_INT__BIT_MASK CYREG_PRT6_BIT_MASK
#define Z_MOT_INT__BYP CYREG_PRT6_BYP
#define Z_MOT_INT__CTL CYREG_PRT6_CTL
#define Z_MOT_INT__DM0 CYREG_PRT6_DM0
#define Z_MOT_INT__DM1 CYREG_PRT6_DM1
#define Z_MOT_INT__DM2 CYREG_PRT6_DM2
#define Z_MOT_INT__DR CYREG_PRT6_DR
#define Z_MOT_INT__INP_DIS CYREG_PRT6_INP_DIS
#define Z_MOT_INT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Z_MOT_INT__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Z_MOT_INT__LCD_EN CYREG_PRT6_LCD_EN
#define Z_MOT_INT__MASK 0x02u
#define Z_MOT_INT__PORT 6u
#define Z_MOT_INT__PRT CYREG_PRT6_PRT
#define Z_MOT_INT__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Z_MOT_INT__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Z_MOT_INT__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Z_MOT_INT__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Z_MOT_INT__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Z_MOT_INT__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Z_MOT_INT__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Z_MOT_INT__PS CYREG_PRT6_PS
#define Z_MOT_INT__SHIFT 1u
#define Z_MOT_INT__SLW CYREG_PRT6_SLW

/* PWM_Buzzer */
#define PWM_Buzzer_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_Buzzer_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_Buzzer_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_Buzzer_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_Buzzer_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_Buzzer_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_Buzzer_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_Buzzer_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_Buzzer_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_Buzzer_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_Buzzer_PWMHW__PM_ACT_MSK 0x02u
#define PWM_Buzzer_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_Buzzer_PWMHW__PM_STBY_MSK 0x02u
#define PWM_Buzzer_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_Buzzer_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_Buzzer_PWMHW__SR0 CYREG_TMR1_SR0

/* Pin_BC_LED */
#define Pin_BC_LED__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Pin_BC_LED__0__MASK 0x01u
#define Pin_BC_LED__0__PC CYREG_PRT0_PC0
#define Pin_BC_LED__0__PORT 0u
#define Pin_BC_LED__0__SHIFT 0u
#define Pin_BC_LED__AG CYREG_PRT0_AG
#define Pin_BC_LED__AMUX CYREG_PRT0_AMUX
#define Pin_BC_LED__BIE CYREG_PRT0_BIE
#define Pin_BC_LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_BC_LED__BYP CYREG_PRT0_BYP
#define Pin_BC_LED__CTL CYREG_PRT0_CTL
#define Pin_BC_LED__DM0 CYREG_PRT0_DM0
#define Pin_BC_LED__DM1 CYREG_PRT0_DM1
#define Pin_BC_LED__DM2 CYREG_PRT0_DM2
#define Pin_BC_LED__DR CYREG_PRT0_DR
#define Pin_BC_LED__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_BC_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_BC_LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_BC_LED__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_BC_LED__MASK 0x01u
#define Pin_BC_LED__PORT 0u
#define Pin_BC_LED__PRT CYREG_PRT0_PRT
#define Pin_BC_LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_BC_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_BC_LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_BC_LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_BC_LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_BC_LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_BC_LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_BC_LED__PS CYREG_PRT0_PS
#define Pin_BC_LED__SHIFT 0u
#define Pin_BC_LED__SLW CYREG_PRT0_SLW

/* Pin_Buzzer */
#define Pin_Buzzer__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Pin_Buzzer__0__MASK 0x02u
#define Pin_Buzzer__0__PC CYREG_PRT0_PC1
#define Pin_Buzzer__0__PORT 0u
#define Pin_Buzzer__0__SHIFT 1u
#define Pin_Buzzer__AG CYREG_PRT0_AG
#define Pin_Buzzer__AMUX CYREG_PRT0_AMUX
#define Pin_Buzzer__BIE CYREG_PRT0_BIE
#define Pin_Buzzer__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Buzzer__BYP CYREG_PRT0_BYP
#define Pin_Buzzer__CTL CYREG_PRT0_CTL
#define Pin_Buzzer__DM0 CYREG_PRT0_DM0
#define Pin_Buzzer__DM1 CYREG_PRT0_DM1
#define Pin_Buzzer__DM2 CYREG_PRT0_DM2
#define Pin_Buzzer__DR CYREG_PRT0_DR
#define Pin_Buzzer__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Buzzer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Buzzer__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Buzzer__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Buzzer__MASK 0x02u
#define Pin_Buzzer__PORT 0u
#define Pin_Buzzer__PRT CYREG_PRT0_PRT
#define Pin_Buzzer__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Buzzer__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Buzzer__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Buzzer__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Buzzer__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Buzzer__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Buzzer__PS CYREG_PRT0_PS
#define Pin_Buzzer__SHIFT 1u
#define Pin_Buzzer__SLW CYREG_PRT0_SLW

/* QuadDec_TZ */
#define QuadDec_TZ_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_TZ_bQuadDec_Stsreg__0__POS 0
#define QuadDec_TZ_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_TZ_bQuadDec_Stsreg__1__POS 1
#define QuadDec_TZ_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define QuadDec_TZ_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define QuadDec_TZ_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_TZ_bQuadDec_Stsreg__2__POS 2
#define QuadDec_TZ_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_TZ_bQuadDec_Stsreg__3__POS 3
#define QuadDec_TZ_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_TZ_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define QuadDec_TZ_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define QuadDec_TZ_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB07_A0
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB07_A1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB07_D0
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB07_D1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB07_F0
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB07_F1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB08_A0
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB08_A1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB08_D0
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB08_D1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB08_F0
#define QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB08_F1
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB08_ST
#define QuadDec_TZ_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_TZ_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_TZ_isr__INTC_MASK 0x01u
#define QuadDec_TZ_isr__INTC_NUMBER 0u
#define QuadDec_TZ_isr__INTC_PRIOR_NUM 2u
#define QuadDec_TZ_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define QuadDec_TZ_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_TZ_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* wait_timer */
#define wait_timer_TimerHW__CAP0 CYREG_TMR3_CAP0
#define wait_timer_TimerHW__CAP1 CYREG_TMR3_CAP1
#define wait_timer_TimerHW__CFG0 CYREG_TMR3_CFG0
#define wait_timer_TimerHW__CFG1 CYREG_TMR3_CFG1
#define wait_timer_TimerHW__CFG2 CYREG_TMR3_CFG2
#define wait_timer_TimerHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define wait_timer_TimerHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define wait_timer_TimerHW__PER0 CYREG_TMR3_PER0
#define wait_timer_TimerHW__PER1 CYREG_TMR3_PER1
#define wait_timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define wait_timer_TimerHW__PM_ACT_MSK 0x08u
#define wait_timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define wait_timer_TimerHW__PM_STBY_MSK 0x08u
#define wait_timer_TimerHW__RT0 CYREG_TMR3_RT0
#define wait_timer_TimerHW__RT1 CYREG_TMR3_RT1
#define wait_timer_TimerHW__SR0 CYREG_TMR3_SR0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x00u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x01u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x01u

/* Pin_CSMotorO */
#define Pin_CSMotorO__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Pin_CSMotorO__0__MASK 0x10u
#define Pin_CSMotorO__0__PC CYREG_PRT2_PC4
#define Pin_CSMotorO__0__PORT 2u
#define Pin_CSMotorO__0__SHIFT 4u
#define Pin_CSMotorO__AG CYREG_PRT2_AG
#define Pin_CSMotorO__AMUX CYREG_PRT2_AMUX
#define Pin_CSMotorO__BIE CYREG_PRT2_BIE
#define Pin_CSMotorO__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_CSMotorO__BYP CYREG_PRT2_BYP
#define Pin_CSMotorO__CTL CYREG_PRT2_CTL
#define Pin_CSMotorO__DM0 CYREG_PRT2_DM0
#define Pin_CSMotorO__DM1 CYREG_PRT2_DM1
#define Pin_CSMotorO__DM2 CYREG_PRT2_DM2
#define Pin_CSMotorO__DR CYREG_PRT2_DR
#define Pin_CSMotorO__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_CSMotorO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_CSMotorO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_CSMotorO__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_CSMotorO__MASK 0x10u
#define Pin_CSMotorO__PORT 2u
#define Pin_CSMotorO__PRT CYREG_PRT2_PRT
#define Pin_CSMotorO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_CSMotorO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_CSMotorO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_CSMotorO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_CSMotorO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_CSMotorO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_CSMotorO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_CSMotorO__PS CYREG_PRT2_PS
#define Pin_CSMotorO__SHIFT 4u
#define Pin_CSMotorO__SLW CYREG_PRT2_SLW

/* Pin_CSMotorT */
#define Pin_CSMotorT__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Pin_CSMotorT__0__MASK 0x08u
#define Pin_CSMotorT__0__PC CYREG_PRT2_PC3
#define Pin_CSMotorT__0__PORT 2u
#define Pin_CSMotorT__0__SHIFT 3u
#define Pin_CSMotorT__AG CYREG_PRT2_AG
#define Pin_CSMotorT__AMUX CYREG_PRT2_AMUX
#define Pin_CSMotorT__BIE CYREG_PRT2_BIE
#define Pin_CSMotorT__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_CSMotorT__BYP CYREG_PRT2_BYP
#define Pin_CSMotorT__CTL CYREG_PRT2_CTL
#define Pin_CSMotorT__DM0 CYREG_PRT2_DM0
#define Pin_CSMotorT__DM1 CYREG_PRT2_DM1
#define Pin_CSMotorT__DM2 CYREG_PRT2_DM2
#define Pin_CSMotorT__DR CYREG_PRT2_DR
#define Pin_CSMotorT__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_CSMotorT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_CSMotorT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_CSMotorT__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_CSMotorT__MASK 0x08u
#define Pin_CSMotorT__PORT 2u
#define Pin_CSMotorT__PRT CYREG_PRT2_PRT
#define Pin_CSMotorT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_CSMotorT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_CSMotorT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_CSMotorT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_CSMotorT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_CSMotorT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_CSMotorT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_CSMotorT__PS CYREG_PRT2_PS
#define Pin_CSMotorT__SHIFT 3u
#define Pin_CSMotorT__SLW CYREG_PRT2_SLW

/* Pin_CSMotorX */
#define Pin_CSMotorX__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Pin_CSMotorX__0__MASK 0x01u
#define Pin_CSMotorX__0__PC CYREG_PRT2_PC0
#define Pin_CSMotorX__0__PORT 2u
#define Pin_CSMotorX__0__SHIFT 0u
#define Pin_CSMotorX__AG CYREG_PRT2_AG
#define Pin_CSMotorX__AMUX CYREG_PRT2_AMUX
#define Pin_CSMotorX__BIE CYREG_PRT2_BIE
#define Pin_CSMotorX__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_CSMotorX__BYP CYREG_PRT2_BYP
#define Pin_CSMotorX__CTL CYREG_PRT2_CTL
#define Pin_CSMotorX__DM0 CYREG_PRT2_DM0
#define Pin_CSMotorX__DM1 CYREG_PRT2_DM1
#define Pin_CSMotorX__DM2 CYREG_PRT2_DM2
#define Pin_CSMotorX__DR CYREG_PRT2_DR
#define Pin_CSMotorX__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_CSMotorX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_CSMotorX__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_CSMotorX__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_CSMotorX__MASK 0x01u
#define Pin_CSMotorX__PORT 2u
#define Pin_CSMotorX__PRT CYREG_PRT2_PRT
#define Pin_CSMotorX__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_CSMotorX__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_CSMotorX__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_CSMotorX__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_CSMotorX__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_CSMotorX__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_CSMotorX__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_CSMotorX__PS CYREG_PRT2_PS
#define Pin_CSMotorX__SHIFT 0u
#define Pin_CSMotorX__SLW CYREG_PRT2_SLW

/* Pin_CSMotorY */
#define Pin_CSMotorY__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_CSMotorY__0__MASK 0x02u
#define Pin_CSMotorY__0__PC CYREG_PRT2_PC1
#define Pin_CSMotorY__0__PORT 2u
#define Pin_CSMotorY__0__SHIFT 1u
#define Pin_CSMotorY__AG CYREG_PRT2_AG
#define Pin_CSMotorY__AMUX CYREG_PRT2_AMUX
#define Pin_CSMotorY__BIE CYREG_PRT2_BIE
#define Pin_CSMotorY__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_CSMotorY__BYP CYREG_PRT2_BYP
#define Pin_CSMotorY__CTL CYREG_PRT2_CTL
#define Pin_CSMotorY__DM0 CYREG_PRT2_DM0
#define Pin_CSMotorY__DM1 CYREG_PRT2_DM1
#define Pin_CSMotorY__DM2 CYREG_PRT2_DM2
#define Pin_CSMotorY__DR CYREG_PRT2_DR
#define Pin_CSMotorY__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_CSMotorY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_CSMotorY__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_CSMotorY__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_CSMotorY__MASK 0x02u
#define Pin_CSMotorY__PORT 2u
#define Pin_CSMotorY__PRT CYREG_PRT2_PRT
#define Pin_CSMotorY__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_CSMotorY__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_CSMotorY__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_CSMotorY__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_CSMotorY__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_CSMotorY__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_CSMotorY__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_CSMotorY__PS CYREG_PRT2_PS
#define Pin_CSMotorY__SHIFT 1u
#define Pin_CSMotorY__SLW CYREG_PRT2_SLW

/* Pin_CSMotorZ */
#define Pin_CSMotorZ__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Pin_CSMotorZ__0__MASK 0x04u
#define Pin_CSMotorZ__0__PC CYREG_PRT2_PC2
#define Pin_CSMotorZ__0__PORT 2u
#define Pin_CSMotorZ__0__SHIFT 2u
#define Pin_CSMotorZ__AG CYREG_PRT2_AG
#define Pin_CSMotorZ__AMUX CYREG_PRT2_AMUX
#define Pin_CSMotorZ__BIE CYREG_PRT2_BIE
#define Pin_CSMotorZ__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_CSMotorZ__BYP CYREG_PRT2_BYP
#define Pin_CSMotorZ__CTL CYREG_PRT2_CTL
#define Pin_CSMotorZ__DM0 CYREG_PRT2_DM0
#define Pin_CSMotorZ__DM1 CYREG_PRT2_DM1
#define Pin_CSMotorZ__DM2 CYREG_PRT2_DM2
#define Pin_CSMotorZ__DR CYREG_PRT2_DR
#define Pin_CSMotorZ__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_CSMotorZ__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_CSMotorZ__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_CSMotorZ__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_CSMotorZ__MASK 0x04u
#define Pin_CSMotorZ__PORT 2u
#define Pin_CSMotorZ__PRT CYREG_PRT2_PRT
#define Pin_CSMotorZ__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_CSMotorZ__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_CSMotorZ__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_CSMotorZ__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_CSMotorZ__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_CSMotorZ__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_CSMotorZ__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_CSMotorZ__PS CYREG_PRT2_PS
#define Pin_CSMotorZ__SHIFT 2u
#define Pin_CSMotorZ__SLW CYREG_PRT2_SLW

/* UART_PCB_LOG */
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define UART_PCB_LOG_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define UART_PCB_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_PCB_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define UART_PCB_LOG_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_PCB_LOG_BUART_sRX_RxSts__3__POS 3
#define UART_PCB_LOG_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_PCB_LOG_BUART_sRX_RxSts__4__POS 4
#define UART_PCB_LOG_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_PCB_LOG_BUART_sRX_RxSts__5__POS 5
#define UART_PCB_LOG_BUART_sRX_RxSts__MASK 0x38u
#define UART_PCB_LOG_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB00_MSK
#define UART_PCB_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_PCB_LOG_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB00_ST
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB10_A0
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB10_A1
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB10_D0
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB10_D1
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB10_F0
#define UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB10_F1
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_PCB_LOG_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_PCB_LOG_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_PCB_LOG_BUART_sTX_TxSts__0__POS 0
#define UART_PCB_LOG_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_PCB_LOG_BUART_sTX_TxSts__1__POS 1
#define UART_PCB_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_PCB_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_PCB_LOG_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_PCB_LOG_BUART_sTX_TxSts__2__POS 2
#define UART_PCB_LOG_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_PCB_LOG_BUART_sTX_TxSts__3__POS 3
#define UART_PCB_LOG_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_PCB_LOG_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_PCB_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_PCB_LOG_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_PCB_LOG_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define UART_PCB_LOG_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define UART_PCB_LOG_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define UART_PCB_LOG_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_PCB_LOG_IntClock__INDEX 0x04u
#define UART_PCB_LOG_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_PCB_LOG_IntClock__PM_ACT_MSK 0x10u
#define UART_PCB_LOG_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_PCB_LOG_IntClock__PM_STBY_MSK 0x10u
#define UART_PCB_LOG_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_PCB_LOG_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_PCB_LOG_RXInternalInterrupt__INTC_MASK 0x20u
#define UART_PCB_LOG_RXInternalInterrupt__INTC_NUMBER 5u
#define UART_PCB_LOG_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_PCB_LOG_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define UART_PCB_LOG_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_PCB_LOG_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_Backlight */
#define Pin_Backlight__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Pin_Backlight__0__MASK 0x04u
#define Pin_Backlight__0__PC CYREG_IO_PC_PRT15_PC2
#define Pin_Backlight__0__PORT 15u
#define Pin_Backlight__0__SHIFT 2u
#define Pin_Backlight__AG CYREG_PRT15_AG
#define Pin_Backlight__AMUX CYREG_PRT15_AMUX
#define Pin_Backlight__BIE CYREG_PRT15_BIE
#define Pin_Backlight__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_Backlight__BYP CYREG_PRT15_BYP
#define Pin_Backlight__CTL CYREG_PRT15_CTL
#define Pin_Backlight__DM0 CYREG_PRT15_DM0
#define Pin_Backlight__DM1 CYREG_PRT15_DM1
#define Pin_Backlight__DM2 CYREG_PRT15_DM2
#define Pin_Backlight__DR CYREG_PRT15_DR
#define Pin_Backlight__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_Backlight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_Backlight__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_Backlight__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_Backlight__MASK 0x04u
#define Pin_Backlight__PORT 15u
#define Pin_Backlight__PRT CYREG_PRT15_PRT
#define Pin_Backlight__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_Backlight__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_Backlight__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_Backlight__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_Backlight__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_Backlight__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_Backlight__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_Backlight__PS CYREG_PRT15_PS
#define Pin_Backlight__SHIFT 2u
#define Pin_Backlight__SLW CYREG_PRT15_SLW

/* Camera_Trigger */
#define Camera_Trigger__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Camera_Trigger__0__MASK 0x08u
#define Camera_Trigger__0__PC CYREG_PRT12_PC3
#define Camera_Trigger__0__PORT 12u
#define Camera_Trigger__0__SHIFT 3u
#define Camera_Trigger__AG CYREG_PRT12_AG
#define Camera_Trigger__BIE CYREG_PRT12_BIE
#define Camera_Trigger__BIT_MASK CYREG_PRT12_BIT_MASK
#define Camera_Trigger__BYP CYREG_PRT12_BYP
#define Camera_Trigger__DM0 CYREG_PRT12_DM0
#define Camera_Trigger__DM1 CYREG_PRT12_DM1
#define Camera_Trigger__DM2 CYREG_PRT12_DM2
#define Camera_Trigger__DR CYREG_PRT12_DR
#define Camera_Trigger__INP_DIS CYREG_PRT12_INP_DIS
#define Camera_Trigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Camera_Trigger__MASK 0x08u
#define Camera_Trigger__PORT 12u
#define Camera_Trigger__PRT CYREG_PRT12_PRT
#define Camera_Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Camera_Trigger__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Camera_Trigger__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Camera_Trigger__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Camera_Trigger__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Camera_Trigger__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Camera_Trigger__PS CYREG_PRT12_PS
#define Camera_Trigger__SHIFT 3u
#define Camera_Trigger__SIO_CFG CYREG_PRT12_SIO_CFG
#define Camera_Trigger__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Camera_Trigger__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Camera_Trigger__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Camera_Trigger__SLW CYREG_PRT12_SLW

/* Pin_OptDec_X_A */
#define Pin_OptDec_X_A__0__INTTYPE CYREG_PICU4_INTTYPE7
#define Pin_OptDec_X_A__0__MASK 0x80u
#define Pin_OptDec_X_A__0__PC CYREG_PRT4_PC7
#define Pin_OptDec_X_A__0__PORT 4u
#define Pin_OptDec_X_A__0__SHIFT 7u
#define Pin_OptDec_X_A__AG CYREG_PRT4_AG
#define Pin_OptDec_X_A__AMUX CYREG_PRT4_AMUX
#define Pin_OptDec_X_A__BIE CYREG_PRT4_BIE
#define Pin_OptDec_X_A__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_OptDec_X_A__BYP CYREG_PRT4_BYP
#define Pin_OptDec_X_A__CTL CYREG_PRT4_CTL
#define Pin_OptDec_X_A__DM0 CYREG_PRT4_DM0
#define Pin_OptDec_X_A__DM1 CYREG_PRT4_DM1
#define Pin_OptDec_X_A__DM2 CYREG_PRT4_DM2
#define Pin_OptDec_X_A__DR CYREG_PRT4_DR
#define Pin_OptDec_X_A__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_OptDec_X_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_OptDec_X_A__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_OptDec_X_A__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_OptDec_X_A__MASK 0x80u
#define Pin_OptDec_X_A__PORT 4u
#define Pin_OptDec_X_A__PRT CYREG_PRT4_PRT
#define Pin_OptDec_X_A__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_OptDec_X_A__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_OptDec_X_A__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_OptDec_X_A__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_OptDec_X_A__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_OptDec_X_A__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_OptDec_X_A__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_OptDec_X_A__PS CYREG_PRT4_PS
#define Pin_OptDec_X_A__SHIFT 7u
#define Pin_OptDec_X_A__SLW CYREG_PRT4_SLW

/* Pin_OptDec_X_B */
#define Pin_OptDec_X_B__0__INTTYPE CYREG_PICU4_INTTYPE6
#define Pin_OptDec_X_B__0__MASK 0x40u
#define Pin_OptDec_X_B__0__PC CYREG_PRT4_PC6
#define Pin_OptDec_X_B__0__PORT 4u
#define Pin_OptDec_X_B__0__SHIFT 6u
#define Pin_OptDec_X_B__AG CYREG_PRT4_AG
#define Pin_OptDec_X_B__AMUX CYREG_PRT4_AMUX
#define Pin_OptDec_X_B__BIE CYREG_PRT4_BIE
#define Pin_OptDec_X_B__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_OptDec_X_B__BYP CYREG_PRT4_BYP
#define Pin_OptDec_X_B__CTL CYREG_PRT4_CTL
#define Pin_OptDec_X_B__DM0 CYREG_PRT4_DM0
#define Pin_OptDec_X_B__DM1 CYREG_PRT4_DM1
#define Pin_OptDec_X_B__DM2 CYREG_PRT4_DM2
#define Pin_OptDec_X_B__DR CYREG_PRT4_DR
#define Pin_OptDec_X_B__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_OptDec_X_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_OptDec_X_B__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_OptDec_X_B__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_OptDec_X_B__MASK 0x40u
#define Pin_OptDec_X_B__PORT 4u
#define Pin_OptDec_X_B__PRT CYREG_PRT4_PRT
#define Pin_OptDec_X_B__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_OptDec_X_B__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_OptDec_X_B__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_OptDec_X_B__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_OptDec_X_B__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_OptDec_X_B__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_OptDec_X_B__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_OptDec_X_B__PS CYREG_PRT4_PS
#define Pin_OptDec_X_B__SHIFT 6u
#define Pin_OptDec_X_B__SLW CYREG_PRT4_SLW

/* Pin_OptDec_Y_A */
#define Pin_OptDec_Y_A__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Pin_OptDec_Y_A__0__MASK 0x08u
#define Pin_OptDec_Y_A__0__PC CYREG_PRT4_PC3
#define Pin_OptDec_Y_A__0__PORT 4u
#define Pin_OptDec_Y_A__0__SHIFT 3u
#define Pin_OptDec_Y_A__AG CYREG_PRT4_AG
#define Pin_OptDec_Y_A__AMUX CYREG_PRT4_AMUX
#define Pin_OptDec_Y_A__BIE CYREG_PRT4_BIE
#define Pin_OptDec_Y_A__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_OptDec_Y_A__BYP CYREG_PRT4_BYP
#define Pin_OptDec_Y_A__CTL CYREG_PRT4_CTL
#define Pin_OptDec_Y_A__DM0 CYREG_PRT4_DM0
#define Pin_OptDec_Y_A__DM1 CYREG_PRT4_DM1
#define Pin_OptDec_Y_A__DM2 CYREG_PRT4_DM2
#define Pin_OptDec_Y_A__DR CYREG_PRT4_DR
#define Pin_OptDec_Y_A__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_OptDec_Y_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_OptDec_Y_A__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_OptDec_Y_A__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_OptDec_Y_A__MASK 0x08u
#define Pin_OptDec_Y_A__PORT 4u
#define Pin_OptDec_Y_A__PRT CYREG_PRT4_PRT
#define Pin_OptDec_Y_A__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_OptDec_Y_A__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_OptDec_Y_A__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_OptDec_Y_A__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_OptDec_Y_A__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_OptDec_Y_A__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_OptDec_Y_A__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_OptDec_Y_A__PS CYREG_PRT4_PS
#define Pin_OptDec_Y_A__SHIFT 3u
#define Pin_OptDec_Y_A__SLW CYREG_PRT4_SLW

/* Pin_OptDec_Y_B */
#define Pin_OptDec_Y_B__0__INTTYPE CYREG_PICU4_INTTYPE2
#define Pin_OptDec_Y_B__0__MASK 0x04u
#define Pin_OptDec_Y_B__0__PC CYREG_PRT4_PC2
#define Pin_OptDec_Y_B__0__PORT 4u
#define Pin_OptDec_Y_B__0__SHIFT 2u
#define Pin_OptDec_Y_B__AG CYREG_PRT4_AG
#define Pin_OptDec_Y_B__AMUX CYREG_PRT4_AMUX
#define Pin_OptDec_Y_B__BIE CYREG_PRT4_BIE
#define Pin_OptDec_Y_B__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_OptDec_Y_B__BYP CYREG_PRT4_BYP
#define Pin_OptDec_Y_B__CTL CYREG_PRT4_CTL
#define Pin_OptDec_Y_B__DM0 CYREG_PRT4_DM0
#define Pin_OptDec_Y_B__DM1 CYREG_PRT4_DM1
#define Pin_OptDec_Y_B__DM2 CYREG_PRT4_DM2
#define Pin_OptDec_Y_B__DR CYREG_PRT4_DR
#define Pin_OptDec_Y_B__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_OptDec_Y_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_OptDec_Y_B__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_OptDec_Y_B__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_OptDec_Y_B__MASK 0x04u
#define Pin_OptDec_Y_B__PORT 4u
#define Pin_OptDec_Y_B__PRT CYREG_PRT4_PRT
#define Pin_OptDec_Y_B__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_OptDec_Y_B__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_OptDec_Y_B__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_OptDec_Y_B__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_OptDec_Y_B__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_OptDec_Y_B__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_OptDec_Y_B__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_OptDec_Y_B__PS CYREG_PRT4_PS
#define Pin_OptDec_Y_B__SHIFT 2u
#define Pin_OptDec_Y_B__SLW CYREG_PRT4_SLW

/* Pin_OptDec_Z_A */
#define Pin_OptDec_Z_A__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Pin_OptDec_Z_A__0__MASK 0x80u
#define Pin_OptDec_Z_A__0__PC CYREG_PRT3_PC7
#define Pin_OptDec_Z_A__0__PORT 3u
#define Pin_OptDec_Z_A__0__SHIFT 7u
#define Pin_OptDec_Z_A__AG CYREG_PRT3_AG
#define Pin_OptDec_Z_A__AMUX CYREG_PRT3_AMUX
#define Pin_OptDec_Z_A__BIE CYREG_PRT3_BIE
#define Pin_OptDec_Z_A__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_OptDec_Z_A__BYP CYREG_PRT3_BYP
#define Pin_OptDec_Z_A__CTL CYREG_PRT3_CTL
#define Pin_OptDec_Z_A__DM0 CYREG_PRT3_DM0
#define Pin_OptDec_Z_A__DM1 CYREG_PRT3_DM1
#define Pin_OptDec_Z_A__DM2 CYREG_PRT3_DM2
#define Pin_OptDec_Z_A__DR CYREG_PRT3_DR
#define Pin_OptDec_Z_A__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_OptDec_Z_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_OptDec_Z_A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_OptDec_Z_A__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_OptDec_Z_A__MASK 0x80u
#define Pin_OptDec_Z_A__PORT 3u
#define Pin_OptDec_Z_A__PRT CYREG_PRT3_PRT
#define Pin_OptDec_Z_A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_OptDec_Z_A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_OptDec_Z_A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_OptDec_Z_A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_OptDec_Z_A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_OptDec_Z_A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_OptDec_Z_A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_OptDec_Z_A__PS CYREG_PRT3_PS
#define Pin_OptDec_Z_A__SHIFT 7u
#define Pin_OptDec_Z_A__SLW CYREG_PRT3_SLW

/* Pin_OptDec_Z_B */
#define Pin_OptDec_Z_B__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Pin_OptDec_Z_B__0__MASK 0x40u
#define Pin_OptDec_Z_B__0__PC CYREG_PRT3_PC6
#define Pin_OptDec_Z_B__0__PORT 3u
#define Pin_OptDec_Z_B__0__SHIFT 6u
#define Pin_OptDec_Z_B__AG CYREG_PRT3_AG
#define Pin_OptDec_Z_B__AMUX CYREG_PRT3_AMUX
#define Pin_OptDec_Z_B__BIE CYREG_PRT3_BIE
#define Pin_OptDec_Z_B__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_OptDec_Z_B__BYP CYREG_PRT3_BYP
#define Pin_OptDec_Z_B__CTL CYREG_PRT3_CTL
#define Pin_OptDec_Z_B__DM0 CYREG_PRT3_DM0
#define Pin_OptDec_Z_B__DM1 CYREG_PRT3_DM1
#define Pin_OptDec_Z_B__DM2 CYREG_PRT3_DM2
#define Pin_OptDec_Z_B__DR CYREG_PRT3_DR
#define Pin_OptDec_Z_B__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_OptDec_Z_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_OptDec_Z_B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_OptDec_Z_B__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_OptDec_Z_B__MASK 0x40u
#define Pin_OptDec_Z_B__PORT 3u
#define Pin_OptDec_Z_B__PRT CYREG_PRT3_PRT
#define Pin_OptDec_Z_B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_OptDec_Z_B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_OptDec_Z_B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_OptDec_Z_B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_OptDec_Z_B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_OptDec_Z_B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_OptDec_Z_B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_OptDec_Z_B__PS CYREG_PRT3_PS
#define Pin_OptDec_Z_B__SHIFT 6u
#define Pin_OptDec_Z_B__SLW CYREG_PRT3_SLW

/* wait_interrupt */
#define wait_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define wait_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define wait_interrupt__INTC_MASK 0x200u
#define wait_interrupt__INTC_NUMBER 9u
#define wait_interrupt__INTC_PRIOR_NUM 7u
#define wait_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define wait_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define wait_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_Encoder_T_A */
#define Pin_Encoder_T_A__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Pin_Encoder_T_A__0__MASK 0x04u
#define Pin_Encoder_T_A__0__PC CYREG_PRT3_PC2
#define Pin_Encoder_T_A__0__PORT 3u
#define Pin_Encoder_T_A__0__SHIFT 2u
#define Pin_Encoder_T_A__AG CYREG_PRT3_AG
#define Pin_Encoder_T_A__AMUX CYREG_PRT3_AMUX
#define Pin_Encoder_T_A__BIE CYREG_PRT3_BIE
#define Pin_Encoder_T_A__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Encoder_T_A__BYP CYREG_PRT3_BYP
#define Pin_Encoder_T_A__CTL CYREG_PRT3_CTL
#define Pin_Encoder_T_A__DM0 CYREG_PRT3_DM0
#define Pin_Encoder_T_A__DM1 CYREG_PRT3_DM1
#define Pin_Encoder_T_A__DM2 CYREG_PRT3_DM2
#define Pin_Encoder_T_A__DR CYREG_PRT3_DR
#define Pin_Encoder_T_A__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Encoder_T_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Encoder_T_A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Encoder_T_A__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Encoder_T_A__MASK 0x04u
#define Pin_Encoder_T_A__PORT 3u
#define Pin_Encoder_T_A__PRT CYREG_PRT3_PRT
#define Pin_Encoder_T_A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Encoder_T_A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Encoder_T_A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Encoder_T_A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Encoder_T_A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Encoder_T_A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Encoder_T_A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Encoder_T_A__PS CYREG_PRT3_PS
#define Pin_Encoder_T_A__SHIFT 2u
#define Pin_Encoder_T_A__SLW CYREG_PRT3_SLW

/* Pin_Encoder_T_B */
#define Pin_Encoder_T_B__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Pin_Encoder_T_B__0__MASK 0x08u
#define Pin_Encoder_T_B__0__PC CYREG_PRT3_PC3
#define Pin_Encoder_T_B__0__PORT 3u
#define Pin_Encoder_T_B__0__SHIFT 3u
#define Pin_Encoder_T_B__AG CYREG_PRT3_AG
#define Pin_Encoder_T_B__AMUX CYREG_PRT3_AMUX
#define Pin_Encoder_T_B__BIE CYREG_PRT3_BIE
#define Pin_Encoder_T_B__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Encoder_T_B__BYP CYREG_PRT3_BYP
#define Pin_Encoder_T_B__CTL CYREG_PRT3_CTL
#define Pin_Encoder_T_B__DM0 CYREG_PRT3_DM0
#define Pin_Encoder_T_B__DM1 CYREG_PRT3_DM1
#define Pin_Encoder_T_B__DM2 CYREG_PRT3_DM2
#define Pin_Encoder_T_B__DR CYREG_PRT3_DR
#define Pin_Encoder_T_B__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Encoder_T_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Encoder_T_B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Encoder_T_B__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Encoder_T_B__MASK 0x08u
#define Pin_Encoder_T_B__PORT 3u
#define Pin_Encoder_T_B__PRT CYREG_PRT3_PRT
#define Pin_Encoder_T_B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Encoder_T_B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Encoder_T_B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Encoder_T_B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Encoder_T_B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Encoder_T_B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Encoder_T_B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Encoder_T_B__PS CYREG_PRT3_PS
#define Pin_Encoder_T_B__SHIFT 3u
#define Pin_Encoder_T_B__SLW CYREG_PRT3_SLW

/* PWM_CondenserLED */
#define PWM_CondenserLED_PWMHW__CAP0 CYREG_TMR2_CAP0
#define PWM_CondenserLED_PWMHW__CAP1 CYREG_TMR2_CAP1
#define PWM_CondenserLED_PWMHW__CFG0 CYREG_TMR2_CFG0
#define PWM_CondenserLED_PWMHW__CFG1 CYREG_TMR2_CFG1
#define PWM_CondenserLED_PWMHW__CFG2 CYREG_TMR2_CFG2
#define PWM_CondenserLED_PWMHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define PWM_CondenserLED_PWMHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define PWM_CondenserLED_PWMHW__PER0 CYREG_TMR2_PER0
#define PWM_CondenserLED_PWMHW__PER1 CYREG_TMR2_PER1
#define PWM_CondenserLED_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_CondenserLED_PWMHW__PM_ACT_MSK 0x04u
#define PWM_CondenserLED_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_CondenserLED_PWMHW__PM_STBY_MSK 0x04u
#define PWM_CondenserLED_PWMHW__RT0 CYREG_TMR2_RT0
#define PWM_CondenserLED_PWMHW__RT1 CYREG_TMR2_RT1
#define PWM_CondenserLED_PWMHW__SR0 CYREG_TMR2_SR0

/* Pin_CondenserLED */
#define Pin_CondenserLED__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Pin_CondenserLED__0__MASK 0x08u
#define Pin_CondenserLED__0__PC CYREG_IO_PC_PRT15_PC3
#define Pin_CondenserLED__0__PORT 15u
#define Pin_CondenserLED__0__SHIFT 3u
#define Pin_CondenserLED__AG CYREG_PRT15_AG
#define Pin_CondenserLED__AMUX CYREG_PRT15_AMUX
#define Pin_CondenserLED__BIE CYREG_PRT15_BIE
#define Pin_CondenserLED__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_CondenserLED__BYP CYREG_PRT15_BYP
#define Pin_CondenserLED__CTL CYREG_PRT15_CTL
#define Pin_CondenserLED__DM0 CYREG_PRT15_DM0
#define Pin_CondenserLED__DM1 CYREG_PRT15_DM1
#define Pin_CondenserLED__DM2 CYREG_PRT15_DM2
#define Pin_CondenserLED__DR CYREG_PRT15_DR
#define Pin_CondenserLED__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_CondenserLED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_CondenserLED__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_CondenserLED__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_CondenserLED__MASK 0x08u
#define Pin_CondenserLED__PORT 15u
#define Pin_CondenserLED__PRT CYREG_PRT15_PRT
#define Pin_CondenserLED__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_CondenserLED__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_CondenserLED__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_CondenserLED__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_CondenserLED__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_CondenserLED__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_CondenserLED__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_CondenserLED__PS CYREG_PRT15_PS
#define Pin_CondenserLED__SHIFT 3u
#define Pin_CondenserLED__SLW CYREG_PRT15_SLW

/* TMC5160_MotorO_EN */
#define TMC5160_MotorO_EN__0__INTTYPE CYREG_PICU5_INTTYPE6
#define TMC5160_MotorO_EN__0__MASK 0x40u
#define TMC5160_MotorO_EN__0__PC CYREG_PRT5_PC6
#define TMC5160_MotorO_EN__0__PORT 5u
#define TMC5160_MotorO_EN__0__SHIFT 6u
#define TMC5160_MotorO_EN__AG CYREG_PRT5_AG
#define TMC5160_MotorO_EN__AMUX CYREG_PRT5_AMUX
#define TMC5160_MotorO_EN__BIE CYREG_PRT5_BIE
#define TMC5160_MotorO_EN__BIT_MASK CYREG_PRT5_BIT_MASK
#define TMC5160_MotorO_EN__BYP CYREG_PRT5_BYP
#define TMC5160_MotorO_EN__CTL CYREG_PRT5_CTL
#define TMC5160_MotorO_EN__DM0 CYREG_PRT5_DM0
#define TMC5160_MotorO_EN__DM1 CYREG_PRT5_DM1
#define TMC5160_MotorO_EN__DM2 CYREG_PRT5_DM2
#define TMC5160_MotorO_EN__DR CYREG_PRT5_DR
#define TMC5160_MotorO_EN__INP_DIS CYREG_PRT5_INP_DIS
#define TMC5160_MotorO_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define TMC5160_MotorO_EN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TMC5160_MotorO_EN__LCD_EN CYREG_PRT5_LCD_EN
#define TMC5160_MotorO_EN__MASK 0x40u
#define TMC5160_MotorO_EN__PORT 5u
#define TMC5160_MotorO_EN__PRT CYREG_PRT5_PRT
#define TMC5160_MotorO_EN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TMC5160_MotorO_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TMC5160_MotorO_EN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TMC5160_MotorO_EN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TMC5160_MotorO_EN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TMC5160_MotorO_EN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TMC5160_MotorO_EN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TMC5160_MotorO_EN__PS CYREG_PRT5_PS
#define TMC5160_MotorO_EN__SHIFT 6u
#define TMC5160_MotorO_EN__SLW CYREG_PRT5_SLW

/* TMC5160_MotorT_EN */
#define TMC5160_MotorT_EN__0__INTTYPE CYREG_PICU5_INTTYPE5
#define TMC5160_MotorT_EN__0__MASK 0x20u
#define TMC5160_MotorT_EN__0__PC CYREG_PRT5_PC5
#define TMC5160_MotorT_EN__0__PORT 5u
#define TMC5160_MotorT_EN__0__SHIFT 5u
#define TMC5160_MotorT_EN__AG CYREG_PRT5_AG
#define TMC5160_MotorT_EN__AMUX CYREG_PRT5_AMUX
#define TMC5160_MotorT_EN__BIE CYREG_PRT5_BIE
#define TMC5160_MotorT_EN__BIT_MASK CYREG_PRT5_BIT_MASK
#define TMC5160_MotorT_EN__BYP CYREG_PRT5_BYP
#define TMC5160_MotorT_EN__CTL CYREG_PRT5_CTL
#define TMC5160_MotorT_EN__DM0 CYREG_PRT5_DM0
#define TMC5160_MotorT_EN__DM1 CYREG_PRT5_DM1
#define TMC5160_MotorT_EN__DM2 CYREG_PRT5_DM2
#define TMC5160_MotorT_EN__DR CYREG_PRT5_DR
#define TMC5160_MotorT_EN__INP_DIS CYREG_PRT5_INP_DIS
#define TMC5160_MotorT_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define TMC5160_MotorT_EN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TMC5160_MotorT_EN__LCD_EN CYREG_PRT5_LCD_EN
#define TMC5160_MotorT_EN__MASK 0x20u
#define TMC5160_MotorT_EN__PORT 5u
#define TMC5160_MotorT_EN__PRT CYREG_PRT5_PRT
#define TMC5160_MotorT_EN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TMC5160_MotorT_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TMC5160_MotorT_EN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TMC5160_MotorT_EN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TMC5160_MotorT_EN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TMC5160_MotorT_EN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TMC5160_MotorT_EN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TMC5160_MotorT_EN__PS CYREG_PRT5_PS
#define TMC5160_MotorT_EN__SHIFT 5u
#define TMC5160_MotorT_EN__SLW CYREG_PRT5_SLW

/* TMC5160_MotorX_EN */
#define TMC5160_MotorX_EN__0__INTTYPE CYREG_PICU5_INTTYPE2
#define TMC5160_MotorX_EN__0__MASK 0x04u
#define TMC5160_MotorX_EN__0__PC CYREG_PRT5_PC2
#define TMC5160_MotorX_EN__0__PORT 5u
#define TMC5160_MotorX_EN__0__SHIFT 2u
#define TMC5160_MotorX_EN__AG CYREG_PRT5_AG
#define TMC5160_MotorX_EN__AMUX CYREG_PRT5_AMUX
#define TMC5160_MotorX_EN__BIE CYREG_PRT5_BIE
#define TMC5160_MotorX_EN__BIT_MASK CYREG_PRT5_BIT_MASK
#define TMC5160_MotorX_EN__BYP CYREG_PRT5_BYP
#define TMC5160_MotorX_EN__CTL CYREG_PRT5_CTL
#define TMC5160_MotorX_EN__DM0 CYREG_PRT5_DM0
#define TMC5160_MotorX_EN__DM1 CYREG_PRT5_DM1
#define TMC5160_MotorX_EN__DM2 CYREG_PRT5_DM2
#define TMC5160_MotorX_EN__DR CYREG_PRT5_DR
#define TMC5160_MotorX_EN__INP_DIS CYREG_PRT5_INP_DIS
#define TMC5160_MotorX_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define TMC5160_MotorX_EN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TMC5160_MotorX_EN__LCD_EN CYREG_PRT5_LCD_EN
#define TMC5160_MotorX_EN__MASK 0x04u
#define TMC5160_MotorX_EN__PORT 5u
#define TMC5160_MotorX_EN__PRT CYREG_PRT5_PRT
#define TMC5160_MotorX_EN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TMC5160_MotorX_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TMC5160_MotorX_EN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TMC5160_MotorX_EN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TMC5160_MotorX_EN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TMC5160_MotorX_EN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TMC5160_MotorX_EN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TMC5160_MotorX_EN__PS CYREG_PRT5_PS
#define TMC5160_MotorX_EN__SHIFT 2u
#define TMC5160_MotorX_EN__SLW CYREG_PRT5_SLW

/* TMC5160_MotorY_EN */
#define TMC5160_MotorY_EN__0__INTTYPE CYREG_PICU5_INTTYPE3
#define TMC5160_MotorY_EN__0__MASK 0x08u
#define TMC5160_MotorY_EN__0__PC CYREG_PRT5_PC3
#define TMC5160_MotorY_EN__0__PORT 5u
#define TMC5160_MotorY_EN__0__SHIFT 3u
#define TMC5160_MotorY_EN__AG CYREG_PRT5_AG
#define TMC5160_MotorY_EN__AMUX CYREG_PRT5_AMUX
#define TMC5160_MotorY_EN__BIE CYREG_PRT5_BIE
#define TMC5160_MotorY_EN__BIT_MASK CYREG_PRT5_BIT_MASK
#define TMC5160_MotorY_EN__BYP CYREG_PRT5_BYP
#define TMC5160_MotorY_EN__CTL CYREG_PRT5_CTL
#define TMC5160_MotorY_EN__DM0 CYREG_PRT5_DM0
#define TMC5160_MotorY_EN__DM1 CYREG_PRT5_DM1
#define TMC5160_MotorY_EN__DM2 CYREG_PRT5_DM2
#define TMC5160_MotorY_EN__DR CYREG_PRT5_DR
#define TMC5160_MotorY_EN__INP_DIS CYREG_PRT5_INP_DIS
#define TMC5160_MotorY_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define TMC5160_MotorY_EN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TMC5160_MotorY_EN__LCD_EN CYREG_PRT5_LCD_EN
#define TMC5160_MotorY_EN__MASK 0x08u
#define TMC5160_MotorY_EN__PORT 5u
#define TMC5160_MotorY_EN__PRT CYREG_PRT5_PRT
#define TMC5160_MotorY_EN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TMC5160_MotorY_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TMC5160_MotorY_EN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TMC5160_MotorY_EN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TMC5160_MotorY_EN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TMC5160_MotorY_EN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TMC5160_MotorY_EN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TMC5160_MotorY_EN__PS CYREG_PRT5_PS
#define TMC5160_MotorY_EN__SHIFT 3u
#define TMC5160_MotorY_EN__SLW CYREG_PRT5_SLW

/* TMC5160_MotorZ_EN */
#define TMC5160_MotorZ_EN__0__INTTYPE CYREG_PICU5_INTTYPE4
#define TMC5160_MotorZ_EN__0__MASK 0x10u
#define TMC5160_MotorZ_EN__0__PC CYREG_PRT5_PC4
#define TMC5160_MotorZ_EN__0__PORT 5u
#define TMC5160_MotorZ_EN__0__SHIFT 4u
#define TMC5160_MotorZ_EN__AG CYREG_PRT5_AG
#define TMC5160_MotorZ_EN__AMUX CYREG_PRT5_AMUX
#define TMC5160_MotorZ_EN__BIE CYREG_PRT5_BIE
#define TMC5160_MotorZ_EN__BIT_MASK CYREG_PRT5_BIT_MASK
#define TMC5160_MotorZ_EN__BYP CYREG_PRT5_BYP
#define TMC5160_MotorZ_EN__CTL CYREG_PRT5_CTL
#define TMC5160_MotorZ_EN__DM0 CYREG_PRT5_DM0
#define TMC5160_MotorZ_EN__DM1 CYREG_PRT5_DM1
#define TMC5160_MotorZ_EN__DM2 CYREG_PRT5_DM2
#define TMC5160_MotorZ_EN__DR CYREG_PRT5_DR
#define TMC5160_MotorZ_EN__INP_DIS CYREG_PRT5_INP_DIS
#define TMC5160_MotorZ_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define TMC5160_MotorZ_EN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TMC5160_MotorZ_EN__LCD_EN CYREG_PRT5_LCD_EN
#define TMC5160_MotorZ_EN__MASK 0x10u
#define TMC5160_MotorZ_EN__PORT 5u
#define TMC5160_MotorZ_EN__PRT CYREG_PRT5_PRT
#define TMC5160_MotorZ_EN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TMC5160_MotorZ_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TMC5160_MotorZ_EN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TMC5160_MotorZ_EN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TMC5160_MotorZ_EN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TMC5160_MotorZ_EN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TMC5160_MotorZ_EN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TMC5160_MotorZ_EN__PS CYREG_PRT5_PS
#define TMC5160_MotorZ_EN__SHIFT 4u
#define TMC5160_MotorZ_EN__SLW CYREG_PRT5_SLW

/* Encoder_T_Z_Select */
#define Encoder_T_Z_Select_Sync_ctrl_reg__0__MASK 0x01u
#define Encoder_T_Z_Select_Sync_ctrl_reg__0__POS 0
#define Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Encoder_T_Z_Select_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Encoder_T_Z_Select_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Encoder_T_Z_Select_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Encoder_T_Z_Select_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define Encoder_T_Z_Select_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Encoder_T_Z_Select_Sync_ctrl_reg__MASK 0x01u
#define Encoder_T_Z_Select_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Encoder_T_Z_Select_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Encoder_T_Z_Select_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* Clock_Encoder_24Mhz */
#define Clock_Encoder_24Mhz__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_Encoder_24Mhz__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_Encoder_24Mhz__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_Encoder_24Mhz__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Encoder_24Mhz__INDEX 0x02u
#define Clock_Encoder_24Mhz__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Encoder_24Mhz__PM_ACT_MSK 0x04u
#define Clock_Encoder_24Mhz__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Encoder_24Mhz__PM_STBY_MSK 0x04u

/* PWM_BarcodeCondenser_LED */
#define PWM_BarcodeCondenser_LED_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_BarcodeCondenser_LED_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_BarcodeCondenser_LED_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_BarcodeCondenser_LED_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_BarcodeCondenser_LED_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_BarcodeCondenser_LED_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_BarcodeCondenser_LED_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_BarcodeCondenser_LED_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_BarcodeCondenser_LED_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_BarcodeCondenser_LED_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_BarcodeCondenser_LED_PWMHW__PM_ACT_MSK 0x01u
#define PWM_BarcodeCondenser_LED_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_BarcodeCondenser_LED_PWMHW__PM_STBY_MSK 0x01u
#define PWM_BarcodeCondenser_LED_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_BarcodeCondenser_LED_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_BarcodeCondenser_LED_PWMHW__SR0 CYREG_TMR0_SR0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "Half_Skeleton_V2_T1"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E12F069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 1
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000003Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
