vendor_name = ModelSim
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.txt
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/traffic_lights.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/device_memory.txt
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/clock_table.txt
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/altsyncram_2s72.tdf
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/xm23_cpu.ram0_memory_e411fb78.hdl.mif
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/decode_rsa.tdf
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/mux_bnb.tdf
design_name = xm23_cpu
instance = comp, \HEX0[0]~output , HEX0[0]~output, xm23_cpu, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, xm23_cpu, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, xm23_cpu, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, xm23_cpu, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, xm23_cpu, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, xm23_cpu, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, xm23_cpu, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, xm23_cpu, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, xm23_cpu, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, xm23_cpu, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, xm23_cpu, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, xm23_cpu, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, xm23_cpu, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, xm23_cpu, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, xm23_cpu, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, xm23_cpu, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, xm23_cpu, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, xm23_cpu, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, xm23_cpu, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, xm23_cpu, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, xm23_cpu, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, xm23_cpu, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, xm23_cpu, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, xm23_cpu, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, xm23_cpu, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, xm23_cpu, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, xm23_cpu, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, xm23_cpu, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, xm23_cpu, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, xm23_cpu, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, xm23_cpu, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, xm23_cpu, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, xm23_cpu, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, xm23_cpu, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, xm23_cpu, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, xm23_cpu, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, xm23_cpu, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, xm23_cpu, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, xm23_cpu, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, xm23_cpu, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, xm23_cpu, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, xm23_cpu, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, xm23_cpu, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, xm23_cpu, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, xm23_cpu, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, xm23_cpu, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, xm23_cpu, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, xm23_cpu, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, xm23_cpu, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, xm23_cpu, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, xm23_cpu, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, xm23_cpu, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, xm23_cpu, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, xm23_cpu, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, xm23_cpu, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, xm23_cpu, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, xm23_cpu, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, xm23_cpu, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, xm23_cpu, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, xm23_cpu, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, xm23_cpu, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, xm23_cpu, 1
instance = comp, \LEDG7~output , LEDG7~output, xm23_cpu, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, xm23_cpu, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, xm23_cpu, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, xm23_cpu, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, xm23_cpu, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, xm23_cpu, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, xm23_cpu, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, xm23_cpu, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, xm23_cpu, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, xm23_cpu, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, xm23_cpu, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, xm23_cpu, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, xm23_cpu, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, xm23_cpu, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, xm23_cpu, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, xm23_cpu, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, xm23_cpu, 1
instance = comp, \LEDR16_17[0]~output , LEDR16_17[0]~output, xm23_cpu, 1
instance = comp, \LEDR16_17[1]~output , LEDR16_17[1]~output, xm23_cpu, 1
instance = comp, \traffic_lights[0]~output , traffic_lights[0]~output, xm23_cpu, 1
instance = comp, \traffic_lights[1]~output , traffic_lights[1]~output, xm23_cpu, 1
instance = comp, \traffic_lights[2]~output , traffic_lights[2]~output, xm23_cpu, 1
instance = comp, \traffic_lights[3]~output , traffic_lights[3]~output, xm23_cpu, 1
instance = comp, \arduino_data_o[0]~output , arduino_data_o[0]~output, xm23_cpu, 1
instance = comp, \arduino_data_o[1]~output , arduino_data_o[1]~output, xm23_cpu, 1
instance = comp, \arduino_data_o[2]~output , arduino_data_o[2]~output, xm23_cpu, 1
instance = comp, \arduino_data_o[3]~output , arduino_data_o[3]~output, xm23_cpu, 1
instance = comp, \arduino_data_o[4]~output , arduino_data_o[4]~output, xm23_cpu, 1
instance = comp, \arduino_data_o[5]~output , arduino_data_o[5]~output, xm23_cpu, 1
instance = comp, \arduino_data_o[6]~output , arduino_data_o[6]~output, xm23_cpu, 1
instance = comp, \arduino_data_o[7]~output , arduino_data_o[7]~output, xm23_cpu, 1
instance = comp, \arduino_ctrl_o[0]~output , arduino_ctrl_o[0]~output, xm23_cpu, 1
instance = comp, \arduino_ctrl_o[1]~output , arduino_ctrl_o[1]~output, xm23_cpu, 1
instance = comp, \test_gpio~output , test_gpio~output, xm23_cpu, 1
instance = comp, \test_gpio2~output , test_gpio2~output, xm23_cpu, 1
instance = comp, \KEY[3]~input , KEY[3]~input, xm23_cpu, 1
instance = comp, \SW[2]~input , SW[2]~input, xm23_cpu, 1
instance = comp, \SW[0]~input , SW[0]~input, xm23_cpu, 1
instance = comp, \SW[3]~input , SW[3]~input, xm23_cpu, 1
instance = comp, \SW[1]~input , SW[1]~input, xm23_cpu, 1
instance = comp, \data_viewer|Equal2~1 , data_viewer|Equal2~1, xm23_cpu, 1
instance = comp, \KEY[1]~input , KEY[1]~input, xm23_cpu, 1
instance = comp, \KEY[2]~input , KEY[2]~input, xm23_cpu, 1
instance = comp, \data_viewer|Equal0~0 , data_viewer|Equal0~0, xm23_cpu, 1
instance = comp, \data_viewer|Equal1~0 , data_viewer|Equal1~0, xm23_cpu, 1
instance = comp, \data_viewer|view_mode[0] , data_viewer|view_mode[0], xm23_cpu, 1
instance = comp, \GPIO~input , GPIO~input, xm23_cpu, 1
instance = comp, \mar[3] , mar[3], xm23_cpu, 1
instance = comp, \ctrl_unit|always1~1 , ctrl_unit|always1~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt~2 , ctrl_unit|iv_cnt~2, xm23_cpu, 1
instance = comp, \ctrl_unit|step[0] , ctrl_unit|step[0], xm23_cpu, 1
instance = comp, \ctrl_unit|step~2 , ctrl_unit|step~2, xm23_cpu, 1
instance = comp, \ctrl_unit|step[1] , ctrl_unit|step[1], xm23_cpu, 1
instance = comp, \ctrl_unit|step~6 , ctrl_unit|step~6, xm23_cpu, 1
instance = comp, \ctrl_unit|step[2] , ctrl_unit|step[2], xm23_cpu, 1
instance = comp, \ctrl_unit|step~3 , ctrl_unit|step~3, xm23_cpu, 1
instance = comp, \ctrl_unit|step[3] , ctrl_unit|step[3], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~17 , ctrl_unit|cpucycle~17, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~37 , ctrl_unit|cpucycle~37, xm23_cpu, 1
instance = comp, \ctrl_unit|step[4] , ctrl_unit|step[4], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~19 , ctrl_unit|cpucycle~19, xm23_cpu, 1
instance = comp, \ctrl_unit|step~4 , ctrl_unit|step~4, xm23_cpu, 1
instance = comp, \ctrl_unit|step[5] , ctrl_unit|step[5], xm23_cpu, 1
instance = comp, \ctrl_unit|step~5 , ctrl_unit|step~5, xm23_cpu, 1
instance = comp, \ctrl_unit|step[6] , ctrl_unit|step[6], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~18 , ctrl_unit|cpucycle~18, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~20 , ctrl_unit|cpucycle~20, xm23_cpu, 1
instance = comp, \ctrl_unit|step~1 , ctrl_unit|step~1, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~21 , ctrl_unit|cpucycle~21, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~22 , ctrl_unit|cpucycle~22, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~23 , ctrl_unit|cpucycle~23, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~24 , ctrl_unit|cpucycle~24, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0101 , ctrl_unit|cpucycle.0101, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT~2 , ctrl_unit|DBL_FLT~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt~4 , ctrl_unit|iv_cnt~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt~5 , ctrl_unit|iv_cnt~5, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt[3] , ctrl_unit|iv_cnt[3], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|WideOr0~0 , ctrl_unit|iv_ent|WideOr0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~0 , ctrl_unit|psw_bus_ctrl~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~5 , ctrl_unit|psw~5, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[3] , ctrl_unit|cpu_OP[3], xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~6 , ctrl_unit|cpu_OP~6, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~26 , ctrl_unit|cpucycle~26, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~27 , ctrl_unit|cpucycle~27, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~25 , ctrl_unit|cpucycle~25, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~28 , ctrl_unit|cpucycle~28, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0100 , ctrl_unit|cpucycle.0100, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Decoder0~2 , ctrl_unit|iv_ent|Decoder0~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|load_cex~0 , ctrl_unit|iv_ent|load_cex~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|clear_cex~0 , ctrl_unit|iv_ent|clear_cex~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~12 , ctrl_unit|cex_state~12, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|load_cex~1 , ctrl_unit|iv_ent|load_cex~1, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~29 , ctrl_unit|cpucycle~29, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~30 , ctrl_unit|cpucycle~30, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~31 , ctrl_unit|cpucycle~31, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0110 , ctrl_unit|cpucycle.0110, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~35 , ctrl_unit|cpucycle~35, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~36 , ctrl_unit|cpucycle~36, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0111 , ctrl_unit|cpucycle.0111, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[1] , ctrl_unit|cpu_OP[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector112~0 , ctrl_unit|Selector112~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[0] , ctrl_unit|cpu_OP[0], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~33 , ctrl_unit|cpucycle~33, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~34 , ctrl_unit|cpucycle~34, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0011 , ctrl_unit|cpucycle.0011, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_bus_ctrl_iv[5]~1 , ctrl_unit|iv_ent|data_bus_ctrl_iv[5]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux0~0 , ctrl_unit|iv_ent|Mux0~0, xm23_cpu, 1
instance = comp, \ID|PR[2]~feeder , ID|PR[2]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~21 , ctrl_unit|data_bus_ctrl~21, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|WideOr4~0 , ctrl_unit|iv_ent|WideOr4~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_bus_ctrl_iv[3]~3 , ctrl_unit|iv_ent|data_bus_ctrl_iv[3]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bus_ctrl~0 , ctrl_unit|sxt_bus_ctrl~0, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~6 , ctrl_unit|sxt_bit_num[3]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~2 , ctrl_unit|sxt_bit_num[3]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~4 , ctrl_unit|dbus_rnum_dst[4]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~1 , ctrl_unit|alu_op[3]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~32 , ctrl_unit|dbus_rnum_dst[0]~32, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~0 , ctrl_unit|psw_update~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~2 , ctrl_unit|alu_op[3]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[4] , ctrl_unit|cpu_OP[4], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector148~0 , ctrl_unit|Selector148~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[2] , ctrl_unit|cpu_OP[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector148~1 , ctrl_unit|Selector148~1, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~15 , ctrl_unit|vect_num[2]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector111~1 , ctrl_unit|Selector111~1, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr19~0 , ctrl_unit|WideOr19~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~5 , ctrl_unit|dbus_rnum_dst[4]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|svc_inst~1 , ctrl_unit|svc_inst~1, xm23_cpu, 1
instance = comp, \ID|DST[2]~feeder , ID|DST[2]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_PRPO , ctrl_unit|cpu_PRPO, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~1 , ctrl_unit|data_bus_ctrl~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector78~1 , ctrl_unit|Selector78~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder2~0 , ctrl_unit|Decoder2~0, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~14 , ctrl_unit|data_bus_ctrl~14, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~15 , ctrl_unit|data_bus_ctrl~15, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~9 , ctrl_unit|data_bus_ctrl~9, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~10 , ctrl_unit|data_bus_ctrl~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder1~2 , ctrl_unit|Decoder1~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~9 , ctrl_unit|Selector46~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~7 , ctrl_unit|Selector46~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~8 , ctrl_unit|Selector46~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~10 , ctrl_unit|Selector46~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~11 , ctrl_unit|Selector46~11, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~11 , ctrl_unit|data_bus_ctrl~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder2~1 , ctrl_unit|Decoder2~1, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~32 , ctrl_unit|cpucycle~32, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0010 , ctrl_unit|cpucycle.0010, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~12 , ctrl_unit|data_bus_ctrl~12, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~13 , ctrl_unit|data_bus_ctrl~13, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~16 , ctrl_unit|data_bus_ctrl~16, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[4] , ctrl_unit|data_bus_ctrl[4], xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~10 , ctrl_unit|alu_rnum_dst[2]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~12 , ctrl_unit|cpu_OP~12, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~8 , ctrl_unit|alu_rnum_dst[2]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~9 , ctrl_unit|alu_rnum_dst[2]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~11 , ctrl_unit|alu_rnum_dst[2]~11, xm23_cpu, 1
instance = comp, \ID|Mux42~0 , ID|Mux42~0, xm23_cpu, 1
instance = comp, \ID|Decoder3~1 , ID|Decoder3~1, xm23_cpu, 1
instance = comp, \ID|OFF[1] , ID|OFF[1], xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~feeder , ctrl_unit|sxt_bit_num[3]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3] , ctrl_unit|sxt_bit_num[3], xm23_cpu, 1
instance = comp, \mar[1] , mar[1], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[2]~6 , ctrl_unit|iv_ent|data_src_iv[2]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|WideOr15~0 , ctrl_unit|iv_ent|WideOr15~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[4]~3 , ctrl_unit|iv_ent|data_src_iv[4]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[4]~4 , ctrl_unit|iv_ent|data_src_iv[4]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[4]~7 , ctrl_unit|iv_ent|data_src_iv[4]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[4]~7clkctrl , ctrl_unit|iv_ent|data_src_iv[4]~7clkctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[4] , ctrl_unit|iv_ent|data_src_iv[4], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|WideOr14~0 , ctrl_unit|iv_ent|WideOr14~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[4]~4 , ctrl_unit|iv_ent|data_dst_iv[4]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[4]~4clkctrl , ctrl_unit|iv_ent|data_dst_iv[4]~4clkctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[4] , ctrl_unit|iv_ent|data_dst_iv[4], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector116~0 , ctrl_unit|Selector116~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector117~0 , ctrl_unit|Selector117~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector117~1 , ctrl_unit|Selector117~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector116~1 , ctrl_unit|Selector116~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~21 , ctrl_unit|dbus_rnum_dst[4]~21, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux4~0 , ctrl_unit|iv_ent|Mux4~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux4~1 , ctrl_unit|iv_ent|Mux4~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|prpo_iv~2 , ctrl_unit|iv_ent|prpo_iv~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|prpo_iv~2clkctrl , ctrl_unit|iv_ent|prpo_iv~2clkctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|prpo_iv , ctrl_unit|iv_ent|prpo_iv, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~25 , ctrl_unit|alu_rnum_dst[3]~25, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~26 , ctrl_unit|alu_rnum_dst[3]~26, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~27 , ctrl_unit|alu_rnum_dst[3]~27, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder2~2 , ctrl_unit|Decoder2~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst~5 , ctrl_unit|alu_rnum_dst~5, xm23_cpu, 1
instance = comp, \Add3~0 , Add3~0, xm23_cpu, 1
instance = comp, \arduino_data_i[7]~input , arduino_data_i[7]~input, xm23_cpu, 1
instance = comp, \arduino_ctrl_i[1]~input , arduino_ctrl_i[1]~input, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux2~2 , ctrl_unit|iv_ent|Mux2~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector50~0 , ctrl_unit|Selector50~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector50~1 , ctrl_unit|Selector50~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector50~2 , ctrl_unit|Selector50~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector50~3 , ctrl_unit|Selector50~3, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~24 , ctrl_unit|data_bus_ctrl~24, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~23 , ctrl_unit|data_bus_ctrl~23, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~25 , ctrl_unit|data_bus_ctrl~25, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~26 , ctrl_unit|data_bus_ctrl~26, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[0] , ctrl_unit|data_bus_ctrl[0], xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[2] , ctrl_unit|data_bus_ctrl[2], xm23_cpu, 1
instance = comp, \mdr[11]~0 , mdr[11]~0, xm23_cpu, 1
instance = comp, \register_access_flag~0 , register_access_flag~0, xm23_cpu, 1
instance = comp, \ID|SRCCON[1]~feeder , ID|SRCCON[1]~feeder, xm23_cpu, 1
instance = comp, \ID|SRCCON[1]~0 , ID|SRCCON[1]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~0 , ctrl_unit|Add5~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~2 , ctrl_unit|Add5~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~4 , ctrl_unit|Add5~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~6 , ctrl_unit|Add5~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Add6~0 , ctrl_unit|Add6~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Add6~2 , ctrl_unit|Add6~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Add6~4 , ctrl_unit|Add6~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Add6~6 , ctrl_unit|Add6~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector128~0 , ctrl_unit|Selector128~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~6 , ctrl_unit|alu_op[3]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~4 , ctrl_unit|alu_op[3]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~3 , ctrl_unit|alu_op[3]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~5 , ctrl_unit|alu_op[3]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~7 , ctrl_unit|alu_op[3]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~8 , ctrl_unit|alu_op[3]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~21 , ctrl_unit|alu_rnum_dst[2]~21, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~22 , ctrl_unit|alu_rnum_dst[2]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~9 , ctrl_unit|alu_op[3]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~10 , ctrl_unit|alu_op[3]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~11 , ctrl_unit|alu_op[3]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~12 , ctrl_unit|alu_op[3]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~13 , ctrl_unit|alu_op[3]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[4] , ctrl_unit|alu_op[4], xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~8 , ctrl_unit|Add5~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Add6~8 , ctrl_unit|Add6~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector127~0 , ctrl_unit|Selector127~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5] , ctrl_unit|alu_op[5], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~2 , ctrl_unit|Selector130~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~5 , ctrl_unit|Selector130~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~3 , ctrl_unit|Selector130~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~0 , ctrl_unit|Selector130~0, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr55 , ctrl_unit|WideOr55, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~14 , ctrl_unit|dbus_rnum_dst~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~1 , ctrl_unit|Selector130~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~4 , ctrl_unit|Selector130~4, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~19 , ctrl_unit|alu_rnum_dst[2]~19, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|dec_iv~0 , ctrl_unit|iv_ent|dec_iv~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|dec_iv , ctrl_unit|iv_ent|dec_iv, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~0 , ctrl_unit|Selector20~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector16~0 , ctrl_unit|Selector16~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~1 , ctrl_unit|Selector20~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~2 , ctrl_unit|Selector20~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~3 , ctrl_unit|Selector20~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~5 , ctrl_unit|Selector20~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~4 , ctrl_unit|Selector20~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~6 , ctrl_unit|Selector20~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~7 , ctrl_unit|Selector20~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~8 , ctrl_unit|Selector38~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~8 , ctrl_unit|Selector20~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~9 , ctrl_unit|Selector20~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~10 , ctrl_unit|Selector20~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~11 , ctrl_unit|Selector20~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~6 , ctrl_unit|Selector130~6, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[2] , ctrl_unit|alu_op[2], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~0 , arithmetic_logic_unit|Mux0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~0clkctrl , arithmetic_logic_unit|Mux0~0clkctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~0 , ctrl_unit|Selector114~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[1]~3 , ctrl_unit|iv_ent|data_dst_iv[1]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[1] , ctrl_unit|iv_ent|data_dst_iv[1], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~60 , ctrl_unit|dbus_rnum_dst~60, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~9 , ctrl_unit|Selector114~9, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~0 , ctrl_unit|alu_op[3]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[1]~2 , ctrl_unit|iv_ent|data_src_iv[1]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[1] , ctrl_unit|iv_ent|data_src_iv[1], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~0 , ctrl_unit|dbus_rnum_dst~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~10 , ctrl_unit|Selector114~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~11 , ctrl_unit|Selector114~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~7 , ctrl_unit|Selector114~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~8 , ctrl_unit|Selector114~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~12 , ctrl_unit|Selector114~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~0 , ctrl_unit|Selector122~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~1 , ctrl_unit|Selector114~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~2 , ctrl_unit|Selector114~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~3 , ctrl_unit|Selector114~3, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~25 , ctrl_unit|dbus_rnum_dst[4]~25, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~4 , ctrl_unit|Selector114~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~5 , ctrl_unit|Selector114~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~0 , ctrl_unit|Selector38~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~1 , ctrl_unit|Selector38~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~2 , ctrl_unit|Selector38~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~3 , ctrl_unit|Selector38~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~9 , ctrl_unit|Selector38~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~10 , ctrl_unit|Selector38~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~4 , ctrl_unit|Selector38~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~5 , ctrl_unit|Selector38~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~6 , ctrl_unit|Selector38~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~7 , ctrl_unit|Selector38~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~11 , ctrl_unit|Selector38~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~12 , ctrl_unit|Selector38~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~6 , ctrl_unit|Selector114~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~13 , ctrl_unit|Selector114~13, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[1] , ctrl_unit|dbus_rnum_dst[1], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[2] , ctrl_unit|iv_ent|data_dst_iv[2], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~61 , ctrl_unit|dbus_rnum_dst~61, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~31 , ctrl_unit|dbus_rnum_dst[0]~31, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~39 , ctrl_unit|dbus_rnum_dst[0]~39, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~33 , ctrl_unit|dbus_rnum_dst[0]~33, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~34 , ctrl_unit|dbus_rnum_dst[0]~34, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~35 , ctrl_unit|dbus_rnum_dst[0]~35, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~36 , ctrl_unit|dbus_rnum_dst[0]~36, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~37 , ctrl_unit|dbus_rnum_dst[0]~37, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~38 , ctrl_unit|dbus_rnum_dst[0]~38, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~40 , ctrl_unit|dbus_rnum_dst[0]~40, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~41 , ctrl_unit|dbus_rnum_dst[0]~41, xm23_cpu, 1
instance = comp, \ID|Mux38~0 , ID|Mux38~0, xm23_cpu, 1
instance = comp, \ID|OFF[5] , ID|OFF[5], xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[0]~0 , ctrl_unit|sxt_rnum[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[0]~1 , ctrl_unit|sxt_rnum[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[1] , ctrl_unit|sxt_rnum[1], xm23_cpu, 1
instance = comp, \reg_file~207 , reg_file~207, xm23_cpu, 1
instance = comp, \dev_mem[6][5] , dev_mem[6][5], xm23_cpu, 1
instance = comp, \dev_mem~1 , dev_mem~1, xm23_cpu, 1
instance = comp, \LessThan2~4 , LessThan2~4, xm23_cpu, 1
instance = comp, \mar[4] , mar[4], xm23_cpu, 1
instance = comp, \reg_file~94 , reg_file~94, xm23_cpu, 1
instance = comp, \reg_file[8][4]~184 , reg_file[8][4]~184, xm23_cpu, 1
instance = comp, \reg_file~211 , reg_file~211, xm23_cpu, 1
instance = comp, \reg_file~209 , reg_file~209, xm23_cpu, 1
instance = comp, \reg_file~344 , reg_file~344, xm23_cpu, 1
instance = comp, \reg_file~345 , reg_file~345, xm23_cpu, 1
instance = comp, \reg_file[13][4] , reg_file[13][4], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector118~0 , ctrl_unit|Selector118~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[2] , ctrl_unit|iv_ent|data_src_iv[2], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~2 , ctrl_unit|dbus_rnum_dst~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~12 , ctrl_unit|alu_rnum_dst[2]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~13 , ctrl_unit|alu_rnum_dst[2]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~14 , ctrl_unit|alu_rnum_dst[2]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~15 , ctrl_unit|alu_rnum_dst[2]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~16 , ctrl_unit|alu_rnum_dst[2]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~17 , ctrl_unit|alu_rnum_dst[2]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector118~1 , ctrl_unit|Selector118~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector118 , ctrl_unit|Selector118, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~7 , ctrl_unit|alu_rnum_dst[2]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~47 , ctrl_unit|dbus_rnum_dst[0]~47, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~63 , ctrl_unit|dbus_rnum_dst[4]~63, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~20 , ctrl_unit|alu_rnum_dst[2]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~2 , ctrl_unit|alu_rnum_dst[2]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~62 , ctrl_unit|dbus_rnum_dst[0]~62, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~18 , ctrl_unit|alu_rnum_dst[2]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~23 , ctrl_unit|alu_rnum_dst[2]~23, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~24 , ctrl_unit|alu_rnum_dst[2]~24, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2] , ctrl_unit|alu_rnum_dst[2], xm23_cpu, 1
instance = comp, \Decoder0~2 , Decoder0~2, xm23_cpu, 1
instance = comp, \reg_file~188 , reg_file~188, xm23_cpu, 1
instance = comp, \reg_file~343 , reg_file~343, xm23_cpu, 1
instance = comp, \reg_file[9][5]~517 , reg_file[9][5]~517, xm23_cpu, 1
instance = comp, \reg_file[9][4] , reg_file[9][4], xm23_cpu, 1
instance = comp, \reg_file~203 , reg_file~203, xm23_cpu, 1
instance = comp, \reg_file~335 , reg_file~335, xm23_cpu, 1
instance = comp, \reg_file~93 , reg_file~93, xm23_cpu, 1
instance = comp, \reg_file[7][4]~95 , reg_file[7][4]~95, xm23_cpu, 1
instance = comp, \reg_file[1][7]~504 , reg_file[1][7]~504, xm23_cpu, 1
instance = comp, \reg_file[1][4] , reg_file[1][4], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|clear_cex~1 , ctrl_unit|iv_ent|clear_cex~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[3] , ctrl_unit|iv_ent|data_src_iv[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector117~2 , ctrl_unit|Selector117~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3] , ctrl_unit|alu_rnum_dst[3], xm23_cpu, 1
instance = comp, \Mux43~0 , Mux43~0, xm23_cpu, 1
instance = comp, \Mux43~1 , Mux43~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[0]~2 , ctrl_unit|iv_ent|data_dst_iv[0]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[0] , ctrl_unit|iv_ent|data_dst_iv[0], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~30 , ctrl_unit|dbus_rnum_dst~30, xm23_cpu, 1
instance = comp, \mdr~1 , mdr~1, xm23_cpu, 1
instance = comp, \mdr~2 , mdr~2, xm23_cpu, 1
instance = comp, \mdr[3] , mdr[3], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~14 , ctrl_unit|cex_state~14, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~22 , ctrl_unit|cex_state~22, xm23_cpu, 1
instance = comp, \ID|T[1]~feeder , ID|T[1]~feeder, xm23_cpu, 1
instance = comp, \ID|F[0]~3 , ID|F[0]~3, xm23_cpu, 1
instance = comp, \ID|T[1] , ID|T[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[4]~0 , ctrl_unit|cex_state[4]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~3 , ctrl_unit|dbus_rnum_dst[4]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~19 , ctrl_unit|cex_state~19, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[3]~20 , ctrl_unit|cex_state[3]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[4] , ctrl_unit|cex_state[4], xm23_cpu, 1
instance = comp, \ID|PSWb[4]~feeder , ID|PSWb[4]~feeder, xm23_cpu, 1
instance = comp, \ID|DST[2]~2 , ID|DST[2]~2, xm23_cpu, 1
instance = comp, \ID|PSWb[3]~0 , ID|PSWb[3]~0, xm23_cpu, 1
instance = comp, \ID|PSWb[4] , ID|PSWb[4], xm23_cpu, 1
instance = comp, \ctrl_unit|svc_inst~0 , ctrl_unit|svc_inst~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[2]~3 , ctrl_unit|psw[2]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~7 , ctrl_unit|psw~7, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[4] , ctrl_unit|psw[4], xm23_cpu, 1
instance = comp, \SW[15]~input , SW[15]~input, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~15 , ctrl_unit|addr_bus_ctrl~15, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux2~3 , ctrl_unit|iv_ent|Mux2~3, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~14 , ctrl_unit|addr_bus_ctrl~14, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~9 , ctrl_unit|addr_bus_ctrl~9, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~10 , ctrl_unit|addr_bus_ctrl~10, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl[5] , ctrl_unit|addr_bus_ctrl[5], xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~6 , ctrl_unit|addr_bus_ctrl~6, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~7 , ctrl_unit|addr_bus_ctrl~7, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~3 , ctrl_unit|ctrl_reg_bus~3, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~8 , ctrl_unit|addr_bus_ctrl~8, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl[4] , ctrl_unit|addr_bus_ctrl[4], xm23_cpu, 1
instance = comp, \mar~27 , mar~27, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector137~0 , ctrl_unit|Selector137~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0]~feeder , ctrl_unit|addr_rnum_src[0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0]~0 , ctrl_unit|addr_rnum_src[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0] , ctrl_unit|addr_rnum_src[0], xm23_cpu, 1
instance = comp, \reg_file~255 , reg_file~255, xm23_cpu, 1
instance = comp, \reg_file~317 , reg_file~317, xm23_cpu, 1
instance = comp, \reg_file~109 , reg_file~109, xm23_cpu, 1
instance = comp, \reg_file~110 , reg_file~110, xm23_cpu, 1
instance = comp, \reg_file[5][8]~257 , reg_file[5][8]~257, xm23_cpu, 1
instance = comp, \reg_file[5][15] , reg_file[5][15], xm23_cpu, 1
instance = comp, \reg_file~318 , reg_file~318, xm23_cpu, 1
instance = comp, \Decoder0~6 , Decoder0~6, xm23_cpu, 1
instance = comp, \reg_file[6][8]~277 , reg_file[6][8]~277, xm23_cpu, 1
instance = comp, \reg_file[6][15] , reg_file[6][15], xm23_cpu, 1
instance = comp, \Decoder0~7 , Decoder0~7, xm23_cpu, 1
instance = comp, \reg_file~261 , reg_file~261, xm23_cpu, 1
instance = comp, \reg_file~319 , reg_file~319, xm23_cpu, 1
instance = comp, \reg_file[4][14]~263 , reg_file[4][14]~263, xm23_cpu, 1
instance = comp, \reg_file[4][15] , reg_file[4][15], xm23_cpu, 1
instance = comp, \mar~88 , mar~88, xm23_cpu, 1
instance = comp, \mar~89 , mar~89, xm23_cpu, 1
instance = comp, \Decoder0~1 , Decoder0~1, xm23_cpu, 1
instance = comp, \reg_file~243 , reg_file~243, xm23_cpu, 1
instance = comp, \reg_file~313 , reg_file~313, xm23_cpu, 1
instance = comp, \reg_file[2][11]~245 , reg_file[2][11]~245, xm23_cpu, 1
instance = comp, \reg_file[2][15] , reg_file[2][15], xm23_cpu, 1
instance = comp, \reg_file~252 , reg_file~252, xm23_cpu, 1
instance = comp, \reg_file~316 , reg_file~316, xm23_cpu, 1
instance = comp, \reg_file[3][12]~254 , reg_file[3][12]~254, xm23_cpu, 1
instance = comp, \reg_file[3][15] , reg_file[3][15], xm23_cpu, 1
instance = comp, \reg_file~246 , reg_file~246, xm23_cpu, 1
instance = comp, \reg_file~314 , reg_file~314, xm23_cpu, 1
instance = comp, \reg_file[1][15]~248 , reg_file[1][15]~248, xm23_cpu, 1
instance = comp, \reg_file[1][15] , reg_file[1][15], xm23_cpu, 1
instance = comp, \Decoder0~3 , Decoder0~3, xm23_cpu, 1
instance = comp, \reg_file~249 , reg_file~249, xm23_cpu, 1
instance = comp, \reg_file~315 , reg_file~315, xm23_cpu, 1
instance = comp, \reg_file[0][11]~251 , reg_file[0][11]~251, xm23_cpu, 1
instance = comp, \reg_file[0][15] , reg_file[0][15], xm23_cpu, 1
instance = comp, \mar~86 , mar~86, xm23_cpu, 1
instance = comp, \mar~87 , mar~87, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector135~0 , ctrl_unit|Selector135~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[2]~feeder , ctrl_unit|addr_rnum_src[2]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[2] , ctrl_unit|addr_rnum_src[2], xm23_cpu, 1
instance = comp, \mar~28 , mar~28, xm23_cpu, 1
instance = comp, \mar~112 , mar~112, xm23_cpu, 1
instance = comp, \reg_file~417 , reg_file~417, xm23_cpu, 1
instance = comp, \reg_file~481 , reg_file~481, xm23_cpu, 1
instance = comp, \reg_file[9][12]~509 , reg_file[9][12]~509, xm23_cpu, 1
instance = comp, \reg_file[8][9]~419 , reg_file[8][9]~419, xm23_cpu, 1
instance = comp, \reg_file[8][15] , reg_file[8][15], xm23_cpu, 1
instance = comp, \reg_file~406 , reg_file~406, xm23_cpu, 1
instance = comp, \reg_file~477 , reg_file~477, xm23_cpu, 1
instance = comp, \reg_file[9][12]~510 , reg_file[9][12]~510, xm23_cpu, 1
instance = comp, \reg_file[9][15] , reg_file[9][15], xm23_cpu, 1
instance = comp, \Mux32~0 , Mux32~0, xm23_cpu, 1
instance = comp, \reg_file~420 , reg_file~420, xm23_cpu, 1
instance = comp, \reg_file~479 , reg_file~479, xm23_cpu, 1
instance = comp, \reg_file[12][12]~412 , reg_file[12][12]~412, xm23_cpu, 1
instance = comp, \reg_file[10][11]~422 , reg_file[10][11]~422, xm23_cpu, 1
instance = comp, \reg_file[10][15] , reg_file[10][15], xm23_cpu, 1
instance = comp, \reg_file~483 , reg_file~483, xm23_cpu, 1
instance = comp, \reg_file[11][13]~511 , reg_file[11][13]~511, xm23_cpu, 1
instance = comp, \reg_file[11][15] , reg_file[11][15], xm23_cpu, 1
instance = comp, \Mux32~1 , Mux32~1, xm23_cpu, 1
instance = comp, \reg_file~423 , reg_file~423, xm23_cpu, 1
instance = comp, \reg_file~478 , reg_file~478, xm23_cpu, 1
instance = comp, \reg_file[13][12]~425 , reg_file[13][12]~425, xm23_cpu, 1
instance = comp, \reg_file[13][15] , reg_file[13][15], xm23_cpu, 1
instance = comp, \Decoder0~0 , Decoder0~0, xm23_cpu, 1
instance = comp, \reg_file~426 , reg_file~426, xm23_cpu, 1
instance = comp, \reg_file~484 , reg_file~484, xm23_cpu, 1
instance = comp, \reg_file[15][8]~428 , reg_file[15][8]~428, xm23_cpu, 1
instance = comp, \reg_file[15][15] , reg_file[15][15], xm23_cpu, 1
instance = comp, \reg_file~410 , reg_file~410, xm23_cpu, 1
instance = comp, \reg_file~482 , reg_file~482, xm23_cpu, 1
instance = comp, \reg_file[12][12]~413 , reg_file[12][12]~413, xm23_cpu, 1
instance = comp, \reg_file[12][15] , reg_file[12][15], xm23_cpu, 1
instance = comp, \reg_file~414 , reg_file~414, xm23_cpu, 1
instance = comp, \reg_file~480 , reg_file~480, xm23_cpu, 1
instance = comp, \reg_file[14][11]~416 , reg_file[14][11]~416, xm23_cpu, 1
instance = comp, \reg_file[14][15] , reg_file[14][15], xm23_cpu, 1
instance = comp, \Mux32~7 , Mux32~7, xm23_cpu, 1
instance = comp, \Mux32~8 , Mux32~8, xm23_cpu, 1
instance = comp, \Mux32~4 , Mux32~4, xm23_cpu, 1
instance = comp, \Mux32~5 , Mux32~5, xm23_cpu, 1
instance = comp, \Mux32~2 , Mux32~2, xm23_cpu, 1
instance = comp, \Mux32~3 , Mux32~3, xm23_cpu, 1
instance = comp, \Mux32~6 , Mux32~6, xm23_cpu, 1
instance = comp, \Mux32~9 , Mux32~9, xm23_cpu, 1
instance = comp, \Mux32~10 , Mux32~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector131~0 , ctrl_unit|Selector131~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1] , ctrl_unit|alu_op[1], xm23_cpu, 1
instance = comp, \ID|PSWb[0]~feeder , ID|PSWb[0]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[0] , ID|PSWb[0], xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~5 , ctrl_unit|psw_bus_ctrl~5, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|WideOr12~0 , ctrl_unit|iv_ent|WideOr12~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~6 , ctrl_unit|psw_bus_ctrl~6, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl[1] , ctrl_unit|psw_bus_ctrl[1], xm23_cpu, 1
instance = comp, \Equal0~0 , Equal0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|LessThan1~0 , ctrl_unit|LessThan1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~13 , ctrl_unit|cex_state~13, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~35 , ctrl_unit|cex_state~35, xm23_cpu, 1
instance = comp, \ID|F[2] , ID|F[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[2]~3 , ctrl_unit|cex_state[2]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[2] , ctrl_unit|cex_state[2], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~4 , arithmetic_logic_unit|Mux17~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~1 , arithmetic_logic_unit|Mux17~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~3 , arithmetic_logic_unit|Mux17~3, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~2 , ctrl_unit|psw_bus_ctrl~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector16~2 , ctrl_unit|Selector16~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector16~1 , ctrl_unit|Selector16~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector16~3 , ctrl_unit|Selector16~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector16~4 , ctrl_unit|Selector16~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector121~0 , ctrl_unit|Selector121~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector126~0 , ctrl_unit|Selector126~0, xm23_cpu, 1
instance = comp, \ctrl_unit|s_bus_ctrl , ctrl_unit|s_bus_ctrl, xm23_cpu, 1
instance = comp, \dev_mem[7][2] , dev_mem[7][2], xm23_cpu, 1
instance = comp, \dev_mem~5 , dev_mem~5, xm23_cpu, 1
instance = comp, \always4~9 , always4~9, xm23_cpu, 1
instance = comp, \always4~8 , always4~8, xm23_cpu, 1
instance = comp, \dev_mem[5][2] , dev_mem[5][2], xm23_cpu, 1
instance = comp, \dev_mem~37 , dev_mem~37, xm23_cpu, 1
instance = comp, \arduino_ctrl_i[0]~input , arduino_ctrl_i[0]~input, xm23_cpu, 1
instance = comp, \dev_mem[4][2] , dev_mem[4][2], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[4]~feeder , kb_scr|CSR_scr_o[4]~feeder, xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[4] , kb_scr|CSR_scr_o[4], xm23_cpu, 1
instance = comp, \Equal17~0 , Equal17~0, xm23_cpu, 1
instance = comp, \dev_mem~85 , dev_mem~85, xm23_cpu, 1
instance = comp, \dev_mem~86 , dev_mem~86, xm23_cpu, 1
instance = comp, \dev_mem[4][4] , dev_mem[4][4], xm23_cpu, 1
instance = comp, \kb_scr|scr_dba_o~0 , kb_scr|scr_dba_o~0, xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[2] , kb_scr|CSR_scr_o[2], xm23_cpu, 1
instance = comp, \dev_mem~28 , dev_mem~28, xm23_cpu, 1
instance = comp, \dev_mem~38 , dev_mem~38, xm23_cpu, 1
instance = comp, \reg_file~98 , reg_file~98, xm23_cpu, 1
instance = comp, \dev_mem[6][2] , dev_mem[6][2], xm23_cpu, 1
instance = comp, \dev_mem~19 , dev_mem~19, xm23_cpu, 1
instance = comp, \reg_file~99 , reg_file~99, xm23_cpu, 1
instance = comp, \arduino_data_i[2]~input , arduino_data_i[2]~input, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[2]~feeder , kb_scr|data_reg_kb[2]~feeder, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[2] , kb_scr|data_reg_kb[2], xm23_cpu, 1
instance = comp, \dev_mem[1][2] , dev_mem[1][2], xm23_cpu, 1
instance = comp, \always4~10 , always4~10, xm23_cpu, 1
instance = comp, \always4~7 , always4~7, xm23_cpu, 1
instance = comp, \dev_mem~34 , dev_mem~34, xm23_cpu, 1
instance = comp, \dev_mem~13 , dev_mem~13, xm23_cpu, 1
instance = comp, \dev_mem[0][2] , dev_mem[0][2], xm23_cpu, 1
instance = comp, \TMR|CSR[4]~3 , TMR|CSR[4]~3, xm23_cpu, 1
instance = comp, \TMR|CSR[4] , TMR|CSR[4], xm23_cpu, 1
instance = comp, \dev_mem~91 , dev_mem~91, xm23_cpu, 1
instance = comp, \dev_mem~92 , dev_mem~92, xm23_cpu, 1
instance = comp, \dev_mem[0][4] , dev_mem[0][4], xm23_cpu, 1
instance = comp, \ID|PR[1]~feeder , ID|PR[1]~feeder, xm23_cpu, 1
instance = comp, \ID|PR[1] , ID|PR[1], xm23_cpu, 1
instance = comp, \reg_file~201 , reg_file~201, xm23_cpu, 1
instance = comp, \dev_mem[2][6] , dev_mem[2][6], xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[6] , kb_scr|CSR_kb_o[6], xm23_cpu, 1
instance = comp, \Equal16~0 , Equal16~0, xm23_cpu, 1
instance = comp, \dev_mem~61 , dev_mem~61, xm23_cpu, 1
instance = comp, \dev_mem~62 , dev_mem~62, xm23_cpu, 1
instance = comp, \arduino_data_i[6]~input , arduino_data_i[6]~input, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[6] , kb_scr|data_reg_kb[6], xm23_cpu, 1
instance = comp, \dev_mem[0][6] , dev_mem[0][6], xm23_cpu, 1
instance = comp, \TMR|CSR[6] , TMR|CSR[6], xm23_cpu, 1
instance = comp, \dev_mem~64 , dev_mem~64, xm23_cpu, 1
instance = comp, \dev_mem~65 , dev_mem~65, xm23_cpu, 1
instance = comp, \reg_file~167 , reg_file~167, xm23_cpu, 1
instance = comp, \reg_file~168 , reg_file~168, xm23_cpu, 1
instance = comp, \dev_mem[7][6] , dev_mem[7][6], xm23_cpu, 1
instance = comp, \dev_mem~60 , dev_mem~60, xm23_cpu, 1
instance = comp, \dev_mem[4][6] , dev_mem[4][6], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[6] , kb_scr|CSR_scr_o[6], xm23_cpu, 1
instance = comp, \dev_mem~58 , dev_mem~58, xm23_cpu, 1
instance = comp, \dev_mem~59 , dev_mem~59, xm23_cpu, 1
instance = comp, \dev_mem[5][6] , dev_mem[5][6], xm23_cpu, 1
instance = comp, \dev_mem~57 , dev_mem~57, xm23_cpu, 1
instance = comp, \reg_file~169 , reg_file~169, xm23_cpu, 1
instance = comp, \dev_mem[6][6] , dev_mem[6][6], xm23_cpu, 1
instance = comp, \dev_mem~22 , dev_mem~22, xm23_cpu, 1
instance = comp, \reg_file~170 , reg_file~170, xm23_cpu, 1
instance = comp, \Add3~2 , Add3~2, xm23_cpu, 1
instance = comp, \reg_file~82 , reg_file~82, xm23_cpu, 1
instance = comp, \reg_file~83 , reg_file~83, xm23_cpu, 1
instance = comp, \reg_file~84 , reg_file~84, xm23_cpu, 1
instance = comp, \dev_mem~32 , dev_mem~32, xm23_cpu, 1
instance = comp, \dev_mem[8][6] , dev_mem[8][6], xm23_cpu, 1
instance = comp, \dev_mem~66 , dev_mem~66, xm23_cpu, 1
instance = comp, \Mux129~5 , Mux129~5, xm23_cpu, 1
instance = comp, \Mux129~0 , Mux129~0, xm23_cpu, 1
instance = comp, \Mux129~1 , Mux129~1, xm23_cpu, 1
instance = comp, \Mux129~2 , Mux129~2, xm23_cpu, 1
instance = comp, \Mux129~3 , Mux129~3, xm23_cpu, 1
instance = comp, \Mux129~4 , Mux129~4, xm23_cpu, 1
instance = comp, \reg_file[7][14]~6 , reg_file[7][14]~6, xm23_cpu, 1
instance = comp, \reg_file~171 , reg_file~171, xm23_cpu, 1
instance = comp, \reg_file~172 , reg_file~172, xm23_cpu, 1
instance = comp, \reg_file~264 , reg_file~264, xm23_cpu, 1
instance = comp, \reg_file[2][6]~503 , reg_file[2][6]~503, xm23_cpu, 1
instance = comp, \reg_file[2][6] , reg_file[2][6], xm23_cpu, 1
instance = comp, \reg_file~182 , reg_file~182, xm23_cpu, 1
instance = comp, \reg_file~390 , reg_file~390, xm23_cpu, 1
instance = comp, \reg_file[10][0]~512 , reg_file[10][0]~512, xm23_cpu, 1
instance = comp, \reg_file[10][6] , reg_file[10][6], xm23_cpu, 1
instance = comp, \Mux41~0 , Mux41~0, xm23_cpu, 1
instance = comp, \reg_file~212 , reg_file~212, xm23_cpu, 1
instance = comp, \reg_file~391 , reg_file~391, xm23_cpu, 1
instance = comp, \reg_file[14][4]~515 , reg_file[14][4]~515, xm23_cpu, 1
instance = comp, \reg_file[14][6] , reg_file[14][6], xm23_cpu, 1
instance = comp, \reg_file~197 , reg_file~197, xm23_cpu, 1
instance = comp, \reg_file~269 , reg_file~269, xm23_cpu, 1
instance = comp, \reg_file[6][5]~501 , reg_file[6][5]~501, xm23_cpu, 1
instance = comp, \reg_file[6][6] , reg_file[6][6], xm23_cpu, 1
instance = comp, \Mux41~1 , Mux41~1, xm23_cpu, 1
instance = comp, \reg_file~199 , reg_file~199, xm23_cpu, 1
instance = comp, \reg_file~270 , reg_file~270, xm23_cpu, 1
instance = comp, \reg_file[4][5]~502 , reg_file[4][5]~502, xm23_cpu, 1
instance = comp, \reg_file[4][6] , reg_file[4][6], xm23_cpu, 1
instance = comp, \reg_file~215 , reg_file~215, xm23_cpu, 1
instance = comp, \reg_file~395 , reg_file~395, xm23_cpu, 1
instance = comp, \reg_file[12][7]~516 , reg_file[12][7]~516, xm23_cpu, 1
instance = comp, \reg_file[12][6] , reg_file[12][6], xm23_cpu, 1
instance = comp, \reg_file~190 , reg_file~190, xm23_cpu, 1
instance = comp, \reg_file~394 , reg_file~394, xm23_cpu, 1
instance = comp, \reg_file[8][4]~499 , reg_file[8][4]~499, xm23_cpu, 1
instance = comp, \reg_file[8][6] , reg_file[8][6], xm23_cpu, 1
instance = comp, \reg_file~205 , reg_file~205, xm23_cpu, 1
instance = comp, \reg_file~266 , reg_file~266, xm23_cpu, 1
instance = comp, \reg_file[0][7]~505 , reg_file[0][7]~505, xm23_cpu, 1
instance = comp, \reg_file[0][6] , reg_file[0][6], xm23_cpu, 1
instance = comp, \Mux41~4 , Mux41~4, xm23_cpu, 1
instance = comp, \Mux41~5 , Mux41~5, xm23_cpu, 1
instance = comp, \reg_file~393 , reg_file~393, xm23_cpu, 1
instance = comp, \reg_file[13][3]~514 , reg_file[13][3]~514, xm23_cpu, 1
instance = comp, \reg_file[13][6] , reg_file[13][6], xm23_cpu, 1
instance = comp, \reg_file~392 , reg_file~392, xm23_cpu, 1
instance = comp, \reg_file[9][6] , reg_file[9][6], xm23_cpu, 1
instance = comp, \reg_file~265 , reg_file~265, xm23_cpu, 1
instance = comp, \reg_file[1][6] , reg_file[1][6], xm23_cpu, 1
instance = comp, \reg_file~268 , reg_file~268, xm23_cpu, 1
instance = comp, \reg_file[5][5]~500 , reg_file[5][5]~500, xm23_cpu, 1
instance = comp, \reg_file[5][6] , reg_file[5][6], xm23_cpu, 1
instance = comp, \Mux41~2 , Mux41~2, xm23_cpu, 1
instance = comp, \Mux41~3 , Mux41~3, xm23_cpu, 1
instance = comp, \Mux41~6 , Mux41~6, xm23_cpu, 1
instance = comp, \reg_file~192 , reg_file~192, xm23_cpu, 1
instance = comp, \reg_file~396 , reg_file~396, xm23_cpu, 1
instance = comp, \reg_file[11][1]~513 , reg_file[11][1]~513, xm23_cpu, 1
instance = comp, \reg_file[11][6] , reg_file[11][6], xm23_cpu, 1
instance = comp, \reg_file~218 , reg_file~218, xm23_cpu, 1
instance = comp, \reg_file~397 , reg_file~397, xm23_cpu, 1
instance = comp, \reg_file[15][5]~507 , reg_file[15][5]~507, xm23_cpu, 1
instance = comp, \reg_file[15][6] , reg_file[15][6], xm23_cpu, 1
instance = comp, \reg_file~267 , reg_file~267, xm23_cpu, 1
instance = comp, \reg_file[3][7]~506 , reg_file[3][7]~506, xm23_cpu, 1
instance = comp, \reg_file[3][6] , reg_file[3][6], xm23_cpu, 1
instance = comp, \reg_file~91 , reg_file~91, xm23_cpu, 1
instance = comp, \reg_file~175 , reg_file~175, xm23_cpu, 1
instance = comp, \reg_file[7][4]~498 , reg_file[7][4]~498, xm23_cpu, 1
instance = comp, \reg_file[7][6] , reg_file[7][6], xm23_cpu, 1
instance = comp, \Mux41~7 , Mux41~7, xm23_cpu, 1
instance = comp, \Mux41~8 , Mux41~8, xm23_cpu, 1
instance = comp, \Mux41~9 , Mux41~9, xm23_cpu, 1
instance = comp, \Mux41~10 , Mux41~10, xm23_cpu, 1
instance = comp, \instr_reg[6]~feeder , instr_reg[6]~feeder, xm23_cpu, 1
instance = comp, \reg_file~327 , reg_file~327, xm23_cpu, 1
instance = comp, \reg_file[2][14] , reg_file[2][14], xm23_cpu, 1
instance = comp, \reg_file~330 , reg_file~330, xm23_cpu, 1
instance = comp, \reg_file[3][14] , reg_file[3][14], xm23_cpu, 1
instance = comp, \reg_file~328 , reg_file~328, xm23_cpu, 1
instance = comp, \reg_file[1][14] , reg_file[1][14], xm23_cpu, 1
instance = comp, \reg_file~329 , reg_file~329, xm23_cpu, 1
instance = comp, \reg_file[0][14] , reg_file[0][14], xm23_cpu, 1
instance = comp, \mar~98 , mar~98, xm23_cpu, 1
instance = comp, \mar~99 , mar~99, xm23_cpu, 1
instance = comp, \reg_file~108 , reg_file~108, xm23_cpu, 1
instance = comp, \reg_file[7][11]~111 , reg_file[7][11]~111, xm23_cpu, 1
instance = comp, \reg_file[7][14] , reg_file[7][14], xm23_cpu, 1
instance = comp, \reg_file~331 , reg_file~331, xm23_cpu, 1
instance = comp, \reg_file[5][14] , reg_file[5][14], xm23_cpu, 1
instance = comp, \reg_file~332 , reg_file~332, xm23_cpu, 1
instance = comp, \reg_file[6][14] , reg_file[6][14], xm23_cpu, 1
instance = comp, \reg_file~333 , reg_file~333, xm23_cpu, 1
instance = comp, \reg_file[4][14] , reg_file[4][14], xm23_cpu, 1
instance = comp, \mar~100 , mar~100, xm23_cpu, 1
instance = comp, \mar~101 , mar~101, xm23_cpu, 1
instance = comp, \mar~102 , mar~102, xm23_cpu, 1
instance = comp, \mar~103 , mar~103, xm23_cpu, 1
instance = comp, \mar[14] , mar[14], xm23_cpu, 1
instance = comp, \SW[14]~input , SW[14]~input, xm23_cpu, 1
instance = comp, \Add1~42 , Add1~42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder , ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[1] , ram|memory_rtl_0|auto_generated|address_reg_b[1], xm23_cpu, 1
instance = comp, \SW[13]~input , SW[13]~input, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector8~4 , ctrl_unit|Selector8~4, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[1]~feeder , ctrl_unit|sxt_bit_num[1]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[1] , ctrl_unit|sxt_bit_num[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector6~0 , ctrl_unit|Selector6~0, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[2]~feeder , ctrl_unit|sxt_bit_num[2]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[2] , ctrl_unit|sxt_bit_num[2], xm23_cpu, 1
instance = comp, \sxt_ext|out[11]~7 , sxt_ext|out[11]~7, xm23_cpu, 1
instance = comp, \ID|Mux31~0 , ID|Mux31~0, xm23_cpu, 1
instance = comp, \ID|OFF[12] , ID|OFF[12], xm23_cpu, 1
instance = comp, \dev_mem[8][4] , dev_mem[8][4], xm23_cpu, 1
instance = comp, \dev_mem~93 , dev_mem~93, xm23_cpu, 1
instance = comp, \Mux131~5 , Mux131~5, xm23_cpu, 1
instance = comp, \dev_mem[6][4] , dev_mem[6][4], xm23_cpu, 1
instance = comp, \dev_mem~3 , dev_mem~3, xm23_cpu, 1
instance = comp, \dev_mem[5][4] , dev_mem[5][4], xm23_cpu, 1
instance = comp, \dev_mem~84 , dev_mem~84, xm23_cpu, 1
instance = comp, \Mux131~0 , Mux131~0, xm23_cpu, 1
instance = comp, \Mux131~1 , Mux131~1, xm23_cpu, 1
instance = comp, \arduino_data_i[4]~input , arduino_data_i[4]~input, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[4]~feeder , kb_scr|data_reg_kb[4]~feeder, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[4] , kb_scr|data_reg_kb[4], xm23_cpu, 1
instance = comp, \dev_mem[1][4] , dev_mem[1][4], xm23_cpu, 1
instance = comp, \dev_mem~90 , dev_mem~90, xm23_cpu, 1
instance = comp, \Mux131~2 , Mux131~2, xm23_cpu, 1
instance = comp, \Mux131~3 , Mux131~3, xm23_cpu, 1
instance = comp, \Mux131~4 , Mux131~4, xm23_cpu, 1
instance = comp, \reg_file[2][12]~8 , reg_file[2][12]~8, xm23_cpu, 1
instance = comp, \reg_file[2][12] , reg_file[2][12], xm23_cpu, 1
instance = comp, \reg_file~295 , reg_file~295, xm23_cpu, 1
instance = comp, \reg_file[3][12] , reg_file[3][12], xm23_cpu, 1
instance = comp, \reg_file~293 , reg_file~293, xm23_cpu, 1
instance = comp, \reg_file[1][12] , reg_file[1][12], xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[0] , ctrl_unit|sxt_rnum[0], xm23_cpu, 1
instance = comp, \reg_file~294 , reg_file~294, xm23_cpu, 1
instance = comp, \reg_file[0][12] , reg_file[0][12], xm23_cpu, 1
instance = comp, \sxt_in[12]~73 , sxt_in[12]~73, xm23_cpu, 1
instance = comp, \sxt_in[12]~74 , sxt_in[12]~74, xm23_cpu, 1
instance = comp, \reg_file~296 , reg_file~296, xm23_cpu, 1
instance = comp, \reg_file[5][12] , reg_file[5][12], xm23_cpu, 1
instance = comp, \reg_file~298 , reg_file~298, xm23_cpu, 1
instance = comp, \reg_file[4][12] , reg_file[4][12], xm23_cpu, 1
instance = comp, \reg_file~297 , reg_file~297, xm23_cpu, 1
instance = comp, \reg_file[6][12] , reg_file[6][12], xm23_cpu, 1
instance = comp, \sxt_in[12]~71 , sxt_in[12]~71, xm23_cpu, 1
instance = comp, \reg_file~138 , reg_file~138, xm23_cpu, 1
instance = comp, \reg_file~139 , reg_file~139, xm23_cpu, 1
instance = comp, \reg_file[7][12] , reg_file[7][12], xm23_cpu, 1
instance = comp, \sxt_in[12]~72 , sxt_in[12]~72, xm23_cpu, 1
instance = comp, \sxt_in[12]~75 , sxt_in[12]~75, xm23_cpu, 1
instance = comp, \sxt_in[12]~76 , sxt_in[12]~76, xm23_cpu, 1
instance = comp, \sxt_ext|out[13]~22 , sxt_ext|out[13]~22, xm23_cpu, 1
instance = comp, \sxt_ext|out[13]~23 , sxt_ext|out[13]~23, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~2 , ctrl_unit|Selector55~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~3 , ctrl_unit|Selector55~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector52~0 , ctrl_unit|Selector52~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector121~1 , ctrl_unit|Selector121~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector121~2 , ctrl_unit|Selector121~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector121~3 , ctrl_unit|Selector121~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[4] , ctrl_unit|alu_rnum_src[4], xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~4 , ctrl_unit|ctrl_reg_bus~4, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_WB , ctrl_unit|cpu_WB, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~4 , ctrl_unit|Selector55~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~5 , ctrl_unit|Selector55~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~8 , ctrl_unit|Selector55~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~6 , ctrl_unit|Selector55~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~7 , ctrl_unit|Selector55~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector125~0 , ctrl_unit|Selector125~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector125~1 , ctrl_unit|Selector125~1, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[0] , ctrl_unit|alu_rnum_src[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector123~0 , ctrl_unit|Selector123~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector123~1 , ctrl_unit|Selector123~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector123~2 , ctrl_unit|Selector123~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector123~3 , ctrl_unit|Selector123~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[2] , ctrl_unit|alu_rnum_src[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector8~4_wirecell , ctrl_unit|Selector8~4_wirecell, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[0] , ctrl_unit|sxt_bit_num[0], xm23_cpu, 1
instance = comp, \sxt_ext|out[0]~20 , sxt_ext|out[0]~20, xm23_cpu, 1
instance = comp, \ID|Mux43~0 , ID|Mux43~0, xm23_cpu, 1
instance = comp, \ID|OFF[0] , ID|OFF[0], xm23_cpu, 1
instance = comp, \reg_file~198 , reg_file~198, xm23_cpu, 1
instance = comp, \reg_file[6][0] , reg_file[6][0], xm23_cpu, 1
instance = comp, \reg_file~200 , reg_file~200, xm23_cpu, 1
instance = comp, \reg_file[4][0] , reg_file[4][0], xm23_cpu, 1
instance = comp, \sxt_in[0]~54 , sxt_in[0]~54, xm23_cpu, 1
instance = comp, \sxt_in[0]~55 , sxt_in[0]~55, xm23_cpu, 1
instance = comp, \reg_file~202 , reg_file~202, xm23_cpu, 1
instance = comp, \reg_file[2][0] , reg_file[2][0], xm23_cpu, 1
instance = comp, \reg_file~204 , reg_file~204, xm23_cpu, 1
instance = comp, \reg_file[1][0] , reg_file[1][0], xm23_cpu, 1
instance = comp, \reg_file~206 , reg_file~206, xm23_cpu, 1
instance = comp, \reg_file[0][0] , reg_file[0][0], xm23_cpu, 1
instance = comp, \sxt_in[0]~56 , sxt_in[0]~56, xm23_cpu, 1
instance = comp, \sxt_in[0]~57 , sxt_in[0]~57, xm23_cpu, 1
instance = comp, \sxt_in[0]~58 , sxt_in[0]~58, xm23_cpu, 1
instance = comp, \sxt_in[0]~59 , sxt_in[0]~59, xm23_cpu, 1
instance = comp, \sxt_ext|out[0]~21 , sxt_ext|out[0]~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~2 , arithmetic_logic_unit|Mux20~2, xm23_cpu, 1
instance = comp, \reg_file~219 , reg_file~219, xm23_cpu, 1
instance = comp, \reg_file[15][0] , reg_file[15][0], xm23_cpu, 1
instance = comp, \reg_file~193 , reg_file~193, xm23_cpu, 1
instance = comp, \reg_file[11][0] , reg_file[11][0], xm23_cpu, 1
instance = comp, \Mux47~7 , Mux47~7, xm23_cpu, 1
instance = comp, \Mux47~8 , Mux47~8, xm23_cpu, 1
instance = comp, \reg_file~210 , reg_file~210, xm23_cpu, 1
instance = comp, \reg_file[13][0] , reg_file[13][0], xm23_cpu, 1
instance = comp, \reg_file~186 , reg_file~186, xm23_cpu, 1
instance = comp, \reg_file~187 , reg_file~187, xm23_cpu, 1
instance = comp, \reg_file~189 , reg_file~189, xm23_cpu, 1
instance = comp, \reg_file[9][0] , reg_file[9][0], xm23_cpu, 1
instance = comp, \Mux47~0 , Mux47~0, xm23_cpu, 1
instance = comp, \Mux47~1 , Mux47~1, xm23_cpu, 1
instance = comp, \reg_file~213 , reg_file~213, xm23_cpu, 1
instance = comp, \reg_file[14][0] , reg_file[14][0], xm23_cpu, 1
instance = comp, \reg_file~183 , reg_file~183, xm23_cpu, 1
instance = comp, \reg_file[10][0] , reg_file[10][0], xm23_cpu, 1
instance = comp, \Mux47~2 , Mux47~2, xm23_cpu, 1
instance = comp, \Mux47~3 , Mux47~3, xm23_cpu, 1
instance = comp, \reg_file~191 , reg_file~191, xm23_cpu, 1
instance = comp, \reg_file[8][0] , reg_file[8][0], xm23_cpu, 1
instance = comp, \reg_file~216 , reg_file~216, xm23_cpu, 1
instance = comp, \reg_file[12][0] , reg_file[12][0], xm23_cpu, 1
instance = comp, \Mux47~4 , Mux47~4, xm23_cpu, 1
instance = comp, \Mux47~5 , Mux47~5, xm23_cpu, 1
instance = comp, \Mux47~6 , Mux47~6, xm23_cpu, 1
instance = comp, \Mux47~9 , Mux47~9, xm23_cpu, 1
instance = comp, \Mux47~10 , Mux47~10, xm23_cpu, 1
instance = comp, \Mux64~0 , Mux64~0, xm23_cpu, 1
instance = comp, \Mux64~1 , Mux64~1, xm23_cpu, 1
instance = comp, \Mux64~2 , Mux64~2, xm23_cpu, 1
instance = comp, \Mux64~3 , Mux64~3, xm23_cpu, 1
instance = comp, \sxt_ext|out[15]~12 , sxt_ext|out[15]~12, xm23_cpu, 1
instance = comp, \sxt_in[14]~85 , sxt_in[14]~85, xm23_cpu, 1
instance = comp, \sxt_in[14]~86 , sxt_in[14]~86, xm23_cpu, 1
instance = comp, \sxt_in[14]~83 , sxt_in[14]~83, xm23_cpu, 1
instance = comp, \sxt_in[14]~84 , sxt_in[14]~84, xm23_cpu, 1
instance = comp, \sxt_in[14]~88 , sxt_in[14]~88, xm23_cpu, 1
instance = comp, \sxt_ext|out[15]~13 , sxt_ext|out[15]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~1 , ctrl_unit|Selector122~1, xm23_cpu, 1
instance = comp, \ID|RC~0 , ID|RC~0, xm23_cpu, 1
instance = comp, \ID|Mux18~0 , ID|Mux18~0, xm23_cpu, 1
instance = comp, \ID|RC~1 , ID|RC~1, xm23_cpu, 1
instance = comp, \ID|RC , ID|RC, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector52~1 , ctrl_unit|Selector52~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector52~2 , ctrl_unit|Selector52~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector52~3 , ctrl_unit|Selector52~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector52~4 , ctrl_unit|Selector52~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~2 , ctrl_unit|Selector122~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[3] , ctrl_unit|alu_rnum_src[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector124~1 , ctrl_unit|Selector124~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector54~2 , ctrl_unit|Selector54~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector54~0 , ctrl_unit|Selector54~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector54~1 , ctrl_unit|Selector54~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector54~3 , ctrl_unit|Selector54~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector54~4 , ctrl_unit|Selector54~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector124~0 , ctrl_unit|Selector124~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector124~2 , ctrl_unit|Selector124~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[1] , ctrl_unit|alu_rnum_src[1], xm23_cpu, 1
instance = comp, \s_bus[15]~132 , s_bus[15]~132, xm23_cpu, 1
instance = comp, \s_bus[15]~133 , s_bus[15]~133, xm23_cpu, 1
instance = comp, \s_bus[15]~139 , s_bus[15]~139, xm23_cpu, 1
instance = comp, \s_bus[15]~140 , s_bus[15]~140, xm23_cpu, 1
instance = comp, \s_bus[15]~136 , s_bus[15]~136, xm23_cpu, 1
instance = comp, \s_bus[15]~137 , s_bus[15]~137, xm23_cpu, 1
instance = comp, \s_bus[15]~134 , s_bus[15]~134, xm23_cpu, 1
instance = comp, \s_bus[15]~135 , s_bus[15]~135, xm23_cpu, 1
instance = comp, \s_bus[15]~138 , s_bus[15]~138, xm23_cpu, 1
instance = comp, \s_bus[15]~141 , s_bus[15]~141, xm23_cpu, 1
instance = comp, \s_bus[15]~142 , s_bus[15]~142, xm23_cpu, 1
instance = comp, \s_bus[15]~143 , s_bus[15]~143, xm23_cpu, 1
instance = comp, \SW[12]~input , SW[12]~input, xm23_cpu, 1
instance = comp, \mar~70 , mar~70, xm23_cpu, 1
instance = comp, \mar~71 , mar~71, xm23_cpu, 1
instance = comp, \mar~68 , mar~68, xm23_cpu, 1
instance = comp, \mar~69 , mar~69, xm23_cpu, 1
instance = comp, \ID|Mux40~0 , ID|Mux40~0, xm23_cpu, 1
instance = comp, \ID|OFF[3] , ID|OFF[3], xm23_cpu, 1
instance = comp, \reg_file~356 , reg_file~356, xm23_cpu, 1
instance = comp, \reg_file[14][1] , reg_file[14][1], xm23_cpu, 1
instance = comp, \reg_file~359 , reg_file~359, xm23_cpu, 1
instance = comp, \reg_file[15][1] , reg_file[15][1], xm23_cpu, 1
instance = comp, \reg_file~358 , reg_file~358, xm23_cpu, 1
instance = comp, \reg_file[12][1] , reg_file[12][1], xm23_cpu, 1
instance = comp, \reg_file~357 , reg_file~357, xm23_cpu, 1
instance = comp, \reg_file[13][1] , reg_file[13][1], xm23_cpu, 1
instance = comp, \s_bus[1]~163 , s_bus[1]~163, xm23_cpu, 1
instance = comp, \s_bus[1]~164 , s_bus[1]~164, xm23_cpu, 1
instance = comp, \reg_file~185 , reg_file~185, xm23_cpu, 1
instance = comp, \reg_file~352 , reg_file~352, xm23_cpu, 1
instance = comp, \reg_file~353 , reg_file~353, xm23_cpu, 1
instance = comp, \reg_file[10][1] , reg_file[10][1], xm23_cpu, 1
instance = comp, \reg_file~355 , reg_file~355, xm23_cpu, 1
instance = comp, \reg_file[11][1] , reg_file[11][1], xm23_cpu, 1
instance = comp, \reg_file~354 , reg_file~354, xm23_cpu, 1
instance = comp, \reg_file[8][1] , reg_file[8][1], xm23_cpu, 1
instance = comp, \reg_file~351 , reg_file~351, xm23_cpu, 1
instance = comp, \reg_file[9][1] , reg_file[9][1], xm23_cpu, 1
instance = comp, \s_bus[1]~158 , s_bus[1]~158, xm23_cpu, 1
instance = comp, \s_bus[1]~159 , s_bus[1]~159, xm23_cpu, 1
instance = comp, \reg_file~223 , reg_file~223, xm23_cpu, 1
instance = comp, \reg_file[3][1] , reg_file[3][1], xm23_cpu, 1
instance = comp, \reg_file~224 , reg_file~224, xm23_cpu, 1
instance = comp, \reg_file[1][1] , reg_file[1][1], xm23_cpu, 1
instance = comp, \reg_file~228 , reg_file~228, xm23_cpu, 1
instance = comp, \reg_file[0][1] , reg_file[0][1], xm23_cpu, 1
instance = comp, \s_bus[1]~160 , s_bus[1]~160, xm23_cpu, 1
instance = comp, \s_bus[1]~161 , s_bus[1]~161, xm23_cpu, 1
instance = comp, \s_bus[1]~162 , s_bus[1]~162, xm23_cpu, 1
instance = comp, \reg_file~120 , reg_file~120, xm23_cpu, 1
instance = comp, \reg_file[7][1] , reg_file[7][1], xm23_cpu, 1
instance = comp, \reg_file~225 , reg_file~225, xm23_cpu, 1
instance = comp, \reg_file[5][1] , reg_file[5][1], xm23_cpu, 1
instance = comp, \reg_file~227 , reg_file~227, xm23_cpu, 1
instance = comp, \reg_file[6][1] , reg_file[6][1], xm23_cpu, 1
instance = comp, \reg_file~226 , reg_file~226, xm23_cpu, 1
instance = comp, \reg_file[4][1] , reg_file[4][1], xm23_cpu, 1
instance = comp, \s_bus[1]~156 , s_bus[1]~156, xm23_cpu, 1
instance = comp, \s_bus[1]~157 , s_bus[1]~157, xm23_cpu, 1
instance = comp, \s_bus[1]~165 , s_bus[1]~165, xm23_cpu, 1
instance = comp, \s_bus[1]~166 , s_bus[1]~166, xm23_cpu, 1
instance = comp, \sxt_ext|out[0]~9 , sxt_ext|out[0]~9, xm23_cpu, 1
instance = comp, \sxt_ext|out[1]~10 , sxt_ext|out[1]~10, xm23_cpu, 1
instance = comp, \s_bus[1]~167 , s_bus[1]~167, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~0 , arithmetic_logic_unit|Add1~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~2 , arithmetic_logic_unit|Add1~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~0 , arithmetic_logic_unit|Add0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~2 , arithmetic_logic_unit|Add0~2, xm23_cpu, 1
instance = comp, \reg_file~194 , reg_file~194, xm23_cpu, 1
instance = comp, \reg_file~367 , reg_file~367, xm23_cpu, 1
instance = comp, \reg_file~368 , reg_file~368, xm23_cpu, 1
instance = comp, \reg_file[11][2] , reg_file[11][2], xm23_cpu, 1
instance = comp, \reg_file~369 , reg_file~369, xm23_cpu, 1
instance = comp, \reg_file[15][2] , reg_file[15][2], xm23_cpu, 1
instance = comp, \reg_file~232 , reg_file~232, xm23_cpu, 1
instance = comp, \reg_file[3][2] , reg_file[3][2], xm23_cpu, 1
instance = comp, \s_bus[2]~151 , s_bus[2]~151, xm23_cpu, 1
instance = comp, \s_bus[2]~152 , s_bus[2]~152, xm23_cpu, 1
instance = comp, \reg_file~234 , reg_file~234, xm23_cpu, 1
instance = comp, \reg_file[6][2] , reg_file[6][2], xm23_cpu, 1
instance = comp, \reg_file~364 , reg_file~364, xm23_cpu, 1
instance = comp, \reg_file[14][2] , reg_file[14][2], xm23_cpu, 1
instance = comp, \reg_file~363 , reg_file~363, xm23_cpu, 1
instance = comp, \reg_file[10][2] , reg_file[10][2], xm23_cpu, 1
instance = comp, \reg_file~229 , reg_file~229, xm23_cpu, 1
instance = comp, \reg_file[2][2] , reg_file[2][2], xm23_cpu, 1
instance = comp, \s_bus[2]~144 , s_bus[2]~144, xm23_cpu, 1
instance = comp, \s_bus[2]~145 , s_bus[2]~145, xm23_cpu, 1
instance = comp, \reg_file~235 , reg_file~235, xm23_cpu, 1
instance = comp, \reg_file[4][2] , reg_file[4][2], xm23_cpu, 1
instance = comp, \reg_file~365 , reg_file~365, xm23_cpu, 1
instance = comp, \reg_file[8][2] , reg_file[8][2], xm23_cpu, 1
instance = comp, \reg_file~231 , reg_file~231, xm23_cpu, 1
instance = comp, \reg_file[0][2] , reg_file[0][2], xm23_cpu, 1
instance = comp, \s_bus[2]~148 , s_bus[2]~148, xm23_cpu, 1
instance = comp, \reg_file~366 , reg_file~366, xm23_cpu, 1
instance = comp, \reg_file[12][2] , reg_file[12][2], xm23_cpu, 1
instance = comp, \s_bus[2]~149 , s_bus[2]~149, xm23_cpu, 1
instance = comp, \reg_file~362 , reg_file~362, xm23_cpu, 1
instance = comp, \reg_file[13][2] , reg_file[13][2], xm23_cpu, 1
instance = comp, \reg_file~361 , reg_file~361, xm23_cpu, 1
instance = comp, \reg_file[9][2] , reg_file[9][2], xm23_cpu, 1
instance = comp, \reg_file~230 , reg_file~230, xm23_cpu, 1
instance = comp, \reg_file[1][2] , reg_file[1][2], xm23_cpu, 1
instance = comp, \reg_file~233 , reg_file~233, xm23_cpu, 1
instance = comp, \reg_file[5][2] , reg_file[5][2], xm23_cpu, 1
instance = comp, \s_bus[2]~146 , s_bus[2]~146, xm23_cpu, 1
instance = comp, \s_bus[2]~147 , s_bus[2]~147, xm23_cpu, 1
instance = comp, \s_bus[2]~150 , s_bus[2]~150, xm23_cpu, 1
instance = comp, \s_bus[2]~153 , s_bus[2]~153, xm23_cpu, 1
instance = comp, \s_bus[2]~154 , s_bus[2]~154, xm23_cpu, 1
instance = comp, \sxt_in[1]~53 , sxt_in[1]~53, xm23_cpu, 1
instance = comp, \ID|Mux41~0 , ID|Mux41~0, xm23_cpu, 1
instance = comp, \ID|OFF[2] , ID|OFF[2], xm23_cpu, 1
instance = comp, \sxt_in[2]~2 , sxt_in[2]~2, xm23_cpu, 1
instance = comp, \sxt_in[2]~3 , sxt_in[2]~3, xm23_cpu, 1
instance = comp, \sxt_in[2]~0 , sxt_in[2]~0, xm23_cpu, 1
instance = comp, \sxt_in[2]~1 , sxt_in[2]~1, xm23_cpu, 1
instance = comp, \sxt_in[2]~4 , sxt_in[2]~4, xm23_cpu, 1
instance = comp, \sxt_in[2]~5 , sxt_in[2]~5, xm23_cpu, 1
instance = comp, \sxt_ext|out[2]~4 , sxt_ext|out[2]~4, xm23_cpu, 1
instance = comp, \ID|Mux36~0 , ID|Mux36~0, xm23_cpu, 1
instance = comp, \ID|OFF[7] , ID|OFF[7], xm23_cpu, 1
instance = comp, \ID|Mux37~0 , ID|Mux37~0, xm23_cpu, 1
instance = comp, \ID|OFF[6] , ID|OFF[6], xm23_cpu, 1
instance = comp, \sxt_in[6]~6 , sxt_in[6]~6, xm23_cpu, 1
instance = comp, \sxt_in[6]~7 , sxt_in[6]~7, xm23_cpu, 1
instance = comp, \sxt_in[6]~8 , sxt_in[6]~8, xm23_cpu, 1
instance = comp, \sxt_in[6]~9 , sxt_in[6]~9, xm23_cpu, 1
instance = comp, \sxt_in[6]~10 , sxt_in[6]~10, xm23_cpu, 1
instance = comp, \sxt_in[6]~11 , sxt_in[6]~11, xm23_cpu, 1
instance = comp, \sxt_ext|out[7]~32 , sxt_ext|out[7]~32, xm23_cpu, 1
instance = comp, \Add1~43 , Add1~43, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~5 , ctrl_unit|ctrl_reg_bus~5, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~6 , ctrl_unit|ctrl_reg_bus~6, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~9 , ctrl_unit|ctrl_reg_bus~9, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~7 , ctrl_unit|ctrl_reg_bus~7, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus[1] , ctrl_unit|ctrl_reg_bus[1], xm23_cpu, 1
instance = comp, \ctrl_reg[1]~feeder , ctrl_reg[1]~feeder, xm23_cpu, 1
instance = comp, \ctrl_reg[1] , ctrl_reg[1], xm23_cpu, 1
instance = comp, \Add1~40 , Add1~40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~8 , ctrl_unit|ctrl_reg_bus~8, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus[0] , ctrl_unit|ctrl_reg_bus[0], xm23_cpu, 1
instance = comp, \ctrl_reg[0]~feeder , ctrl_reg[0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_reg[0] , ctrl_reg[0], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0, xm23_cpu, 1
instance = comp, \mdr~28 , mdr~28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_a[1] , ram|memory_rtl_0|auto_generated|address_reg_a[1], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_a[0] , ram|memory_rtl_0|auto_generated|address_reg_a[0], xm23_cpu, 1
instance = comp, \mar[0] , mar[0], xm23_cpu, 1
instance = comp, \Add1~13 , Add1~13, xm23_cpu, 1
instance = comp, \Add1~14 , Add1~14, xm23_cpu, 1
instance = comp, \Add1~12 , Add1~12, xm23_cpu, 1
instance = comp, \Add1~16 , Add1~16, xm23_cpu, 1
instance = comp, \mar[2] , mar[2], xm23_cpu, 1
instance = comp, \Add1~11 , Add1~11, xm23_cpu, 1
instance = comp, \Add1~18 , Add1~18, xm23_cpu, 1
instance = comp, \Add1~10 , Add1~10, xm23_cpu, 1
instance = comp, \Add1~20 , Add1~20, xm23_cpu, 1
instance = comp, \SW[4]~input , SW[4]~input, xm23_cpu, 1
instance = comp, \Add1~9 , Add1~9, xm23_cpu, 1
instance = comp, \Add1~22 , Add1~22, xm23_cpu, 1
instance = comp, \SW[5]~input , SW[5]~input, xm23_cpu, 1
instance = comp, \Add1~8 , Add1~8, xm23_cpu, 1
instance = comp, \Add1~24 , Add1~24, xm23_cpu, 1
instance = comp, \SW[6]~input , SW[6]~input, xm23_cpu, 1
instance = comp, \mar~46 , mar~46, xm23_cpu, 1
instance = comp, \mar~47 , mar~47, xm23_cpu, 1
instance = comp, \mar~44 , mar~44, xm23_cpu, 1
instance = comp, \mar~45 , mar~45, xm23_cpu, 1
instance = comp, \mar~48 , mar~48, xm23_cpu, 1
instance = comp, \mar~49 , mar~49, xm23_cpu, 1
instance = comp, \mar[6] , mar[6], xm23_cpu, 1
instance = comp, \Add1~7 , Add1~7, xm23_cpu, 1
instance = comp, \Add1~26 , Add1~26, xm23_cpu, 1
instance = comp, \SW[7]~input , SW[7]~input, xm23_cpu, 1
instance = comp, \reg_file~303 , reg_file~303, xm23_cpu, 1
instance = comp, \reg_file[5][7] , reg_file[5][7], xm23_cpu, 1
instance = comp, \reg_file~166 , reg_file~166, xm23_cpu, 1
instance = comp, \reg_file[7][7] , reg_file[7][7], xm23_cpu, 1
instance = comp, \reg_file~305 , reg_file~305, xm23_cpu, 1
instance = comp, \reg_file[4][7] , reg_file[4][7], xm23_cpu, 1
instance = comp, \reg_file~304 , reg_file~304, xm23_cpu, 1
instance = comp, \reg_file[6][7] , reg_file[6][7], xm23_cpu, 1
instance = comp, \mar~76 , mar~76, xm23_cpu, 1
instance = comp, \mar~77 , mar~77, xm23_cpu, 1
instance = comp, \reg_file~299 , reg_file~299, xm23_cpu, 1
instance = comp, \reg_file[2][7] , reg_file[2][7], xm23_cpu, 1
instance = comp, \reg_file~300 , reg_file~300, xm23_cpu, 1
instance = comp, \reg_file[1][7] , reg_file[1][7], xm23_cpu, 1
instance = comp, \reg_file~301 , reg_file~301, xm23_cpu, 1
instance = comp, \reg_file[0][7] , reg_file[0][7], xm23_cpu, 1
instance = comp, \mar~74 , mar~74, xm23_cpu, 1
instance = comp, \mar~75 , mar~75, xm23_cpu, 1
instance = comp, \reg_file~402 , reg_file~402, xm23_cpu, 1
instance = comp, \reg_file[11][7] , reg_file[11][7], xm23_cpu, 1
instance = comp, \reg_file~404 , reg_file~404, xm23_cpu, 1
instance = comp, \reg_file[9][7] , reg_file[9][7], xm23_cpu, 1
instance = comp, \reg_file~400 , reg_file~400, xm23_cpu, 1
instance = comp, \reg_file[8][7] , reg_file[8][7], xm23_cpu, 1
instance = comp, \reg_file~398 , reg_file~398, xm23_cpu, 1
instance = comp, \reg_file[10][7] , reg_file[10][7], xm23_cpu, 1
instance = comp, \s_bus[7]~108 , s_bus[7]~108, xm23_cpu, 1
instance = comp, \s_bus[7]~109 , s_bus[7]~109, xm23_cpu, 1
instance = comp, \reg_file~403 , reg_file~403, xm23_cpu, 1
instance = comp, \reg_file[13][7] , reg_file[13][7], xm23_cpu, 1
instance = comp, \reg_file~405 , reg_file~405, xm23_cpu, 1
instance = comp, \reg_file[15][7] , reg_file[15][7], xm23_cpu, 1
instance = comp, \reg_file~399 , reg_file~399, xm23_cpu, 1
instance = comp, \reg_file[12][7] , reg_file[12][7], xm23_cpu, 1
instance = comp, \reg_file~401 , reg_file~401, xm23_cpu, 1
instance = comp, \reg_file[14][7] , reg_file[14][7], xm23_cpu, 1
instance = comp, \s_bus[7]~115 , s_bus[7]~115, xm23_cpu, 1
instance = comp, \s_bus[7]~116 , s_bus[7]~116, xm23_cpu, 1
instance = comp, \s_bus[7]~110 , s_bus[7]~110, xm23_cpu, 1
instance = comp, \s_bus[7]~111 , s_bus[7]~111, xm23_cpu, 1
instance = comp, \s_bus[7]~112 , s_bus[7]~112, xm23_cpu, 1
instance = comp, \s_bus[7]~113 , s_bus[7]~113, xm23_cpu, 1
instance = comp, \s_bus[7]~114 , s_bus[7]~114, xm23_cpu, 1
instance = comp, \s_bus[7]~117 , s_bus[7]~117, xm23_cpu, 1
instance = comp, \s_bus[7]~118 , s_bus[7]~118, xm23_cpu, 1
instance = comp, \Mux40~0 , Mux40~0, xm23_cpu, 1
instance = comp, \Mux40~1 , Mux40~1, xm23_cpu, 1
instance = comp, \Mux40~4 , Mux40~4, xm23_cpu, 1
instance = comp, \Mux40~5 , Mux40~5, xm23_cpu, 1
instance = comp, \Mux40~2 , Mux40~2, xm23_cpu, 1
instance = comp, \Mux40~3 , Mux40~3, xm23_cpu, 1
instance = comp, \Mux40~6 , Mux40~6, xm23_cpu, 1
instance = comp, \Mux40~7 , Mux40~7, xm23_cpu, 1
instance = comp, \Mux40~8 , Mux40~8, xm23_cpu, 1
instance = comp, \Mux40~9 , Mux40~9, xm23_cpu, 1
instance = comp, \Mux40~10 , Mux40~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~64 , arithmetic_logic_unit|result~64, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~65 , arithmetic_logic_unit|result~65, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~8 , arithmetic_logic_unit|Mux13~8, xm23_cpu, 1
instance = comp, \s_bus[7]~119 , s_bus[7]~119, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[6]~8 , sxt_ext|intermediate[6]~8, xm23_cpu, 1
instance = comp, \s_bus[6]~48 , s_bus[6]~48, xm23_cpu, 1
instance = comp, \s_bus[6]~49 , s_bus[6]~49, xm23_cpu, 1
instance = comp, \s_bus[6]~52 , s_bus[6]~52, xm23_cpu, 1
instance = comp, \s_bus[6]~53 , s_bus[6]~53, xm23_cpu, 1
instance = comp, \s_bus[6]~50 , s_bus[6]~50, xm23_cpu, 1
instance = comp, \s_bus[6]~51 , s_bus[6]~51, xm23_cpu, 1
instance = comp, \s_bus[6]~54 , s_bus[6]~54, xm23_cpu, 1
instance = comp, \s_bus[6]~55 , s_bus[6]~55, xm23_cpu, 1
instance = comp, \s_bus[6]~56 , s_bus[6]~56, xm23_cpu, 1
instance = comp, \s_bus[6]~57 , s_bus[6]~57, xm23_cpu, 1
instance = comp, \s_bus[6]~58 , s_bus[6]~58, xm23_cpu, 1
instance = comp, \sxt_ext|out[6]~33 , sxt_ext|out[6]~33, xm23_cpu, 1
instance = comp, \sxt_ext|out[6]~34 , sxt_ext|out[6]~34, xm23_cpu, 1
instance = comp, \s_bus[6]~59 , s_bus[6]~59, xm23_cpu, 1
instance = comp, \reg_file~287 , reg_file~287, xm23_cpu, 1
instance = comp, \reg_file[1][5] , reg_file[1][5], xm23_cpu, 1
instance = comp, \reg_file~288 , reg_file~288, xm23_cpu, 1
instance = comp, \reg_file[0][5] , reg_file[0][5], xm23_cpu, 1
instance = comp, \reg_file~286 , reg_file~286, xm23_cpu, 1
instance = comp, \reg_file[2][5] , reg_file[2][5], xm23_cpu, 1
instance = comp, \Mux42~4 , Mux42~4, xm23_cpu, 1
instance = comp, \Mux42~5 , Mux42~5, xm23_cpu, 1
instance = comp, \reg_file~385 , reg_file~385, xm23_cpu, 1
instance = comp, \reg_file[11][5] , reg_file[11][5], xm23_cpu, 1
instance = comp, \reg_file~386 , reg_file~386, xm23_cpu, 1
instance = comp, \reg_file[8][5] , reg_file[8][5], xm23_cpu, 1
instance = comp, \reg_file~387 , reg_file~387, xm23_cpu, 1
instance = comp, \reg_file[10][5] , reg_file[10][5], xm23_cpu, 1
instance = comp, \Mux42~2 , Mux42~2, xm23_cpu, 1
instance = comp, \reg_file~384 , reg_file~384, xm23_cpu, 1
instance = comp, \reg_file[9][5] , reg_file[9][5], xm23_cpu, 1
instance = comp, \Mux42~3 , Mux42~3, xm23_cpu, 1
instance = comp, \Mux42~6 , Mux42~6, xm23_cpu, 1
instance = comp, \reg_file~214 , reg_file~214, xm23_cpu, 1
instance = comp, \reg_file~382 , reg_file~382, xm23_cpu, 1
instance = comp, \reg_file~383 , reg_file~383, xm23_cpu, 1
instance = comp, \reg_file[14][5] , reg_file[14][5], xm23_cpu, 1
instance = comp, \reg_file~389 , reg_file~389, xm23_cpu, 1
instance = comp, \reg_file[15][5] , reg_file[15][5], xm23_cpu, 1
instance = comp, \reg_file~381 , reg_file~381, xm23_cpu, 1
instance = comp, \reg_file[12][5] , reg_file[12][5], xm23_cpu, 1
instance = comp, \reg_file~388 , reg_file~388, xm23_cpu, 1
instance = comp, \reg_file[13][5] , reg_file[13][5], xm23_cpu, 1
instance = comp, \Mux42~7 , Mux42~7, xm23_cpu, 1
instance = comp, \Mux42~8 , Mux42~8, xm23_cpu, 1
instance = comp, \reg_file~291 , reg_file~291, xm23_cpu, 1
instance = comp, \reg_file[6][5] , reg_file[6][5], xm23_cpu, 1
instance = comp, \reg_file~148 , reg_file~148, xm23_cpu, 1
instance = comp, \reg_file[7][5] , reg_file[7][5], xm23_cpu, 1
instance = comp, \reg_file~292 , reg_file~292, xm23_cpu, 1
instance = comp, \reg_file[4][5] , reg_file[4][5], xm23_cpu, 1
instance = comp, \reg_file~290 , reg_file~290, xm23_cpu, 1
instance = comp, \reg_file[5][5] , reg_file[5][5], xm23_cpu, 1
instance = comp, \Mux42~0 , Mux42~0, xm23_cpu, 1
instance = comp, \Mux42~1 , Mux42~1, xm23_cpu, 1
instance = comp, \Mux42~9 , Mux42~9, xm23_cpu, 1
instance = comp, \Mux42~10 , Mux42~10, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[5]~9 , sxt_ext|intermediate[5]~9, xm23_cpu, 1
instance = comp, \s_bus[5]~127 , s_bus[5]~127, xm23_cpu, 1
instance = comp, \s_bus[5]~128 , s_bus[5]~128, xm23_cpu, 1
instance = comp, \s_bus[5]~122 , s_bus[5]~122, xm23_cpu, 1
instance = comp, \s_bus[5]~123 , s_bus[5]~123, xm23_cpu, 1
instance = comp, \s_bus[5]~124 , s_bus[5]~124, xm23_cpu, 1
instance = comp, \s_bus[5]~125 , s_bus[5]~125, xm23_cpu, 1
instance = comp, \s_bus[5]~126 , s_bus[5]~126, xm23_cpu, 1
instance = comp, \s_bus[5]~120 , s_bus[5]~120, xm23_cpu, 1
instance = comp, \s_bus[5]~121 , s_bus[5]~121, xm23_cpu, 1
instance = comp, \s_bus[5]~129 , s_bus[5]~129, xm23_cpu, 1
instance = comp, \s_bus[5]~130 , s_bus[5]~130, xm23_cpu, 1
instance = comp, \sxt_ext|out[6]~26 , sxt_ext|out[6]~26, xm23_cpu, 1
instance = comp, \ID|Mux39~0 , ID|Mux39~0, xm23_cpu, 1
instance = comp, \ID|OFF[4] , ID|OFF[4], xm23_cpu, 1
instance = comp, \reg_file~337 , reg_file~337, xm23_cpu, 1
instance = comp, \reg_file[3][4] , reg_file[3][4], xm23_cpu, 1
instance = comp, \reg_file~334 , reg_file~334, xm23_cpu, 1
instance = comp, \reg_file[2][4] , reg_file[2][4], xm23_cpu, 1
instance = comp, \reg_file~336 , reg_file~336, xm23_cpu, 1
instance = comp, \reg_file[0][4] , reg_file[0][4], xm23_cpu, 1
instance = comp, \sxt_in[4]~20 , sxt_in[4]~20, xm23_cpu, 1
instance = comp, \sxt_in[4]~21 , sxt_in[4]~21, xm23_cpu, 1
instance = comp, \reg_file~157 , reg_file~157, xm23_cpu, 1
instance = comp, \reg_file[7][4] , reg_file[7][4], xm23_cpu, 1
instance = comp, \reg_file~339 , reg_file~339, xm23_cpu, 1
instance = comp, \reg_file[6][4] , reg_file[6][4], xm23_cpu, 1
instance = comp, \reg_file~340 , reg_file~340, xm23_cpu, 1
instance = comp, \reg_file[4][4] , reg_file[4][4], xm23_cpu, 1
instance = comp, \sxt_in[4]~18 , sxt_in[4]~18, xm23_cpu, 1
instance = comp, \sxt_in[4]~19 , sxt_in[4]~19, xm23_cpu, 1
instance = comp, \sxt_in[4]~22 , sxt_in[4]~22, xm23_cpu, 1
instance = comp, \sxt_in[4]~23 , sxt_in[4]~23, xm23_cpu, 1
instance = comp, \sxt_ext|out[5]~27 , sxt_ext|out[5]~27, xm23_cpu, 1
instance = comp, \s_bus[5]~131 , s_bus[5]~131, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[4]~5 , sxt_ext|intermediate[4]~5, xm23_cpu, 1
instance = comp, \s_bus[4]~0 , s_bus[4]~0, xm23_cpu, 1
instance = comp, \s_bus[4]~1 , s_bus[4]~1, xm23_cpu, 1
instance = comp, \s_bus[4]~2 , s_bus[4]~2, xm23_cpu, 1
instance = comp, \reg_file~342 , reg_file~342, xm23_cpu, 1
instance = comp, \reg_file[14][4] , reg_file[14][4], xm23_cpu, 1
instance = comp, \reg_file~341 , reg_file~341, xm23_cpu, 1
instance = comp, \reg_file[10][4] , reg_file[10][4], xm23_cpu, 1
instance = comp, \s_bus[4]~3 , s_bus[4]~3, xm23_cpu, 1
instance = comp, \s_bus[4]~4 , s_bus[4]~4, xm23_cpu, 1
instance = comp, \reg_file~347 , reg_file~347, xm23_cpu, 1
instance = comp, \reg_file[12][4] , reg_file[12][4], xm23_cpu, 1
instance = comp, \reg_file~346 , reg_file~346, xm23_cpu, 1
instance = comp, \reg_file[8][4] , reg_file[8][4], xm23_cpu, 1
instance = comp, \s_bus[4]~5 , s_bus[4]~5, xm23_cpu, 1
instance = comp, \s_bus[4]~6 , s_bus[4]~6, xm23_cpu, 1
instance = comp, \reg_file~349 , reg_file~349, xm23_cpu, 1
instance = comp, \reg_file[15][4] , reg_file[15][4], xm23_cpu, 1
instance = comp, \reg_file~348 , reg_file~348, xm23_cpu, 1
instance = comp, \reg_file[11][4] , reg_file[11][4], xm23_cpu, 1
instance = comp, \s_bus[4]~7 , s_bus[4]~7, xm23_cpu, 1
instance = comp, \s_bus[4]~8 , s_bus[4]~8, xm23_cpu, 1
instance = comp, \s_bus[4]~9 , s_bus[4]~9, xm23_cpu, 1
instance = comp, \s_bus[4]~10 , s_bus[4]~10, xm23_cpu, 1
instance = comp, \sxt_ext|out[4]~29 , sxt_ext|out[4]~29, xm23_cpu, 1
instance = comp, \sxt_ext|out[4]~30 , sxt_ext|out[4]~30, xm23_cpu, 1
instance = comp, \s_bus[4]~11 , s_bus[4]~11, xm23_cpu, 1
instance = comp, \reg_file~371 , reg_file~371, xm23_cpu, 1
instance = comp, \reg_file[10][3] , reg_file[10][3], xm23_cpu, 1
instance = comp, \reg_file~374 , reg_file~374, xm23_cpu, 1
instance = comp, \reg_file[11][3] , reg_file[11][3], xm23_cpu, 1
instance = comp, \reg_file~373 , reg_file~373, xm23_cpu, 1
instance = comp, \reg_file[8][3] , reg_file[8][3], xm23_cpu, 1
instance = comp, \reg_file~372 , reg_file~372, xm23_cpu, 1
instance = comp, \reg_file[9][3] , reg_file[9][3], xm23_cpu, 1
instance = comp, \Mux44~0 , Mux44~0, xm23_cpu, 1
instance = comp, \Mux44~1 , Mux44~1, xm23_cpu, 1
instance = comp, \reg_file~375 , reg_file~375, xm23_cpu, 1
instance = comp, \reg_file[13][3] , reg_file[13][3], xm23_cpu, 1
instance = comp, \reg_file~379 , reg_file~379, xm23_cpu, 1
instance = comp, \reg_file[15][3] , reg_file[15][3], xm23_cpu, 1
instance = comp, \reg_file~217 , reg_file~217, xm23_cpu, 1
instance = comp, \reg_file~377 , reg_file~377, xm23_cpu, 1
instance = comp, \reg_file~378 , reg_file~378, xm23_cpu, 1
instance = comp, \reg_file[12][3] , reg_file[12][3], xm23_cpu, 1
instance = comp, \reg_file~376 , reg_file~376, xm23_cpu, 1
instance = comp, \reg_file[14][3] , reg_file[14][3], xm23_cpu, 1
instance = comp, \Mux44~7 , Mux44~7, xm23_cpu, 1
instance = comp, \Mux44~8 , Mux44~8, xm23_cpu, 1
instance = comp, \reg_file~240 , reg_file~240, xm23_cpu, 1
instance = comp, \reg_file[5][3] , reg_file[5][3], xm23_cpu, 1
instance = comp, \reg_file~242 , reg_file~242, xm23_cpu, 1
instance = comp, \reg_file[4][3] , reg_file[4][3], xm23_cpu, 1
instance = comp, \reg_file~241 , reg_file~241, xm23_cpu, 1
instance = comp, \reg_file[6][3] , reg_file[6][3], xm23_cpu, 1
instance = comp, \Mux44~2 , Mux44~2, xm23_cpu, 1
instance = comp, \reg_file~92 , reg_file~92, xm23_cpu, 1
instance = comp, \reg_file[7][3] , reg_file[7][3], xm23_cpu, 1
instance = comp, \Mux44~3 , Mux44~3, xm23_cpu, 1
instance = comp, \reg_file~239 , reg_file~239, xm23_cpu, 1
instance = comp, \reg_file[3][3] , reg_file[3][3], xm23_cpu, 1
instance = comp, \reg_file~238 , reg_file~238, xm23_cpu, 1
instance = comp, \reg_file[0][3] , reg_file[0][3], xm23_cpu, 1
instance = comp, \reg_file~237 , reg_file~237, xm23_cpu, 1
instance = comp, \reg_file[1][3] , reg_file[1][3], xm23_cpu, 1
instance = comp, \Mux44~4 , Mux44~4, xm23_cpu, 1
instance = comp, \Mux44~5 , Mux44~5, xm23_cpu, 1
instance = comp, \Mux44~6 , Mux44~6, xm23_cpu, 1
instance = comp, \Mux44~9 , Mux44~9, xm23_cpu, 1
instance = comp, \Mux44~10 , Mux44~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~1 , arithmetic_logic_unit|Add9~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~2 , arithmetic_logic_unit|Add9~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~4 , arithmetic_logic_unit|Add9~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~6 , arithmetic_logic_unit|Add9~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~8 , arithmetic_logic_unit|Add9~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~10 , arithmetic_logic_unit|Add9~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~12 , arithmetic_logic_unit|Add9~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~14 , arithmetic_logic_unit|Add9~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~16 , arithmetic_logic_unit|Add9~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~0 , arithmetic_logic_unit|Add6~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~2 , arithmetic_logic_unit|Add6~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~4 , arithmetic_logic_unit|Add6~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~6 , arithmetic_logic_unit|Add6~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~8 , arithmetic_logic_unit|Add6~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~10 , arithmetic_logic_unit|Add6~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~12 , arithmetic_logic_unit|Add6~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~14 , arithmetic_logic_unit|Add6~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~15 , arithmetic_logic_unit|Mux13~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~0 , arithmetic_logic_unit|Add3~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~2 , arithmetic_logic_unit|Add3~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~4 , arithmetic_logic_unit|Add3~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~6 , arithmetic_logic_unit|Add3~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~8 , arithmetic_logic_unit|Add3~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~10 , arithmetic_logic_unit|Add3~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~12 , arithmetic_logic_unit|Add3~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~14 , arithmetic_logic_unit|Add3~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~0 , arithmetic_logic_unit|Add4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~2 , arithmetic_logic_unit|Add4~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~4 , arithmetic_logic_unit|Add4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~6 , arithmetic_logic_unit|Add4~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~8 , arithmetic_logic_unit|Add4~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~10 , arithmetic_logic_unit|Add4~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~12 , arithmetic_logic_unit|Add4~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~14 , arithmetic_logic_unit|Add4~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~10 , arithmetic_logic_unit|Mux13~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~11 , arithmetic_logic_unit|Mux13~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~4 , arithmetic_logic_unit|Add1~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~6 , arithmetic_logic_unit|Add1~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~8 , arithmetic_logic_unit|Add1~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~10 , arithmetic_logic_unit|Add1~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~12 , arithmetic_logic_unit|Add1~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~14 , arithmetic_logic_unit|Add1~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~0 , arithmetic_logic_unit|Add2~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~2 , arithmetic_logic_unit|Add2~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~4 , arithmetic_logic_unit|Add2~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~6 , arithmetic_logic_unit|Add2~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~8 , arithmetic_logic_unit|Add2~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~10 , arithmetic_logic_unit|Add2~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~12 , arithmetic_logic_unit|Add2~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~14 , arithmetic_logic_unit|Add2~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~12 , arithmetic_logic_unit|Mux13~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~13 , arithmetic_logic_unit|Mux13~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~14 , arithmetic_logic_unit|Mux13~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~1 , arithmetic_logic_unit|Add7~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~2 , arithmetic_logic_unit|Add7~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~4 , arithmetic_logic_unit|Add7~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~6 , arithmetic_logic_unit|Add7~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~8 , arithmetic_logic_unit|Add7~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~10 , arithmetic_logic_unit|Add7~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~12 , arithmetic_logic_unit|Add7~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~14 , arithmetic_logic_unit|Add7~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~16 , arithmetic_logic_unit|Add7~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~0 , arithmetic_logic_unit|Add5~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~2 , arithmetic_logic_unit|Add5~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~4 , arithmetic_logic_unit|Add5~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~6 , arithmetic_logic_unit|Add5~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~8 , arithmetic_logic_unit|Add5~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~10 , arithmetic_logic_unit|Add5~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~12 , arithmetic_logic_unit|Add5~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~14 , arithmetic_logic_unit|Add5~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~9 , arithmetic_logic_unit|Mux13~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~16 , arithmetic_logic_unit|Mux13~16, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[8]~6 , sxt_ext|intermediate[8]~6, xm23_cpu, 1
instance = comp, \reg_file[7][8] , reg_file[7][8], xm23_cpu, 1
instance = comp, \reg_file~427 , reg_file~427, xm23_cpu, 1
instance = comp, \reg_file[15][8] , reg_file[15][8], xm23_cpu, 1
instance = comp, \reg_file~409 , reg_file~409, xm23_cpu, 1
instance = comp, \reg_file[11][8] , reg_file[11][8], xm23_cpu, 1
instance = comp, \reg_file~323 , reg_file~323, xm23_cpu, 1
instance = comp, \reg_file[3][8] , reg_file[3][8], xm23_cpu, 1
instance = comp, \s_bus[8]~43 , s_bus[8]~43, xm23_cpu, 1
instance = comp, \s_bus[8]~44 , s_bus[8]~44, xm23_cpu, 1
instance = comp, \reg_file~418 , reg_file~418, xm23_cpu, 1
instance = comp, \reg_file[8][8] , reg_file[8][8], xm23_cpu, 1
instance = comp, \reg_file~411 , reg_file~411, xm23_cpu, 1
instance = comp, \reg_file[12][8] , reg_file[12][8], xm23_cpu, 1
instance = comp, \reg_file~326 , reg_file~326, xm23_cpu, 1
instance = comp, \reg_file[4][8] , reg_file[4][8], xm23_cpu, 1
instance = comp, \reg_file~322 , reg_file~322, xm23_cpu, 1
instance = comp, \reg_file[0][8] , reg_file[0][8], xm23_cpu, 1
instance = comp, \s_bus[8]~40 , s_bus[8]~40, xm23_cpu, 1
instance = comp, \s_bus[8]~41 , s_bus[8]~41, xm23_cpu, 1
instance = comp, \reg_file~415 , reg_file~415, xm23_cpu, 1
instance = comp, \reg_file[14][8] , reg_file[14][8], xm23_cpu, 1
instance = comp, \reg_file~421 , reg_file~421, xm23_cpu, 1
instance = comp, \reg_file[10][8] , reg_file[10][8], xm23_cpu, 1
instance = comp, \reg_file~320 , reg_file~320, xm23_cpu, 1
instance = comp, \reg_file[2][8] , reg_file[2][8], xm23_cpu, 1
instance = comp, \reg_file~325 , reg_file~325, xm23_cpu, 1
instance = comp, \reg_file[6][8] , reg_file[6][8], xm23_cpu, 1
instance = comp, \s_bus[8]~38 , s_bus[8]~38, xm23_cpu, 1
instance = comp, \s_bus[8]~39 , s_bus[8]~39, xm23_cpu, 1
instance = comp, \s_bus[8]~42 , s_bus[8]~42, xm23_cpu, 1
instance = comp, \reg_file~424 , reg_file~424, xm23_cpu, 1
instance = comp, \reg_file[13][8] , reg_file[13][8], xm23_cpu, 1
instance = comp, \reg_file~407 , reg_file~407, xm23_cpu, 1
instance = comp, \reg_file[9][8] , reg_file[9][8], xm23_cpu, 1
instance = comp, \reg_file~321 , reg_file~321, xm23_cpu, 1
instance = comp, \reg_file[1][8] , reg_file[1][8], xm23_cpu, 1
instance = comp, \s_bus[8]~36 , s_bus[8]~36, xm23_cpu, 1
instance = comp, \s_bus[8]~37 , s_bus[8]~37, xm23_cpu, 1
instance = comp, \s_bus[8]~45 , s_bus[8]~45, xm23_cpu, 1
instance = comp, \s_bus[8]~46 , s_bus[8]~46, xm23_cpu, 1
instance = comp, \ID|Mux35~0 , ID|Mux35~0, xm23_cpu, 1
instance = comp, \ID|OFF[8] , ID|OFF[8], xm23_cpu, 1
instance = comp, \sxt_in[8]~32 , sxt_in[8]~32, xm23_cpu, 1
instance = comp, \sxt_in[8]~33 , sxt_in[8]~33, xm23_cpu, 1
instance = comp, \sxt_in[8]~30 , sxt_in[8]~30, xm23_cpu, 1
instance = comp, \sxt_in[8]~31 , sxt_in[8]~31, xm23_cpu, 1
instance = comp, \sxt_in[8]~34 , sxt_in[8]~34, xm23_cpu, 1
instance = comp, \sxt_in[8]~35 , sxt_in[8]~35, xm23_cpu, 1
instance = comp, \sxt_ext|out[8]~38 , sxt_ext|out[8]~38, xm23_cpu, 1
instance = comp, \s_bus[8]~47 , s_bus[8]~47, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~25 , arithmetic_logic_unit|Mux13~25, xm23_cpu, 1
instance = comp, \mdr~9 , mdr~9, xm23_cpu, 1
instance = comp, \mdr~10 , mdr~10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0, xm23_cpu, 1
instance = comp, \SW[8]~input , SW[8]~input, xm23_cpu, 1
instance = comp, \mar~92 , mar~92, xm23_cpu, 1
instance = comp, \mar~93 , mar~93, xm23_cpu, 1
instance = comp, \mar~94 , mar~94, xm23_cpu, 1
instance = comp, \mar~95 , mar~95, xm23_cpu, 1
instance = comp, \mar~96 , mar~96, xm23_cpu, 1
instance = comp, \mar~97 , mar~97, xm23_cpu, 1
instance = comp, \mar[8] , mar[8], xm23_cpu, 1
instance = comp, \Add1~5 , Add1~5, xm23_cpu, 1
instance = comp, \Add1~28 , Add1~28, xm23_cpu, 1
instance = comp, \Add1~30 , Add1~30, xm23_cpu, 1
instance = comp, \reg_file~282 , reg_file~282, xm23_cpu, 1
instance = comp, \reg_file[3][9] , reg_file[3][9], xm23_cpu, 1
instance = comp, \reg_file~281 , reg_file~281, xm23_cpu, 1
instance = comp, \reg_file[0][9] , reg_file[0][9], xm23_cpu, 1
instance = comp, \reg_file~280 , reg_file~280, xm23_cpu, 1
instance = comp, \reg_file[1][9] , reg_file[1][9], xm23_cpu, 1
instance = comp, \mar~56 , mar~56, xm23_cpu, 1
instance = comp, \reg_file~279 , reg_file~279, xm23_cpu, 1
instance = comp, \reg_file[2][9] , reg_file[2][9], xm23_cpu, 1
instance = comp, \mar~57 , mar~57, xm23_cpu, 1
instance = comp, \reg_file~285 , reg_file~285, xm23_cpu, 1
instance = comp, \reg_file[4][9] , reg_file[4][9], xm23_cpu, 1
instance = comp, \reg_file~284 , reg_file~284, xm23_cpu, 1
instance = comp, \reg_file[6][9] , reg_file[6][9], xm23_cpu, 1
instance = comp, \mar~58 , mar~58, xm23_cpu, 1
instance = comp, \reg_file~283 , reg_file~283, xm23_cpu, 1
instance = comp, \reg_file[5][9] , reg_file[5][9], xm23_cpu, 1
instance = comp, \reg_file[7][9] , reg_file[7][9], xm23_cpu, 1
instance = comp, \mar~59 , mar~59, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~17 , arithmetic_logic_unit|ShiftLeft0~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~25 , arithmetic_logic_unit|ShiftLeft0~25, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~57 , arithmetic_logic_unit|result~57, xm23_cpu, 1
instance = comp, \reg_file~432 , reg_file~432, xm23_cpu, 1
instance = comp, \reg_file[14][9] , reg_file[14][9], xm23_cpu, 1
instance = comp, \reg_file~430 , reg_file~430, xm23_cpu, 1
instance = comp, \reg_file[13][9] , reg_file[13][9], xm23_cpu, 1
instance = comp, \reg_file~434 , reg_file~434, xm23_cpu, 1
instance = comp, \reg_file[12][9] , reg_file[12][9], xm23_cpu, 1
instance = comp, \s_bus[9]~103 , s_bus[9]~103, xm23_cpu, 1
instance = comp, \s_bus[9]~104 , s_bus[9]~104, xm23_cpu, 1
instance = comp, \s_bus[9]~96 , s_bus[9]~96, xm23_cpu, 1
instance = comp, \s_bus[9]~97 , s_bus[9]~97, xm23_cpu, 1
instance = comp, \s_bus[9]~100 , s_bus[9]~100, xm23_cpu, 1
instance = comp, \s_bus[9]~101 , s_bus[9]~101, xm23_cpu, 1
instance = comp, \reg_file~435 , reg_file~435, xm23_cpu, 1
instance = comp, \reg_file[11][9] , reg_file[11][9], xm23_cpu, 1
instance = comp, \reg_file~433 , reg_file~433, xm23_cpu, 1
instance = comp, \reg_file[8][9] , reg_file[8][9], xm23_cpu, 1
instance = comp, \reg_file~429 , reg_file~429, xm23_cpu, 1
instance = comp, \reg_file[9][9] , reg_file[9][9], xm23_cpu, 1
instance = comp, \s_bus[9]~98 , s_bus[9]~98, xm23_cpu, 1
instance = comp, \reg_file~431 , reg_file~431, xm23_cpu, 1
instance = comp, \reg_file[10][9] , reg_file[10][9], xm23_cpu, 1
instance = comp, \s_bus[9]~99 , s_bus[9]~99, xm23_cpu, 1
instance = comp, \s_bus[9]~102 , s_bus[9]~102, xm23_cpu, 1
instance = comp, \s_bus[9]~105 , s_bus[9]~105, xm23_cpu, 1
instance = comp, \s_bus[9]~106 , s_bus[9]~106, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~56 , arithmetic_logic_unit|result~56, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~4 , arithmetic_logic_unit|Mux10~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~55 , arithmetic_logic_unit|result~55, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~0 , arithmetic_logic_unit|Mux11~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~1 , arithmetic_logic_unit|Mux11~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~5 , arithmetic_logic_unit|Mux10~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~59 , arithmetic_logic_unit|result~59, xm23_cpu, 1
instance = comp, \s_bus[9]~107 , s_bus[9]~107, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~16 , arithmetic_logic_unit|Add1~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~18 , arithmetic_logic_unit|Add1~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~16 , arithmetic_logic_unit|Add2~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~18 , arithmetic_logic_unit|Add2~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~8 , arithmetic_logic_unit|Mux10~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~6 , arithmetic_logic_unit|Mux10~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~4 , arithmetic_logic_unit|Add0~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~6 , arithmetic_logic_unit|Add0~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~9 , arithmetic_logic_unit|Add0~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~11 , arithmetic_logic_unit|Add0~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~13 , arithmetic_logic_unit|Add0~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~15 , arithmetic_logic_unit|Add0~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~16 , arithmetic_logic_unit|Add0~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~18 , arithmetic_logic_unit|Add0~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan0~1 , arithmetic_logic_unit|LessThan0~1, xm23_cpu, 1
instance = comp, \push_button~input , push_button~input, xm23_cpu, 1
instance = comp, \PB|CSR_out[2]~0 , PB|CSR_out[2]~0, xm23_cpu, 1
instance = comp, \dev_mem[8][2] , dev_mem[8][2], xm23_cpu, 1
instance = comp, \dev_mem~39 , dev_mem~39, xm23_cpu, 1
instance = comp, \Mux133~5 , Mux133~5, xm23_cpu, 1
instance = comp, \Mux133~0 , Mux133~0, xm23_cpu, 1
instance = comp, \Mux133~1 , Mux133~1, xm23_cpu, 1
instance = comp, \Mux133~2 , Mux133~2, xm23_cpu, 1
instance = comp, \dev_mem~94 , dev_mem~94, xm23_cpu, 1
instance = comp, \dev_mem[2][2] , dev_mem[2][2], xm23_cpu, 1
instance = comp, \kb_scr|write_en_signal~0feeder , kb_scr|write_en_signal~0feeder, xm23_cpu, 1
instance = comp, \kb_scr|data_read~0 , kb_scr|data_read~0, xm23_cpu, 1
instance = comp, \kb_scr|data_read~feeder , kb_scr|data_read~feeder, xm23_cpu, 1
instance = comp, \kb_scr|data_read , kb_scr|data_read, xm23_cpu, 1
instance = comp, \kb_scr|write_en_signal~0 , kb_scr|write_en_signal~0, xm23_cpu, 1
instance = comp, \kb_scr|kb_dba_o~0 , kb_scr|kb_dba_o~0, xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[2] , kb_scr|CSR_kb_o[2], xm23_cpu, 1
instance = comp, \dev_mem~35 , dev_mem~35, xm23_cpu, 1
instance = comp, \dev_mem~36 , dev_mem~36, xm23_cpu, 1
instance = comp, \Mux133~3 , Mux133~3, xm23_cpu, 1
instance = comp, \Mux133~4 , Mux133~4, xm23_cpu, 1
instance = comp, \reg_file[7][10]~3 , reg_file[7][10]~3, xm23_cpu, 1
instance = comp, \reg_file~444 , reg_file~444, xm23_cpu, 1
instance = comp, \reg_file[15][10] , reg_file[15][10], xm23_cpu, 1
instance = comp, \reg_file~309 , reg_file~309, xm23_cpu, 1
instance = comp, \reg_file[3][10] , reg_file[3][10], xm23_cpu, 1
instance = comp, \reg_file[7][10] , reg_file[7][10], xm23_cpu, 1
instance = comp, \s_bus[10]~31 , s_bus[10]~31, xm23_cpu, 1
instance = comp, \s_bus[10]~32 , s_bus[10]~32, xm23_cpu, 1
instance = comp, \reg_file~440 , reg_file~440, xm23_cpu, 1
instance = comp, \reg_file[14][10] , reg_file[14][10], xm23_cpu, 1
instance = comp, \reg_file~311 , reg_file~311, xm23_cpu, 1
instance = comp, \reg_file[6][10] , reg_file[6][10], xm23_cpu, 1
instance = comp, \reg_file~306 , reg_file~306, xm23_cpu, 1
instance = comp, \reg_file[2][10] , reg_file[2][10], xm23_cpu, 1
instance = comp, \reg_file~437 , reg_file~437, xm23_cpu, 1
instance = comp, \reg_file[10][10] , reg_file[10][10], xm23_cpu, 1
instance = comp, \s_bus[10]~24 , s_bus[10]~24, xm23_cpu, 1
instance = comp, \s_bus[10]~25 , s_bus[10]~25, xm23_cpu, 1
instance = comp, \reg_file~441 , reg_file~441, xm23_cpu, 1
instance = comp, \reg_file[13][10] , reg_file[13][10], xm23_cpu, 1
instance = comp, \reg_file~443 , reg_file~443, xm23_cpu, 1
instance = comp, \reg_file[9][10] , reg_file[9][10], xm23_cpu, 1
instance = comp, \reg_file~307 , reg_file~307, xm23_cpu, 1
instance = comp, \reg_file[1][10] , reg_file[1][10], xm23_cpu, 1
instance = comp, \reg_file~310 , reg_file~310, xm23_cpu, 1
instance = comp, \reg_file[5][10] , reg_file[5][10], xm23_cpu, 1
instance = comp, \s_bus[10]~26 , s_bus[10]~26, xm23_cpu, 1
instance = comp, \s_bus[10]~27 , s_bus[10]~27, xm23_cpu, 1
instance = comp, \reg_file~438 , reg_file~438, xm23_cpu, 1
instance = comp, \reg_file[12][10] , reg_file[12][10], xm23_cpu, 1
instance = comp, \reg_file~312 , reg_file~312, xm23_cpu, 1
instance = comp, \reg_file[4][10] , reg_file[4][10], xm23_cpu, 1
instance = comp, \reg_file~439 , reg_file~439, xm23_cpu, 1
instance = comp, \reg_file[8][10] , reg_file[8][10], xm23_cpu, 1
instance = comp, \reg_file~308 , reg_file~308, xm23_cpu, 1
instance = comp, \reg_file[0][10] , reg_file[0][10], xm23_cpu, 1
instance = comp, \s_bus[10]~28 , s_bus[10]~28, xm23_cpu, 1
instance = comp, \s_bus[10]~29 , s_bus[10]~29, xm23_cpu, 1
instance = comp, \s_bus[10]~30 , s_bus[10]~30, xm23_cpu, 1
instance = comp, \s_bus[10]~33 , s_bus[10]~33, xm23_cpu, 1
instance = comp, \s_bus[10]~34 , s_bus[10]~34, xm23_cpu, 1
instance = comp, \sxt_in[10]~42 , sxt_in[10]~42, xm23_cpu, 1
instance = comp, \sxt_in[10]~43 , sxt_in[10]~43, xm23_cpu, 1
instance = comp, \sxt_in[10]~44 , sxt_in[10]~44, xm23_cpu, 1
instance = comp, \sxt_in[10]~45 , sxt_in[10]~45, xm23_cpu, 1
instance = comp, \sxt_in[10]~46 , sxt_in[10]~46, xm23_cpu, 1
instance = comp, \ID|Mux33~0 , ID|Mux33~0, xm23_cpu, 1
instance = comp, \ID|Mux33~1 , ID|Mux33~1, xm23_cpu, 1
instance = comp, \ID|OFF[10] , ID|OFF[10], xm23_cpu, 1
instance = comp, \sxt_in[10]~47 , sxt_in[10]~47, xm23_cpu, 1
instance = comp, \sxt_ext|out[10]~18 , sxt_ext|out[10]~18, xm23_cpu, 1
instance = comp, \sxt_ext|out[10]~19 , sxt_ext|out[10]~19, xm23_cpu, 1
instance = comp, \s_bus[10]~35 , s_bus[10]~35, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~20 , arithmetic_logic_unit|Add1~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~20 , arithmetic_logic_unit|Add0~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~22 , arithmetic_logic_unit|Mux10~22, xm23_cpu, 1
instance = comp, \dev_mem[8][3] , dev_mem[8][3], xm23_cpu, 1
instance = comp, \dev_mem~33 , dev_mem~33, xm23_cpu, 1
instance = comp, \Mux132~5 , Mux132~5, xm23_cpu, 1
instance = comp, \arduino_data_i[3]~input , arduino_data_i[3]~input, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[3] , kb_scr|data_reg_kb[3], xm23_cpu, 1
instance = comp, \dev_mem~95 , dev_mem~95, xm23_cpu, 1
instance = comp, \dev_mem[2][3] , dev_mem[2][3], xm23_cpu, 1
instance = comp, \kb_scr|kb_of_o~0 , kb_scr|kb_of_o~0, xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[3] , kb_scr|CSR_kb_o[3], xm23_cpu, 1
instance = comp, \dev_mem~25 , dev_mem~25, xm23_cpu, 1
instance = comp, \dev_mem~26 , dev_mem~26, xm23_cpu, 1
instance = comp, \dev_mem[1][3] , dev_mem[1][3], xm23_cpu, 1
instance = comp, \dev_mem~24 , dev_mem~24, xm23_cpu, 1
instance = comp, \dev_mem~16 , dev_mem~16, xm23_cpu, 1
instance = comp, \dev_mem[0][3] , dev_mem[0][3], xm23_cpu, 1
instance = comp, \TMR|CSR~1 , TMR|CSR~1, xm23_cpu, 1
instance = comp, \TMR|CSR[3] , TMR|CSR[3], xm23_cpu, 1
instance = comp, \dev_mem~14 , dev_mem~14, xm23_cpu, 1
instance = comp, \dev_mem~15 , dev_mem~15, xm23_cpu, 1
instance = comp, \Mux132~2 , Mux132~2, xm23_cpu, 1
instance = comp, \Mux132~3 , Mux132~3, xm23_cpu, 1
instance = comp, \dev_mem[7][3] , dev_mem[7][3], xm23_cpu, 1
instance = comp, \dev_mem~6 , dev_mem~6, xm23_cpu, 1
instance = comp, \dev_mem[5][3] , dev_mem[5][3], xm23_cpu, 1
instance = comp, \dev_mem~27 , dev_mem~27, xm23_cpu, 1
instance = comp, \dev_mem[4][3] , dev_mem[4][3], xm23_cpu, 1
instance = comp, \kb_scr|scr_of_o~0 , kb_scr|scr_of_o~0, xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[3] , kb_scr|CSR_scr_o[3], xm23_cpu, 1
instance = comp, \dev_mem~30 , dev_mem~30, xm23_cpu, 1
instance = comp, \dev_mem~29 , dev_mem~29, xm23_cpu, 1
instance = comp, \dev_mem~31 , dev_mem~31, xm23_cpu, 1
instance = comp, \Mux132~0 , Mux132~0, xm23_cpu, 1
instance = comp, \Mux132~1 , Mux132~1, xm23_cpu, 1
instance = comp, \Mux132~4 , Mux132~4, xm23_cpu, 1
instance = comp, \reg_file[7][11]~4 , reg_file[7][11]~4, xm23_cpu, 1
instance = comp, \reg_file~452 , reg_file~452, xm23_cpu, 1
instance = comp, \reg_file[15][11] , reg_file[15][11], xm23_cpu, 1
instance = comp, \reg_file~451 , reg_file~451, xm23_cpu, 1
instance = comp, \reg_file[13][11] , reg_file[13][11], xm23_cpu, 1
instance = comp, \reg_file~448 , reg_file~448, xm23_cpu, 1
instance = comp, \reg_file[14][11] , reg_file[14][11], xm23_cpu, 1
instance = comp, \reg_file~447 , reg_file~447, xm23_cpu, 1
instance = comp, \reg_file[12][11] , reg_file[12][11], xm23_cpu, 1
instance = comp, \Mux36~7 , Mux36~7, xm23_cpu, 1
instance = comp, \Mux36~8 , Mux36~8, xm23_cpu, 1
instance = comp, \reg_file~450 , reg_file~450, xm23_cpu, 1
instance = comp, \reg_file[10][11] , reg_file[10][11], xm23_cpu, 1
instance = comp, \reg_file~446 , reg_file~446, xm23_cpu, 1
instance = comp, \reg_file[11][11] , reg_file[11][11], xm23_cpu, 1
instance = comp, \reg_file~449 , reg_file~449, xm23_cpu, 1
instance = comp, \reg_file[8][11] , reg_file[8][11], xm23_cpu, 1
instance = comp, \Mux36~0 , Mux36~0, xm23_cpu, 1
instance = comp, \Mux36~1 , Mux36~1, xm23_cpu, 1
instance = comp, \reg_file~253 , reg_file~253, xm23_cpu, 1
instance = comp, \reg_file[3][11] , reg_file[3][11], xm23_cpu, 1
instance = comp, \reg_file~250 , reg_file~250, xm23_cpu, 1
instance = comp, \reg_file[0][11] , reg_file[0][11], xm23_cpu, 1
instance = comp, \reg_file~247 , reg_file~247, xm23_cpu, 1
instance = comp, \reg_file[1][11] , reg_file[1][11], xm23_cpu, 1
instance = comp, \Mux36~4 , Mux36~4, xm23_cpu, 1
instance = comp, \reg_file~244 , reg_file~244, xm23_cpu, 1
instance = comp, \reg_file[2][11] , reg_file[2][11], xm23_cpu, 1
instance = comp, \Mux36~5 , Mux36~5, xm23_cpu, 1
instance = comp, \reg_file[7][11] , reg_file[7][11], xm23_cpu, 1
instance = comp, \reg_file~256 , reg_file~256, xm23_cpu, 1
instance = comp, \reg_file[5][11] , reg_file[5][11], xm23_cpu, 1
instance = comp, \reg_file~262 , reg_file~262, xm23_cpu, 1
instance = comp, \reg_file[4][11] , reg_file[4][11], xm23_cpu, 1
instance = comp, \reg_file~259 , reg_file~259, xm23_cpu, 1
instance = comp, \reg_file~260 , reg_file~260, xm23_cpu, 1
instance = comp, \reg_file[6][11] , reg_file[6][11], xm23_cpu, 1
instance = comp, \Mux36~2 , Mux36~2, xm23_cpu, 1
instance = comp, \Mux36~3 , Mux36~3, xm23_cpu, 1
instance = comp, \Mux36~6 , Mux36~6, xm23_cpu, 1
instance = comp, \Mux36~9 , Mux36~9, xm23_cpu, 1
instance = comp, \Mux36~10 , Mux36~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~22 , arithmetic_logic_unit|Add1~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~22 , arithmetic_logic_unit|Add0~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~7 , arithmetic_logic_unit|Mux10~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~2 , arithmetic_logic_unit|Mux11~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~3 , arithmetic_logic_unit|Mux11~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~16 , arithmetic_logic_unit|Add5~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~18 , arithmetic_logic_unit|Add5~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~18 , arithmetic_logic_unit|Add7~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~20 , arithmetic_logic_unit|Add7~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~4 , arithmetic_logic_unit|Mux11~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~5 , arithmetic_logic_unit|Mux11~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~6 , arithmetic_logic_unit|Mux11~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~58 , arithmetic_logic_unit|result~58, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~7 , arithmetic_logic_unit|Mux11~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~8 , arithmetic_logic_unit|Mux11~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~9 , arithmetic_logic_unit|Mux10~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~0 , arithmetic_logic_unit|Mux12~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~10 , arithmetic_logic_unit|Mux10~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~11 , arithmetic_logic_unit|Mux10~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~9 , arithmetic_logic_unit|Mux11~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[9] , arithmetic_logic_unit|result[9], xm23_cpu, 1
instance = comp, \mar~60 , mar~60, xm23_cpu, 1
instance = comp, \mar~61 , mar~61, xm23_cpu, 1
instance = comp, \mar[9] , mar[9], xm23_cpu, 1
instance = comp, \SW[9]~input , SW[9]~input, xm23_cpu, 1
instance = comp, \Add1~4 , Add1~4, xm23_cpu, 1
instance = comp, \Add1~32 , Add1~32, xm23_cpu, 1
instance = comp, \mar~80 , mar~80, xm23_cpu, 1
instance = comp, \mar~81 , mar~81, xm23_cpu, 1
instance = comp, \mar~82 , mar~82, xm23_cpu, 1
instance = comp, \mar~83 , mar~83, xm23_cpu, 1
instance = comp, \mar~84 , mar~84, xm23_cpu, 1
instance = comp, \mar~85 , mar~85, xm23_cpu, 1
instance = comp, \mar[10] , mar[10], xm23_cpu, 1
instance = comp, \SW[10]~input , SW[10]~input, xm23_cpu, 1
instance = comp, \Add1~3 , Add1~3, xm23_cpu, 1
instance = comp, \Add1~34 , Add1~34, xm23_cpu, 1
instance = comp, \SW[11]~input , SW[11]~input, xm23_cpu, 1
instance = comp, \mar~40 , mar~40, xm23_cpu, 1
instance = comp, \mar~41 , mar~41, xm23_cpu, 1
instance = comp, \mar~38 , mar~38, xm23_cpu, 1
instance = comp, \mar~39 , mar~39, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~20 , arithmetic_logic_unit|Add2~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~22 , arithmetic_logic_unit|Add2~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~2 , arithmetic_logic_unit|Mux9~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~3 , arithmetic_logic_unit|Mux9~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~4 , arithmetic_logic_unit|Mux9~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~5 , arithmetic_logic_unit|Mux9~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~6 , arithmetic_logic_unit|Mux9~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~7 , arithmetic_logic_unit|Mux9~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~20 , arithmetic_logic_unit|Add5~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~22 , arithmetic_logic_unit|Add5~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~22 , arithmetic_logic_unit|Add7~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~24 , arithmetic_logic_unit|Add7~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~8 , arithmetic_logic_unit|Mux9~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~9 , arithmetic_logic_unit|Mux9~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~10 , arithmetic_logic_unit|Mux9~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~13 , arithmetic_logic_unit|ShiftLeft0~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~50 , arithmetic_logic_unit|result~50, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~11 , arithmetic_logic_unit|Mux9~11, xm23_cpu, 1
instance = comp, \reg_file~495 , reg_file~495, xm23_cpu, 1
instance = comp, \reg_file[16][15]~490 , reg_file[16][15]~490, xm23_cpu, 1
instance = comp, \reg_file[16][12] , reg_file[16][12], xm23_cpu, 1
instance = comp, \reg_file~459 , reg_file~459, xm23_cpu, 1
instance = comp, \reg_file[11][12] , reg_file[11][12], xm23_cpu, 1
instance = comp, \Mux35~7 , Mux35~7, xm23_cpu, 1
instance = comp, \reg_file~460 , reg_file~460, xm23_cpu, 1
instance = comp, \reg_file[15][12] , reg_file[15][12], xm23_cpu, 1
instance = comp, \Mux35~8 , Mux35~8, xm23_cpu, 1
instance = comp, \reg_file~454 , reg_file~454, xm23_cpu, 1
instance = comp, \reg_file[13][12] , reg_file[13][12], xm23_cpu, 1
instance = comp, \reg_file~453 , reg_file~453, xm23_cpu, 1
instance = comp, \reg_file[9][12] , reg_file[9][12], xm23_cpu, 1
instance = comp, \Mux35~0 , Mux35~0, xm23_cpu, 1
instance = comp, \Mux35~1 , Mux35~1, xm23_cpu, 1
instance = comp, \reg_file~457 , reg_file~457, xm23_cpu, 1
instance = comp, \reg_file[8][12] , reg_file[8][12], xm23_cpu, 1
instance = comp, \Mux35~4 , Mux35~4, xm23_cpu, 1
instance = comp, \reg_file~458 , reg_file~458, xm23_cpu, 1
instance = comp, \reg_file[12][12] , reg_file[12][12], xm23_cpu, 1
instance = comp, \Mux35~5 , Mux35~5, xm23_cpu, 1
instance = comp, \reg_file~455 , reg_file~455, xm23_cpu, 1
instance = comp, \reg_file[10][12] , reg_file[10][12], xm23_cpu, 1
instance = comp, \Mux35~2 , Mux35~2, xm23_cpu, 1
instance = comp, \Mux35~3 , Mux35~3, xm23_cpu, 1
instance = comp, \Mux35~6 , Mux35~6, xm23_cpu, 1
instance = comp, \Mux35~9 , Mux35~9, xm23_cpu, 1
instance = comp, \Mux35~10 , Mux35~10, xm23_cpu, 1
instance = comp, \ID|Mux32~0 , ID|Mux32~0, xm23_cpu, 1
instance = comp, \ID|OFF[11] , ID|OFF[11], xm23_cpu, 1
instance = comp, \sxt_in[11]~77 , sxt_in[11]~77, xm23_cpu, 1
instance = comp, \sxt_in[11]~78 , sxt_in[11]~78, xm23_cpu, 1
instance = comp, \sxt_in[11]~79 , sxt_in[11]~79, xm23_cpu, 1
instance = comp, \sxt_in[11]~80 , sxt_in[11]~80, xm23_cpu, 1
instance = comp, \sxt_in[11]~81 , sxt_in[11]~81, xm23_cpu, 1
instance = comp, \sxt_in[11]~82 , sxt_in[11]~82, xm23_cpu, 1
instance = comp, \sxt_ext|out[11]~40 , sxt_ext|out[11]~40, xm23_cpu, 1
instance = comp, \sxt_ext|out[11]~8 , sxt_ext|out[11]~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~48 , arithmetic_logic_unit|result~48, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~47 , arithmetic_logic_unit|result~47, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~0 , arithmetic_logic_unit|Mux9~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~49 , arithmetic_logic_unit|result~49, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~1 , arithmetic_logic_unit|Mux9~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~51 , arithmetic_logic_unit|result~51, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~12 , arithmetic_logic_unit|Mux9~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~13 , arithmetic_logic_unit|Mux9~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[11] , arithmetic_logic_unit|result[11], xm23_cpu, 1
instance = comp, \mar~42 , mar~42, xm23_cpu, 1
instance = comp, \mar~43 , mar~43, xm23_cpu, 1
instance = comp, \mar[11] , mar[11], xm23_cpu, 1
instance = comp, \Add1~2 , Add1~2, xm23_cpu, 1
instance = comp, \Add1~36 , Add1~36, xm23_cpu, 1
instance = comp, \Add1~38 , Add1~38, xm23_cpu, 1
instance = comp, \mdr[1]~feeder , mdr[1]~feeder, xm23_cpu, 1
instance = comp, \mdr[1] , mdr[1], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a41 , ram|memory_rtl_0|auto_generated|ram_block1a41, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a33 , ram|memory_rtl_0|auto_generated|ram_block1a33, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~39 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~39, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a57 , ram|memory_rtl_0|auto_generated|ram_block1a57, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a49 , ram|memory_rtl_0|auto_generated|ram_block1a49, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~40 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a17 , ram|memory_rtl_0|auto_generated|ram_block1a17, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a25 , ram|memory_rtl_0|auto_generated|ram_block1a25, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~37 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~37, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a9 , ram|memory_rtl_0|auto_generated|ram_block1a9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a1 , ram|memory_rtl_0|auto_generated|ram_block1a1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~36 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~38 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~41 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~41, xm23_cpu, 1
instance = comp, \psw_in[9]~2 , psw_in[9]~2, xm23_cpu, 1
instance = comp, \psw_in[15]~29 , psw_in[15]~29, xm23_cpu, 1
instance = comp, \psw_in[9] , psw_in[9], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[9] , ctrl_unit|psw[9], xm23_cpu, 1
instance = comp, \reg_file~176 , reg_file~176, xm23_cpu, 1
instance = comp, \mdr~30 , mdr~30, xm23_cpu, 1
instance = comp, \mdr~31 , mdr~31, xm23_cpu, 1
instance = comp, \mdr[9] , mdr[9], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~15 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~16 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~16, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~12 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~13 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~14 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~17 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~17, xm23_cpu, 1
instance = comp, \mdr~11 , mdr~11, xm23_cpu, 1
instance = comp, \dev_mem[8][1] , dev_mem[8][1], xm23_cpu, 1
instance = comp, \dev_mem~46 , dev_mem~46, xm23_cpu, 1
instance = comp, \Mux134~5 , Mux134~5, xm23_cpu, 1
instance = comp, \arduino_data_i[1]~input , arduino_data_i[1]~input, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[1]~feeder , kb_scr|data_reg_kb[1]~feeder, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[1] , kb_scr|data_reg_kb[1], xm23_cpu, 1
instance = comp, \dev_mem[2][1] , dev_mem[2][1], xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[1] , kb_scr|CSR_kb_o[1], xm23_cpu, 1
instance = comp, \dev_mem~41 , dev_mem~41, xm23_cpu, 1
instance = comp, \dev_mem~42 , dev_mem~42, xm23_cpu, 1
instance = comp, \dev_mem[0][1] , dev_mem[0][1], xm23_cpu, 1
instance = comp, \TMR|CSR[1]~2 , TMR|CSR[1]~2, xm23_cpu, 1
instance = comp, \TMR|CSR[1] , TMR|CSR[1], xm23_cpu, 1
instance = comp, \dev_mem~9 , dev_mem~9, xm23_cpu, 1
instance = comp, \dev_mem~10 , dev_mem~10, xm23_cpu, 1
instance = comp, \dev_mem[1][1] , dev_mem[1][1], xm23_cpu, 1
instance = comp, \dev_mem~40 , dev_mem~40, xm23_cpu, 1
instance = comp, \Mux134~2 , Mux134~2, xm23_cpu, 1
instance = comp, \Mux134~3 , Mux134~3, xm23_cpu, 1
instance = comp, \dev_mem[7][1] , dev_mem[7][1], xm23_cpu, 1
instance = comp, \dev_mem~4 , dev_mem~4, xm23_cpu, 1
instance = comp, \dev_mem[6][1] , dev_mem[6][1], xm23_cpu, 1
instance = comp, \dev_mem~18 , dev_mem~18, xm23_cpu, 1
instance = comp, \dev_mem[5][1] , dev_mem[5][1], xm23_cpu, 1
instance = comp, \dev_mem~43 , dev_mem~43, xm23_cpu, 1
instance = comp, \dev_mem[4][1] , dev_mem[4][1], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[1] , kb_scr|CSR_scr_o[1], xm23_cpu, 1
instance = comp, \dev_mem~44 , dev_mem~44, xm23_cpu, 1
instance = comp, \dev_mem~45 , dev_mem~45, xm23_cpu, 1
instance = comp, \Mux134~0 , Mux134~0, xm23_cpu, 1
instance = comp, \Mux134~1 , Mux134~1, xm23_cpu, 1
instance = comp, \Mux134~4 , Mux134~4, xm23_cpu, 1
instance = comp, \reg_file[7][9]~2 , reg_file[7][9]~2, xm23_cpu, 1
instance = comp, \reg_file~436 , reg_file~436, xm23_cpu, 1
instance = comp, \reg_file[15][9] , reg_file[15][9], xm23_cpu, 1
instance = comp, \Mux38~7 , Mux38~7, xm23_cpu, 1
instance = comp, \Mux38~8 , Mux38~8, xm23_cpu, 1
instance = comp, \Mux38~0 , Mux38~0, xm23_cpu, 1
instance = comp, \Mux38~1 , Mux38~1, xm23_cpu, 1
instance = comp, \Mux38~2 , Mux38~2, xm23_cpu, 1
instance = comp, \Mux38~3 , Mux38~3, xm23_cpu, 1
instance = comp, \Mux38~4 , Mux38~4, xm23_cpu, 1
instance = comp, \Mux38~5 , Mux38~5, xm23_cpu, 1
instance = comp, \Mux38~6 , Mux38~6, xm23_cpu, 1
instance = comp, \Mux38~9 , Mux38~9, xm23_cpu, 1
instance = comp, \Mux38~10 , Mux38~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~26 , arithmetic_logic_unit|Mux13~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~27 , arithmetic_logic_unit|Mux13~27, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~28 , arithmetic_logic_unit|Mux13~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~73 , arithmetic_logic_unit|result~73, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~29 , arithmetic_logic_unit|Mux13~29, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~30 , arithmetic_logic_unit|Mux13~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~3 , arithmetic_logic_unit|Mux12~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~74 , arithmetic_logic_unit|result~74, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~24 , arithmetic_logic_unit|ShiftLeft0~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~0 , arithmetic_logic_unit|temp_result~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~31 , arithmetic_logic_unit|Mux13~31, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~4 , arithmetic_logic_unit|Mux12~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~7 , arithmetic_logic_unit|Mux1~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~1 , arithmetic_logic_unit|Mux12~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~2 , arithmetic_logic_unit|Mux12~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~5 , arithmetic_logic_unit|Mux12~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[8] , arithmetic_logic_unit|result[8], xm23_cpu, 1
instance = comp, \reg_file~179 , reg_file~179, xm23_cpu, 1
instance = comp, \sxt_ext|out[8]~39 , sxt_ext|out[8]~39, xm23_cpu, 1
instance = comp, \psw_in[8]~1 , psw_in[8]~1, xm23_cpu, 1
instance = comp, \psw_in[8] , psw_in[8], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|psw_entry_update~0 , ctrl_unit|iv_ent|psw_entry_update~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|rst_counter~0 , ctrl_unit|iv_ent|rst_counter~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Selector0~0 , ctrl_unit|iv_ent|Selector0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|rst_counter~1 , ctrl_unit|iv_ent|rst_counter~1, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~16 , ctrl_unit|psw~16, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~2 , ctrl_unit|iv_enter~2, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~4 , ctrl_unit|always1~4, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~27 , ctrl_unit|cex_state~27, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~29 , ctrl_unit|cex_state~29, xm23_cpu, 1
instance = comp, \ctrl_unit|LessThan2~1 , ctrl_unit|LessThan2~1, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~28 , ctrl_unit|cex_state~28, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~30 , ctrl_unit|cex_state~30, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~21 , ctrl_unit|cex_state~21, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~31 , ctrl_unit|cex_state~31, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~32 , ctrl_unit|cex_state~32, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[7] , ctrl_unit|cex_state[7], xm23_cpu, 1
instance = comp, \mdr~24 , mdr~24, xm23_cpu, 1
instance = comp, \mdr~25 , mdr~25, xm23_cpu, 1
instance = comp, \mdr~26 , mdr~26, xm23_cpu, 1
instance = comp, \mdr[7] , mdr[7], xm23_cpu, 1
instance = comp, \psw_in~84 , psw_in~84, xm23_cpu, 1
instance = comp, \psw_in~85 , psw_in~85, xm23_cpu, 1
instance = comp, \psw_in[7] , psw_in[7], xm23_cpu, 1
instance = comp, \psw_in~80 , psw_in~80, xm23_cpu, 1
instance = comp, \ID|PR[0]~feeder , ID|PR[0]~feeder, xm23_cpu, 1
instance = comp, \ID|PR[0] , ID|PR[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder1~4 , ctrl_unit|Decoder1~4, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~21 , ctrl_unit|psw~21, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~10 , ctrl_unit|psw~10, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[5] , ctrl_unit|psw[5], xm23_cpu, 1
instance = comp, \psw_in~81 , psw_in~81, xm23_cpu, 1
instance = comp, \psw_in[5] , psw_in[5], xm23_cpu, 1
instance = comp, \ctrl_unit|LessThan4~0 , ctrl_unit|LessThan4~0, xm23_cpu, 1
instance = comp, \ctrl_unit|LessThan4~1 , ctrl_unit|LessThan4~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder1~3 , ctrl_unit|Decoder1~3, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT~0 , ctrl_unit|DBL_FLT~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~13 , ctrl_unit|psw~13, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~10 , ctrl_unit|vect_num[2]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~14 , ctrl_unit|psw~14, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~15 , ctrl_unit|psw~15, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~17 , ctrl_unit|psw~17, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[8] , ctrl_unit|psw[8], xm23_cpu, 1
instance = comp, \mdr~27 , mdr~27, xm23_cpu, 1
instance = comp, \mdr~29 , mdr~29, xm23_cpu, 1
instance = comp, \mdr[8] , mdr[8], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a48 , ram|memory_rtl_0|auto_generated|ram_block1a48, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a56 , ram|memory_rtl_0|auto_generated|ram_block1a56, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~46 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a40 , ram|memory_rtl_0|auto_generated|ram_block1a40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a32 , ram|memory_rtl_0|auto_generated|ram_block1a32, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~45 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a24 , ram|memory_rtl_0|auto_generated|ram_block1a24, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a16 , ram|memory_rtl_0|auto_generated|ram_block1a16, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~43 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a0 , ram|memory_rtl_0|auto_generated|ram_block1a0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a8 , ram|memory_rtl_0|auto_generated|ram_block1a8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~42 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~44 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~44, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~47 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~47, xm23_cpu, 1
instance = comp, \reg_file~180 , reg_file~180, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~0 , ctrl_unit|Selector42~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector29~0 , ctrl_unit|Selector29~0, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0]~0 , ctrl_unit|bm_op[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0]~1 , ctrl_unit|bm_op[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[1] , ctrl_unit|bm_op[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector43~0 , ctrl_unit|Selector43~0, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0] , ctrl_unit|bm_op[0], xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[0]~0 , ctrl_unit|bm_rnum[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[0]~1 , ctrl_unit|bm_rnum[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[0]~2 , ctrl_unit|bm_rnum[0]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[2] , ctrl_unit|bm_rnum[2], xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[1] , ctrl_unit|bm_rnum[1], xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[0] , ctrl_unit|bm_rnum[0], xm23_cpu, 1
instance = comp, \Mux55~2 , Mux55~2, xm23_cpu, 1
instance = comp, \Mux55~3 , Mux55~3, xm23_cpu, 1
instance = comp, \Mux55~0 , Mux55~0, xm23_cpu, 1
instance = comp, \Mux55~1 , Mux55~1, xm23_cpu, 1
instance = comp, \Mux55~4 , Mux55~4, xm23_cpu, 1
instance = comp, \ID|Decoder3~2 , ID|Decoder3~2, xm23_cpu, 1
instance = comp, \ID|ImByte[0] , ID|ImByte[0], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux8~1 , byte_manipulator|Mux8~1, xm23_cpu, 1
instance = comp, \Mux63~2 , Mux63~2, xm23_cpu, 1
instance = comp, \Mux63~3 , Mux63~3, xm23_cpu, 1
instance = comp, \Mux63~0 , Mux63~0, xm23_cpu, 1
instance = comp, \Mux63~1 , Mux63~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux8~0 , byte_manipulator|Mux8~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Add9~0 , ctrl_unit|Add9~0, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[2] , ctrl_unit|bm_op[2], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux8~2 , byte_manipulator|Mux8~2, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux16~0 , byte_manipulator|Mux16~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux16~0clkctrl , byte_manipulator|Mux16~0clkctrl, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[8] , byte_manipulator|dst_out[8], xm23_cpu, 1
instance = comp, \reg_file~181 , reg_file~181, xm23_cpu, 1
instance = comp, \reg_file~324 , reg_file~324, xm23_cpu, 1
instance = comp, \reg_file[5][8] , reg_file[5][8], xm23_cpu, 1
instance = comp, \Mux39~0 , Mux39~0, xm23_cpu, 1
instance = comp, \Mux39~1 , Mux39~1, xm23_cpu, 1
instance = comp, \Mux39~7 , Mux39~7, xm23_cpu, 1
instance = comp, \Mux39~8 , Mux39~8, xm23_cpu, 1
instance = comp, \Mux39~4 , Mux39~4, xm23_cpu, 1
instance = comp, \Mux39~5 , Mux39~5, xm23_cpu, 1
instance = comp, \Mux39~2 , Mux39~2, xm23_cpu, 1
instance = comp, \Mux39~3 , Mux39~3, xm23_cpu, 1
instance = comp, \Mux39~6 , Mux39~6, xm23_cpu, 1
instance = comp, \Mux39~9 , Mux39~9, xm23_cpu, 1
instance = comp, \Mux39~10 , Mux39~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~3 , arithmetic_logic_unit|Mux13~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~4 , arithmetic_logic_unit|Mux13~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~1 , arithmetic_logic_unit|Mux13~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~2 , arithmetic_logic_unit|Mux13~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~5 , arithmetic_logic_unit|Mux13~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~14 , arithmetic_logic_unit|ShiftLeft0~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~94 , arithmetic_logic_unit|result~94, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~6 , arithmetic_logic_unit|Mux13~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~0 , arithmetic_logic_unit|Mux13~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~7 , arithmetic_logic_unit|Mux13~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~17 , arithmetic_logic_unit|Mux13~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[7] , arithmetic_logic_unit|result[7], xm23_cpu, 1
instance = comp, \mar~78 , mar~78, xm23_cpu, 1
instance = comp, \mar~79 , mar~79, xm23_cpu, 1
instance = comp, \mar[7] , mar[7], xm23_cpu, 1
instance = comp, \Add1~6 , Add1~6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a55 , ram|memory_rtl_0|auto_generated|ram_block1a55, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a63 , ram|memory_rtl_0|auto_generated|ram_block1a63, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~10 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a23 , ram|memory_rtl_0|auto_generated|ram_block1a23, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a31 , ram|memory_rtl_0|auto_generated|ram_block1a31, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~7 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~7, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a7 , ram|memory_rtl_0|auto_generated|ram_block1a7, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a15 , ram|memory_rtl_0|auto_generated|ram_block1a15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~6 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~8 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a47 , ram|memory_rtl_0|auto_generated|ram_block1a47, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a39 , ram|memory_rtl_0|auto_generated|ram_block1a39, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~9 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~11 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~11, xm23_cpu, 1
instance = comp, \psw_in[15]~6 , psw_in[15]~6, xm23_cpu, 1
instance = comp, \psw_in[15] , psw_in[15], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|psw_entry_update~1 , ctrl_unit|iv_ent|psw_entry_update~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|rec_pre_pri~0 , ctrl_unit|iv_ent|rec_pre_pri~0, xm23_cpu, 1
instance = comp, \ctrl_unit|prev_priority[2] , ctrl_unit|prev_priority[2], xm23_cpu, 1
instance = comp, \ctrl_unit|prev_priority~2 , ctrl_unit|prev_priority~2, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~20 , ctrl_unit|psw~20, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[15] , ctrl_unit|psw[15], xm23_cpu, 1
instance = comp, \reg_file~121 , reg_file~121, xm23_cpu, 1
instance = comp, \mdr~42 , mdr~42, xm23_cpu, 1
instance = comp, \mdr~43 , mdr~43, xm23_cpu, 1
instance = comp, \mdr[15] , mdr[15], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47, xm23_cpu, 1
instance = comp, \reg_file~164 , reg_file~164, xm23_cpu, 1
instance = comp, \ID|ImByte[7]~feeder , ID|ImByte[7]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[7] , ID|ImByte[7], xm23_cpu, 1
instance = comp, \Mux56~2 , Mux56~2, xm23_cpu, 1
instance = comp, \Mux56~3 , Mux56~3, xm23_cpu, 1
instance = comp, \Mux56~0 , Mux56~0, xm23_cpu, 1
instance = comp, \Mux56~1 , Mux56~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux15~0 , byte_manipulator|Mux15~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux7~0 , byte_manipulator|Mux7~0, xm23_cpu, 1
instance = comp, \Mux48~0 , Mux48~0, xm23_cpu, 1
instance = comp, \Mux48~1 , Mux48~1, xm23_cpu, 1
instance = comp, \Mux48~2 , Mux48~2, xm23_cpu, 1
instance = comp, \Mux48~3 , Mux48~3, xm23_cpu, 1
instance = comp, \Mux48~4 , Mux48~4, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux7~1 , byte_manipulator|Mux7~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[7] , byte_manipulator|dst_out[7], xm23_cpu, 1
instance = comp, \reg_file~165 , reg_file~165, xm23_cpu, 1
instance = comp, \reg_file~302 , reg_file~302, xm23_cpu, 1
instance = comp, \reg_file[3][7] , reg_file[3][7], xm23_cpu, 1
instance = comp, \sxt_in[7]~26 , sxt_in[7]~26, xm23_cpu, 1
instance = comp, \sxt_in[7]~27 , sxt_in[7]~27, xm23_cpu, 1
instance = comp, \sxt_in[7]~24 , sxt_in[7]~24, xm23_cpu, 1
instance = comp, \sxt_in[7]~25 , sxt_in[7]~25, xm23_cpu, 1
instance = comp, \sxt_in[7]~28 , sxt_in[7]~28, xm23_cpu, 1
instance = comp, \sxt_in[7]~29 , sxt_in[7]~29, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~2 , sxt_ext|Mux0~2, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~3 , sxt_ext|Mux0~3, xm23_cpu, 1
instance = comp, \sxt_in[3]~65 , sxt_in[3]~65, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~4 , sxt_ext|Mux0~4, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~5 , sxt_ext|Mux0~5, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~6 , sxt_ext|Mux0~6, xm23_cpu, 1
instance = comp, \sxt_ext|out[2]~5 , sxt_ext|out[2]~5, xm23_cpu, 1
instance = comp, \sxt_ext|out[2]~6 , sxt_ext|out[2]~6, xm23_cpu, 1
instance = comp, \s_bus[2]~155 , s_bus[2]~155, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan0~0 , arithmetic_logic_unit|LessThan0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~84 , arithmetic_logic_unit|result~84, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~9 , arithmetic_logic_unit|Mux17~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~10 , arithmetic_logic_unit|Mux17~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~2 , arithmetic_logic_unit|Mux17~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~85 , arithmetic_logic_unit|result~85, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~11 , arithmetic_logic_unit|Mux17~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~86 , arithmetic_logic_unit|result~86, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~12 , arithmetic_logic_unit|Mux17~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~11 , arithmetic_logic_unit|ShiftLeft0~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~83 , arithmetic_logic_unit|result~83, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~46 , arithmetic_logic_unit|result~46, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~7 , arithmetic_logic_unit|Mux17~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~8 , arithmetic_logic_unit|Mux17~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~13 , arithmetic_logic_unit|Mux17~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~0 , arithmetic_logic_unit|Mux17~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~14 , arithmetic_logic_unit|Mux17~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~15 , arithmetic_logic_unit|Mux17~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~16 , arithmetic_logic_unit|Mux17~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~5 , arithmetic_logic_unit|Mux17~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~6 , arithmetic_logic_unit|Mux17~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~17 , arithmetic_logic_unit|Mux17~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[3] , arithmetic_logic_unit|result[3], xm23_cpu, 1
instance = comp, \mdr~15 , mdr~15, xm23_cpu, 1
instance = comp, \psw_in[11]~4 , psw_in[11]~4, xm23_cpu, 1
instance = comp, \psw_in[11] , psw_in[11], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[11] , ctrl_unit|psw[11], xm23_cpu, 1
instance = comp, \reg_file~105 , reg_file~105, xm23_cpu, 1
instance = comp, \mdr~34 , mdr~34, xm23_cpu, 1
instance = comp, \mdr~35 , mdr~35, xm23_cpu, 1
instance = comp, \mdr[11] , mdr[11], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a43 , ram|memory_rtl_0|auto_generated|ram_block1a43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a35 , ram|memory_rtl_0|auto_generated|ram_block1a35, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~27 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~27, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a11 , ram|memory_rtl_0|auto_generated|ram_block1a11, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a3 , ram|memory_rtl_0|auto_generated|ram_block1a3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~24 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~24, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a19 , ram|memory_rtl_0|auto_generated|ram_block1a19, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a27 , ram|memory_rtl_0|auto_generated|ram_block1a27, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~25 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~25, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~26 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~26, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a59 , ram|memory_rtl_0|auto_generated|ram_block1a59, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a51 , ram|memory_rtl_0|auto_generated|ram_block1a51, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~28 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~29 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~29, xm23_cpu, 1
instance = comp, \reg_file~89 , reg_file~89, xm23_cpu, 1
instance = comp, \sxt_ext|out[3]~2 , sxt_ext|out[3]~2, xm23_cpu, 1
instance = comp, \sxt_ext|out[3]~3 , sxt_ext|out[3]~3, xm23_cpu, 1
instance = comp, \ID|ImByte[3]~feeder , ID|ImByte[3]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[3] , ID|ImByte[3], xm23_cpu, 1
instance = comp, \Mux60~0 , Mux60~0, xm23_cpu, 1
instance = comp, \Mux60~1 , Mux60~1, xm23_cpu, 1
instance = comp, \Mux60~2 , Mux60~2, xm23_cpu, 1
instance = comp, \Mux60~3 , Mux60~3, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux11~0 , byte_manipulator|Mux11~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux3~0 , byte_manipulator|Mux3~0, xm23_cpu, 1
instance = comp, \Mux52~0 , Mux52~0, xm23_cpu, 1
instance = comp, \Mux52~1 , Mux52~1, xm23_cpu, 1
instance = comp, \Mux52~2 , Mux52~2, xm23_cpu, 1
instance = comp, \Mux52~3 , Mux52~3, xm23_cpu, 1
instance = comp, \Mux52~4 , Mux52~4, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux3~1 , byte_manipulator|Mux3~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[3] , byte_manipulator|dst_out[3], xm23_cpu, 1
instance = comp, \reg_file~90 , reg_file~90, xm23_cpu, 1
instance = comp, \reg_file~236 , reg_file~236, xm23_cpu, 1
instance = comp, \reg_file[2][3] , reg_file[2][3], xm23_cpu, 1
instance = comp, \sxt_in[3]~62 , sxt_in[3]~62, xm23_cpu, 1
instance = comp, \sxt_in[3]~63 , sxt_in[3]~63, xm23_cpu, 1
instance = comp, \sxt_in[3]~60 , sxt_in[3]~60, xm23_cpu, 1
instance = comp, \sxt_in[3]~61 , sxt_in[3]~61, xm23_cpu, 1
instance = comp, \sxt_in[3]~64 , sxt_in[3]~64, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[3]~7 , sxt_ext|intermediate[3]~7, xm23_cpu, 1
instance = comp, \s_bus[3]~168 , s_bus[3]~168, xm23_cpu, 1
instance = comp, \s_bus[3]~169 , s_bus[3]~169, xm23_cpu, 1
instance = comp, \s_bus[3]~172 , s_bus[3]~172, xm23_cpu, 1
instance = comp, \s_bus[3]~173 , s_bus[3]~173, xm23_cpu, 1
instance = comp, \s_bus[3]~170 , s_bus[3]~170, xm23_cpu, 1
instance = comp, \s_bus[3]~171 , s_bus[3]~171, xm23_cpu, 1
instance = comp, \s_bus[3]~174 , s_bus[3]~174, xm23_cpu, 1
instance = comp, \s_bus[3]~175 , s_bus[3]~175, xm23_cpu, 1
instance = comp, \s_bus[3]~176 , s_bus[3]~176, xm23_cpu, 1
instance = comp, \s_bus[3]~177 , s_bus[3]~177, xm23_cpu, 1
instance = comp, \s_bus[3]~178 , s_bus[3]~178, xm23_cpu, 1
instance = comp, \s_bus[3]~179 , s_bus[3]~179, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~4 , arithmetic_logic_unit|LessThan4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~16 , arithmetic_logic_unit|ShiftLeft0~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~12 , arithmetic_logic_unit|Mux4~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~1 , arithmetic_logic_unit|Mux4~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~3 , arithmetic_logic_unit|Mux4~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~0 , arithmetic_logic_unit|Mux4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~4 , arithmetic_logic_unit|Mux4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~2 , arithmetic_logic_unit|Mux4~2, xm23_cpu, 1
instance = comp, \sxt_ext|out[12]~24 , sxt_ext|out[12]~24, xm23_cpu, 1
instance = comp, \sxt_ext|out[12]~25 , sxt_ext|out[12]~25, xm23_cpu, 1
instance = comp, \s_bus[12]~12 , s_bus[12]~12, xm23_cpu, 1
instance = comp, \s_bus[12]~13 , s_bus[12]~13, xm23_cpu, 1
instance = comp, \s_bus[12]~19 , s_bus[12]~19, xm23_cpu, 1
instance = comp, \s_bus[12]~20 , s_bus[12]~20, xm23_cpu, 1
instance = comp, \s_bus[12]~16 , s_bus[12]~16, xm23_cpu, 1
instance = comp, \s_bus[12]~17 , s_bus[12]~17, xm23_cpu, 1
instance = comp, \s_bus[12]~14 , s_bus[12]~14, xm23_cpu, 1
instance = comp, \s_bus[12]~15 , s_bus[12]~15, xm23_cpu, 1
instance = comp, \s_bus[12]~18 , s_bus[12]~18, xm23_cpu, 1
instance = comp, \s_bus[12]~21 , s_bus[12]~21, xm23_cpu, 1
instance = comp, \s_bus[12]~22 , s_bus[12]~22, xm23_cpu, 1
instance = comp, \s_bus[12]~23 , s_bus[12]~23, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~24 , arithmetic_logic_unit|Add5~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~26 , arithmetic_logic_unit|Add7~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~5 , arithmetic_logic_unit|Mux4~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~6 , arithmetic_logic_unit|Mux4~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~24 , arithmetic_logic_unit|Add1~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~7 , arithmetic_logic_unit|Mux4~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~63 , arithmetic_logic_unit|result~63, xm23_cpu, 1
instance = comp, \dev_mem[8][5] , dev_mem[8][5], xm23_cpu, 1
instance = comp, \dev_mem~83 , dev_mem~83, xm23_cpu, 1
instance = comp, \Mux130~5 , Mux130~5, xm23_cpu, 1
instance = comp, \dev_mem[7][5] , dev_mem[7][5], xm23_cpu, 1
instance = comp, \dev_mem~77 , dev_mem~77, xm23_cpu, 1
instance = comp, \dev_mem[4][5] , dev_mem[4][5], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[5] , kb_scr|CSR_scr_o[5], xm23_cpu, 1
instance = comp, \dev_mem~75 , dev_mem~75, xm23_cpu, 1
instance = comp, \dev_mem~76 , dev_mem~76, xm23_cpu, 1
instance = comp, \dev_mem[5][5] , dev_mem[5][5], xm23_cpu, 1
instance = comp, \dev_mem~74 , dev_mem~74, xm23_cpu, 1
instance = comp, \Mux130~0 , Mux130~0, xm23_cpu, 1
instance = comp, \Mux130~1 , Mux130~1, xm23_cpu, 1
instance = comp, \arduino_data_i[5]~input , arduino_data_i[5]~input, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[5]~feeder , kb_scr|data_reg_kb[5]~feeder, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[5] , kb_scr|data_reg_kb[5], xm23_cpu, 1
instance = comp, \dev_mem[2][5] , dev_mem[2][5], xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[5] , kb_scr|CSR_kb_o[5], xm23_cpu, 1
instance = comp, \dev_mem~78 , dev_mem~78, xm23_cpu, 1
instance = comp, \dev_mem~79 , dev_mem~79, xm23_cpu, 1
instance = comp, \dev_mem[1][5] , dev_mem[1][5], xm23_cpu, 1
instance = comp, \dev_mem~80 , dev_mem~80, xm23_cpu, 1
instance = comp, \dev_mem[0][5] , dev_mem[0][5], xm23_cpu, 1
instance = comp, \TMR|CSR[5] , TMR|CSR[5], xm23_cpu, 1
instance = comp, \dev_mem~81 , dev_mem~81, xm23_cpu, 1
instance = comp, \dev_mem~82 , dev_mem~82, xm23_cpu, 1
instance = comp, \Mux130~2 , Mux130~2, xm23_cpu, 1
instance = comp, \Mux130~3 , Mux130~3, xm23_cpu, 1
instance = comp, \Mux130~4 , Mux130~4, xm23_cpu, 1
instance = comp, \reg_file[7][13]~5 , reg_file[7][13]~5, xm23_cpu, 1
instance = comp, \reg_file~494 , reg_file~494, xm23_cpu, 1
instance = comp, \reg_file[16][13] , reg_file[16][13], xm23_cpu, 1
instance = comp, \reg_file~464 , reg_file~464, xm23_cpu, 1
instance = comp, \reg_file[14][13] , reg_file[14][13], xm23_cpu, 1
instance = comp, \reg_file~468 , reg_file~468, xm23_cpu, 1
instance = comp, \reg_file[15][13] , reg_file[15][13], xm23_cpu, 1
instance = comp, \reg_file~462 , reg_file~462, xm23_cpu, 1
instance = comp, \reg_file[12][13] , reg_file[12][13], xm23_cpu, 1
instance = comp, \reg_file~465 , reg_file~465, xm23_cpu, 1
instance = comp, \reg_file[13][13] , reg_file[13][13], xm23_cpu, 1
instance = comp, \Mux34~7 , Mux34~7, xm23_cpu, 1
instance = comp, \Mux34~8 , Mux34~8, xm23_cpu, 1
instance = comp, \reg_file~467 , reg_file~467, xm23_cpu, 1
instance = comp, \reg_file[9][13] , reg_file[9][13], xm23_cpu, 1
instance = comp, \reg_file~466 , reg_file~466, xm23_cpu, 1
instance = comp, \reg_file[11][13] , reg_file[11][13], xm23_cpu, 1
instance = comp, \reg_file~463 , reg_file~463, xm23_cpu, 1
instance = comp, \reg_file[8][13] , reg_file[8][13], xm23_cpu, 1
instance = comp, \reg_file~461 , reg_file~461, xm23_cpu, 1
instance = comp, \reg_file[10][13] , reg_file[10][13], xm23_cpu, 1
instance = comp, \Mux34~2 , Mux34~2, xm23_cpu, 1
instance = comp, \Mux34~3 , Mux34~3, xm23_cpu, 1
instance = comp, \reg_file~272 , reg_file~272, xm23_cpu, 1
instance = comp, \reg_file[1][13] , reg_file[1][13], xm23_cpu, 1
instance = comp, \reg_file~273 , reg_file~273, xm23_cpu, 1
instance = comp, \reg_file[0][13] , reg_file[0][13], xm23_cpu, 1
instance = comp, \reg_file~271 , reg_file~271, xm23_cpu, 1
instance = comp, \reg_file[2][13] , reg_file[2][13], xm23_cpu, 1
instance = comp, \Mux34~4 , Mux34~4, xm23_cpu, 1
instance = comp, \Mux34~5 , Mux34~5, xm23_cpu, 1
instance = comp, \Mux34~6 , Mux34~6, xm23_cpu, 1
instance = comp, \reg_file[7][13] , reg_file[7][13], xm23_cpu, 1
instance = comp, \reg_file~278 , reg_file~278, xm23_cpu, 1
instance = comp, \reg_file[4][13] , reg_file[4][13], xm23_cpu, 1
instance = comp, \reg_file~275 , reg_file~275, xm23_cpu, 1
instance = comp, \reg_file[5][13] , reg_file[5][13], xm23_cpu, 1
instance = comp, \Mux34~0 , Mux34~0, xm23_cpu, 1
instance = comp, \Mux34~1 , Mux34~1, xm23_cpu, 1
instance = comp, \Mux34~9 , Mux34~9, xm23_cpu, 1
instance = comp, \Mux34~10 , Mux34~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~62 , arithmetic_logic_unit|result~62, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~61 , arithmetic_logic_unit|result~61, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~8 , arithmetic_logic_unit|Mux4~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~9 , arithmetic_logic_unit|Mux4~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~24 , arithmetic_logic_unit|Add2~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~10 , arithmetic_logic_unit|Mux4~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~11 , arithmetic_logic_unit|Mux4~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~13 , arithmetic_logic_unit|Mux4~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[12] , arithmetic_logic_unit|result[12], xm23_cpu, 1
instance = comp, \mar~72 , mar~72, xm23_cpu, 1
instance = comp, \mar~73 , mar~73, xm23_cpu, 1
instance = comp, \mar[12] , mar[12], xm23_cpu, 1
instance = comp, \Add1~1 , Add1~1, xm23_cpu, 1
instance = comp, \Add1~46 , Add1~46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_a[2] , ram|memory_rtl_0|auto_generated|address_reg_a[2], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~1 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~0 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~2 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~4 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~3 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~5 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~5, xm23_cpu, 1
instance = comp, \reg_file~106 , reg_file~106, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux11~1 , byte_manipulator|Mux11~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux11~2 , byte_manipulator|Mux11~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[11] , byte_manipulator|dst_out[11], xm23_cpu, 1
instance = comp, \reg_file~107 , reg_file~107, xm23_cpu, 1
instance = comp, \reg_file~445 , reg_file~445, xm23_cpu, 1
instance = comp, \reg_file[9][11] , reg_file[9][11], xm23_cpu, 1
instance = comp, \s_bus[11]~84 , s_bus[11]~84, xm23_cpu, 1
instance = comp, \s_bus[11]~85 , s_bus[11]~85, xm23_cpu, 1
instance = comp, \s_bus[11]~91 , s_bus[11]~91, xm23_cpu, 1
instance = comp, \s_bus[11]~92 , s_bus[11]~92, xm23_cpu, 1
instance = comp, \s_bus[11]~86 , s_bus[11]~86, xm23_cpu, 1
instance = comp, \s_bus[11]~87 , s_bus[11]~87, xm23_cpu, 1
instance = comp, \s_bus[11]~88 , s_bus[11]~88, xm23_cpu, 1
instance = comp, \s_bus[11]~89 , s_bus[11]~89, xm23_cpu, 1
instance = comp, \s_bus[11]~90 , s_bus[11]~90, xm23_cpu, 1
instance = comp, \s_bus[11]~93 , s_bus[11]~93, xm23_cpu, 1
instance = comp, \s_bus[11]~94 , s_bus[11]~94, xm23_cpu, 1
instance = comp, \s_bus[11]~95 , s_bus[11]~95, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~2 , arithmetic_logic_unit|LessThan4~2, xm23_cpu, 1
instance = comp, \s_bus[13]~72 , s_bus[13]~72, xm23_cpu, 1
instance = comp, \s_bus[13]~73 , s_bus[13]~73, xm23_cpu, 1
instance = comp, \s_bus[13]~79 , s_bus[13]~79, xm23_cpu, 1
instance = comp, \s_bus[13]~80 , s_bus[13]~80, xm23_cpu, 1
instance = comp, \s_bus[13]~76 , s_bus[13]~76, xm23_cpu, 1
instance = comp, \s_bus[13]~77 , s_bus[13]~77, xm23_cpu, 1
instance = comp, \s_bus[13]~74 , s_bus[13]~74, xm23_cpu, 1
instance = comp, \s_bus[13]~75 , s_bus[13]~75, xm23_cpu, 1
instance = comp, \s_bus[13]~78 , s_bus[13]~78, xm23_cpu, 1
instance = comp, \s_bus[13]~81 , s_bus[13]~81, xm23_cpu, 1
instance = comp, \s_bus[13]~82 , s_bus[13]~82, xm23_cpu, 1
instance = comp, \s_bus[13]~83 , s_bus[13]~83, xm23_cpu, 1
instance = comp, \reg_file~472 , reg_file~472, xm23_cpu, 1
instance = comp, \reg_file[14][14] , reg_file[14][14], xm23_cpu, 1
instance = comp, \reg_file~474 , reg_file~474, xm23_cpu, 1
instance = comp, \reg_file[10][14] , reg_file[10][14], xm23_cpu, 1
instance = comp, \s_bus[14]~60 , s_bus[14]~60, xm23_cpu, 1
instance = comp, \s_bus[14]~61 , s_bus[14]~61, xm23_cpu, 1
instance = comp, \reg_file~470 , reg_file~470, xm23_cpu, 1
instance = comp, \reg_file[11][14] , reg_file[11][14], xm23_cpu, 1
instance = comp, \reg_file~476 , reg_file~476, xm23_cpu, 1
instance = comp, \reg_file[15][14] , reg_file[15][14], xm23_cpu, 1
instance = comp, \s_bus[14]~67 , s_bus[14]~67, xm23_cpu, 1
instance = comp, \s_bus[14]~68 , s_bus[14]~68, xm23_cpu, 1
instance = comp, \reg_file~471 , reg_file~471, xm23_cpu, 1
instance = comp, \reg_file[12][14] , reg_file[12][14], xm23_cpu, 1
instance = comp, \reg_file~473 , reg_file~473, xm23_cpu, 1
instance = comp, \reg_file[8][14] , reg_file[8][14], xm23_cpu, 1
instance = comp, \s_bus[14]~64 , s_bus[14]~64, xm23_cpu, 1
instance = comp, \s_bus[14]~65 , s_bus[14]~65, xm23_cpu, 1
instance = comp, \reg_file~469 , reg_file~469, xm23_cpu, 1
instance = comp, \reg_file[9][14] , reg_file[9][14], xm23_cpu, 1
instance = comp, \reg_file~475 , reg_file~475, xm23_cpu, 1
instance = comp, \reg_file[13][14] , reg_file[13][14], xm23_cpu, 1
instance = comp, \s_bus[14]~62 , s_bus[14]~62, xm23_cpu, 1
instance = comp, \s_bus[14]~63 , s_bus[14]~63, xm23_cpu, 1
instance = comp, \s_bus[14]~66 , s_bus[14]~66, xm23_cpu, 1
instance = comp, \s_bus[14]~69 , s_bus[14]~69, xm23_cpu, 1
instance = comp, \s_bus[14]~70 , s_bus[14]~70, xm23_cpu, 1
instance = comp, \sxt_in[13]~66 , sxt_in[13]~66, xm23_cpu, 1
instance = comp, \sxt_in[13]~67 , sxt_in[13]~67, xm23_cpu, 1
instance = comp, \sxt_in[13]~68 , sxt_in[13]~68, xm23_cpu, 1
instance = comp, \sxt_in[13]~69 , sxt_in[13]~69, xm23_cpu, 1
instance = comp, \sxt_ext|out[14]~15 , sxt_ext|out[14]~15, xm23_cpu, 1
instance = comp, \sxt_ext|out[14]~16 , sxt_ext|out[14]~16, xm23_cpu, 1
instance = comp, \sxt_ext|out[14]~17 , sxt_ext|out[14]~17, xm23_cpu, 1
instance = comp, \s_bus[14]~71 , s_bus[14]~71, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~1 , arithmetic_logic_unit|LessThan4~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~0 , arithmetic_logic_unit|LessThan4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~3 , arithmetic_logic_unit|LessThan4~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~10 , arithmetic_logic_unit|ShiftLeft0~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~41 , arithmetic_logic_unit|result~41, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~0 , arithmetic_logic_unit|Mux20~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~40 , arithmetic_logic_unit|result~40, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~1 , arithmetic_logic_unit|Mux20~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~3 , arithmetic_logic_unit|Mux20~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~6 , arithmetic_logic_unit|Mux20~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~8 , arithmetic_logic_unit|Mux20~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~7 , arithmetic_logic_unit|Mux20~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~9 , arithmetic_logic_unit|Mux20~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~10 , arithmetic_logic_unit|Mux20~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~11 , arithmetic_logic_unit|Mux20~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~4 , arithmetic_logic_unit|Mux20~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~42 , arithmetic_logic_unit|result~42, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~5 , arithmetic_logic_unit|Mux20~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~12 , arithmetic_logic_unit|Mux20~12, xm23_cpu, 1
instance = comp, \Mux46~2 , Mux46~2, xm23_cpu, 1
instance = comp, \Mux46~3 , Mux46~3, xm23_cpu, 1
instance = comp, \Mux46~4 , Mux46~4, xm23_cpu, 1
instance = comp, \Mux46~5 , Mux46~5, xm23_cpu, 1
instance = comp, \Mux46~6 , Mux46~6, xm23_cpu, 1
instance = comp, \Mux46~0 , Mux46~0, xm23_cpu, 1
instance = comp, \Mux46~1 , Mux46~1, xm23_cpu, 1
instance = comp, \Mux46~7 , Mux46~7, xm23_cpu, 1
instance = comp, \Mux46~8 , Mux46~8, xm23_cpu, 1
instance = comp, \Mux46~9 , Mux46~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~13 , arithmetic_logic_unit|Mux20~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~14 , arithmetic_logic_unit|Mux20~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~15 , arithmetic_logic_unit|Mux20~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[0] , arithmetic_logic_unit|result[0], xm23_cpu, 1
instance = comp, \mdr~3 , mdr~3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5, xm23_cpu, 1
instance = comp, \reg_file~130 , reg_file~130, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux6~0 , byte_manipulator|Mux6~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux6~1 , byte_manipulator|Mux6~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[0] , byte_manipulator|dst_out[0], xm23_cpu, 1
instance = comp, \reg_file~131 , reg_file~131, xm23_cpu, 1
instance = comp, \reg_file~208 , reg_file~208, xm23_cpu, 1
instance = comp, \reg_file[3][0] , reg_file[3][0], xm23_cpu, 1
instance = comp, \s_bus[0]~187 , s_bus[0]~187, xm23_cpu, 1
instance = comp, \s_bus[0]~188 , s_bus[0]~188, xm23_cpu, 1
instance = comp, \s_bus[0]~180 , s_bus[0]~180, xm23_cpu, 1
instance = comp, \s_bus[0]~181 , s_bus[0]~181, xm23_cpu, 1
instance = comp, \s_bus[0]~182 , s_bus[0]~182, xm23_cpu, 1
instance = comp, \s_bus[0]~183 , s_bus[0]~183, xm23_cpu, 1
instance = comp, \s_bus[0]~184 , s_bus[0]~184, xm23_cpu, 1
instance = comp, \s_bus[0]~185 , s_bus[0]~185, xm23_cpu, 1
instance = comp, \s_bus[0]~186 , s_bus[0]~186, xm23_cpu, 1
instance = comp, \s_bus[0]~189 , s_bus[0]~189, xm23_cpu, 1
instance = comp, \s_bus[0]~190 , s_bus[0]~190, xm23_cpu, 1
instance = comp, \s_bus[0]~191 , s_bus[0]~191, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~7 , arithmetic_logic_unit|Mux3~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~26 , arithmetic_logic_unit|Add1~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~26 , arithmetic_logic_unit|Add2~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~2 , arithmetic_logic_unit|Mux3~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~52 , arithmetic_logic_unit|result~52, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~53 , arithmetic_logic_unit|result~53, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~3 , arithmetic_logic_unit|Mux3~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~54 , arithmetic_logic_unit|result~54, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~4 , arithmetic_logic_unit|Mux3~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~28 , arithmetic_logic_unit|Add7~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~26 , arithmetic_logic_unit|Add5~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~0 , arithmetic_logic_unit|Mux3~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~1 , arithmetic_logic_unit|Mux3~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~5 , arithmetic_logic_unit|Mux3~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~6 , arithmetic_logic_unit|Mux3~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~8 , arithmetic_logic_unit|Mux3~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[13] , arithmetic_logic_unit|result[13], xm23_cpu, 1
instance = comp, \reg_file~132 , reg_file~132, xm23_cpu, 1
instance = comp, \psw_in~87 , psw_in~87, xm23_cpu, 1
instance = comp, \psw_in~88 , psw_in~88, xm23_cpu, 1
instance = comp, \psw_in[13] , psw_in[13], xm23_cpu, 1
instance = comp, \ctrl_unit|prev_priority[0] , ctrl_unit|prev_priority[0], xm23_cpu, 1
instance = comp, \ctrl_unit|prev_priority~0 , ctrl_unit|prev_priority~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~18 , ctrl_unit|psw~18, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[13] , ctrl_unit|psw[13], xm23_cpu, 1
instance = comp, \mdr~38 , mdr~38, xm23_cpu, 1
instance = comp, \mdr~39 , mdr~39, xm23_cpu, 1
instance = comp, \mdr[13] , mdr[13], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a21 , ram|memory_rtl_0|auto_generated|ram_block1a21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a29 , ram|memory_rtl_0|auto_generated|ram_block1a29, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~25 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~25, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a5 , ram|memory_rtl_0|auto_generated|ram_block1a5, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a13 , ram|memory_rtl_0|auto_generated|ram_block1a13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~24 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~24, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~26 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~26, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a53 , ram|memory_rtl_0|auto_generated|ram_block1a53, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a61 , ram|memory_rtl_0|auto_generated|ram_block1a61, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~28 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a37 , ram|memory_rtl_0|auto_generated|ram_block1a37, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a45 , ram|memory_rtl_0|auto_generated|ram_block1a45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~27 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~27, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~29 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~29, xm23_cpu, 1
instance = comp, \reg_file~133 , reg_file~133, xm23_cpu, 1
instance = comp, \Mux50~2 , Mux50~2, xm23_cpu, 1
instance = comp, \Mux50~3 , Mux50~3, xm23_cpu, 1
instance = comp, \Mux50~0 , Mux50~0, xm23_cpu, 1
instance = comp, \Mux50~1 , Mux50~1, xm23_cpu, 1
instance = comp, \Mux50~4 , Mux50~4, xm23_cpu, 1
instance = comp, \ID|ImByte[5] , ID|ImByte[5], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux13~1 , byte_manipulator|Mux13~1, xm23_cpu, 1
instance = comp, \Mux58~2 , Mux58~2, xm23_cpu, 1
instance = comp, \Mux58~3 , Mux58~3, xm23_cpu, 1
instance = comp, \Mux58~0 , Mux58~0, xm23_cpu, 1
instance = comp, \Mux58~1 , Mux58~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux13~0 , byte_manipulator|Mux13~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux13~2 , byte_manipulator|Mux13~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[13] , byte_manipulator|dst_out[13], xm23_cpu, 1
instance = comp, \reg_file~134 , reg_file~134, xm23_cpu, 1
instance = comp, \reg_file~274 , reg_file~274, xm23_cpu, 1
instance = comp, \reg_file[3][13] , reg_file[3][13], xm23_cpu, 1
instance = comp, \mar~50 , mar~50, xm23_cpu, 1
instance = comp, \mar~51 , mar~51, xm23_cpu, 1
instance = comp, \mar~52 , mar~52, xm23_cpu, 1
instance = comp, \mar~53 , mar~53, xm23_cpu, 1
instance = comp, \mar~54 , mar~54, xm23_cpu, 1
instance = comp, \mar~55 , mar~55, xm23_cpu, 1
instance = comp, \mar[13] , mar[13], xm23_cpu, 1
instance = comp, \Add1~0 , Add1~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder , ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[0] , ram|memory_rtl_0|auto_generated|address_reg_b[0], xm23_cpu, 1
instance = comp, \mdr[6]~feeder , mdr[6]~feeder, xm23_cpu, 1
instance = comp, \mdr[6] , mdr[6], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a22 , ram|memory_rtl_0|auto_generated|ram_block1a22, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a30 , ram|memory_rtl_0|auto_generated|ram_block1a30, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~13 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a6 , ram|memory_rtl_0|auto_generated|ram_block1a6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a14 , ram|memory_rtl_0|auto_generated|ram_block1a14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~12 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~14 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a46 , ram|memory_rtl_0|auto_generated|ram_block1a46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a38 , ram|memory_rtl_0|auto_generated|ram_block1a38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~15 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a62 , ram|memory_rtl_0|auto_generated|ram_block1a62, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a54 , ram|memory_rtl_0|auto_generated|ram_block1a54, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~16 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~16, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~17 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~17, xm23_cpu, 1
instance = comp, \psw_in~89 , psw_in~89, xm23_cpu, 1
instance = comp, \psw_in~90 , psw_in~90, xm23_cpu, 1
instance = comp, \psw_in[14] , psw_in[14], xm23_cpu, 1
instance = comp, \ctrl_unit|prev_priority[1] , ctrl_unit|prev_priority[1], xm23_cpu, 1
instance = comp, \ctrl_unit|prev_priority~1 , ctrl_unit|prev_priority~1, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~19 , ctrl_unit|psw~19, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[14] , ctrl_unit|psw[14], xm23_cpu, 1
instance = comp, \mdr~40 , mdr~40, xm23_cpu, 1
instance = comp, \mdr~41 , mdr~41, xm23_cpu, 1
instance = comp, \mdr[14] , mdr[14], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41, xm23_cpu, 1
instance = comp, \Equal15~0 , Equal15~0, xm23_cpu, 1
instance = comp, \instr_reg[10]~16 , instr_reg[10]~16, xm23_cpu, 1
instance = comp, \instr_reg[10]~17 , instr_reg[10]~17, xm23_cpu, 1
instance = comp, \instr_reg[6] , instr_reg[6], xm23_cpu, 1
instance = comp, \ID|DST[2]~3 , ID|DST[2]~3, xm23_cpu, 1
instance = comp, \ID|Mux44~0 , ID|Mux44~0, xm23_cpu, 1
instance = comp, \ID|WB~0 , ID|WB~0, xm23_cpu, 1
instance = comp, \ID|WB , ID|WB, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~1 , ctrl_unit|Selector22~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~2 , ctrl_unit|Selector22~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~0 , ctrl_unit|Selector22~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~3 , ctrl_unit|Selector22~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~4 , ctrl_unit|Selector22~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector132~0 , ctrl_unit|Selector132~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[0] , ctrl_unit|alu_op[0], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~15 , arithmetic_logic_unit|ShiftLeft0~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~0 , arithmetic_logic_unit|Mux14~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~26 , arithmetic_logic_unit|ShiftLeft0~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~1 , arithmetic_logic_unit|Mux14~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~87 , arithmetic_logic_unit|result~87, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~4 , arithmetic_logic_unit|Mux14~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~88 , arithmetic_logic_unit|result~88, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~5 , arithmetic_logic_unit|Mux14~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~6 , arithmetic_logic_unit|Mux14~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~7 , arithmetic_logic_unit|Mux14~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~2 , arithmetic_logic_unit|Mux14~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~3 , arithmetic_logic_unit|Mux14~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~89 , arithmetic_logic_unit|result~89, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~8 , arithmetic_logic_unit|Mux14~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~9 , arithmetic_logic_unit|Mux14~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~10 , arithmetic_logic_unit|Mux14~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~11 , arithmetic_logic_unit|Mux14~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~12 , arithmetic_logic_unit|Mux14~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[6] , arithmetic_logic_unit|result[6], xm23_cpu, 1
instance = comp, \mdr~21 , mdr~21, xm23_cpu, 1
instance = comp, \sxt_ext|out[6]~35 , sxt_ext|out[6]~35, xm23_cpu, 1
instance = comp, \reg_file~173 , reg_file~173, xm23_cpu, 1
instance = comp, \ID|ImByte[6]~feeder , ID|ImByte[6]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[6] , ID|ImByte[6], xm23_cpu, 1
instance = comp, \Mux57~0 , Mux57~0, xm23_cpu, 1
instance = comp, \Mux57~1 , Mux57~1, xm23_cpu, 1
instance = comp, \Mux57~2 , Mux57~2, xm23_cpu, 1
instance = comp, \Mux57~3 , Mux57~3, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux14~0 , byte_manipulator|Mux14~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux0~0 , byte_manipulator|Mux0~0, xm23_cpu, 1
instance = comp, \Mux49~0 , Mux49~0, xm23_cpu, 1
instance = comp, \Mux49~1 , Mux49~1, xm23_cpu, 1
instance = comp, \Mux49~2 , Mux49~2, xm23_cpu, 1
instance = comp, \Mux49~3 , Mux49~3, xm23_cpu, 1
instance = comp, \Mux49~4 , Mux49~4, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux0~1 , byte_manipulator|Mux0~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[6] , byte_manipulator|dst_out[6], xm23_cpu, 1
instance = comp, \reg_file~174 , reg_file~174, xm23_cpu, 1
instance = comp, \reg_file~486 , reg_file~486, xm23_cpu, 1
instance = comp, \reg_file[16][7]~508 , reg_file[16][7]~508, xm23_cpu, 1
instance = comp, \reg_file[16][6] , reg_file[16][6], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[0]~5 , ctrl_unit|iv_ent|data_src_iv[0]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[0] , ctrl_unit|iv_ent|data_src_iv[0], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~6 , ctrl_unit|dbus_rnum_src[2]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~11 , ctrl_unit|dbus_rnum_src[2]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~9 , ctrl_unit|dbus_rnum_src[2]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~7 , ctrl_unit|dbus_rnum_src[2]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~8 , ctrl_unit|dbus_rnum_src[2]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~10 , ctrl_unit|dbus_rnum_src[2]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~12 , ctrl_unit|dbus_rnum_src[2]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~13 , ctrl_unit|dbus_rnum_src[2]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~14 , ctrl_unit|dbus_rnum_src[2]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~15 , ctrl_unit|dbus_rnum_src[2]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~35 , ctrl_unit|dbus_rnum_src[2]~35, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector165~0 , ctrl_unit|Selector165~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector165~1 , ctrl_unit|Selector165~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~22 , ctrl_unit|dbus_rnum_src[2]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~23 , ctrl_unit|dbus_rnum_src[2]~23, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~24 , ctrl_unit|dbus_rnum_src[2]~24, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~37 , ctrl_unit|dbus_rnum_src[2]~37, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~19 , ctrl_unit|dbus_rnum_src[2]~19, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~16 , ctrl_unit|dbus_rnum_src[2]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~36 , ctrl_unit|dbus_rnum_src[2]~36, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~17 , ctrl_unit|dbus_rnum_src[2]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~18 , ctrl_unit|dbus_rnum_src[2]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~20 , ctrl_unit|dbus_rnum_src[2]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~21 , ctrl_unit|dbus_rnum_src[2]~21, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~25 , ctrl_unit|dbus_rnum_src[2]~25, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0] , ctrl_unit|dbus_rnum_src[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector164~0 , ctrl_unit|Selector164~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector164~1 , ctrl_unit|Selector164~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[1] , ctrl_unit|dbus_rnum_src[1], xm23_cpu, 1
instance = comp, \Mux105~7 , Mux105~7, xm23_cpu, 1
instance = comp, \Mux105~8 , Mux105~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector163~0 , ctrl_unit|Selector163~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector163~1 , ctrl_unit|Selector163~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2] , ctrl_unit|dbus_rnum_src[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector162~2 , ctrl_unit|Selector162~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~32 , ctrl_unit|dbus_rnum_src[3]~32, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~33 , ctrl_unit|dbus_rnum_src[3]~33, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~28 , ctrl_unit|dbus_rnum_src[3]~28, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~27 , ctrl_unit|dbus_rnum_src[3]~27, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~29 , ctrl_unit|dbus_rnum_src[3]~29, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~30 , ctrl_unit|dbus_rnum_src[3]~30, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~31 , ctrl_unit|dbus_rnum_src[3]~31, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~34 , ctrl_unit|dbus_rnum_src[3]~34, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3] , ctrl_unit|dbus_rnum_src[3], xm23_cpu, 1
instance = comp, \Mux105~2 , Mux105~2, xm23_cpu, 1
instance = comp, \Mux105~3 , Mux105~3, xm23_cpu, 1
instance = comp, \Mux105~4 , Mux105~4, xm23_cpu, 1
instance = comp, \Mux105~5 , Mux105~5, xm23_cpu, 1
instance = comp, \Mux105~6 , Mux105~6, xm23_cpu, 1
instance = comp, \Mux105~0 , Mux105~0, xm23_cpu, 1
instance = comp, \Mux105~1 , Mux105~1, xm23_cpu, 1
instance = comp, \Mux105~9 , Mux105~9, xm23_cpu, 1
instance = comp, \instr_reg[6]~15 , instr_reg[6]~15, xm23_cpu, 1
instance = comp, \psw_in~82 , psw_in~82, xm23_cpu, 1
instance = comp, \psw_in~83 , psw_in~83, xm23_cpu, 1
instance = comp, \psw_in[6] , psw_in[6], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~11 , ctrl_unit|psw~11, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[6] , ctrl_unit|psw[6], xm23_cpu, 1
instance = comp, \mdr~22 , mdr~22, xm23_cpu, 1
instance = comp, \mdr~23 , mdr~23, xm23_cpu, 1
instance = comp, \dev_mem~63 , dev_mem~63, xm23_cpu, 1
instance = comp, \dev_mem[1][6] , dev_mem[1][6], xm23_cpu, 1
instance = comp, \TMR|clock_table~287 , TMR|clock_table~287, xm23_cpu, 1
instance = comp, \dev_mem~73 , dev_mem~73, xm23_cpu, 1
instance = comp, \dev_mem[1][0] , dev_mem[1][0], xm23_cpu, 1
instance = comp, \TMR|clock_table~285 , TMR|clock_table~285, xm23_cpu, 1
instance = comp, \TMR|clock_table~284 , TMR|clock_table~284, xm23_cpu, 1
instance = comp, \TMR|clock_table~286 , TMR|clock_table~286, xm23_cpu, 1
instance = comp, \TMR|clock_table~288 , TMR|clock_table~288, xm23_cpu, 1
instance = comp, \dev_mem~53 , dev_mem~53, xm23_cpu, 1
instance = comp, \dev_mem[1][7] , dev_mem[1][7], xm23_cpu, 1
instance = comp, \TMR|count[0]~32 , TMR|count[0]~32, xm23_cpu, 1
instance = comp, \TMR|count[0] , TMR|count[0], xm23_cpu, 1
instance = comp, \TMR|count[1]~34 , TMR|count[1]~34, xm23_cpu, 1
instance = comp, \TMR|count[1] , TMR|count[1], xm23_cpu, 1
instance = comp, \TMR|count[2]~36 , TMR|count[2]~36, xm23_cpu, 1
instance = comp, \TMR|count[2] , TMR|count[2], xm23_cpu, 1
instance = comp, \TMR|count[3]~38 , TMR|count[3]~38, xm23_cpu, 1
instance = comp, \TMR|count[3] , TMR|count[3], xm23_cpu, 1
instance = comp, \TMR|count[4]~40 , TMR|count[4]~40, xm23_cpu, 1
instance = comp, \TMR|count[4] , TMR|count[4], xm23_cpu, 1
instance = comp, \TMR|count[5]~42 , TMR|count[5]~42, xm23_cpu, 1
instance = comp, \TMR|count[5] , TMR|count[5], xm23_cpu, 1
instance = comp, \TMR|count[6]~44 , TMR|count[6]~44, xm23_cpu, 1
instance = comp, \TMR|count[6] , TMR|count[6], xm23_cpu, 1
instance = comp, \TMR|count[7]~46 , TMR|count[7]~46, xm23_cpu, 1
instance = comp, \TMR|count[7] , TMR|count[7], xm23_cpu, 1
instance = comp, \TMR|count[8]~48 , TMR|count[8]~48, xm23_cpu, 1
instance = comp, \TMR|count[8] , TMR|count[8], xm23_cpu, 1
instance = comp, \TMR|count[9]~50 , TMR|count[9]~50, xm23_cpu, 1
instance = comp, \TMR|count[9] , TMR|count[9], xm23_cpu, 1
instance = comp, \TMR|count[10]~52 , TMR|count[10]~52, xm23_cpu, 1
instance = comp, \TMR|count[10] , TMR|count[10], xm23_cpu, 1
instance = comp, \TMR|count[11]~54 , TMR|count[11]~54, xm23_cpu, 1
instance = comp, \TMR|count[11] , TMR|count[11], xm23_cpu, 1
instance = comp, \TMR|count[12]~56 , TMR|count[12]~56, xm23_cpu, 1
instance = comp, \TMR|count[12] , TMR|count[12], xm23_cpu, 1
instance = comp, \TMR|count[13]~58 , TMR|count[13]~58, xm23_cpu, 1
instance = comp, \TMR|count[13] , TMR|count[13], xm23_cpu, 1
instance = comp, \TMR|Equal0~19 , TMR|Equal0~19, xm23_cpu, 1
instance = comp, \TMR|count[14]~60 , TMR|count[14]~60, xm23_cpu, 1
instance = comp, \TMR|count[14] , TMR|count[14], xm23_cpu, 1
instance = comp, \TMR|count[15]~62 , TMR|count[15]~62, xm23_cpu, 1
instance = comp, \TMR|count[15] , TMR|count[15], xm23_cpu, 1
instance = comp, \TMR|count[16]~64 , TMR|count[16]~64, xm23_cpu, 1
instance = comp, \TMR|count[16] , TMR|count[16], xm23_cpu, 1
instance = comp, \TMR|clock_table~70 , TMR|clock_table~70, xm23_cpu, 1
instance = comp, \TMR|clock_table~64 , TMR|clock_table~64, xm23_cpu, 1
instance = comp, \TMR|clock_table~65 , TMR|clock_table~65, xm23_cpu, 1
instance = comp, \TMR|clock_table~66 , TMR|clock_table~66, xm23_cpu, 1
instance = comp, \TMR|clock_table~67 , TMR|clock_table~67, xm23_cpu, 1
instance = comp, \TMR|clock_table~68 , TMR|clock_table~68, xm23_cpu, 1
instance = comp, \TMR|clock_table~58 , TMR|clock_table~58, xm23_cpu, 1
instance = comp, \TMR|clock_table~59 , TMR|clock_table~59, xm23_cpu, 1
instance = comp, \TMR|clock_table~60 , TMR|clock_table~60, xm23_cpu, 1
instance = comp, \TMR|clock_table~61 , TMR|clock_table~61, xm23_cpu, 1
instance = comp, \TMR|clock_table~57 , TMR|clock_table~57, xm23_cpu, 1
instance = comp, \TMR|clock_table~62 , TMR|clock_table~62, xm23_cpu, 1
instance = comp, \TMR|clock_table~52 , TMR|clock_table~52, xm23_cpu, 1
instance = comp, \TMR|clock_table~53 , TMR|clock_table~53, xm23_cpu, 1
instance = comp, \TMR|clock_table~54 , TMR|clock_table~54, xm23_cpu, 1
instance = comp, \TMR|clock_table~51 , TMR|clock_table~51, xm23_cpu, 1
instance = comp, \TMR|clock_table~55 , TMR|clock_table~55, xm23_cpu, 1
instance = comp, \TMR|clock_table~56 , TMR|clock_table~56, xm23_cpu, 1
instance = comp, \TMR|clock_table~63 , TMR|clock_table~63, xm23_cpu, 1
instance = comp, \TMR|clock_table~46 , TMR|clock_table~46, xm23_cpu, 1
instance = comp, \TMR|clock_table~47 , TMR|clock_table~47, xm23_cpu, 1
instance = comp, \TMR|clock_table~48 , TMR|clock_table~48, xm23_cpu, 1
instance = comp, \TMR|clock_table~49 , TMR|clock_table~49, xm23_cpu, 1
instance = comp, \TMR|clock_table~50 , TMR|clock_table~50, xm23_cpu, 1
instance = comp, \TMR|clock_table~69 , TMR|clock_table~69, xm23_cpu, 1
instance = comp, \TMR|clock_table~21 , TMR|clock_table~21, xm23_cpu, 1
instance = comp, \TMR|clock_table~22 , TMR|clock_table~22, xm23_cpu, 1
instance = comp, \TMR|clock_table~24 , TMR|clock_table~24, xm23_cpu, 1
instance = comp, \TMR|clock_table~23 , TMR|clock_table~23, xm23_cpu, 1
instance = comp, \TMR|clock_table~25 , TMR|clock_table~25, xm23_cpu, 1
instance = comp, \TMR|clock_table~43 , TMR|clock_table~43, xm23_cpu, 1
instance = comp, \TMR|clock_table~40 , TMR|clock_table~40, xm23_cpu, 1
instance = comp, \TMR|clock_table~41 , TMR|clock_table~41, xm23_cpu, 1
instance = comp, \TMR|clock_table~42 , TMR|clock_table~42, xm23_cpu, 1
instance = comp, \TMR|clock_table~39 , TMR|clock_table~39, xm23_cpu, 1
instance = comp, \TMR|clock_table~44 , TMR|clock_table~44, xm23_cpu, 1
instance = comp, \TMR|clock_table~30 , TMR|clock_table~30, xm23_cpu, 1
instance = comp, \TMR|clock_table~26 , TMR|clock_table~26, xm23_cpu, 1
instance = comp, \TMR|clock_table~27 , TMR|clock_table~27, xm23_cpu, 1
instance = comp, \TMR|clock_table~28 , TMR|clock_table~28, xm23_cpu, 1
instance = comp, \TMR|clock_table~29 , TMR|clock_table~29, xm23_cpu, 1
instance = comp, \TMR|clock_table~31 , TMR|clock_table~31, xm23_cpu, 1
instance = comp, \TMR|clock_table~36 , TMR|clock_table~36, xm23_cpu, 1
instance = comp, \TMR|clock_table~34 , TMR|clock_table~34, xm23_cpu, 1
instance = comp, \TMR|clock_table~33 , TMR|clock_table~33, xm23_cpu, 1
instance = comp, \TMR|clock_table~35 , TMR|clock_table~35, xm23_cpu, 1
instance = comp, \TMR|clock_table~32 , TMR|clock_table~32, xm23_cpu, 1
instance = comp, \TMR|clock_table~37 , TMR|clock_table~37, xm23_cpu, 1
instance = comp, \TMR|clock_table~38 , TMR|clock_table~38, xm23_cpu, 1
instance = comp, \TMR|clock_table~45 , TMR|clock_table~45, xm23_cpu, 1
instance = comp, \TMR|Equal0~1 , TMR|Equal0~1, xm23_cpu, 1
instance = comp, \TMR|clock_table~71 , TMR|clock_table~71, xm23_cpu, 1
instance = comp, \TMR|Equal0~2 , TMR|Equal0~2, xm23_cpu, 1
instance = comp, \TMR|clock_table~3 , TMR|clock_table~3, xm23_cpu, 1
instance = comp, \TMR|clock_table~4 , TMR|clock_table~4, xm23_cpu, 1
instance = comp, \TMR|clock_table~5 , TMR|clock_table~5, xm23_cpu, 1
instance = comp, \TMR|clock_table~6 , TMR|clock_table~6, xm23_cpu, 1
instance = comp, \TMR|clock_table~2 , TMR|clock_table~2, xm23_cpu, 1
instance = comp, \TMR|clock_table~7 , TMR|clock_table~7, xm23_cpu, 1
instance = comp, \TMR|clock_table~0 , TMR|clock_table~0, xm23_cpu, 1
instance = comp, \TMR|clock_table~1 , TMR|clock_table~1, xm23_cpu, 1
instance = comp, \TMR|clock_table~8 , TMR|clock_table~8, xm23_cpu, 1
instance = comp, \TMR|clock_table~11 , TMR|clock_table~11, xm23_cpu, 1
instance = comp, \TMR|clock_table~13 , TMR|clock_table~13, xm23_cpu, 1
instance = comp, \TMR|clock_table~12 , TMR|clock_table~12, xm23_cpu, 1
instance = comp, \TMR|clock_table~293 , TMR|clock_table~293, xm23_cpu, 1
instance = comp, \TMR|clock_table~294 , TMR|clock_table~294, xm23_cpu, 1
instance = comp, \TMR|clock_table~18 , TMR|clock_table~18, xm23_cpu, 1
instance = comp, \TMR|clock_table~16 , TMR|clock_table~16, xm23_cpu, 1
instance = comp, \TMR|clock_table~14 , TMR|clock_table~14, xm23_cpu, 1
instance = comp, \TMR|clock_table~15 , TMR|clock_table~15, xm23_cpu, 1
instance = comp, \TMR|clock_table~17 , TMR|clock_table~17, xm23_cpu, 1
instance = comp, \TMR|clock_table~19 , TMR|clock_table~19, xm23_cpu, 1
instance = comp, \TMR|clock_table~9 , TMR|clock_table~9, xm23_cpu, 1
instance = comp, \TMR|clock_table~10 , TMR|clock_table~10, xm23_cpu, 1
instance = comp, \TMR|clock_table~20 , TMR|clock_table~20, xm23_cpu, 1
instance = comp, \TMR|Equal0~0 , TMR|Equal0~0, xm23_cpu, 1
instance = comp, \TMR|clock_table~171 , TMR|clock_table~171, xm23_cpu, 1
instance = comp, \TMR|clock_table~281 , TMR|clock_table~281, xm23_cpu, 1
instance = comp, \TMR|clock_table~282 , TMR|clock_table~282, xm23_cpu, 1
instance = comp, \TMR|clock_table~283 , TMR|clock_table~283, xm23_cpu, 1
instance = comp, \TMR|count[17]~66 , TMR|count[17]~66, xm23_cpu, 1
instance = comp, \TMR|count[17] , TMR|count[17], xm23_cpu, 1
instance = comp, \TMR|Equal0~5 , TMR|Equal0~5, xm23_cpu, 1
instance = comp, \TMR|Equal0~6 , TMR|Equal0~6, xm23_cpu, 1
instance = comp, \TMR|count[18]~68 , TMR|count[18]~68, xm23_cpu, 1
instance = comp, \TMR|count[18] , TMR|count[18], xm23_cpu, 1
instance = comp, \TMR|Equal0~7 , TMR|Equal0~7, xm23_cpu, 1
instance = comp, \TMR|clock_table~155 , TMR|clock_table~155, xm23_cpu, 1
instance = comp, \TMR|clock_table~151 , TMR|clock_table~151, xm23_cpu, 1
instance = comp, \TMR|clock_table~153 , TMR|clock_table~153, xm23_cpu, 1
instance = comp, \TMR|clock_table~152 , TMR|clock_table~152, xm23_cpu, 1
instance = comp, \TMR|clock_table~154 , TMR|clock_table~154, xm23_cpu, 1
instance = comp, \TMR|clock_table~156 , TMR|clock_table~156, xm23_cpu, 1
instance = comp, \TMR|clock_table~159 , TMR|clock_table~159, xm23_cpu, 1
instance = comp, \TMR|clock_table~158 , TMR|clock_table~158, xm23_cpu, 1
instance = comp, \TMR|clock_table~160 , TMR|clock_table~160, xm23_cpu, 1
instance = comp, \TMR|clock_table~157 , TMR|clock_table~157, xm23_cpu, 1
instance = comp, \TMR|clock_table~161 , TMR|clock_table~161, xm23_cpu, 1
instance = comp, \TMR|clock_table~162 , TMR|clock_table~162, xm23_cpu, 1
instance = comp, \TMR|clock_table~163 , TMR|clock_table~163, xm23_cpu, 1
instance = comp, \TMR|clock_table~146 , TMR|clock_table~146, xm23_cpu, 1
instance = comp, \TMR|clock_table~147 , TMR|clock_table~147, xm23_cpu, 1
instance = comp, \TMR|clock_table~148 , TMR|clock_table~148, xm23_cpu, 1
instance = comp, \TMR|clock_table~149 , TMR|clock_table~149, xm23_cpu, 1
instance = comp, \TMR|clock_table~145 , TMR|clock_table~145, xm23_cpu, 1
instance = comp, \TMR|clock_table~150 , TMR|clock_table~150, xm23_cpu, 1
instance = comp, \TMR|clock_table~168 , TMR|clock_table~168, xm23_cpu, 1
instance = comp, \TMR|clock_table~164 , TMR|clock_table~164, xm23_cpu, 1
instance = comp, \TMR|clock_table~165 , TMR|clock_table~165, xm23_cpu, 1
instance = comp, \TMR|clock_table~166 , TMR|clock_table~166, xm23_cpu, 1
instance = comp, \TMR|clock_table~167 , TMR|clock_table~167, xm23_cpu, 1
instance = comp, \TMR|clock_table~169 , TMR|clock_table~169, xm23_cpu, 1
instance = comp, \TMR|clock_table~170 , TMR|clock_table~170, xm23_cpu, 1
instance = comp, \TMR|clock_table~130 , TMR|clock_table~130, xm23_cpu, 1
instance = comp, \TMR|clock_table~127 , TMR|clock_table~127, xm23_cpu, 1
instance = comp, \TMR|clock_table~128 , TMR|clock_table~128, xm23_cpu, 1
instance = comp, \TMR|clock_table~129 , TMR|clock_table~129, xm23_cpu, 1
instance = comp, \TMR|clock_table~126 , TMR|clock_table~126, xm23_cpu, 1
instance = comp, \TMR|clock_table~131 , TMR|clock_table~131, xm23_cpu, 1
instance = comp, \TMR|clock_table~133 , TMR|clock_table~133, xm23_cpu, 1
instance = comp, \TMR|clock_table~134 , TMR|clock_table~134, xm23_cpu, 1
instance = comp, \TMR|clock_table~135 , TMR|clock_table~135, xm23_cpu, 1
instance = comp, \TMR|clock_table~136 , TMR|clock_table~136, xm23_cpu, 1
instance = comp, \TMR|clock_table~132 , TMR|clock_table~132, xm23_cpu, 1
instance = comp, \TMR|clock_table~137 , TMR|clock_table~137, xm23_cpu, 1
instance = comp, \TMR|clock_table~138 , TMR|clock_table~138, xm23_cpu, 1
instance = comp, \TMR|clock_table~140 , TMR|clock_table~140, xm23_cpu, 1
instance = comp, \TMR|clock_table~139 , TMR|clock_table~139, xm23_cpu, 1
instance = comp, \TMR|clock_table~141 , TMR|clock_table~141, xm23_cpu, 1
instance = comp, \TMR|clock_table~142 , TMR|clock_table~142, xm23_cpu, 1
instance = comp, \TMR|clock_table~143 , TMR|clock_table~143, xm23_cpu, 1
instance = comp, \TMR|clock_table~124 , TMR|clock_table~124, xm23_cpu, 1
instance = comp, \TMR|clock_table~120 , TMR|clock_table~120, xm23_cpu, 1
instance = comp, \TMR|clock_table~121 , TMR|clock_table~121, xm23_cpu, 1
instance = comp, \TMR|clock_table~122 , TMR|clock_table~122, xm23_cpu, 1
instance = comp, \TMR|clock_table~123 , TMR|clock_table~123, xm23_cpu, 1
instance = comp, \TMR|clock_table~125 , TMR|clock_table~125, xm23_cpu, 1
instance = comp, \TMR|clock_table~144 , TMR|clock_table~144, xm23_cpu, 1
instance = comp, \TMR|Equal0~4 , TMR|Equal0~4, xm23_cpu, 1
instance = comp, \TMR|clock_table~73 , TMR|clock_table~73, xm23_cpu, 1
instance = comp, \TMR|clock_table~291 , TMR|clock_table~291, xm23_cpu, 1
instance = comp, \TMR|clock_table~72 , TMR|clock_table~72, xm23_cpu, 1
instance = comp, \TMR|clock_table~292 , TMR|clock_table~292, xm23_cpu, 1
instance = comp, \TMR|clock_table~87 , TMR|clock_table~87, xm23_cpu, 1
instance = comp, \TMR|clock_table~91 , TMR|clock_table~91, xm23_cpu, 1
instance = comp, \TMR|clock_table~88 , TMR|clock_table~88, xm23_cpu, 1
instance = comp, \TMR|clock_table~89 , TMR|clock_table~89, xm23_cpu, 1
instance = comp, \TMR|clock_table~90 , TMR|clock_table~90, xm23_cpu, 1
instance = comp, \TMR|clock_table~92 , TMR|clock_table~92, xm23_cpu, 1
instance = comp, \TMR|clock_table~80 , TMR|clock_table~80, xm23_cpu, 1
instance = comp, \TMR|clock_table~84 , TMR|clock_table~84, xm23_cpu, 1
instance = comp, \TMR|clock_table~81 , TMR|clock_table~81, xm23_cpu, 1
instance = comp, \TMR|clock_table~82 , TMR|clock_table~82, xm23_cpu, 1
instance = comp, \TMR|clock_table~83 , TMR|clock_table~83, xm23_cpu, 1
instance = comp, \TMR|clock_table~85 , TMR|clock_table~85, xm23_cpu, 1
instance = comp, \TMR|clock_table~78 , TMR|clock_table~78, xm23_cpu, 1
instance = comp, \TMR|clock_table~74 , TMR|clock_table~74, xm23_cpu, 1
instance = comp, \TMR|clock_table~76 , TMR|clock_table~76, xm23_cpu, 1
instance = comp, \TMR|clock_table~75 , TMR|clock_table~75, xm23_cpu, 1
instance = comp, \TMR|clock_table~77 , TMR|clock_table~77, xm23_cpu, 1
instance = comp, \TMR|clock_table~79 , TMR|clock_table~79, xm23_cpu, 1
instance = comp, \TMR|clock_table~86 , TMR|clock_table~86, xm23_cpu, 1
instance = comp, \TMR|clock_table~93 , TMR|clock_table~93, xm23_cpu, 1
instance = comp, \TMR|clock_table~115 , TMR|clock_table~115, xm23_cpu, 1
instance = comp, \TMR|clock_table~114 , TMR|clock_table~114, xm23_cpu, 1
instance = comp, \TMR|clock_table~116 , TMR|clock_table~116, xm23_cpu, 1
instance = comp, \TMR|clock_table~117 , TMR|clock_table~117, xm23_cpu, 1
instance = comp, \TMR|clock_table~113 , TMR|clock_table~113, xm23_cpu, 1
instance = comp, \TMR|clock_table~118 , TMR|clock_table~118, xm23_cpu, 1
instance = comp, \TMR|clock_table~110 , TMR|clock_table~110, xm23_cpu, 1
instance = comp, \TMR|clock_table~108 , TMR|clock_table~108, xm23_cpu, 1
instance = comp, \TMR|clock_table~107 , TMR|clock_table~107, xm23_cpu, 1
instance = comp, \TMR|clock_table~109 , TMR|clock_table~109, xm23_cpu, 1
instance = comp, \TMR|clock_table~106 , TMR|clock_table~106, xm23_cpu, 1
instance = comp, \TMR|clock_table~111 , TMR|clock_table~111, xm23_cpu, 1
instance = comp, \TMR|clock_table~102 , TMR|clock_table~102, xm23_cpu, 1
instance = comp, \TMR|clock_table~101 , TMR|clock_table~101, xm23_cpu, 1
instance = comp, \TMR|clock_table~103 , TMR|clock_table~103, xm23_cpu, 1
instance = comp, \TMR|clock_table~100 , TMR|clock_table~100, xm23_cpu, 1
instance = comp, \TMR|clock_table~104 , TMR|clock_table~104, xm23_cpu, 1
instance = comp, \TMR|clock_table~105 , TMR|clock_table~105, xm23_cpu, 1
instance = comp, \TMR|clock_table~112 , TMR|clock_table~112, xm23_cpu, 1
instance = comp, \TMR|clock_table~94 , TMR|clock_table~94, xm23_cpu, 1
instance = comp, \TMR|clock_table~98 , TMR|clock_table~98, xm23_cpu, 1
instance = comp, \TMR|clock_table~96 , TMR|clock_table~96, xm23_cpu, 1
instance = comp, \TMR|clock_table~95 , TMR|clock_table~95, xm23_cpu, 1
instance = comp, \TMR|clock_table~97 , TMR|clock_table~97, xm23_cpu, 1
instance = comp, \TMR|clock_table~99 , TMR|clock_table~99, xm23_cpu, 1
instance = comp, \TMR|clock_table~119 , TMR|clock_table~119, xm23_cpu, 1
instance = comp, \TMR|Equal0~3 , TMR|Equal0~3, xm23_cpu, 1
instance = comp, \TMR|Equal0~8 , TMR|Equal0~8, xm23_cpu, 1
instance = comp, \TMR|count[19]~70 , TMR|count[19]~70, xm23_cpu, 1
instance = comp, \TMR|count[19] , TMR|count[19], xm23_cpu, 1
instance = comp, \TMR|count[20]~72 , TMR|count[20]~72, xm23_cpu, 1
instance = comp, \TMR|count[20] , TMR|count[20], xm23_cpu, 1
instance = comp, \TMR|count[21]~74 , TMR|count[21]~74, xm23_cpu, 1
instance = comp, \TMR|count[21] , TMR|count[21], xm23_cpu, 1
instance = comp, \TMR|count[22]~76 , TMR|count[22]~76, xm23_cpu, 1
instance = comp, \TMR|count[22] , TMR|count[22], xm23_cpu, 1
instance = comp, \TMR|count[23]~78 , TMR|count[23]~78, xm23_cpu, 1
instance = comp, \TMR|count[23] , TMR|count[23], xm23_cpu, 1
instance = comp, \TMR|count[24]~80 , TMR|count[24]~80, xm23_cpu, 1
instance = comp, \TMR|count[24] , TMR|count[24], xm23_cpu, 1
instance = comp, \TMR|Equal0~14 , TMR|Equal0~14, xm23_cpu, 1
instance = comp, \TMR|count[25]~82 , TMR|count[25]~82, xm23_cpu, 1
instance = comp, \TMR|count[25] , TMR|count[25], xm23_cpu, 1
instance = comp, \TMR|count[26]~84 , TMR|count[26]~84, xm23_cpu, 1
instance = comp, \TMR|count[26] , TMR|count[26], xm23_cpu, 1
instance = comp, \TMR|count[27]~86 , TMR|count[27]~86, xm23_cpu, 1
instance = comp, \TMR|count[27] , TMR|count[27], xm23_cpu, 1
instance = comp, \TMR|count[28]~88 , TMR|count[28]~88, xm23_cpu, 1
instance = comp, \TMR|count[28] , TMR|count[28], xm23_cpu, 1
instance = comp, \TMR|count[29]~90 , TMR|count[29]~90, xm23_cpu, 1
instance = comp, \TMR|count[29] , TMR|count[29], xm23_cpu, 1
instance = comp, \TMR|Equal0~15 , TMR|Equal0~15, xm23_cpu, 1
instance = comp, \TMR|count[30]~92 , TMR|count[30]~92, xm23_cpu, 1
instance = comp, \TMR|count[30] , TMR|count[30], xm23_cpu, 1
instance = comp, \TMR|count[31]~94 , TMR|count[31]~94, xm23_cpu, 1
instance = comp, \TMR|count[31] , TMR|count[31], xm23_cpu, 1
instance = comp, \TMR|Equal0~16 , TMR|Equal0~16, xm23_cpu, 1
instance = comp, \TMR|clock_table~266 , TMR|clock_table~266, xm23_cpu, 1
instance = comp, \TMR|clock_table~267 , TMR|clock_table~267, xm23_cpu, 1
instance = comp, \TMR|clock_table~277 , TMR|clock_table~277, xm23_cpu, 1
instance = comp, \TMR|clock_table~229 , TMR|clock_table~229, xm23_cpu, 1
instance = comp, \TMR|clock_table~278 , TMR|clock_table~278, xm23_cpu, 1
instance = comp, \TMR|clock_table~279 , TMR|clock_table~279, xm23_cpu, 1
instance = comp, \TMR|clock_table~273 , TMR|clock_table~273, xm23_cpu, 1
instance = comp, \TMR|clock_table~274 , TMR|clock_table~274, xm23_cpu, 1
instance = comp, \TMR|clock_table~275 , TMR|clock_table~275, xm23_cpu, 1
instance = comp, \TMR|clock_table~271 , TMR|clock_table~271, xm23_cpu, 1
instance = comp, \TMR|clock_table~268 , TMR|clock_table~268, xm23_cpu, 1
instance = comp, \TMR|clock_table~269 , TMR|clock_table~269, xm23_cpu, 1
instance = comp, \TMR|clock_table~270 , TMR|clock_table~270, xm23_cpu, 1
instance = comp, \TMR|clock_table~272 , TMR|clock_table~272, xm23_cpu, 1
instance = comp, \TMR|clock_table~276 , TMR|clock_table~276, xm23_cpu, 1
instance = comp, \TMR|clock_table~280 , TMR|clock_table~280, xm23_cpu, 1
instance = comp, \TMR|Equal0~13 , TMR|Equal0~13, xm23_cpu, 1
instance = comp, \TMR|clock_table~172 , TMR|clock_table~172, xm23_cpu, 1
instance = comp, \TMR|Equal0~9 , TMR|Equal0~9, xm23_cpu, 1
instance = comp, \TMR|clock_table~251 , TMR|clock_table~251, xm23_cpu, 1
instance = comp, \TMR|clock_table~250 , TMR|clock_table~250, xm23_cpu, 1
instance = comp, \TMR|clock_table~252 , TMR|clock_table~252, xm23_cpu, 1
instance = comp, \TMR|clock_table~253 , TMR|clock_table~253, xm23_cpu, 1
instance = comp, \TMR|clock_table~254 , TMR|clock_table~254, xm23_cpu, 1
instance = comp, \TMR|clock_table~255 , TMR|clock_table~255, xm23_cpu, 1
instance = comp, \TMR|clock_table~256 , TMR|clock_table~256, xm23_cpu, 1
instance = comp, \TMR|clock_table~257 , TMR|clock_table~257, xm23_cpu, 1
instance = comp, \TMR|clock_table~259 , TMR|clock_table~259, xm23_cpu, 1
instance = comp, \TMR|clock_table~258 , TMR|clock_table~258, xm23_cpu, 1
instance = comp, \TMR|clock_table~289 , TMR|clock_table~289, xm23_cpu, 1
instance = comp, \TMR|clock_table~290 , TMR|clock_table~290, xm23_cpu, 1
instance = comp, \TMR|clock_table~260 , TMR|clock_table~260, xm23_cpu, 1
instance = comp, \TMR|clock_table~263 , TMR|clock_table~263, xm23_cpu, 1
instance = comp, \TMR|clock_table~261 , TMR|clock_table~261, xm23_cpu, 1
instance = comp, \TMR|clock_table~262 , TMR|clock_table~262, xm23_cpu, 1
instance = comp, \TMR|clock_table~264 , TMR|clock_table~264, xm23_cpu, 1
instance = comp, \TMR|clock_table~265 , TMR|clock_table~265, xm23_cpu, 1
instance = comp, \TMR|clock_table~247 , TMR|clock_table~247, xm23_cpu, 1
instance = comp, \TMR|clock_table~243 , TMR|clock_table~243, xm23_cpu, 1
instance = comp, \TMR|clock_table~245 , TMR|clock_table~245, xm23_cpu, 1
instance = comp, \TMR|clock_table~244 , TMR|clock_table~244, xm23_cpu, 1
instance = comp, \TMR|clock_table~246 , TMR|clock_table~246, xm23_cpu, 1
instance = comp, \TMR|clock_table~248 , TMR|clock_table~248, xm23_cpu, 1
instance = comp, \TMR|clock_table~227 , TMR|clock_table~227, xm23_cpu, 1
instance = comp, \TMR|clock_table~226 , TMR|clock_table~226, xm23_cpu, 1
instance = comp, \TMR|clock_table~228 , TMR|clock_table~228, xm23_cpu, 1
instance = comp, \TMR|clock_table~225 , TMR|clock_table~225, xm23_cpu, 1
instance = comp, \TMR|clock_table~230 , TMR|clock_table~230, xm23_cpu, 1
instance = comp, \TMR|clock_table~232 , TMR|clock_table~232, xm23_cpu, 1
instance = comp, \TMR|clock_table~231 , TMR|clock_table~231, xm23_cpu, 1
instance = comp, \TMR|clock_table~233 , TMR|clock_table~233, xm23_cpu, 1
instance = comp, \TMR|clock_table~234 , TMR|clock_table~234, xm23_cpu, 1
instance = comp, \TMR|clock_table~235 , TMR|clock_table~235, xm23_cpu, 1
instance = comp, \TMR|clock_table~236 , TMR|clock_table~236, xm23_cpu, 1
instance = comp, \TMR|clock_table~237 , TMR|clock_table~237, xm23_cpu, 1
instance = comp, \TMR|clock_table~238 , TMR|clock_table~238, xm23_cpu, 1
instance = comp, \TMR|clock_table~239 , TMR|clock_table~239, xm23_cpu, 1
instance = comp, \TMR|clock_table~240 , TMR|clock_table~240, xm23_cpu, 1
instance = comp, \TMR|clock_table~241 , TMR|clock_table~241, xm23_cpu, 1
instance = comp, \TMR|clock_table~242 , TMR|clock_table~242, xm23_cpu, 1
instance = comp, \TMR|clock_table~249 , TMR|clock_table~249, xm23_cpu, 1
instance = comp, \TMR|Equal0~11 , TMR|Equal0~11, xm23_cpu, 1
instance = comp, \TMR|clock_table~218 , TMR|clock_table~218, xm23_cpu, 1
instance = comp, \TMR|clock_table~219 , TMR|clock_table~219, xm23_cpu, 1
instance = comp, \TMR|clock_table~220 , TMR|clock_table~220, xm23_cpu, 1
instance = comp, \TMR|clock_table~221 , TMR|clock_table~221, xm23_cpu, 1
instance = comp, \TMR|clock_table~222 , TMR|clock_table~222, xm23_cpu, 1
instance = comp, \TMR|clock_table~223 , TMR|clock_table~223, xm23_cpu, 1
instance = comp, \TMR|clock_table~211 , TMR|clock_table~211, xm23_cpu, 1
instance = comp, \TMR|clock_table~215 , TMR|clock_table~215, xm23_cpu, 1
instance = comp, \TMR|clock_table~212 , TMR|clock_table~212, xm23_cpu, 1
instance = comp, \TMR|clock_table~213 , TMR|clock_table~213, xm23_cpu, 1
instance = comp, \TMR|clock_table~214 , TMR|clock_table~214, xm23_cpu, 1
instance = comp, \TMR|clock_table~216 , TMR|clock_table~216, xm23_cpu, 1
instance = comp, \TMR|clock_table~209 , TMR|clock_table~209, xm23_cpu, 1
instance = comp, \TMR|clock_table~205 , TMR|clock_table~205, xm23_cpu, 1
instance = comp, \TMR|clock_table~207 , TMR|clock_table~207, xm23_cpu, 1
instance = comp, \TMR|clock_table~206 , TMR|clock_table~206, xm23_cpu, 1
instance = comp, \TMR|clock_table~208 , TMR|clock_table~208, xm23_cpu, 1
instance = comp, \TMR|clock_table~210 , TMR|clock_table~210, xm23_cpu, 1
instance = comp, \TMR|clock_table~217 , TMR|clock_table~217, xm23_cpu, 1
instance = comp, \TMR|clock_table~199 , TMR|clock_table~199, xm23_cpu, 1
instance = comp, \TMR|clock_table~203 , TMR|clock_table~203, xm23_cpu, 1
instance = comp, \TMR|clock_table~201 , TMR|clock_table~201, xm23_cpu, 1
instance = comp, \TMR|clock_table~200 , TMR|clock_table~200, xm23_cpu, 1
instance = comp, \TMR|clock_table~202 , TMR|clock_table~202, xm23_cpu, 1
instance = comp, \TMR|clock_table~204 , TMR|clock_table~204, xm23_cpu, 1
instance = comp, \TMR|clock_table~224 , TMR|clock_table~224, xm23_cpu, 1
instance = comp, \TMR|clock_table~196 , TMR|clock_table~196, xm23_cpu, 1
instance = comp, \TMR|clock_table~192 , TMR|clock_table~192, xm23_cpu, 1
instance = comp, \TMR|clock_table~193 , TMR|clock_table~193, xm23_cpu, 1
instance = comp, \TMR|clock_table~194 , TMR|clock_table~194, xm23_cpu, 1
instance = comp, \TMR|clock_table~195 , TMR|clock_table~195, xm23_cpu, 1
instance = comp, \TMR|clock_table~197 , TMR|clock_table~197, xm23_cpu, 1
instance = comp, \TMR|clock_table~174 , TMR|clock_table~174, xm23_cpu, 1
instance = comp, \TMR|clock_table~175 , TMR|clock_table~175, xm23_cpu, 1
instance = comp, \TMR|clock_table~176 , TMR|clock_table~176, xm23_cpu, 1
instance = comp, \TMR|clock_table~177 , TMR|clock_table~177, xm23_cpu, 1
instance = comp, \TMR|clock_table~173 , TMR|clock_table~173, xm23_cpu, 1
instance = comp, \TMR|clock_table~178 , TMR|clock_table~178, xm23_cpu, 1
instance = comp, \TMR|clock_table~189 , TMR|clock_table~189, xm23_cpu, 1
instance = comp, \TMR|clock_table~187 , TMR|clock_table~187, xm23_cpu, 1
instance = comp, \TMR|clock_table~186 , TMR|clock_table~186, xm23_cpu, 1
instance = comp, \TMR|clock_table~188 , TMR|clock_table~188, xm23_cpu, 1
instance = comp, \TMR|clock_table~185 , TMR|clock_table~185, xm23_cpu, 1
instance = comp, \TMR|clock_table~190 , TMR|clock_table~190, xm23_cpu, 1
instance = comp, \TMR|clock_table~183 , TMR|clock_table~183, xm23_cpu, 1
instance = comp, \TMR|clock_table~180 , TMR|clock_table~180, xm23_cpu, 1
instance = comp, \TMR|clock_table~181 , TMR|clock_table~181, xm23_cpu, 1
instance = comp, \TMR|clock_table~182 , TMR|clock_table~182, xm23_cpu, 1
instance = comp, \TMR|clock_table~179 , TMR|clock_table~179, xm23_cpu, 1
instance = comp, \TMR|clock_table~184 , TMR|clock_table~184, xm23_cpu, 1
instance = comp, \TMR|clock_table~191 , TMR|clock_table~191, xm23_cpu, 1
instance = comp, \TMR|clock_table~198 , TMR|clock_table~198, xm23_cpu, 1
instance = comp, \TMR|Equal0~10 , TMR|Equal0~10, xm23_cpu, 1
instance = comp, \TMR|Equal0~12 , TMR|Equal0~12, xm23_cpu, 1
instance = comp, \TMR|Equal0~17 , TMR|Equal0~17, xm23_cpu, 1
instance = comp, \TMR|Equal0~18 , TMR|Equal0~18, xm23_cpu, 1
instance = comp, \TMR|Equal0~20 , TMR|Equal0~20, xm23_cpu, 1
instance = comp, \TMR|CSR~0 , TMR|CSR~0, xm23_cpu, 1
instance = comp, \TMR|CSR[2] , TMR|CSR[2], xm23_cpu, 1
instance = comp, \dev_mem~11 , dev_mem~11, xm23_cpu, 1
instance = comp, \dev_mem~12 , dev_mem~12, xm23_cpu, 1
instance = comp, \reg_file~96 , reg_file~96, xm23_cpu, 1
instance = comp, \reg_file~97 , reg_file~97, xm23_cpu, 1
instance = comp, \reg_file~100 , reg_file~100, xm23_cpu, 1
instance = comp, \reg_file~101 , reg_file~101, xm23_cpu, 1
instance = comp, \reg_file~370 , reg_file~370, xm23_cpu, 1
instance = comp, \reg_file[16][2] , reg_file[16][2], xm23_cpu, 1
instance = comp, \Mux45~0 , Mux45~0, xm23_cpu, 1
instance = comp, \Mux45~1 , Mux45~1, xm23_cpu, 1
instance = comp, \Mux45~7 , Mux45~7, xm23_cpu, 1
instance = comp, \Mux45~8 , Mux45~8, xm23_cpu, 1
instance = comp, \Mux45~2 , Mux45~2, xm23_cpu, 1
instance = comp, \Mux45~3 , Mux45~3, xm23_cpu, 1
instance = comp, \Mux45~4 , Mux45~4, xm23_cpu, 1
instance = comp, \Mux45~5 , Mux45~5, xm23_cpu, 1
instance = comp, \Mux45~6 , Mux45~6, xm23_cpu, 1
instance = comp, \Mux45~9 , Mux45~9, xm23_cpu, 1
instance = comp, \Mux45~10 , Mux45~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~45 , arithmetic_logic_unit|result~45, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~12 , arithmetic_logic_unit|ShiftLeft0~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~3 , arithmetic_logic_unit|Mux18~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~23 , arithmetic_logic_unit|ShiftLeft0~23, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~4 , arithmetic_logic_unit|Mux18~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~5 , arithmetic_logic_unit|Mux18~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~0 , arithmetic_logic_unit|Mux18~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~1 , arithmetic_logic_unit|Mux18~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~2 , arithmetic_logic_unit|Mux18~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~6 , arithmetic_logic_unit|Mux18~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~7 , arithmetic_logic_unit|Mux18~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~8 , arithmetic_logic_unit|Mux18~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~9 , arithmetic_logic_unit|Mux18~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~10 , arithmetic_logic_unit|Mux18~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~11 , arithmetic_logic_unit|Mux18~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~12 , arithmetic_logic_unit|Mux18~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[2] , arithmetic_logic_unit|result[2], xm23_cpu, 1
instance = comp, \mdr~12 , mdr~12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a34 , ram|memory_rtl_0|auto_generated|ram_block1a34, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a42 , ram|memory_rtl_0|auto_generated|ram_block1a42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~21 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a58 , ram|memory_rtl_0|auto_generated|ram_block1a58, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a50 , ram|memory_rtl_0|auto_generated|ram_block1a50, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~22 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~22, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a18 , ram|memory_rtl_0|auto_generated|ram_block1a18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a26 , ram|memory_rtl_0|auto_generated|ram_block1a26, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~19 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~19, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a10 , ram|memory_rtl_0|auto_generated|ram_block1a10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a2 , ram|memory_rtl_0|auto_generated|ram_block1a2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~18 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~20 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~20, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~23 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~23, xm23_cpu, 1
instance = comp, \psw_in[10]~3 , psw_in[10]~3, xm23_cpu, 1
instance = comp, \psw_in[10] , psw_in[10], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[10] , ctrl_unit|psw[10], xm23_cpu, 1
instance = comp, \mdr~32 , mdr~32, xm23_cpu, 1
instance = comp, \mdr~33 , mdr~33, xm23_cpu, 1
instance = comp, \mdr[10] , mdr[10], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~19 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~19, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~18 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~20 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~20, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~22 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~22, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~21 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~23 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~23, xm23_cpu, 1
instance = comp, \mdr~13 , mdr~13, xm23_cpu, 1
instance = comp, \mdr~14 , mdr~14, xm23_cpu, 1
instance = comp, \mdr[2]~feeder , mdr[2]~feeder, xm23_cpu, 1
instance = comp, \mdr[2] , mdr[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~17 , ctrl_unit|cex_state~17, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~34 , ctrl_unit|cex_state~34, xm23_cpu, 1
instance = comp, \ID|F[1] , ID|F[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[1]~2 , ctrl_unit|cex_state[1]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[1] , ctrl_unit|cex_state[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~18 , ctrl_unit|cex_state~18, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~33 , ctrl_unit|cex_state~33, xm23_cpu, 1
instance = comp, \ID|F[0]~feeder , ID|F[0]~feeder, xm23_cpu, 1
instance = comp, \ID|F[0] , ID|F[0], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[0]~1 , ctrl_unit|cex_state[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[0] , ctrl_unit|cex_state[0], xm23_cpu, 1
instance = comp, \mdr~4 , mdr~4, xm23_cpu, 1
instance = comp, \mdr~5 , mdr~5, xm23_cpu, 1
instance = comp, \mdr[0] , mdr[0], xm23_cpu, 1
instance = comp, \psw_in~61 , psw_in~61, xm23_cpu, 1
instance = comp, \psw_in~62 , psw_in~62, xm23_cpu, 1
instance = comp, \psw_in~63 , psw_in~63, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~0 , arithmetic_logic_unit|Mux8~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~2 , ctrl_unit|psw_update~2, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr14~0 , ctrl_unit|WideOr14~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~1 , ctrl_unit|psw_update~1, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~3 , ctrl_unit|psw_update~3, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update , ctrl_unit|psw_update, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~7 , arithmetic_logic_unit|PSW_o~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~98 , arithmetic_logic_unit|result~98, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~30 , arithmetic_logic_unit|Add7~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~32 , arithmetic_logic_unit|Add7~32, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~28 , arithmetic_logic_unit|Add5~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~30 , arithmetic_logic_unit|Add5~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~16 , arithmetic_logic_unit|Mux20~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~17 , arithmetic_logic_unit|Mux20~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~2 , arithmetic_logic_unit|PSW_o~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~18 , arithmetic_logic_unit|Mux20~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~19 , arithmetic_logic_unit|Mux20~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~1 , arithmetic_logic_unit|Mux8~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|WideOr7~0 , arithmetic_logic_unit|WideOr7~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~24 , arithmetic_logic_unit|Mux20~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~25 , arithmetic_logic_unit|Mux20~25, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|WideOr6~0 , arithmetic_logic_unit|WideOr6~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~20 , arithmetic_logic_unit|Mux20~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~21 , arithmetic_logic_unit|Mux20~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~26 , arithmetic_logic_unit|Mux20~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~27 , arithmetic_logic_unit|Mux20~27, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~28 , arithmetic_logic_unit|Add1~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~30 , arithmetic_logic_unit|Add1~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~28 , arithmetic_logic_unit|Add2~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~30 , arithmetic_logic_unit|Add2~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~22 , arithmetic_logic_unit|Mux20~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~23 , arithmetic_logic_unit|Mux20~23, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~2 , arithmetic_logic_unit|Mux8~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~3 , arithmetic_logic_unit|Mux8~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~4 , arithmetic_logic_unit|Mux8~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~5 , arithmetic_logic_unit|Mux8~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~6 , arithmetic_logic_unit|Mux8~6, xm23_cpu, 1
instance = comp, \psw_in~64 , psw_in~64, xm23_cpu, 1
instance = comp, \psw_in[0] , psw_in[0], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~6 , ctrl_unit|psw~6, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[0] , ctrl_unit|psw[0], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~18 , arithmetic_logic_unit|Mux13~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~19 , arithmetic_logic_unit|Mux13~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~20 , arithmetic_logic_unit|Mux13~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~21 , arithmetic_logic_unit|Mux13~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~22 , arithmetic_logic_unit|Mux13~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~23 , arithmetic_logic_unit|Mux13~23, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~4 , arithmetic_logic_unit|Mux1~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~20 , arithmetic_logic_unit|ShiftLeft0~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~71 , arithmetic_logic_unit|result~71, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~72 , arithmetic_logic_unit|result~72, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~24 , arithmetic_logic_unit|Mux13~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~5 , arithmetic_logic_unit|Mux1~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~2 , arithmetic_logic_unit|Mux1~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~3 , arithmetic_logic_unit|Mux1~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~6 , arithmetic_logic_unit|Mux1~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[15] , arithmetic_logic_unit|result[15], xm23_cpu, 1
instance = comp, \mar~90 , mar~90, xm23_cpu, 1
instance = comp, \mar~91 , mar~91, xm23_cpu, 1
instance = comp, \mar[15] , mar[15], xm23_cpu, 1
instance = comp, \Add1~45 , Add1~45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[2] , ram|memory_rtl_0|auto_generated|address_reg_b[2], xm23_cpu, 1
instance = comp, \psw_in[12]~5 , psw_in[12]~5, xm23_cpu, 1
instance = comp, \psw_in[12] , psw_in[12], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[12] , ctrl_unit|psw[12], xm23_cpu, 1
instance = comp, \reg_file~135 , reg_file~135, xm23_cpu, 1
instance = comp, \mdr~36 , mdr~36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a12 , ram|memory_rtl_0|auto_generated|ram_block1a12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a4 , ram|memory_rtl_0|auto_generated|ram_block1a4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~30 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~30, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a20 , ram|memory_rtl_0|auto_generated|ram_block1a20, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a28 , ram|memory_rtl_0|auto_generated|ram_block1a28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~31 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~31, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~32 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~32, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a44 , ram|memory_rtl_0|auto_generated|ram_block1a44, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a36 , ram|memory_rtl_0|auto_generated|ram_block1a36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~33 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~33, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a60 , ram|memory_rtl_0|auto_generated|ram_block1a60, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a52 , ram|memory_rtl_0|auto_generated|ram_block1a52, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~34 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~34, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~35 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~35, xm23_cpu, 1
instance = comp, \mdr~37 , mdr~37, xm23_cpu, 1
instance = comp, \mdr[12] , mdr[12], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~7 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~7, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~6 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~8 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~10 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~9 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~11 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~11, xm23_cpu, 1
instance = comp, \mdr~7 , mdr~7, xm23_cpu, 1
instance = comp, \mdr~8 , mdr~8, xm23_cpu, 1
instance = comp, \mdr[4] , mdr[4], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~15 , ctrl_unit|cex_state~15, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~24 , ctrl_unit|cex_state~24, xm23_cpu, 1
instance = comp, \ID|T[2] , ID|T[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[5]~5 , ctrl_unit|cex_state[5]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[5] , ctrl_unit|cex_state[5], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~90 , arithmetic_logic_unit|result~90, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~4 , arithmetic_logic_unit|Mux15~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~5 , arithmetic_logic_unit|Mux15~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~92 , arithmetic_logic_unit|result~92, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~6 , arithmetic_logic_unit|Mux15~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~93 , arithmetic_logic_unit|result~93, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~2 , arithmetic_logic_unit|Mux15~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~3 , arithmetic_logic_unit|Mux15~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~7 , arithmetic_logic_unit|Mux15~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~8 , arithmetic_logic_unit|Mux15~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~19 , arithmetic_logic_unit|ShiftLeft0~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~60 , arithmetic_logic_unit|result~60, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~0 , arithmetic_logic_unit|Mux15~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~18 , arithmetic_logic_unit|ShiftLeft0~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~91 , arithmetic_logic_unit|result~91, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~1 , arithmetic_logic_unit|Mux15~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~9 , arithmetic_logic_unit|Mux15~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~10 , arithmetic_logic_unit|Mux15~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[5] , arithmetic_logic_unit|result[5], xm23_cpu, 1
instance = comp, \mdr~18 , mdr~18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35, xm23_cpu, 1
instance = comp, \mdr~19 , mdr~19, xm23_cpu, 1
instance = comp, \mdr~20 , mdr~20, xm23_cpu, 1
instance = comp, \mdr[5] , mdr[5], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~16 , ctrl_unit|cex_state~16, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~23 , ctrl_unit|cex_state~23, xm23_cpu, 1
instance = comp, \ID|T[0] , ID|T[0], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[3]~4 , ctrl_unit|cex_state[3]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[3] , ctrl_unit|cex_state[3], xm23_cpu, 1
instance = comp, \ID|PSWb[3]~feeder , ID|PSWb[3]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[3] , ID|PSWb[3], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~4 , ctrl_unit|psw~4, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[3] , ctrl_unit|psw[3], xm23_cpu, 1
instance = comp, \mdr~16 , mdr~16, xm23_cpu, 1
instance = comp, \mdr~17 , mdr~17, xm23_cpu, 1
instance = comp, \dev_mem[6][3] , dev_mem[6][3], xm23_cpu, 1
instance = comp, \dev_mem~20 , dev_mem~20, xm23_cpu, 1
instance = comp, \reg_file~79 , reg_file~79, xm23_cpu, 1
instance = comp, \reg_file~80 , reg_file~80, xm23_cpu, 1
instance = comp, \reg_file~77 , reg_file~77, xm23_cpu, 1
instance = comp, \reg_file~78 , reg_file~78, xm23_cpu, 1
instance = comp, \reg_file~85 , reg_file~85, xm23_cpu, 1
instance = comp, \reg_file~86 , reg_file~86, xm23_cpu, 1
instance = comp, \reg_file~380 , reg_file~380, xm23_cpu, 1
instance = comp, \reg_file[16][3] , reg_file[16][3], xm23_cpu, 1
instance = comp, \Mux127~7 , Mux127~7, xm23_cpu, 1
instance = comp, \Mux127~8 , Mux127~8, xm23_cpu, 1
instance = comp, \Mux127~0 , Mux127~0, xm23_cpu, 1
instance = comp, \Mux127~1 , Mux127~1, xm23_cpu, 1
instance = comp, \Mux127~4 , Mux127~4, xm23_cpu, 1
instance = comp, \Mux127~5 , Mux127~5, xm23_cpu, 1
instance = comp, \Mux127~2 , Mux127~2, xm23_cpu, 1
instance = comp, \Mux127~3 , Mux127~3, xm23_cpu, 1
instance = comp, \Mux127~6 , Mux127~6, xm23_cpu, 1
instance = comp, \Mux127~9 , Mux127~9, xm23_cpu, 1
instance = comp, \instr_reg[3]~0 , instr_reg[3]~0, xm23_cpu, 1
instance = comp, \instr_reg[3]~feeder , instr_reg[3]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[3] , instr_reg[3], xm23_cpu, 1
instance = comp, \ID|SRCCON[0]~1 , ID|SRCCON[0]~1, xm23_cpu, 1
instance = comp, \ID|SRCCON[0] , ID|SRCCON[0], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~1 , ctrl_unit|dbus_rnum_dst~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector120~1 , ctrl_unit|Selector120~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector120~0 , ctrl_unit|Selector120~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector120 , ctrl_unit|Selector120, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0] , ctrl_unit|alu_rnum_dst[0], xm23_cpu, 1
instance = comp, \Mux43~7 , Mux43~7, xm23_cpu, 1
instance = comp, \Mux43~8 , Mux43~8, xm23_cpu, 1
instance = comp, \Mux43~4 , Mux43~4, xm23_cpu, 1
instance = comp, \Mux43~5 , Mux43~5, xm23_cpu, 1
instance = comp, \Mux43~2 , Mux43~2, xm23_cpu, 1
instance = comp, \Mux43~3 , Mux43~3, xm23_cpu, 1
instance = comp, \Mux43~6 , Mux43~6, xm23_cpu, 1
instance = comp, \Mux43~9 , Mux43~9, xm23_cpu, 1
instance = comp, \Mux43~10 , Mux43~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~2 , arithmetic_logic_unit|Mux16~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~3 , arithmetic_logic_unit|Mux16~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~97 , arithmetic_logic_unit|result~97, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~96 , arithmetic_logic_unit|result~96, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~4 , arithmetic_logic_unit|Mux16~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~5 , arithmetic_logic_unit|Mux16~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~6 , arithmetic_logic_unit|Mux16~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~7 , arithmetic_logic_unit|Mux16~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~8 , arithmetic_logic_unit|Mux16~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~95 , arithmetic_logic_unit|result~95, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~21 , arithmetic_logic_unit|ShiftLeft0~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~0 , arithmetic_logic_unit|Mux16~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~27 , arithmetic_logic_unit|ShiftLeft0~27, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~1 , arithmetic_logic_unit|Mux16~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~9 , arithmetic_logic_unit|Mux16~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~10 , arithmetic_logic_unit|Mux16~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[4] , arithmetic_logic_unit|result[4], xm23_cpu, 1
instance = comp, \mdr~6 , mdr~6, xm23_cpu, 1
instance = comp, \sxt_ext|out[4]~31 , sxt_ext|out[4]~31, xm23_cpu, 1
instance = comp, \reg_file~155 , reg_file~155, xm23_cpu, 1
instance = comp, \Mux51~0 , Mux51~0, xm23_cpu, 1
instance = comp, \Mux51~1 , Mux51~1, xm23_cpu, 1
instance = comp, \Mux51~2 , Mux51~2, xm23_cpu, 1
instance = comp, \Mux51~3 , Mux51~3, xm23_cpu, 1
instance = comp, \Mux51~4 , Mux51~4, xm23_cpu, 1
instance = comp, \ID|ImByte[4]~feeder , ID|ImByte[4]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[4] , ID|ImByte[4], xm23_cpu, 1
instance = comp, \Mux59~2 , Mux59~2, xm23_cpu, 1
instance = comp, \Mux59~3 , Mux59~3, xm23_cpu, 1
instance = comp, \Mux59~0 , Mux59~0, xm23_cpu, 1
instance = comp, \Mux59~1 , Mux59~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux12~0 , byte_manipulator|Mux12~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux2~0 , byte_manipulator|Mux2~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux2~1 , byte_manipulator|Mux2~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[4] , byte_manipulator|dst_out[4], xm23_cpu, 1
instance = comp, \reg_file~156 , reg_file~156, xm23_cpu, 1
instance = comp, \reg_file~338 , reg_file~338, xm23_cpu, 1
instance = comp, \reg_file[5][4] , reg_file[5][4], xm23_cpu, 1
instance = comp, \mar~107 , mar~107, xm23_cpu, 1
instance = comp, \mar~108 , mar~108, xm23_cpu, 1
instance = comp, \mar~8 , mar~8, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~3 , ctrl_unit|iv_enter~3, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~13 , ctrl_unit|vect_num[2]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~27 , ctrl_unit|vect_num[2]~27, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~16 , ctrl_unit|vect_num[2]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~17 , ctrl_unit|vect_num[2]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~26 , ctrl_unit|vect_num[2]~26, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~18 , ctrl_unit|vect_num[2]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~19 , ctrl_unit|vect_num[2]~19, xm23_cpu, 1
instance = comp, \ID|SA[2]~feeder , ID|SA[2]~feeder, xm23_cpu, 1
instance = comp, \ID|SA[1]~0 , ID|SA[1]~0, xm23_cpu, 1
instance = comp, \ID|SA[2] , ID|SA[2], xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num~25 , ctrl_unit|vect_num~25, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~9 , ctrl_unit|iv_enter~9, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~22 , ctrl_unit|vect_num[2]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2] , ctrl_unit|vect_num[2], xm23_cpu, 1
instance = comp, \mar~104 , mar~104, xm23_cpu, 1
instance = comp, \mar~105 , mar~105, xm23_cpu, 1
instance = comp, \mar~106 , mar~106, xm23_cpu, 1
instance = comp, \mar~109 , mar~109, xm23_cpu, 1
instance = comp, \mar~110 , mar~110, xm23_cpu, 1
instance = comp, \LessThan2~2 , LessThan2~2, xm23_cpu, 1
instance = comp, \LessThan2~3 , LessThan2~3, xm23_cpu, 1
instance = comp, \LessThan2~5 , LessThan2~5, xm23_cpu, 1
instance = comp, \dev_mem~2 , dev_mem~2, xm23_cpu, 1
instance = comp, \dev_mem~21 , dev_mem~21, xm23_cpu, 1
instance = comp, \reg_file~142 , reg_file~142, xm23_cpu, 1
instance = comp, \reg_file~143 , reg_file~143, xm23_cpu, 1
instance = comp, \reg_file~140 , reg_file~140, xm23_cpu, 1
instance = comp, \reg_file~141 , reg_file~141, xm23_cpu, 1
instance = comp, \reg_file~144 , reg_file~144, xm23_cpu, 1
instance = comp, \reg_file~145 , reg_file~145, xm23_cpu, 1
instance = comp, \reg_file~289 , reg_file~289, xm23_cpu, 1
instance = comp, \reg_file[3][5] , reg_file[3][5], xm23_cpu, 1
instance = comp, \sxt_in[5]~14 , sxt_in[5]~14, xm23_cpu, 1
instance = comp, \sxt_in[5]~15 , sxt_in[5]~15, xm23_cpu, 1
instance = comp, \sxt_in[5]~12 , sxt_in[5]~12, xm23_cpu, 1
instance = comp, \sxt_in[5]~13 , sxt_in[5]~13, xm23_cpu, 1
instance = comp, \sxt_in[5]~16 , sxt_in[5]~16, xm23_cpu, 1
instance = comp, \sxt_in[5]~17 , sxt_in[5]~17, xm23_cpu, 1
instance = comp, \sxt_ext|out[5]~28 , sxt_ext|out[5]~28, xm23_cpu, 1
instance = comp, \reg_file~146 , reg_file~146, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux1~0 , byte_manipulator|Mux1~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux1~1 , byte_manipulator|Mux1~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[5] , byte_manipulator|dst_out[5], xm23_cpu, 1
instance = comp, \reg_file~147 , reg_file~147, xm23_cpu, 1
instance = comp, \reg_file~485 , reg_file~485, xm23_cpu, 1
instance = comp, \reg_file[16][5] , reg_file[16][5], xm23_cpu, 1
instance = comp, \Mux106~4 , Mux106~4, xm23_cpu, 1
instance = comp, \Mux106~5 , Mux106~5, xm23_cpu, 1
instance = comp, \Mux106~2 , Mux106~2, xm23_cpu, 1
instance = comp, \Mux106~3 , Mux106~3, xm23_cpu, 1
instance = comp, \Mux106~6 , Mux106~6, xm23_cpu, 1
instance = comp, \Mux106~7 , Mux106~7, xm23_cpu, 1
instance = comp, \Mux106~8 , Mux106~8, xm23_cpu, 1
instance = comp, \Mux106~0 , Mux106~0, xm23_cpu, 1
instance = comp, \Mux106~1 , Mux106~1, xm23_cpu, 1
instance = comp, \Mux106~9 , Mux106~9, xm23_cpu, 1
instance = comp, \instr_reg[5]~14 , instr_reg[5]~14, xm23_cpu, 1
instance = comp, \instr_reg[5]~feeder , instr_reg[5]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[5] , instr_reg[5], xm23_cpu, 1
instance = comp, \ID|SRCCON[2]~feeder , ID|SRCCON[2]~feeder, xm23_cpu, 1
instance = comp, \ID|SRCCON[2] , ID|SRCCON[2], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~42 , ctrl_unit|dbus_rnum_dst[0]~42, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~3 , ctrl_unit|alu_rnum_dst[2]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~43 , ctrl_unit|dbus_rnum_dst[0]~43, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~44 , ctrl_unit|dbus_rnum_dst[0]~44, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~45 , ctrl_unit|dbus_rnum_dst[0]~45, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector115~0 , ctrl_unit|Selector115~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector113~0 , ctrl_unit|Selector113~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~46 , ctrl_unit|dbus_rnum_dst[0]~46, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector113~1 , ctrl_unit|Selector113~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector113 , ctrl_unit|Selector113, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~48 , ctrl_unit|dbus_rnum_dst[0]~48, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~57 , ctrl_unit|dbus_rnum_dst[0]~57, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~55 , ctrl_unit|dbus_rnum_dst[0]~55, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~56 , ctrl_unit|dbus_rnum_dst[0]~56, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~58 , ctrl_unit|dbus_rnum_dst[0]~58, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~52 , ctrl_unit|dbus_rnum_dst[0]~52, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~53 , ctrl_unit|dbus_rnum_dst[0]~53, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~54 , ctrl_unit|dbus_rnum_dst[0]~54, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~49 , ctrl_unit|dbus_rnum_dst[0]~49, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~50 , ctrl_unit|dbus_rnum_dst[0]~50, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~51 , ctrl_unit|dbus_rnum_dst[0]~51, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~66 , ctrl_unit|dbus_rnum_dst[0]~66, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~67 , ctrl_unit|dbus_rnum_dst[0]~67, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~64 , ctrl_unit|dbus_rnum_dst[0]~64, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~65 , ctrl_unit|dbus_rnum_dst[0]~65, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~59 , ctrl_unit|dbus_rnum_dst[2]~59, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2] , ctrl_unit|dbus_rnum_dst[2], xm23_cpu, 1
instance = comp, \Decoder0~4 , Decoder0~4, xm23_cpu, 1
instance = comp, \reg_file~408 , reg_file~408, xm23_cpu, 1
instance = comp, \reg_file~442 , reg_file~442, xm23_cpu, 1
instance = comp, \reg_file[11][10] , reg_file[11][10], xm23_cpu, 1
instance = comp, \Mux37~7 , Mux37~7, xm23_cpu, 1
instance = comp, \Mux37~8 , Mux37~8, xm23_cpu, 1
instance = comp, \Mux37~2 , Mux37~2, xm23_cpu, 1
instance = comp, \Mux37~3 , Mux37~3, xm23_cpu, 1
instance = comp, \Mux37~4 , Mux37~4, xm23_cpu, 1
instance = comp, \Mux37~5 , Mux37~5, xm23_cpu, 1
instance = comp, \Mux37~6 , Mux37~6, xm23_cpu, 1
instance = comp, \Mux37~0 , Mux37~0, xm23_cpu, 1
instance = comp, \Mux37~1 , Mux37~1, xm23_cpu, 1
instance = comp, \Mux37~9 , Mux37~9, xm23_cpu, 1
instance = comp, \Mux37~10 , Mux37~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~67 , arithmetic_logic_unit|result~67, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~66 , arithmetic_logic_unit|result~66, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~12 , arithmetic_logic_unit|Mux10~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~68 , arithmetic_logic_unit|result~68, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~13 , arithmetic_logic_unit|Mux10~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~69 , arithmetic_logic_unit|result~69, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~14 , arithmetic_logic_unit|Mux10~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~15 , arithmetic_logic_unit|Mux10~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~16 , arithmetic_logic_unit|Mux10~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~17 , arithmetic_logic_unit|Mux10~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~18 , arithmetic_logic_unit|Mux10~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~19 , arithmetic_logic_unit|Mux10~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~70 , arithmetic_logic_unit|result~70, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~20 , arithmetic_logic_unit|Mux10~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~21 , arithmetic_logic_unit|Mux10~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[10] , arithmetic_logic_unit|result[10], xm23_cpu, 1
instance = comp, \reg_file~127 , reg_file~127, xm23_cpu, 1
instance = comp, \reg_file~128 , reg_file~128, xm23_cpu, 1
instance = comp, \ID|ImByte[2]~feeder , ID|ImByte[2]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[2] , ID|ImByte[2], xm23_cpu, 1
instance = comp, \Mux53~2 , Mux53~2, xm23_cpu, 1
instance = comp, \Mux53~3 , Mux53~3, xm23_cpu, 1
instance = comp, \Mux53~0 , Mux53~0, xm23_cpu, 1
instance = comp, \Mux53~1 , Mux53~1, xm23_cpu, 1
instance = comp, \Mux53~4 , Mux53~4, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux10~1 , byte_manipulator|Mux10~1, xm23_cpu, 1
instance = comp, \Mux61~2 , Mux61~2, xm23_cpu, 1
instance = comp, \Mux61~3 , Mux61~3, xm23_cpu, 1
instance = comp, \Mux61~0 , Mux61~0, xm23_cpu, 1
instance = comp, \Mux61~1 , Mux61~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux10~0 , byte_manipulator|Mux10~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux10~2 , byte_manipulator|Mux10~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[10] , byte_manipulator|dst_out[10], xm23_cpu, 1
instance = comp, \reg_file~129 , reg_file~129, xm23_cpu, 1
instance = comp, \reg_file~493 , reg_file~493, xm23_cpu, 1
instance = comp, \reg_file[16][10] , reg_file[16][10], xm23_cpu, 1
instance = comp, \Mux101~0 , Mux101~0, xm23_cpu, 1
instance = comp, \Mux101~1 , Mux101~1, xm23_cpu, 1
instance = comp, \Mux101~7 , Mux101~7, xm23_cpu, 1
instance = comp, \Mux101~8 , Mux101~8, xm23_cpu, 1
instance = comp, \Mux101~4 , Mux101~4, xm23_cpu, 1
instance = comp, \Mux101~5 , Mux101~5, xm23_cpu, 1
instance = comp, \Mux101~2 , Mux101~2, xm23_cpu, 1
instance = comp, \Mux101~3 , Mux101~3, xm23_cpu, 1
instance = comp, \Mux101~6 , Mux101~6, xm23_cpu, 1
instance = comp, \Mux101~9 , Mux101~9, xm23_cpu, 1
instance = comp, \instr_reg[10]~4 , instr_reg[10]~4, xm23_cpu, 1
instance = comp, \instr_reg[10] , instr_reg[10], xm23_cpu, 1
instance = comp, \ID|Mux26~2 , ID|Mux26~2, xm23_cpu, 1
instance = comp, \ID|Equal3~4 , ID|Equal3~4, xm23_cpu, 1
instance = comp, \ID|Mux47~0 , ID|Mux47~0, xm23_cpu, 1
instance = comp, \ID|SRCCON[1] , ID|SRCCON[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector136~0 , ctrl_unit|Selector136~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[1]~feeder , ctrl_unit|addr_rnum_src[1]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[1] , ctrl_unit|addr_rnum_src[1], xm23_cpu, 1
instance = comp, \mar~62 , mar~62, xm23_cpu, 1
instance = comp, \mar~63 , mar~63, xm23_cpu, 1
instance = comp, \mar~65 , mar~65, xm23_cpu, 1
instance = comp, \mar~66 , mar~66, xm23_cpu, 1
instance = comp, \ID|SA[3]~feeder , ID|SA[3]~feeder, xm23_cpu, 1
instance = comp, \ID|SA[3] , ID|SA[3], xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num~24 , ctrl_unit|vect_num~24, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[3] , ctrl_unit|vect_num[3], xm23_cpu, 1
instance = comp, \mar~64 , mar~64, xm23_cpu, 1
instance = comp, \mar~67 , mar~67, xm23_cpu, 1
instance = comp, \mar~111 , mar~111, xm23_cpu, 1
instance = comp, \mar[5] , mar[5], xm23_cpu, 1
instance = comp, \LessThan2~0 , LessThan2~0, xm23_cpu, 1
instance = comp, \LessThan2~1 , LessThan2~1, xm23_cpu, 1
instance = comp, \register_access_flag~1 , register_access_flag~1, xm23_cpu, 1
instance = comp, \register_access_flag~2 , register_access_flag~2, xm23_cpu, 1
instance = comp, \register_access_flag~3 , register_access_flag~3, xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[4] , kb_scr|CSR_kb_o[4], xm23_cpu, 1
instance = comp, \dev_mem~88 , dev_mem~88, xm23_cpu, 1
instance = comp, \dev_mem~89 , dev_mem~89, xm23_cpu, 1
instance = comp, \dev_mem[2][4] , dev_mem[2][4], xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[7]~0 , kb_scr|data_reg_kb[7]~0, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[7] , kb_scr|data_reg_kb[7], xm23_cpu, 1
instance = comp, \dev_mem[2][7] , dev_mem[2][7], xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[7] , kb_scr|CSR_kb_o[7], xm23_cpu, 1
instance = comp, \dev_mem~51 , dev_mem~51, xm23_cpu, 1
instance = comp, \dev_mem~52 , dev_mem~52, xm23_cpu, 1
instance = comp, \dev_mem[0][7] , dev_mem[0][7], xm23_cpu, 1
instance = comp, \TMR|CSR[7]~feeder , TMR|CSR[7]~feeder, xm23_cpu, 1
instance = comp, \TMR|CSR[7] , TMR|CSR[7], xm23_cpu, 1
instance = comp, \dev_mem~54 , dev_mem~54, xm23_cpu, 1
instance = comp, \dev_mem~55 , dev_mem~55, xm23_cpu, 1
instance = comp, \reg_file~158 , reg_file~158, xm23_cpu, 1
instance = comp, \reg_file~159 , reg_file~159, xm23_cpu, 1
instance = comp, \dev_mem[4][7] , dev_mem[4][7], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[7] , kb_scr|CSR_scr_o[7], xm23_cpu, 1
instance = comp, \dev_mem~48 , dev_mem~48, xm23_cpu, 1
instance = comp, \dev_mem~49 , dev_mem~49, xm23_cpu, 1
instance = comp, \dev_mem[5][7] , dev_mem[5][7], xm23_cpu, 1
instance = comp, \dev_mem~47 , dev_mem~47, xm23_cpu, 1
instance = comp, \reg_file~160 , reg_file~160, xm23_cpu, 1
instance = comp, \dev_mem[6][7] , dev_mem[6][7], xm23_cpu, 1
instance = comp, \dev_mem~23 , dev_mem~23, xm23_cpu, 1
instance = comp, \dev_mem[7][7] , dev_mem[7][7], xm23_cpu, 1
instance = comp, \dev_mem~50 , dev_mem~50, xm23_cpu, 1
instance = comp, \reg_file~161 , reg_file~161, xm23_cpu, 1
instance = comp, \dev_mem[8][7] , dev_mem[8][7], xm23_cpu, 1
instance = comp, \dev_mem~56 , dev_mem~56, xm23_cpu, 1
instance = comp, \reg_file~162 , reg_file~162, xm23_cpu, 1
instance = comp, \reg_file~163 , reg_file~163, xm23_cpu, 1
instance = comp, \reg_file~487 , reg_file~487, xm23_cpu, 1
instance = comp, \reg_file[16][7] , reg_file[16][7], xm23_cpu, 1
instance = comp, \Mux104~0 , Mux104~0, xm23_cpu, 1
instance = comp, \Mux104~1 , Mux104~1, xm23_cpu, 1
instance = comp, \Mux104~4 , Mux104~4, xm23_cpu, 1
instance = comp, \Mux104~5 , Mux104~5, xm23_cpu, 1
instance = comp, \Mux104~2 , Mux104~2, xm23_cpu, 1
instance = comp, \Mux104~3 , Mux104~3, xm23_cpu, 1
instance = comp, \Mux104~6 , Mux104~6, xm23_cpu, 1
instance = comp, \Mux104~7 , Mux104~7, xm23_cpu, 1
instance = comp, \Mux104~8 , Mux104~8, xm23_cpu, 1
instance = comp, \Mux104~9 , Mux104~9, xm23_cpu, 1
instance = comp, \instr_reg[7]~1 , instr_reg[7]~1, xm23_cpu, 1
instance = comp, \instr_reg[7] , instr_reg[7], xm23_cpu, 1
instance = comp, \ID|INC~feeder , ID|INC~feeder, xm23_cpu, 1
instance = comp, \ID|PRPO~0 , ID|PRPO~0, xm23_cpu, 1
instance = comp, \ID|INC , ID|INC, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_INC~0 , ctrl_unit|cpu_INC~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_INC , ctrl_unit|cpu_INC, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst~4 , ctrl_unit|alu_rnum_dst~4, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~6 , ctrl_unit|alu_rnum_dst[2]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~33 , ctrl_unit|alu_rnum_dst[3]~33, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~19 , ctrl_unit|dbus_rnum_dst[4]~19, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~29 , ctrl_unit|alu_rnum_dst[3]~29, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~30 , ctrl_unit|alu_rnum_dst[3]~30, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~20 , ctrl_unit|dbus_rnum_dst[4]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~28 , ctrl_unit|alu_rnum_dst[3]~28, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~31 , ctrl_unit|alu_rnum_dst[3]~31, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~32 , ctrl_unit|alu_rnum_dst[3]~32, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[4] , ctrl_unit|alu_rnum_dst[4], xm23_cpu, 1
instance = comp, \Mux46~10 , Mux46~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~0 , arithmetic_logic_unit|Mux19~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~1 , arithmetic_logic_unit|Mux19~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~81 , arithmetic_logic_unit|result~81, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~4 , arithmetic_logic_unit|Mux19~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~80 , arithmetic_logic_unit|result~80, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~5 , arithmetic_logic_unit|Mux19~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~82 , arithmetic_logic_unit|result~82, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~6 , arithmetic_logic_unit|Mux19~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~44 , arithmetic_logic_unit|result~44, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~2 , arithmetic_logic_unit|Mux19~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~43 , arithmetic_logic_unit|result~43, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~3 , arithmetic_logic_unit|Mux19~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~7 , arithmetic_logic_unit|Mux19~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~8 , arithmetic_logic_unit|Mux19~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~9 , arithmetic_logic_unit|Mux19~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~10 , arithmetic_logic_unit|Mux19~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~11 , arithmetic_logic_unit|Mux19~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[1] , arithmetic_logic_unit|result[1], xm23_cpu, 1
instance = comp, \mar~10 , mar~10, xm23_cpu, 1
instance = comp, \mar~11 , mar~11, xm23_cpu, 1
instance = comp, \mar~9 , mar~9, xm23_cpu, 1
instance = comp, \mar~12 , mar~12, xm23_cpu, 1
instance = comp, \mar~113 , mar~113, xm23_cpu, 1
instance = comp, \mar~114 , mar~114, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|PSW_ENT~0 , ctrl_unit|iv_ent|PSW_ENT~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|PSW_ENT[1]~1 , ctrl_unit|iv_ent|PSW_ENT[1]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|PSW_ENT[1] , ctrl_unit|iv_ent|PSW_ENT[1], xm23_cpu, 1
instance = comp, \mar~13 , mar~13, xm23_cpu, 1
instance = comp, \mar~15 , mar~15, xm23_cpu, 1
instance = comp, \Add3~1 , Add3~1, xm23_cpu, 1
instance = comp, \reg_file~81 , reg_file~81, xm23_cpu, 1
instance = comp, \reg_file~112 , reg_file~112, xm23_cpu, 1
instance = comp, \reg_file~113 , reg_file~113, xm23_cpu, 1
instance = comp, \reg_file~114 , reg_file~114, xm23_cpu, 1
instance = comp, \reg_file~115 , reg_file~115, xm23_cpu, 1
instance = comp, \reg_file~116 , reg_file~116, xm23_cpu, 1
instance = comp, \reg_file~117 , reg_file~117, xm23_cpu, 1
instance = comp, \reg_file~222 , reg_file~222, xm23_cpu, 1
instance = comp, \reg_file[2][1] , reg_file[2][1], xm23_cpu, 1
instance = comp, \sxt_in[1]~50 , sxt_in[1]~50, xm23_cpu, 1
instance = comp, \sxt_in[1]~51 , sxt_in[1]~51, xm23_cpu, 1
instance = comp, \sxt_in[1]~48 , sxt_in[1]~48, xm23_cpu, 1
instance = comp, \sxt_in[1]~49 , sxt_in[1]~49, xm23_cpu, 1
instance = comp, \sxt_in[1]~52 , sxt_in[1]~52, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[1]~4 , sxt_ext|intermediate[1]~4, xm23_cpu, 1
instance = comp, \sxt_ext|out[1]~11 , sxt_ext|out[1]~11, xm23_cpu, 1
instance = comp, \reg_file~118 , reg_file~118, xm23_cpu, 1
instance = comp, \Mux54~0 , Mux54~0, xm23_cpu, 1
instance = comp, \Mux54~1 , Mux54~1, xm23_cpu, 1
instance = comp, \Mux54~2 , Mux54~2, xm23_cpu, 1
instance = comp, \Mux54~3 , Mux54~3, xm23_cpu, 1
instance = comp, \Mux54~4 , Mux54~4, xm23_cpu, 1
instance = comp, \ID|ImByte[1] , ID|ImByte[1], xm23_cpu, 1
instance = comp, \Mux62~2 , Mux62~2, xm23_cpu, 1
instance = comp, \Mux62~3 , Mux62~3, xm23_cpu, 1
instance = comp, \Mux62~0 , Mux62~0, xm23_cpu, 1
instance = comp, \Mux62~1 , Mux62~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux9~0 , byte_manipulator|Mux9~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux5~0 , byte_manipulator|Mux5~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux5~1 , byte_manipulator|Mux5~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[1] , byte_manipulator|dst_out[1], xm23_cpu, 1
instance = comp, \reg_file~119 , reg_file~119, xm23_cpu, 1
instance = comp, \reg_file~360 , reg_file~360, xm23_cpu, 1
instance = comp, \reg_file[16][1] , reg_file[16][1], xm23_cpu, 1
instance = comp, \Mux108~0 , Mux108~0, xm23_cpu, 1
instance = comp, \Mux108~1 , Mux108~1, xm23_cpu, 1
instance = comp, \Mux108~7 , Mux108~7, xm23_cpu, 1
instance = comp, \Mux108~8 , Mux108~8, xm23_cpu, 1
instance = comp, \Mux108~2 , Mux108~2, xm23_cpu, 1
instance = comp, \Mux108~3 , Mux108~3, xm23_cpu, 1
instance = comp, \Mux108~4 , Mux108~4, xm23_cpu, 1
instance = comp, \Mux108~5 , Mux108~5, xm23_cpu, 1
instance = comp, \Mux108~6 , Mux108~6, xm23_cpu, 1
instance = comp, \Mux108~9 , Mux108~9, xm23_cpu, 1
instance = comp, \instr_reg[1]~12 , instr_reg[1]~12, xm23_cpu, 1
instance = comp, \instr_reg[1] , instr_reg[1], xm23_cpu, 1
instance = comp, \ID|DST[1]~feeder , ID|DST[1]~feeder, xm23_cpu, 1
instance = comp, \ID|DST[1] , ID|DST[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector119~0 , ctrl_unit|Selector119~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector119~1 , ctrl_unit|Selector119~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector119 , ctrl_unit|Selector119, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1] , ctrl_unit|alu_rnum_dst[1], xm23_cpu, 1
instance = comp, \Mux33~0 , Mux33~0, xm23_cpu, 1
instance = comp, \Mux33~1 , Mux33~1, xm23_cpu, 1
instance = comp, \Mux33~7 , Mux33~7, xm23_cpu, 1
instance = comp, \Mux33~8 , Mux33~8, xm23_cpu, 1
instance = comp, \Mux33~2 , Mux33~2, xm23_cpu, 1
instance = comp, \Mux33~3 , Mux33~3, xm23_cpu, 1
instance = comp, \Mux33~4 , Mux33~4, xm23_cpu, 1
instance = comp, \Mux33~5 , Mux33~5, xm23_cpu, 1
instance = comp, \Mux33~6 , Mux33~6, xm23_cpu, 1
instance = comp, \Mux33~9 , Mux33~9, xm23_cpu, 1
instance = comp, \Mux33~10 , Mux33~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~7 , arithmetic_logic_unit|Mux2~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~75 , arithmetic_logic_unit|result~75, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~76 , arithmetic_logic_unit|result~76, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~3 , arithmetic_logic_unit|Mux2~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~77 , arithmetic_logic_unit|result~77, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~4 , arithmetic_logic_unit|Mux2~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~0 , arithmetic_logic_unit|Mux2~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~1 , arithmetic_logic_unit|Mux2~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~2 , arithmetic_logic_unit|Mux2~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~5 , arithmetic_logic_unit|Mux2~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~6 , arithmetic_logic_unit|Mux2~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~8 , arithmetic_logic_unit|Mux2~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[14] , arithmetic_logic_unit|result[14], xm23_cpu, 1
instance = comp, \reg_file~124 , reg_file~124, xm23_cpu, 1
instance = comp, \reg_file~125 , reg_file~125, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux14~1 , byte_manipulator|Mux14~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux14~2 , byte_manipulator|Mux14~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[14] , byte_manipulator|dst_out[14], xm23_cpu, 1
instance = comp, \reg_file~126 , reg_file~126, xm23_cpu, 1
instance = comp, \reg_file~492 , reg_file~492, xm23_cpu, 1
instance = comp, \reg_file[16][14] , reg_file[16][14], xm23_cpu, 1
instance = comp, \Mux97~0 , Mux97~0, xm23_cpu, 1
instance = comp, \Mux97~1 , Mux97~1, xm23_cpu, 1
instance = comp, \Mux97~7 , Mux97~7, xm23_cpu, 1
instance = comp, \Mux97~8 , Mux97~8, xm23_cpu, 1
instance = comp, \Mux97~4 , Mux97~4, xm23_cpu, 1
instance = comp, \Mux97~5 , Mux97~5, xm23_cpu, 1
instance = comp, \Mux97~2 , Mux97~2, xm23_cpu, 1
instance = comp, \Mux97~3 , Mux97~3, xm23_cpu, 1
instance = comp, \Mux97~6 , Mux97~6, xm23_cpu, 1
instance = comp, \Mux97~9 , Mux97~9, xm23_cpu, 1
instance = comp, \instr_reg[14]~8 , instr_reg[14]~8, xm23_cpu, 1
instance = comp, \instr_reg[14]~feeder , instr_reg[14]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[14] , instr_reg[14], xm23_cpu, 1
instance = comp, \ID|DST[2]~5 , ID|DST[2]~5, xm23_cpu, 1
instance = comp, \ID|DST[2]~4 , ID|DST[2]~4, xm23_cpu, 1
instance = comp, \ID|DST[2] , ID|DST[2], xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[2] , ctrl_unit|sxt_rnum[2], xm23_cpu, 1
instance = comp, \sxt_in[13]~70 , sxt_in[13]~70, xm23_cpu, 1
instance = comp, \sxt_in[14]~87 , sxt_in[14]~87, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~7 , sxt_ext|Mux0~7, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~8 , sxt_ext|Mux0~8, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~0 , sxt_ext|Mux0~0, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~1 , sxt_ext|Mux0~1, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~9 , sxt_ext|Mux0~9, xm23_cpu, 1
instance = comp, \sxt_ext|out[15]~14 , sxt_ext|out[15]~14, xm23_cpu, 1
instance = comp, \reg_file~122 , reg_file~122, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux15~1 , byte_manipulator|Mux15~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux15~2 , byte_manipulator|Mux15~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[15] , byte_manipulator|dst_out[15], xm23_cpu, 1
instance = comp, \reg_file~123 , reg_file~123, xm23_cpu, 1
instance = comp, \reg_file~491 , reg_file~491, xm23_cpu, 1
instance = comp, \reg_file[16][15] , reg_file[16][15], xm23_cpu, 1
instance = comp, \Mux96~0 , Mux96~0, xm23_cpu, 1
instance = comp, \Mux96~1 , Mux96~1, xm23_cpu, 1
instance = comp, \Mux96~4 , Mux96~4, xm23_cpu, 1
instance = comp, \Mux96~5 , Mux96~5, xm23_cpu, 1
instance = comp, \Mux96~2 , Mux96~2, xm23_cpu, 1
instance = comp, \Mux96~3 , Mux96~3, xm23_cpu, 1
instance = comp, \Mux96~6 , Mux96~6, xm23_cpu, 1
instance = comp, \Mux96~7 , Mux96~7, xm23_cpu, 1
instance = comp, \Mux96~8 , Mux96~8, xm23_cpu, 1
instance = comp, \Mux96~9 , Mux96~9, xm23_cpu, 1
instance = comp, \instr_reg[15]~9 , instr_reg[15]~9, xm23_cpu, 1
instance = comp, \instr_reg[15] , instr_reg[15], xm23_cpu, 1
instance = comp, \ID|Equal3~0 , ID|Equal3~0, xm23_cpu, 1
instance = comp, \ID|Equal3~1 , ID|Equal3~1, xm23_cpu, 1
instance = comp, \ID|Equal3~2 , ID|Equal3~2, xm23_cpu, 1
instance = comp, \ID|Mux29~0 , ID|Mux29~0, xm23_cpu, 1
instance = comp, \ID|Mux29~1 , ID|Mux29~1, xm23_cpu, 1
instance = comp, \ID|Mux29~2 , ID|Mux29~2, xm23_cpu, 1
instance = comp, \ID|Mux29~3 , ID|Mux29~3, xm23_cpu, 1
instance = comp, \ID|Mux29~4 , ID|Mux29~4, xm23_cpu, 1
instance = comp, \ID|Mux29~5 , ID|Mux29~5, xm23_cpu, 1
instance = comp, \ID|Mux29~6 , ID|Mux29~6, xm23_cpu, 1
instance = comp, \ID|Mux29~7 , ID|Mux29~7, xm23_cpu, 1
instance = comp, \ID|Mux29~8 , ID|Mux29~8, xm23_cpu, 1
instance = comp, \ID|OP[1] , ID|OP[1], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Decoder0~0 , ctrl_unit|iv_ent|Decoder0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[1]~4 , ctrl_unit|iv_ent|inst_type[1]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[1]~5 , ctrl_unit|iv_ent|inst_type[1]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux25~0 , ctrl_unit|iv_ent|Mux25~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[4]~10 , ctrl_unit|iv_ent|inst_type[4]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[4]~10clkctrl , ctrl_unit|iv_ent|inst_type[4]~10clkctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[1] , ctrl_unit|iv_ent|inst_type[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~2 , ctrl_unit|cpu_OP~2, xm23_cpu, 1
instance = comp, \ctrl_unit|svc_inst~2 , ctrl_unit|svc_inst~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~6 , ctrl_unit|dbus_rnum_dst[4]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~7 , ctrl_unit|dbus_rnum_dst[4]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~8 , ctrl_unit|dbus_rnum_dst[4]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector111~0 , ctrl_unit|Selector111~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector111~2 , ctrl_unit|Selector111~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~17 , ctrl_unit|dbus_rnum_dst[4]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~18 , ctrl_unit|dbus_rnum_dst[4]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~22 , ctrl_unit|dbus_rnum_dst[4]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~23 , ctrl_unit|dbus_rnum_dst[4]~23, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~13 , ctrl_unit|dbus_rnum_dst[4]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~12 , ctrl_unit|dbus_rnum_dst[4]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~15 , ctrl_unit|dbus_rnum_dst[4]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~16 , ctrl_unit|dbus_rnum_dst[4]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~2 , ctrl_unit|Selector101~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~27 , ctrl_unit|dbus_rnum_dst[4]~27, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~26 , ctrl_unit|dbus_rnum_dst[4]~26, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~24 , ctrl_unit|dbus_rnum_dst[4]~24, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~28 , ctrl_unit|dbus_rnum_dst[4]~28, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~29 , ctrl_unit|dbus_rnum_dst[4]~29, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4] , ctrl_unit|dbus_rnum_dst[4], xm23_cpu, 1
instance = comp, \Decoder0~5 , Decoder0~5, xm23_cpu, 1
instance = comp, \reg_file~195 , reg_file~195, xm23_cpu, 1
instance = comp, \reg_file~196 , reg_file~196, xm23_cpu, 1
instance = comp, \reg_file[5][0] , reg_file[5][0], xm23_cpu, 1
instance = comp, \mar~25 , mar~25, xm23_cpu, 1
instance = comp, \mar~26 , mar~26, xm23_cpu, 1
instance = comp, \mar~23 , mar~23, xm23_cpu, 1
instance = comp, \mar~24 , mar~24, xm23_cpu, 1
instance = comp, \mar~29 , mar~29, xm23_cpu, 1
instance = comp, \mar~30 , mar~30, xm23_cpu, 1
instance = comp, \dev_mem[8][0] , dev_mem[8][0], xm23_cpu, 1
instance = comp, \dev_mem~67 , dev_mem~67, xm23_cpu, 1
instance = comp, \Mux135~11 , Mux135~11, xm23_cpu, 1
instance = comp, \dev_mem[4][0] , dev_mem[4][0], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[0] , kb_scr|CSR_scr_o[0], xm23_cpu, 1
instance = comp, \dev_mem~68 , dev_mem~68, xm23_cpu, 1
instance = comp, \dev_mem~69 , dev_mem~69, xm23_cpu, 1
instance = comp, \dev_mem[5][0] , dev_mem[5][0], xm23_cpu, 1
instance = comp, \dev_mem~70 , dev_mem~70, xm23_cpu, 1
instance = comp, \Mux135~4 , Mux135~4, xm23_cpu, 1
instance = comp, \dev_mem[7][0]~0 , dev_mem[7][0]~0, xm23_cpu, 1
instance = comp, \dev_mem[7][0] , dev_mem[7][0], xm23_cpu, 1
instance = comp, \dev_mem[6][0]~17 , dev_mem[6][0]~17, xm23_cpu, 1
instance = comp, \dev_mem[6][0] , dev_mem[6][0], xm23_cpu, 1
instance = comp, \Mux135~8 , Mux135~8, xm23_cpu, 1
instance = comp, \Mux135~9 , Mux135~9, xm23_cpu, 1
instance = comp, \dev_mem[0][0] , dev_mem[0][0], xm23_cpu, 1
instance = comp, \TMR|CSR[0] , TMR|CSR[0], xm23_cpu, 1
instance = comp, \dev_mem~7 , dev_mem~7, xm23_cpu, 1
instance = comp, \dev_mem~8 , dev_mem~8, xm23_cpu, 1
instance = comp, \Mux135~6 , Mux135~6, xm23_cpu, 1
instance = comp, \dev_mem[2][0] , dev_mem[2][0], xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[0] , kb_scr|CSR_kb_o[0], xm23_cpu, 1
instance = comp, \dev_mem~71 , dev_mem~71, xm23_cpu, 1
instance = comp, \dev_mem~72 , dev_mem~72, xm23_cpu, 1
instance = comp, \arduino_data_i[0]~input , arduino_data_i[0]~input, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[0]~feeder , kb_scr|data_reg_kb[0]~feeder, xm23_cpu, 1
instance = comp, \kb_scr|data_reg_kb[0] , kb_scr|data_reg_kb[0], xm23_cpu, 1
instance = comp, \Mux135~5 , Mux135~5, xm23_cpu, 1
instance = comp, \Mux135~7 , Mux135~7, xm23_cpu, 1
instance = comp, \Mux135~10 , Mux135~10, xm23_cpu, 1
instance = comp, \reg_file[7][8]~1 , reg_file[7][8]~1, xm23_cpu, 1
instance = comp, \reg_file~497 , reg_file~497, xm23_cpu, 1
instance = comp, \reg_file[16][8] , reg_file[16][8], xm23_cpu, 1
instance = comp, \Mux103~0 , Mux103~0, xm23_cpu, 1
instance = comp, \Mux103~1 , Mux103~1, xm23_cpu, 1
instance = comp, \Mux103~7 , Mux103~7, xm23_cpu, 1
instance = comp, \Mux103~8 , Mux103~8, xm23_cpu, 1
instance = comp, \Mux103~2 , Mux103~2, xm23_cpu, 1
instance = comp, \Mux103~3 , Mux103~3, xm23_cpu, 1
instance = comp, \Mux103~4 , Mux103~4, xm23_cpu, 1
instance = comp, \Mux103~5 , Mux103~5, xm23_cpu, 1
instance = comp, \Mux103~6 , Mux103~6, xm23_cpu, 1
instance = comp, \Mux103~9 , Mux103~9, xm23_cpu, 1
instance = comp, \instr_reg[8]~2 , instr_reg[8]~2, xm23_cpu, 1
instance = comp, \instr_reg[8] , instr_reg[8], xm23_cpu, 1
instance = comp, \ID|DEC , ID|DEC, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_DEC~0 , ctrl_unit|cpu_DEC~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_DEC , ctrl_unit|cpu_DEC, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~5 , ctrl_unit|always1~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector148~2 , ctrl_unit|Selector148~2, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr1~0 , ctrl_unit|WideOr1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~7 , ctrl_unit|data_bus_ctrl~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector78~0 , ctrl_unit|Selector78~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Decoder0~1 , ctrl_unit|iv_ent|Decoder0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_bus_ctrl_iv[5]~0 , ctrl_unit|iv_ent|data_bus_ctrl_iv[5]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~0 , ctrl_unit|data_bus_ctrl~0, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~2 , ctrl_unit|data_bus_ctrl~2, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~3 , ctrl_unit|data_bus_ctrl~3, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~2 , ctrl_unit|ctrl_reg_bus~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector77~0 , ctrl_unit|Selector77~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector77~1 , ctrl_unit|Selector77~1, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~4 , ctrl_unit|data_bus_ctrl~4, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~5 , ctrl_unit|data_bus_ctrl~5, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~6 , ctrl_unit|data_bus_ctrl~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~5 , ctrl_unit|Selector46~5, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~37 , ctrl_unit|data_bus_ctrl~37, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~4 , ctrl_unit|Selector46~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~2 , ctrl_unit|Selector49~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_bus_ctrl_iv[5]~2 , ctrl_unit|iv_ent|data_bus_ctrl_iv[5]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~2 , ctrl_unit|Selector46~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~3 , ctrl_unit|Selector46~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~3 , ctrl_unit|Selector49~3, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~38 , ctrl_unit|data_bus_ctrl~38, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~8 , ctrl_unit|data_bus_ctrl~8, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[5] , ctrl_unit|data_bus_ctrl[5], xm23_cpu, 1
instance = comp, \reg_file~87 , reg_file~87, xm23_cpu, 1
instance = comp, \reg_file~136 , reg_file~136, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux12~1 , byte_manipulator|Mux12~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux12~2 , byte_manipulator|Mux12~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[12] , byte_manipulator|dst_out[12], xm23_cpu, 1
instance = comp, \reg_file~137 , reg_file~137, xm23_cpu, 1
instance = comp, \reg_file~456 , reg_file~456, xm23_cpu, 1
instance = comp, \reg_file[14][12] , reg_file[14][12], xm23_cpu, 1
instance = comp, \Mux99~0 , Mux99~0, xm23_cpu, 1
instance = comp, \Mux99~1 , Mux99~1, xm23_cpu, 1
instance = comp, \Mux99~7 , Mux99~7, xm23_cpu, 1
instance = comp, \Mux99~8 , Mux99~8, xm23_cpu, 1
instance = comp, \Mux99~2 , Mux99~2, xm23_cpu, 1
instance = comp, \Mux99~3 , Mux99~3, xm23_cpu, 1
instance = comp, \Mux99~4 , Mux99~4, xm23_cpu, 1
instance = comp, \Mux99~5 , Mux99~5, xm23_cpu, 1
instance = comp, \Mux99~6 , Mux99~6, xm23_cpu, 1
instance = comp, \Mux99~9 , Mux99~9, xm23_cpu, 1
instance = comp, \instr_reg[12]~6 , instr_reg[12]~6, xm23_cpu, 1
instance = comp, \instr_reg[12] , instr_reg[12], xm23_cpu, 1
instance = comp, \ID|Mux28~0 , ID|Mux28~0, xm23_cpu, 1
instance = comp, \ID|Mux28~1 , ID|Mux28~1, xm23_cpu, 1
instance = comp, \ID|Mux16~6 , ID|Mux16~6, xm23_cpu, 1
instance = comp, \ID|Mux16~2 , ID|Mux16~2, xm23_cpu, 1
instance = comp, \ID|Mux16~3 , ID|Mux16~3, xm23_cpu, 1
instance = comp, \ID|Mux16~4 , ID|Mux16~4, xm23_cpu, 1
instance = comp, \ID|Mux16~5 , ID|Mux16~5, xm23_cpu, 1
instance = comp, \ID|Mux28~2 , ID|Mux28~2, xm23_cpu, 1
instance = comp, \ID|Mux28~3 , ID|Mux28~3, xm23_cpu, 1
instance = comp, \ID|OP[2] , ID|OP[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector129~0 , ctrl_unit|Selector129~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3] , ctrl_unit|alu_op[3], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~0 , arithmetic_logic_unit|Mux5~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~1 , arithmetic_logic_unit|Mux5~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~2 , arithmetic_logic_unit|Mux5~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~3 , arithmetic_logic_unit|Mux5~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~4 , arithmetic_logic_unit|Mux5~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~5 , arithmetic_logic_unit|Mux5~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~5 , arithmetic_logic_unit|PSW_o~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~4 , arithmetic_logic_unit|PSW_o~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~7 , arithmetic_logic_unit|Mux5~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~6 , arithmetic_logic_unit|Mux5~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~3 , arithmetic_logic_unit|PSW_o~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~12 , arithmetic_logic_unit|Mux5~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~13 , arithmetic_logic_unit|Mux5~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~8 , arithmetic_logic_unit|Mux5~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~6 , arithmetic_logic_unit|PSW_o~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~9 , arithmetic_logic_unit|Mux5~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~10 , arithmetic_logic_unit|Mux5~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~11 , arithmetic_logic_unit|Mux5~11, xm23_cpu, 1
instance = comp, \psw_in~33 , psw_in~33, xm23_cpu, 1
instance = comp, \psw_in~30 , psw_in~30, xm23_cpu, 1
instance = comp, \psw_in~31 , psw_in~31, xm23_cpu, 1
instance = comp, \psw_in~86 , psw_in~86, xm23_cpu, 1
instance = comp, \psw_in~32 , psw_in~32, xm23_cpu, 1
instance = comp, \psw_in~34 , psw_in~34, xm23_cpu, 1
instance = comp, \psw_in[4] , psw_in[4], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code~0 , ctrl_unit|cex_code~0, xm23_cpu, 1
instance = comp, \psw_in[1]~40 , psw_in[1]~40, xm23_cpu, 1
instance = comp, \psw_in[1]~45 , psw_in[1]~45, xm23_cpu, 1
instance = comp, \psw_in[1]~42 , psw_in[1]~42, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~0 , arithmetic_logic_unit|Equal4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~1 , arithmetic_logic_unit|Equal4~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~2 , arithmetic_logic_unit|Equal4~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~3 , arithmetic_logic_unit|Equal4~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~4 , arithmetic_logic_unit|Equal4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~0 , arithmetic_logic_unit|Equal0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~2 , arithmetic_logic_unit|Equal0~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~1 , arithmetic_logic_unit|Equal0~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~3 , arithmetic_logic_unit|Equal0~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~4 , arithmetic_logic_unit|Equal0~4, xm23_cpu, 1
instance = comp, \psw_in~67 , psw_in~67, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~1 , arithmetic_logic_unit|Equal8~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~0 , arithmetic_logic_unit|Equal8~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~2 , arithmetic_logic_unit|Equal8~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~6 , arithmetic_logic_unit|Equal8~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~3 , arithmetic_logic_unit|Equal8~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~4 , arithmetic_logic_unit|Equal8~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~5 , arithmetic_logic_unit|Equal8~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~7 , arithmetic_logic_unit|Equal8~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~8 , arithmetic_logic_unit|Equal8~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~0 , arithmetic_logic_unit|Equal2~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~1 , arithmetic_logic_unit|Equal2~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~2 , arithmetic_logic_unit|Equal2~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~3 , arithmetic_logic_unit|Equal2~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~4 , arithmetic_logic_unit|Equal2~4, xm23_cpu, 1
instance = comp, \psw_in~68 , psw_in~68, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~79 , arithmetic_logic_unit|result~79, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~3 , arithmetic_logic_unit|Equal10~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~4 , arithmetic_logic_unit|Equal10~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~5 , arithmetic_logic_unit|Equal10~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~6 , arithmetic_logic_unit|Equal10~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~1 , arithmetic_logic_unit|Equal10~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~0 , arithmetic_logic_unit|Equal10~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~2 , arithmetic_logic_unit|Equal10~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~7 , arithmetic_logic_unit|Equal10~7, xm23_cpu, 1
instance = comp, \psw_in[1]~41 , psw_in[1]~41, xm23_cpu, 1
instance = comp, \psw_in[1]~50 , psw_in[1]~50, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal7~1 , arithmetic_logic_unit|Equal7~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal7~0 , arithmetic_logic_unit|Equal7~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal7~2 , arithmetic_logic_unit|Equal7~2, xm23_cpu, 1
instance = comp, \psw_in[1]~46 , psw_in[1]~46, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~3 , arithmetic_logic_unit|Equal6~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~0 , arithmetic_logic_unit|Equal6~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~1 , arithmetic_logic_unit|Equal6~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~2 , arithmetic_logic_unit|Equal6~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~4 , arithmetic_logic_unit|Equal6~4, xm23_cpu, 1
instance = comp, \psw_in~73 , psw_in~73, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal5~0 , arithmetic_logic_unit|Equal5~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal5~1 , arithmetic_logic_unit|Equal5~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal5~2 , arithmetic_logic_unit|Equal5~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal1~1 , arithmetic_logic_unit|Equal1~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal1~0 , arithmetic_logic_unit|Equal1~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal1~2 , arithmetic_logic_unit|Equal1~2, xm23_cpu, 1
instance = comp, \psw_in~71 , psw_in~71, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal3~0 , arithmetic_logic_unit|Equal3~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal3~1 , arithmetic_logic_unit|Equal3~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal3~2 , arithmetic_logic_unit|Equal3~2, xm23_cpu, 1
instance = comp, \psw_in~72 , psw_in~72, xm23_cpu, 1
instance = comp, \psw_in~74 , psw_in~74, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~2 , arithmetic_logic_unit|Equal15~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~6 , arithmetic_logic_unit|Equal15~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~12 , arithmetic_logic_unit|temp_result~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~2 , arithmetic_logic_unit|temp_result~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~11 , arithmetic_logic_unit|temp_result~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~22 , arithmetic_logic_unit|ShiftLeft0~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~10 , arithmetic_logic_unit|temp_result~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~3 , arithmetic_logic_unit|Equal15~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~4 , arithmetic_logic_unit|Equal15~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~5 , arithmetic_logic_unit|Equal15~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~1 , arithmetic_logic_unit|Equal12~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~0 , arithmetic_logic_unit|Equal12~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~2 , arithmetic_logic_unit|Equal12~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~3 , arithmetic_logic_unit|Equal12~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~4 , arithmetic_logic_unit|Equal12~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~5 , arithmetic_logic_unit|Equal12~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~7 , arithmetic_logic_unit|temp_result~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~7 , arithmetic_logic_unit|Equal14~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~9 , arithmetic_logic_unit|temp_result~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~8 , arithmetic_logic_unit|temp_result~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~8 , arithmetic_logic_unit|Equal14~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~9 , arithmetic_logic_unit|Equal14~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~5 , arithmetic_logic_unit|temp_result~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~6 , arithmetic_logic_unit|temp_result~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~6 , arithmetic_logic_unit|Equal14~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~3 , arithmetic_logic_unit|temp_result~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~2 , arithmetic_logic_unit|Equal14~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~4 , arithmetic_logic_unit|temp_result~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~3 , arithmetic_logic_unit|Equal14~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~1 , arithmetic_logic_unit|temp_result~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~11 , arithmetic_logic_unit|Equal14~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~4 , arithmetic_logic_unit|Equal14~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~5 , arithmetic_logic_unit|Equal14~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~10 , arithmetic_logic_unit|Equal14~10, xm23_cpu, 1
instance = comp, \psw_in~69 , psw_in~69, xm23_cpu, 1
instance = comp, \psw_in~70 , psw_in~70, xm23_cpu, 1
instance = comp, \psw_in~75 , psw_in~75, xm23_cpu, 1
instance = comp, \psw_in~76 , psw_in~76, xm23_cpu, 1
instance = comp, \psw_in[1]~37 , psw_in[1]~37, xm23_cpu, 1
instance = comp, \psw_in~77 , psw_in~77, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal19~1 , arithmetic_logic_unit|Equal19~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal19~2 , arithmetic_logic_unit|Equal19~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~3 , arithmetic_logic_unit|Equal18~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~4 , arithmetic_logic_unit|Equal18~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal19~0 , arithmetic_logic_unit|Equal19~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal19~3 , arithmetic_logic_unit|Equal19~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~0 , arithmetic_logic_unit|Equal17~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~2 , arithmetic_logic_unit|Equal17~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~1 , arithmetic_logic_unit|Equal17~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~3 , arithmetic_logic_unit|Equal17~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~4 , arithmetic_logic_unit|Equal17~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~5 , arithmetic_logic_unit|Equal16~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~4 , arithmetic_logic_unit|Equal16~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~6 , arithmetic_logic_unit|Equal16~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~78 , arithmetic_logic_unit|result~78, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~2 , arithmetic_logic_unit|Equal16~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~1 , arithmetic_logic_unit|Equal16~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~3 , arithmetic_logic_unit|Equal16~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~0 , arithmetic_logic_unit|Equal16~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~7 , arithmetic_logic_unit|Equal16~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~0 , arithmetic_logic_unit|Equal18~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~1 , arithmetic_logic_unit|Equal18~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~2 , arithmetic_logic_unit|Equal18~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~5 , arithmetic_logic_unit|Equal18~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~6 , arithmetic_logic_unit|Equal18~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~7 , arithmetic_logic_unit|Equal18~7, xm23_cpu, 1
instance = comp, \psw_in~65 , psw_in~65, xm23_cpu, 1
instance = comp, \psw_in~66 , psw_in~66, xm23_cpu, 1
instance = comp, \psw_in~78 , psw_in~78, xm23_cpu, 1
instance = comp, \psw_in[1]~57 , psw_in[1]~57, xm23_cpu, 1
instance = comp, \psw_in[1]~58 , psw_in[1]~58, xm23_cpu, 1
instance = comp, \psw_in[1]~59 , psw_in[1]~59, xm23_cpu, 1
instance = comp, \psw_in~79 , psw_in~79, xm23_cpu, 1
instance = comp, \psw_in[1] , psw_in[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code~1 , ctrl_unit|cex_code~1, xm23_cpu, 1
instance = comp, \ID|Mux26~3 , ID|Mux26~3, xm23_cpu, 1
instance = comp, \ID|Equal3~3 , ID|Equal3~3, xm23_cpu, 1
instance = comp, \ID|Mux26~0 , ID|Mux26~0, xm23_cpu, 1
instance = comp, \ID|Mux26~1 , ID|Mux26~1, xm23_cpu, 1
instance = comp, \ID|Mux26~4 , ID|Mux26~4, xm23_cpu, 1
instance = comp, \ID|OP[5] , ID|OP[5], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector0~0 , ctrl_unit|Selector0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~feeder , ctrl_unit|code[0]~feeder, xm23_cpu, 1
instance = comp, \ID|C[0] , ID|C[0], xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~4 , ctrl_unit|code[0]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~1 , ctrl_unit|psw_bus_ctrl~1, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~5 , ctrl_unit|code[3]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0] , ctrl_unit|code[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector3~1 , ctrl_unit|Selector3~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector3~0 , ctrl_unit|Selector3~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector3~2 , ctrl_unit|Selector3~2, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~1 , ctrl_unit|code[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|code[1]~feeder , ctrl_unit|code[1]~feeder, xm23_cpu, 1
instance = comp, \ID|C[1]~feeder , ID|C[1]~feeder, xm23_cpu, 1
instance = comp, \ID|C[1] , ID|C[1], xm23_cpu, 1
instance = comp, \ctrl_unit|code[1] , ctrl_unit|code[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector2~0 , ctrl_unit|Selector2~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector1~0 , ctrl_unit|Selector1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector1~1 , ctrl_unit|Selector1~1, xm23_cpu, 1
instance = comp, \ctrl_unit|code[1]~0 , ctrl_unit|code[1]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~0 , ctrl_unit|Mux0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~feeder , ctrl_unit|code[3]~feeder, xm23_cpu, 1
instance = comp, \ID|C[3]~feeder , ID|C[3]~feeder, xm23_cpu, 1
instance = comp, \ID|C[3] , ID|C[3], xm23_cpu, 1
instance = comp, \ctrl_unit|code[3] , ctrl_unit|code[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector0~1 , ctrl_unit|Selector0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector0~2 , ctrl_unit|Selector0~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector0~3 , ctrl_unit|Selector0~3, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~2 , ctrl_unit|code[3]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector65~0 , ctrl_unit|Selector65~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code_result , ctrl_unit|code_result, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~4 , ctrl_unit|Mux0~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector1~2 , ctrl_unit|Selector1~2, xm23_cpu, 1
instance = comp, \ctrl_unit|code[2]~feeder , ctrl_unit|code[2]~feeder, xm23_cpu, 1
instance = comp, \ID|C[2] , ID|C[2], xm23_cpu, 1
instance = comp, \ctrl_unit|code[2] , ctrl_unit|code[2], xm23_cpu, 1
instance = comp, \ctrl_unit|code[2]~3 , ctrl_unit|code[2]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~1 , ctrl_unit|Mux0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~2 , ctrl_unit|Mux0~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~3 , ctrl_unit|Mux0~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~5 , ctrl_unit|Mux0~5, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~3 , ctrl_unit|sxt_bit_num[3]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~4 , ctrl_unit|sxt_bit_num[3]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~5 , ctrl_unit|sxt_bit_num[3]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bus_ctrl , ctrl_unit|sxt_bus_ctrl, xm23_cpu, 1
instance = comp, \ID|Mux34~0 , ID|Mux34~0, xm23_cpu, 1
instance = comp, \ID|OFF[9] , ID|OFF[9], xm23_cpu, 1
instance = comp, \sxt_in[9]~36 , sxt_in[9]~36, xm23_cpu, 1
instance = comp, \sxt_in[9]~37 , sxt_in[9]~37, xm23_cpu, 1
instance = comp, \sxt_in[9]~38 , sxt_in[9]~38, xm23_cpu, 1
instance = comp, \sxt_in[9]~39 , sxt_in[9]~39, xm23_cpu, 1
instance = comp, \sxt_in[9]~40 , sxt_in[9]~40, xm23_cpu, 1
instance = comp, \sxt_in[9]~41 , sxt_in[9]~41, xm23_cpu, 1
instance = comp, \sxt_ext|out[9]~36 , sxt_ext|out[9]~36, xm23_cpu, 1
instance = comp, \sxt_ext|out[9]~37 , sxt_ext|out[9]~37, xm23_cpu, 1
instance = comp, \reg_file~177 , reg_file~177, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux9~1 , byte_manipulator|Mux9~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux9~2 , byte_manipulator|Mux9~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[9] , byte_manipulator|dst_out[9], xm23_cpu, 1
instance = comp, \reg_file~178 , reg_file~178, xm23_cpu, 1
instance = comp, \reg_file~496 , reg_file~496, xm23_cpu, 1
instance = comp, \reg_file[16][9] , reg_file[16][9], xm23_cpu, 1
instance = comp, \Mux102~0 , Mux102~0, xm23_cpu, 1
instance = comp, \Mux102~1 , Mux102~1, xm23_cpu, 1
instance = comp, \Mux102~7 , Mux102~7, xm23_cpu, 1
instance = comp, \Mux102~8 , Mux102~8, xm23_cpu, 1
instance = comp, \Mux102~4 , Mux102~4, xm23_cpu, 1
instance = comp, \Mux102~5 , Mux102~5, xm23_cpu, 1
instance = comp, \Mux102~2 , Mux102~2, xm23_cpu, 1
instance = comp, \Mux102~3 , Mux102~3, xm23_cpu, 1
instance = comp, \Mux102~6 , Mux102~6, xm23_cpu, 1
instance = comp, \Mux102~9 , Mux102~9, xm23_cpu, 1
instance = comp, \instr_reg[9]~3 , instr_reg[9]~3, xm23_cpu, 1
instance = comp, \instr_reg[9] , instr_reg[9], xm23_cpu, 1
instance = comp, \ID|PRPO , ID|PRPO, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_PRPO~0 , ctrl_unit|cpu_PRPO~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector47~0 , ctrl_unit|Selector47~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector47~1 , ctrl_unit|Selector47~1, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~19 , ctrl_unit|data_bus_ctrl~19, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~20 , ctrl_unit|data_bus_ctrl~20, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~17 , ctrl_unit|data_bus_ctrl~17, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~18 , ctrl_unit|data_bus_ctrl~18, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~22 , ctrl_unit|data_bus_ctrl~22, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[3] , ctrl_unit|data_bus_ctrl[3], xm23_cpu, 1
instance = comp, \reg_file~88 , reg_file~88, xm23_cpu, 1
instance = comp, \reg_file~102 , reg_file~102, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux4~0 , byte_manipulator|Mux4~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux4~1 , byte_manipulator|Mux4~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[2] , byte_manipulator|dst_out[2], xm23_cpu, 1
instance = comp, \reg_file~103 , reg_file~103, xm23_cpu, 1
instance = comp, \reg_file~104 , reg_file~104, xm23_cpu, 1
instance = comp, \reg_file[7][2] , reg_file[7][2], xm23_cpu, 1
instance = comp, \SW[17]~input , SW[17]~input, xm23_cpu, 1
instance = comp, \bkpnt[3] , bkpnt[3], xm23_cpu, 1
instance = comp, \bkpnt[2] , bkpnt[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~0 , ctrl_unit|Equal0~0, xm23_cpu, 1
instance = comp, \bkpnt[1] , bkpnt[1], xm23_cpu, 1
instance = comp, \bkpnt[11] , bkpnt[11], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~1 , ctrl_unit|Equal0~1, xm23_cpu, 1
instance = comp, \bkpnt[0] , bkpnt[0], xm23_cpu, 1
instance = comp, \bkpnt[10] , bkpnt[10], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~3 , ctrl_unit|Equal0~3, xm23_cpu, 1
instance = comp, \bkpnt[14] , bkpnt[14], xm23_cpu, 1
instance = comp, \bkpnt[15] , bkpnt[15], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~2 , ctrl_unit|Equal0~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~4 , ctrl_unit|Equal0~4, xm23_cpu, 1
instance = comp, \bkpnt[12] , bkpnt[12], xm23_cpu, 1
instance = comp, \bkpnt[13] , bkpnt[13], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~5 , ctrl_unit|Equal0~5, xm23_cpu, 1
instance = comp, \bkpnt[6] , bkpnt[6], xm23_cpu, 1
instance = comp, \bkpnt[7] , bkpnt[7], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~7 , ctrl_unit|Equal0~7, xm23_cpu, 1
instance = comp, \bkpnt[9] , bkpnt[9], xm23_cpu, 1
instance = comp, \bkpnt[8] , bkpnt[8], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~8 , ctrl_unit|Equal0~8, xm23_cpu, 1
instance = comp, \bkpnt[4] , bkpnt[4], xm23_cpu, 1
instance = comp, \bkpnt[5] , bkpnt[5], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~6 , ctrl_unit|Equal0~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~9 , ctrl_unit|Equal0~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~10 , ctrl_unit|Equal0~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector140~0 , ctrl_unit|Selector140~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~11 , ctrl_unit|addr_bus_ctrl~11, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~12 , ctrl_unit|addr_bus_ctrl~12, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~13 , ctrl_unit|addr_bus_ctrl~13, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl[0] , ctrl_unit|addr_bus_ctrl[0], xm23_cpu, 1
instance = comp, \mar~14 , mar~14, xm23_cpu, 1
instance = comp, \mar~19 , mar~19, xm23_cpu, 1
instance = comp, \mar~20 , mar~20, xm23_cpu, 1
instance = comp, \ID|SA[0] , ID|SA[0], xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~20 , ctrl_unit|vect_num[2]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num~21 , ctrl_unit|vect_num~21, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[0] , ctrl_unit|vect_num[0], xm23_cpu, 1
instance = comp, \mar~16 , mar~16, xm23_cpu, 1
instance = comp, \mar~17 , mar~17, xm23_cpu, 1
instance = comp, \mar~18 , mar~18, xm23_cpu, 1
instance = comp, \mar~21 , mar~21, xm23_cpu, 1
instance = comp, \mar~22 , mar~22, xm23_cpu, 1
instance = comp, \always4~6 , always4~6, xm23_cpu, 1
instance = comp, \dev_mem[7][4] , dev_mem[7][4], xm23_cpu, 1
instance = comp, \dev_mem~87 , dev_mem~87, xm23_cpu, 1
instance = comp, \reg_file~151 , reg_file~151, xm23_cpu, 1
instance = comp, \reg_file~152 , reg_file~152, xm23_cpu, 1
instance = comp, \reg_file~149 , reg_file~149, xm23_cpu, 1
instance = comp, \reg_file~150 , reg_file~150, xm23_cpu, 1
instance = comp, \reg_file~153 , reg_file~153, xm23_cpu, 1
instance = comp, \reg_file~154 , reg_file~154, xm23_cpu, 1
instance = comp, \reg_file~350 , reg_file~350, xm23_cpu, 1
instance = comp, \reg_file[16][4] , reg_file[16][4], xm23_cpu, 1
instance = comp, \Mux126~0 , Mux126~0, xm23_cpu, 1
instance = comp, \Mux126~1 , Mux126~1, xm23_cpu, 1
instance = comp, \Mux126~2 , Mux126~2, xm23_cpu, 1
instance = comp, \Mux126~3 , Mux126~3, xm23_cpu, 1
instance = comp, \Mux126~4 , Mux126~4, xm23_cpu, 1
instance = comp, \Mux126~5 , Mux126~5, xm23_cpu, 1
instance = comp, \Mux126~6 , Mux126~6, xm23_cpu, 1
instance = comp, \Mux126~7 , Mux126~7, xm23_cpu, 1
instance = comp, \Mux126~8 , Mux126~8, xm23_cpu, 1
instance = comp, \Mux126~9 , Mux126~9, xm23_cpu, 1
instance = comp, \instr_reg[4]~10 , instr_reg[4]~10, xm23_cpu, 1
instance = comp, \instr_reg[4]~feeder , instr_reg[4]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[4] , instr_reg[4], xm23_cpu, 1
instance = comp, \ID|PR[2]~0 , ID|PR[2]~0, xm23_cpu, 1
instance = comp, \ID|PR[2] , ID|PR[2], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~12 , ctrl_unit|psw~12, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[7] , ctrl_unit|psw[7], xm23_cpu, 1
instance = comp, \ctrl_unit|svc_inst~3 , ctrl_unit|svc_inst~3, xm23_cpu, 1
instance = comp, \ctrl_unit|svc_inst , ctrl_unit|svc_inst, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|svc_in_prog~0 , ctrl_unit|iv_ent|svc_in_prog~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|svc_in_prog , ctrl_unit|iv_ent|svc_in_prog, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|always0~0 , ctrl_unit|iv_ent|always0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|always0~1 , ctrl_unit|iv_ent|always0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux1~0 , ctrl_unit|iv_ent|Mux1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux0~1 , ctrl_unit|iv_ent|Mux0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~6 , ctrl_unit|Selector46~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector78~2 , ctrl_unit|Selector78~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector152~0 , ctrl_unit|Selector152~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector152~1 , ctrl_unit|Selector152~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~11 , ctrl_unit|Selector49~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~12 , ctrl_unit|Selector49~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~6 , ctrl_unit|Selector49~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~7 , ctrl_unit|Selector49~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~8 , ctrl_unit|Selector49~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~9 , ctrl_unit|Selector49~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~4 , ctrl_unit|Selector49~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~5 , ctrl_unit|Selector49~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~10 , ctrl_unit|Selector49~10, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~27 , ctrl_unit|data_bus_ctrl~27, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~28 , ctrl_unit|data_bus_ctrl~28, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[1] , ctrl_unit|data_bus_ctrl[1], xm23_cpu, 1
instance = comp, \word_rf_mdr~0 , word_rf_mdr~0, xm23_cpu, 1
instance = comp, \word_rf_mdr~1 , word_rf_mdr~1, xm23_cpu, 1
instance = comp, \reg_file~220 , reg_file~220, xm23_cpu, 1
instance = comp, \reg_file~221 , reg_file~221, xm23_cpu, 1
instance = comp, \reg_file[16][0] , reg_file[16][0], xm23_cpu, 1
instance = comp, \Mux109~2 , Mux109~2, xm23_cpu, 1
instance = comp, \Mux109~3 , Mux109~3, xm23_cpu, 1
instance = comp, \Mux109~4 , Mux109~4, xm23_cpu, 1
instance = comp, \Mux109~5 , Mux109~5, xm23_cpu, 1
instance = comp, \Mux109~6 , Mux109~6, xm23_cpu, 1
instance = comp, \Mux109~7 , Mux109~7, xm23_cpu, 1
instance = comp, \Mux109~8 , Mux109~8, xm23_cpu, 1
instance = comp, \Mux109~0 , Mux109~0, xm23_cpu, 1
instance = comp, \Mux109~1 , Mux109~1, xm23_cpu, 1
instance = comp, \Mux109~9 , Mux109~9, xm23_cpu, 1
instance = comp, \instr_reg[0]~13 , instr_reg[0]~13, xm23_cpu, 1
instance = comp, \instr_reg[0]~feeder , instr_reg[0]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[0] , instr_reg[0], xm23_cpu, 1
instance = comp, \ID|DST[0]~feeder , ID|DST[0]~feeder, xm23_cpu, 1
instance = comp, \ID|DST[0] , ID|DST[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector115~1 , ctrl_unit|Selector115~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector115~2 , ctrl_unit|Selector115~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector115 , ctrl_unit|Selector115, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0] , ctrl_unit|dbus_rnum_dst[0], xm23_cpu, 1
instance = comp, \Decoder0~8 , Decoder0~8, xm23_cpu, 1
instance = comp, \reg_file~488 , reg_file~488, xm23_cpu, 1
instance = comp, \reg_file~489 , reg_file~489, xm23_cpu, 1
instance = comp, \reg_file[16][11] , reg_file[16][11], xm23_cpu, 1
instance = comp, \Mux100~4 , Mux100~4, xm23_cpu, 1
instance = comp, \Mux100~5 , Mux100~5, xm23_cpu, 1
instance = comp, \Mux100~2 , Mux100~2, xm23_cpu, 1
instance = comp, \Mux100~3 , Mux100~3, xm23_cpu, 1
instance = comp, \Mux100~6 , Mux100~6, xm23_cpu, 1
instance = comp, \Mux100~7 , Mux100~7, xm23_cpu, 1
instance = comp, \Mux100~8 , Mux100~8, xm23_cpu, 1
instance = comp, \Mux100~0 , Mux100~0, xm23_cpu, 1
instance = comp, \Mux100~1 , Mux100~1, xm23_cpu, 1
instance = comp, \Mux100~9 , Mux100~9, xm23_cpu, 1
instance = comp, \instr_reg[11]~5 , instr_reg[11]~5, xm23_cpu, 1
instance = comp, \instr_reg[11] , instr_reg[11], xm23_cpu, 1
instance = comp, \ID|Mux30~0 , ID|Mux30~0, xm23_cpu, 1
instance = comp, \ID|Mux30~3 , ID|Mux30~3, xm23_cpu, 1
instance = comp, \ID|Mux30~4 , ID|Mux30~4, xm23_cpu, 1
instance = comp, \ID|Mux30~1 , ID|Mux30~1, xm23_cpu, 1
instance = comp, \ID|Mux30~2 , ID|Mux30~2, xm23_cpu, 1
instance = comp, \ID|Mux30~5 , ID|Mux30~5, xm23_cpu, 1
instance = comp, \ID|Mux30~6 , ID|Mux30~6, xm23_cpu, 1
instance = comp, \ID|Mux30~7 , ID|Mux30~7, xm23_cpu, 1
instance = comp, \ID|Mux30~8 , ID|Mux30~8, xm23_cpu, 1
instance = comp, \ID|OP[0] , ID|OP[0], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[0]~2 , ctrl_unit|iv_ent|inst_type[0]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[0]~3 , ctrl_unit|iv_ent|inst_type[0]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[0] , ctrl_unit|iv_ent|inst_type[0], xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~0 , ctrl_unit|cpu_OP~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~1 , ctrl_unit|cpu_OP~1, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~14 , ctrl_unit|vect_num[2]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~9 , ctrl_unit|dbus_rnum_dst[4]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~10 , ctrl_unit|dbus_rnum_dst[4]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~11 , ctrl_unit|dbus_rnum_dst[4]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector112~1 , ctrl_unit|Selector112~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector112~2 , ctrl_unit|Selector112~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[3] , ctrl_unit|dbus_rnum_dst[3], xm23_cpu, 1
instance = comp, \reg_file~258 , reg_file~258, xm23_cpu, 1
instance = comp, \reg_file~276 , reg_file~276, xm23_cpu, 1
instance = comp, \reg_file[6][13] , reg_file[6][13], xm23_cpu, 1
instance = comp, \Mux98~0 , Mux98~0, xm23_cpu, 1
instance = comp, \Mux98~1 , Mux98~1, xm23_cpu, 1
instance = comp, \Mux98~2 , Mux98~2, xm23_cpu, 1
instance = comp, \Mux98~3 , Mux98~3, xm23_cpu, 1
instance = comp, \Mux98~4 , Mux98~4, xm23_cpu, 1
instance = comp, \Mux98~5 , Mux98~5, xm23_cpu, 1
instance = comp, \Mux98~6 , Mux98~6, xm23_cpu, 1
instance = comp, \Mux98~7 , Mux98~7, xm23_cpu, 1
instance = comp, \Mux98~8 , Mux98~8, xm23_cpu, 1
instance = comp, \Mux98~9 , Mux98~9, xm23_cpu, 1
instance = comp, \instr_reg[13]~7 , instr_reg[13]~7, xm23_cpu, 1
instance = comp, \instr_reg[13] , instr_reg[13], xm23_cpu, 1
instance = comp, \ID|Decoder3~0 , ID|Decoder3~0, xm23_cpu, 1
instance = comp, \ID|F[0]~2 , ID|F[0]~2, xm23_cpu, 1
instance = comp, \ID|OP~0 , ID|OP~0, xm23_cpu, 1
instance = comp, \ID|OP~1 , ID|OP~1, xm23_cpu, 1
instance = comp, \ID|OP~2 , ID|OP~2, xm23_cpu, 1
instance = comp, \ID|OP~3 , ID|OP~3, xm23_cpu, 1
instance = comp, \ID|OP~4 , ID|OP~4, xm23_cpu, 1
instance = comp, \ID|OP[4] , ID|OP[4], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[4]~8 , ctrl_unit|iv_ent|inst_type[4]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[4]~7 , ctrl_unit|iv_ent|inst_type[4]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[4]~9 , ctrl_unit|iv_ent|inst_type[4]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[4] , ctrl_unit|iv_ent|inst_type[4], xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~8 , ctrl_unit|cpu_OP~8, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~9 , ctrl_unit|cpu_OP~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector162~0 , ctrl_unit|Selector162~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~38 , ctrl_unit|dbus_rnum_src[3]~38, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~39 , ctrl_unit|dbus_rnum_src[3]~39, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~26 , ctrl_unit|dbus_rnum_src[3]~26, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector162~1 , ctrl_unit|Selector162~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector161~0 , ctrl_unit|Selector161~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4] , ctrl_unit|dbus_rnum_src[4], xm23_cpu, 1
instance = comp, \Mux107~7 , Mux107~7, xm23_cpu, 1
instance = comp, \Mux107~8 , Mux107~8, xm23_cpu, 1
instance = comp, \Mux107~0 , Mux107~0, xm23_cpu, 1
instance = comp, \Mux107~1 , Mux107~1, xm23_cpu, 1
instance = comp, \Mux107~4 , Mux107~4, xm23_cpu, 1
instance = comp, \Mux107~5 , Mux107~5, xm23_cpu, 1
instance = comp, \Mux107~2 , Mux107~2, xm23_cpu, 1
instance = comp, \Mux107~3 , Mux107~3, xm23_cpu, 1
instance = comp, \Mux107~6 , Mux107~6, xm23_cpu, 1
instance = comp, \Mux107~9 , Mux107~9, xm23_cpu, 1
instance = comp, \instr_reg[2]~11 , instr_reg[2]~11, xm23_cpu, 1
instance = comp, \instr_reg[2] , instr_reg[2], xm23_cpu, 1
instance = comp, \ID|PSWb[2]~feeder , ID|PSWb[2]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[2] , ID|PSWb[2], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~9 , ctrl_unit|psw~9, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[2] , ctrl_unit|psw[2], xm23_cpu, 1
instance = comp, \psw_in~35 , psw_in~35, xm23_cpu, 1
instance = comp, \psw_in~36 , psw_in~36, xm23_cpu, 1
instance = comp, \psw_in~47 , psw_in~47, xm23_cpu, 1
instance = comp, \psw_in~48 , psw_in~48, xm23_cpu, 1
instance = comp, \psw_in~49 , psw_in~49, xm23_cpu, 1
instance = comp, \psw_in~51 , psw_in~51, xm23_cpu, 1
instance = comp, \psw_in~52 , psw_in~52, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~99 , arithmetic_logic_unit|result~99, xm23_cpu, 1
instance = comp, \psw_in~43 , psw_in~43, xm23_cpu, 1
instance = comp, \psw_in~44 , psw_in~44, xm23_cpu, 1
instance = comp, \psw_in~53 , psw_in~53, xm23_cpu, 1
instance = comp, \psw_in~38 , psw_in~38, xm23_cpu, 1
instance = comp, \psw_in~39 , psw_in~39, xm23_cpu, 1
instance = comp, \psw_in~54 , psw_in~54, xm23_cpu, 1
instance = comp, \psw_in~55 , psw_in~55, xm23_cpu, 1
instance = comp, \psw_in~56 , psw_in~56, xm23_cpu, 1
instance = comp, \psw_in~60 , psw_in~60, xm23_cpu, 1
instance = comp, \psw_in[2] , psw_in[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code~2 , ctrl_unit|cex_code~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~4 , ctrl_unit|Mux1~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~2 , ctrl_unit|Mux1~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~1 , ctrl_unit|Mux1~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~3 , ctrl_unit|Mux1~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~0 , ctrl_unit|Mux1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~5 , ctrl_unit|Mux1~5, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~26 , ctrl_unit|cex_state~26, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[6] , ctrl_unit|cex_state[6], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~25 , ctrl_unit|cex_state~25, xm23_cpu, 1
instance = comp, \ctrl_unit|LessThan2~0 , ctrl_unit|LessThan2~0, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~6 , ctrl_unit|always1~6, xm23_cpu, 1
instance = comp, \ctrl_unit|ID_en~0 , ctrl_unit|ID_en~0, xm23_cpu, 1
instance = comp, \ctrl_unit|ID_en , ctrl_unit|ID_en, xm23_cpu, 1
instance = comp, \ctrl_unit|ID_en~clkctrl , ctrl_unit|ID_en~clkctrl, xm23_cpu, 1
instance = comp, \ID|Mux27~8 , ID|Mux27~8, xm23_cpu, 1
instance = comp, \ID|Mux27~7 , ID|Mux27~7, xm23_cpu, 1
instance = comp, \ID|Mux27~13 , ID|Mux27~13, xm23_cpu, 1
instance = comp, \ID|Mux27~9 , ID|Mux27~9, xm23_cpu, 1
instance = comp, \ID|Mux27~5 , ID|Mux27~5, xm23_cpu, 1
instance = comp, \ID|Mux27~4 , ID|Mux27~4, xm23_cpu, 1
instance = comp, \ID|Mux27~6 , ID|Mux27~6, xm23_cpu, 1
instance = comp, \ID|Mux27~14 , ID|Mux27~14, xm23_cpu, 1
instance = comp, \ID|Mux27~10 , ID|Mux27~10, xm23_cpu, 1
instance = comp, \ID|Mux27~11 , ID|Mux27~11, xm23_cpu, 1
instance = comp, \ID|Mux27~12 , ID|Mux27~12, xm23_cpu, 1
instance = comp, \ID|OP[3] , ID|OP[3], xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~7 , ctrl_unit|cpu_OP~7, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~3 , ctrl_unit|psw_bus_ctrl~3, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~4 , ctrl_unit|psw_bus_ctrl~4, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl[0] , ctrl_unit|psw_bus_ctrl[0], xm23_cpu, 1
instance = comp, \psw_in[3]~0 , psw_in[3]~0, xm23_cpu, 1
instance = comp, \psw_in[3] , psw_in[3], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~2 , ctrl_unit|psw~2, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT~1 , ctrl_unit|DBL_FLT~1, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT~3 , ctrl_unit|DBL_FLT~3, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT~4 , ctrl_unit|DBL_FLT~4, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT~5 , ctrl_unit|DBL_FLT~5, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT , ctrl_unit|DBL_FLT, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~2 , ctrl_unit|always1~2, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~3 , ctrl_unit|always1~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~9 , ctrl_unit|Selector101~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~10 , ctrl_unit|Selector101~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~1 , ctrl_unit|Selector101~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~3 , ctrl_unit|Selector101~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~4 , ctrl_unit|Selector101~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~5 , ctrl_unit|Selector101~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~0 , ctrl_unit|Selector101~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~6 , ctrl_unit|Selector101~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~7 , ctrl_unit|Selector101~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~8 , ctrl_unit|Selector101~8, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst~0 , ctrl_unit|cpucycle_rst~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst , ctrl_unit|cpucycle_rst, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt~1 , ctrl_unit|iv_cnt~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt[0] , ctrl_unit|iv_cnt[0], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt~0 , ctrl_unit|iv_cnt~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt[1] , ctrl_unit|iv_cnt[1], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt~3 , ctrl_unit|iv_cnt~3, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt[2] , ctrl_unit|iv_cnt[2], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux6~0 , ctrl_unit|iv_ent|Mux6~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|call_pri_flt~0 , ctrl_unit|iv_ent|call_pri_flt~0, xm23_cpu, 1
instance = comp, \ctrl_unit|pri_flt_called~0 , ctrl_unit|pri_flt_called~0, xm23_cpu, 1
instance = comp, \ctrl_unit|pri_flt_called , ctrl_unit|pri_flt_called, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num~12 , ctrl_unit|vect_num~12, xm23_cpu, 1
instance = comp, \ctrl_unit|in_fault~2 , ctrl_unit|in_fault~2, xm23_cpu, 1
instance = comp, \ctrl_unit|in_fault~0 , ctrl_unit|in_fault~0, xm23_cpu, 1
instance = comp, \ctrl_unit|in_fault~1 , ctrl_unit|in_fault~1, xm23_cpu, 1
instance = comp, \ctrl_unit|in_fault~3 , ctrl_unit|in_fault~3, xm23_cpu, 1
instance = comp, \ctrl_unit|in_fault~4 , ctrl_unit|in_fault~4, xm23_cpu, 1
instance = comp, \ctrl_unit|in_fault , ctrl_unit|in_fault, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[2]~6 , ctrl_unit|iv_ent|inst_type[2]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[5] , ctrl_unit|iv_ent|inst_type[5], xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~10 , ctrl_unit|cpu_OP~10, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~11 , ctrl_unit|cpu_OP~11, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[5]~feeder , ctrl_unit|cpu_OP[5]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[5] , ctrl_unit|cpu_OP[5], xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~29 , ctrl_unit|data_bus_ctrl~29, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~31 , ctrl_unit|data_bus_ctrl~31, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~32 , ctrl_unit|data_bus_ctrl~32, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~30 , ctrl_unit|data_bus_ctrl~30, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~33 , ctrl_unit|data_bus_ctrl~33, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~34 , ctrl_unit|data_bus_ctrl~34, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~24 , ctrl_unit|Selector46~24, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~22 , ctrl_unit|Selector46~22, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~12 , ctrl_unit|Selector46~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~23 , ctrl_unit|Selector46~23, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector44~2 , ctrl_unit|Selector44~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~18 , ctrl_unit|Selector46~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~19 , ctrl_unit|Selector46~19, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~25 , ctrl_unit|Selector46~25, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~20 , ctrl_unit|Selector46~20, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~21 , ctrl_unit|Selector46~21, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~16 , ctrl_unit|Selector46~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector44~3 , ctrl_unit|Selector44~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~17 , ctrl_unit|Selector46~17, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~13 , ctrl_unit|Selector46~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~14 , ctrl_unit|Selector46~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~15 , ctrl_unit|Selector46~15, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector44~0 , ctrl_unit|Selector44~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector44~1 , ctrl_unit|Selector44~1, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~35 , ctrl_unit|data_bus_ctrl~35, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~36 , ctrl_unit|data_bus_ctrl~36, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[6] , ctrl_unit|data_bus_ctrl[6], xm23_cpu, 1
instance = comp, \byte_rf_mdr~0 , byte_rf_mdr~0, xm23_cpu, 1
instance = comp, \Mux143~0 , Mux143~0, xm23_cpu, 1
instance = comp, \Mux135~3 , Mux135~3, xm23_cpu, 1
instance = comp, \Mux135~0 , Mux135~0, xm23_cpu, 1
instance = comp, \Mux135~2 , Mux135~2, xm23_cpu, 1
instance = comp, \Mux135~1 , Mux135~1, xm23_cpu, 1
instance = comp, \Mux143~1 , Mux143~1, xm23_cpu, 1
instance = comp, \Mux143~2 , Mux143~2, xm23_cpu, 1
instance = comp, \Mux143~3 , Mux143~3, xm23_cpu, 1
instance = comp, \reg_file[7][0]~0 , reg_file[7][0]~0, xm23_cpu, 1
instance = comp, \reg_file[7][0]~feeder , reg_file[7][0]~feeder, xm23_cpu, 1
instance = comp, \reg_file[7][0] , reg_file[7][0], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_return~0 , ctrl_unit|iv_return~0, xm23_cpu, 1
instance = comp, \ctrl_unit|brkpnt_set~0 , ctrl_unit|brkpnt_set~0, xm23_cpu, 1
instance = comp, \ctrl_unit|brkpnt_set , ctrl_unit|brkpnt_set, xm23_cpu, 1
instance = comp, \ctrl_unit|step~0 , ctrl_unit|step~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0001~0 , ctrl_unit|cpucycle.0001~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0001 , ctrl_unit|cpucycle.0001, xm23_cpu, 1
instance = comp, \ID|FLTo~0 , ID|FLTo~0, xm23_cpu, 1
instance = comp, \ID|FLTo , ID|FLTo, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~5 , ctrl_unit|iv_enter~5, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~11 , ctrl_unit|vect_num[2]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~6 , ctrl_unit|iv_enter~6, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~7 , ctrl_unit|iv_enter~7, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~4 , ctrl_unit|iv_enter~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~8 , ctrl_unit|iv_enter~8, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter , ctrl_unit|iv_enter, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|operands~0 , ctrl_unit|iv_ent|operands~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[2] , ctrl_unit|iv_ent|inst_type[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~4 , ctrl_unit|cpu_OP~4, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~5 , ctrl_unit|cpu_OP~5, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr19~1 , ctrl_unit|WideOr19~1, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~4 , ctrl_unit|addr_bus_ctrl~4, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~5 , ctrl_unit|addr_bus_ctrl~5, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl[3] , ctrl_unit|addr_bus_ctrl[3], xm23_cpu, 1
instance = comp, \Equal5~0 , Equal5~0, xm23_cpu, 1
instance = comp, \mar~34 , mar~34, xm23_cpu, 1
instance = comp, \mar~35 , mar~35, xm23_cpu, 1
instance = comp, \mar~31 , mar~31, xm23_cpu, 1
instance = comp, \mar~32 , mar~32, xm23_cpu, 1
instance = comp, \ID|SA[1]~feeder , ID|SA[1]~feeder, xm23_cpu, 1
instance = comp, \ID|SA[1] , ID|SA[1], xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num~23 , ctrl_unit|vect_num~23, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[1] , ctrl_unit|vect_num[1], xm23_cpu, 1
instance = comp, \mar~33 , mar~33, xm23_cpu, 1
instance = comp, \mar~36 , mar~36, xm23_cpu, 1
instance = comp, \mar~37 , mar~37, xm23_cpu, 1
instance = comp, \Mux128~5 , Mux128~5, xm23_cpu, 1
instance = comp, \Mux128~2 , Mux128~2, xm23_cpu, 1
instance = comp, \Mux128~3 , Mux128~3, xm23_cpu, 1
instance = comp, \Mux128~0 , Mux128~0, xm23_cpu, 1
instance = comp, \Mux128~1 , Mux128~1, xm23_cpu, 1
instance = comp, \Mux128~4 , Mux128~4, xm23_cpu, 1
instance = comp, \reg_file[7][15]~7 , reg_file[7][15]~7, xm23_cpu, 1
instance = comp, \reg_file[7][15] , reg_file[7][15], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal1~3 , ctrl_unit|Equal1~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal1~0 , ctrl_unit|Equal1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal1~1 , ctrl_unit|Equal1~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal1~2 , ctrl_unit|Equal1~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal1~4 , ctrl_unit|Equal1~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_return~1 , ctrl_unit|iv_return~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_return , ctrl_unit|iv_return, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~0 , ctrl_unit|always1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~3 , ctrl_unit|cpu_OP~3, xm23_cpu, 1
instance = comp, \ID|PSWb[1]~feeder , ID|PSWb[1]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[1] , ID|PSWb[1], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~8 , ctrl_unit|psw~8, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[1] , ctrl_unit|psw[1], xm23_cpu, 1
instance = comp, \data_viewer|data[1]~11 , data_viewer|data[1]~11, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~12 , data_viewer|data[1]~12, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~18 , data_viewer|data[1]~18, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~19 , data_viewer|data[1]~19, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~13 , data_viewer|data[1]~13, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~14 , data_viewer|data[1]~14, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~15 , data_viewer|data[1]~15, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~16 , data_viewer|data[1]~16, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~17 , data_viewer|data[1]~17, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~20 , data_viewer|data[1]~20, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~21 , data_viewer|data[1]~21, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~22 , data_viewer|data[1]~22, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~23 , data_viewer|data[1]~23, xm23_cpu, 1
instance = comp, \LessThan0~0 , LessThan0~0, xm23_cpu, 1
instance = comp, \LessThan0~1 , LessThan0~1, xm23_cpu, 1
instance = comp, \LessThan0~2 , LessThan0~2, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~26 , data_viewer|data[7]~26, xm23_cpu, 1
instance = comp, \dev_mem[3][1] , dev_mem[3][1], xm23_cpu, 1
instance = comp, \data_viewer|data[1]~24 , data_viewer|data[1]~24, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~25 , data_viewer|data[1]~25, xm23_cpu, 1
instance = comp, \LessThan0~3 , LessThan0~3, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~27 , data_viewer|data[7]~27, xm23_cpu, 1
instance = comp, \data_viewer|Equal2~0 , data_viewer|Equal2~0, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~28 , data_viewer|data[7]~28, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~29 , data_viewer|data[1]~29, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~30 , data_viewer|data[1]~30, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~31 , data_viewer|data[1]~31, xm23_cpu, 1
instance = comp, \data_viewer|view_mode[1] , data_viewer|view_mode[1], xm23_cpu, 1
instance = comp, \data_viewer|data[0]~10 , data_viewer|data[0]~10, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~10clkctrl , data_viewer|data[0]~10clkctrl, xm23_cpu, 1
instance = comp, \data_viewer|data[1] , data_viewer|data[1], xm23_cpu, 1
instance = comp, \data_viewer|data[2]~34 , data_viewer|data[2]~34, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~35 , data_viewer|data[2]~35, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~36 , data_viewer|data[2]~36, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~37 , data_viewer|data[2]~37, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~38 , data_viewer|data[2]~38, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~39 , data_viewer|data[2]~39, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~40 , data_viewer|data[2]~40, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~32 , data_viewer|data[2]~32, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~33 , data_viewer|data[2]~33, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~41 , data_viewer|data[2]~41, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~42 , data_viewer|data[2]~42, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~43 , data_viewer|data[2]~43, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~44 , data_viewer|data[2]~44, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~45 , data_viewer|data[2]~45, xm23_cpu, 1
instance = comp, \dev_mem[3][2] , dev_mem[3][2], xm23_cpu, 1
instance = comp, \data_viewer|data[2]~46 , data_viewer|data[2]~46, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~47 , data_viewer|data[2]~47, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~48 , data_viewer|data[2]~48, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~49 , data_viewer|data[2]~49, xm23_cpu, 1
instance = comp, \data_viewer|data[2] , data_viewer|data[2], xm23_cpu, 1
instance = comp, \Mux31~0 , Mux31~0, xm23_cpu, 1
instance = comp, \Mux31~1 , Mux31~1, xm23_cpu, 1
instance = comp, \Mux31~4 , Mux31~4, xm23_cpu, 1
instance = comp, \Mux31~5 , Mux31~5, xm23_cpu, 1
instance = comp, \Mux31~2 , Mux31~2, xm23_cpu, 1
instance = comp, \Mux31~3 , Mux31~3, xm23_cpu, 1
instance = comp, \Mux31~6 , Mux31~6, xm23_cpu, 1
instance = comp, \Mux31~7 , Mux31~7, xm23_cpu, 1
instance = comp, \Mux31~8 , Mux31~8, xm23_cpu, 1
instance = comp, \Mux31~9 , Mux31~9, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~8 , data_viewer|data[0]~8, xm23_cpu, 1
instance = comp, \dev_mem[9][0]~feeder , dev_mem[9][0]~feeder, xm23_cpu, 1
instance = comp, \dev_mem[9][0] , dev_mem[9][0], xm23_cpu, 1
instance = comp, \data_viewer|data[0]~0 , data_viewer|data[0]~0, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~1 , data_viewer|data[0]~1, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~2 , data_viewer|data[0]~2, xm23_cpu, 1
instance = comp, \dev_mem[3][0] , dev_mem[3][0], xm23_cpu, 1
instance = comp, \data_viewer|data[0]~3 , data_viewer|data[0]~3, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~4 , data_viewer|data[0]~4, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~5 , data_viewer|data[0]~5, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~6 , data_viewer|data[0]~6, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~7 , data_viewer|data[0]~7, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~9 , data_viewer|data[0]~9, xm23_cpu, 1
instance = comp, \data_viewer|data[0] , data_viewer|data[0], xm23_cpu, 1
instance = comp, \data_viewer|data[3]~57 , data_viewer|data[3]~57, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~58 , data_viewer|data[3]~58, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~50 , data_viewer|data[3]~50, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~51 , data_viewer|data[3]~51, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~52 , data_viewer|data[3]~52, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~53 , data_viewer|data[3]~53, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~54 , data_viewer|data[3]~54, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~55 , data_viewer|data[3]~55, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~56 , data_viewer|data[3]~56, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~59 , data_viewer|data[3]~59, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~60 , data_viewer|data[3]~60, xm23_cpu, 1
instance = comp, \dev_mem[3][3] , dev_mem[3][3], xm23_cpu, 1
instance = comp, \data_viewer|data[3]~63 , data_viewer|data[3]~63, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~64 , data_viewer|data[3]~64, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~65 , data_viewer|data[3]~65, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~61 , data_viewer|data[3]~61, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~62 , data_viewer|data[3]~62, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~66 , data_viewer|data[3]~66, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~67 , data_viewer|data[3]~67, xm23_cpu, 1
instance = comp, \data_viewer|data[3] , data_viewer|data[3], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr6~0 , data_viewer|decode1|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[0] , data_viewer|decode1|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr5~0 , data_viewer|decode1|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[1] , data_viewer|decode1|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr4~0 , data_viewer|decode1|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[2] , data_viewer|decode1|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr3~0 , data_viewer|decode1|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[3] , data_viewer|decode1|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr2~0 , data_viewer|decode1|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[4] , data_viewer|decode1|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr1~0 , data_viewer|decode1|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[5] , data_viewer|decode1|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr0~0 , data_viewer|decode1|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[6] , data_viewer|decode1|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|data[7]~129 , data_viewer|data[7]~129, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~130 , data_viewer|data[7]~130, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~122 , data_viewer|data[7]~122, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~123 , data_viewer|data[7]~123, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~124 , data_viewer|data[7]~124, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~125 , data_viewer|data[7]~125, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~126 , data_viewer|data[7]~126, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~127 , data_viewer|data[7]~127, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~128 , data_viewer|data[7]~128, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~131 , data_viewer|data[7]~131, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~132 , data_viewer|data[7]~132, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~133 , data_viewer|data[7]~133, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~134 , data_viewer|data[7]~134, xm23_cpu, 1
instance = comp, \dev_mem[3][7] , dev_mem[3][7], xm23_cpu, 1
instance = comp, \data_viewer|data[7]~135 , data_viewer|data[7]~135, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~136 , data_viewer|data[7]~136, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~137 , data_viewer|data[7]~137, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~138 , data_viewer|data[7]~138, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~139 , data_viewer|data[7]~139, xm23_cpu, 1
instance = comp, \data_viewer|data[7] , data_viewer|data[7], xm23_cpu, 1
instance = comp, \dev_mem[3][6] , dev_mem[3][6], xm23_cpu, 1
instance = comp, \data_viewer|data[6]~117 , data_viewer|data[6]~117, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~118 , data_viewer|data[6]~118, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~115 , data_viewer|data[6]~115, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~116 , data_viewer|data[6]~116, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~119 , data_viewer|data[6]~119, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~120 , data_viewer|data[6]~120, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~104 , data_viewer|data[6]~104, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~105 , data_viewer|data[6]~105, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~106 , data_viewer|data[6]~106, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~107 , data_viewer|data[6]~107, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~108 , data_viewer|data[6]~108, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~109 , data_viewer|data[6]~109, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~110 , data_viewer|data[6]~110, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~111 , data_viewer|data[6]~111, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~112 , data_viewer|data[6]~112, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~113 , data_viewer|data[6]~113, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~114 , data_viewer|data[6]~114, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~121 , data_viewer|data[6]~121, xm23_cpu, 1
instance = comp, \data_viewer|data[6] , data_viewer|data[6], xm23_cpu, 1
instance = comp, \data_viewer|data[4]~75 , data_viewer|data[4]~75, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~76 , data_viewer|data[4]~76, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~72 , data_viewer|data[4]~72, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~73 , data_viewer|data[4]~73, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~70 , data_viewer|data[4]~70, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~71 , data_viewer|data[4]~71, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~74 , data_viewer|data[4]~74, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~68 , data_viewer|data[4]~68, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~69 , data_viewer|data[4]~69, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~77 , data_viewer|data[4]~77, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~78 , data_viewer|data[4]~78, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~83 , data_viewer|data[4]~83, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~79 , data_viewer|data[4]~79, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~80 , data_viewer|data[4]~80, xm23_cpu, 1
instance = comp, \dev_mem[3][4] , dev_mem[3][4], xm23_cpu, 1
instance = comp, \data_viewer|data[4]~81 , data_viewer|data[4]~81, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~82 , data_viewer|data[4]~82, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~84 , data_viewer|data[4]~84, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~85 , data_viewer|data[4]~85, xm23_cpu, 1
instance = comp, \data_viewer|data[4] , data_viewer|data[4], xm23_cpu, 1
instance = comp, \data_viewer|data[5]~93 , data_viewer|data[5]~93, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~94 , data_viewer|data[5]~94, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~88 , data_viewer|data[5]~88, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~89 , data_viewer|data[5]~89, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~90 , data_viewer|data[5]~90, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~91 , data_viewer|data[5]~91, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~92 , data_viewer|data[5]~92, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~86 , data_viewer|data[5]~86, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~87 , data_viewer|data[5]~87, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~95 , data_viewer|data[5]~95, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~96 , data_viewer|data[5]~96, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~101 , data_viewer|data[5]~101, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~97 , data_viewer|data[5]~97, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~98 , data_viewer|data[5]~98, xm23_cpu, 1
instance = comp, \dev_mem[3][5] , dev_mem[3][5], xm23_cpu, 1
instance = comp, \data_viewer|data[5]~99 , data_viewer|data[5]~99, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~100 , data_viewer|data[5]~100, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~102 , data_viewer|data[5]~102, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~103 , data_viewer|data[5]~103, xm23_cpu, 1
instance = comp, \data_viewer|data[5] , data_viewer|data[5], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr6~0 , data_viewer|decode2|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[0] , data_viewer|decode2|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr5~0 , data_viewer|decode2|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[1] , data_viewer|decode2|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr4~0 , data_viewer|decode2|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[2] , data_viewer|decode2|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr3~0 , data_viewer|decode2|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[3] , data_viewer|decode2|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr2~0 , data_viewer|decode2|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[4] , data_viewer|decode2|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr1~0 , data_viewer|decode2|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[5] , data_viewer|decode2|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr0~0 , data_viewer|decode2|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[6] , data_viewer|decode2|HEX0[6], xm23_cpu, 1
instance = comp, \Add0~2 , Add0~2, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~161 , data_viewer|data[12]~161, xm23_cpu, 1
instance = comp, \Add0~1 , Add0~1, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~159 , data_viewer|data[9]~159, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~160 , data_viewer|data[9]~160, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~141 , data_viewer|data[12]~141, xm23_cpu, 1
instance = comp, \Add0~0 , Add0~0, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~162 , data_viewer|data[12]~162, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~163 , data_viewer|data[12]~163, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~164 , data_viewer|data[9]~164, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~157 , data_viewer|data[9]~157, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~158 , data_viewer|data[9]~158, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~165 , data_viewer|data[9]~165, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~146 , data_viewer|data[9]~146, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~147 , data_viewer|data[9]~147, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~153 , data_viewer|data[9]~153, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~154 , data_viewer|data[9]~154, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~150 , data_viewer|data[9]~150, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~151 , data_viewer|data[9]~151, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~148 , data_viewer|data[9]~148, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~149 , data_viewer|data[9]~149, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~152 , data_viewer|data[9]~152, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~155 , data_viewer|data[9]~155, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~156 , data_viewer|data[9]~156, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~166 , data_viewer|data[9]~166, xm23_cpu, 1
instance = comp, \data_viewer|data[9] , data_viewer|data[9], xm23_cpu, 1
instance = comp, \data_viewer|data[11]~185 , data_viewer|data[11]~185, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~186 , data_viewer|data[11]~186, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~192 , data_viewer|data[11]~192, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~193 , data_viewer|data[11]~193, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~187 , data_viewer|data[11]~187, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~188 , data_viewer|data[11]~188, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~189 , data_viewer|data[11]~189, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~190 , data_viewer|data[11]~190, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~191 , data_viewer|data[11]~191, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~194 , data_viewer|data[11]~194, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~195 , data_viewer|data[11]~195, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~200 , data_viewer|data[11]~200, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~196 , data_viewer|data[11]~196, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~197 , data_viewer|data[11]~197, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~198 , data_viewer|data[11]~198, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~199 , data_viewer|data[11]~199, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~201 , data_viewer|data[11]~201, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~202 , data_viewer|data[11]~202, xm23_cpu, 1
instance = comp, \data_viewer|data[11] , data_viewer|data[11], xm23_cpu, 1
instance = comp, \Mux23~0 , Mux23~0, xm23_cpu, 1
instance = comp, \Mux23~1 , Mux23~1, xm23_cpu, 1
instance = comp, \Mux23~7 , Mux23~7, xm23_cpu, 1
instance = comp, \Mux23~8 , Mux23~8, xm23_cpu, 1
instance = comp, \Mux23~4 , Mux23~4, xm23_cpu, 1
instance = comp, \Mux23~5 , Mux23~5, xm23_cpu, 1
instance = comp, \Mux23~2 , Mux23~2, xm23_cpu, 1
instance = comp, \Mux23~3 , Mux23~3, xm23_cpu, 1
instance = comp, \Mux23~6 , Mux23~6, xm23_cpu, 1
instance = comp, \Mux23~9 , Mux23~9, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~144 , data_viewer|data[8]~144, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~140 , data_viewer|data[8]~140, xm23_cpu, 1
instance = comp, \Mux15~3 , Mux15~3, xm23_cpu, 1
instance = comp, \Mux15~0 , Mux15~0, xm23_cpu, 1
instance = comp, \Mux15~1 , Mux15~1, xm23_cpu, 1
instance = comp, \Mux15~2 , Mux15~2, xm23_cpu, 1
instance = comp, \Mux7~0 , Mux7~0, xm23_cpu, 1
instance = comp, \Mux7~1 , Mux7~1, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~142 , data_viewer|data[8]~142, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~143 , data_viewer|data[8]~143, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~145 , data_viewer|data[8]~145, xm23_cpu, 1
instance = comp, \data_viewer|data[8] , data_viewer|data[8], xm23_cpu, 1
instance = comp, \data_viewer|data[10]~167 , data_viewer|data[10]~167, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~168 , data_viewer|data[10]~168, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~174 , data_viewer|data[10]~174, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~175 , data_viewer|data[10]~175, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~169 , data_viewer|data[10]~169, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~170 , data_viewer|data[10]~170, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~171 , data_viewer|data[10]~171, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~172 , data_viewer|data[10]~172, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~173 , data_viewer|data[10]~173, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~176 , data_viewer|data[10]~176, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~177 , data_viewer|data[10]~177, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~180 , data_viewer|data[10]~180, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~181 , data_viewer|data[10]~181, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~182 , data_viewer|data[10]~182, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~178 , data_viewer|data[10]~178, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~179 , data_viewer|data[10]~179, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~183 , data_viewer|data[10]~183, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~184 , data_viewer|data[10]~184, xm23_cpu, 1
instance = comp, \data_viewer|data[10] , data_viewer|data[10], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr6~0 , data_viewer|decode3|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[0] , data_viewer|decode3|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr5~0 , data_viewer|decode3|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[1] , data_viewer|decode3|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr4~0 , data_viewer|decode3|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[2] , data_viewer|decode3|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr3~0 , data_viewer|decode3|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[3] , data_viewer|decode3|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr2~0 , data_viewer|decode3|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[4] , data_viewer|decode3|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr1~0 , data_viewer|decode3|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[5] , data_viewer|decode3|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr0~0 , data_viewer|decode3|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[6] , data_viewer|decode3|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|data[14]~239 , data_viewer|data[14]~239, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~240 , data_viewer|data[14]~240, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~241 , data_viewer|data[14]~241, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~242 , data_viewer|data[14]~242, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~243 , data_viewer|data[14]~243, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~244 , data_viewer|data[14]~244, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~245 , data_viewer|data[14]~245, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~246 , data_viewer|data[14]~246, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~247 , data_viewer|data[14]~247, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~248 , data_viewer|data[14]~248, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~249 , data_viewer|data[14]~249, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~252 , data_viewer|data[14]~252, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~253 , data_viewer|data[14]~253, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~254 , data_viewer|data[14]~254, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~250 , data_viewer|data[14]~250, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~251 , data_viewer|data[14]~251, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~255 , data_viewer|data[14]~255, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~256 , data_viewer|data[14]~256, xm23_cpu, 1
instance = comp, \data_viewer|data[14] , data_viewer|data[14], xm23_cpu, 1
instance = comp, \data_viewer|data[13]~221 , data_viewer|data[13]~221, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~222 , data_viewer|data[13]~222, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~228 , data_viewer|data[13]~228, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~229 , data_viewer|data[13]~229, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~225 , data_viewer|data[13]~225, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~226 , data_viewer|data[13]~226, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~223 , data_viewer|data[13]~223, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~224 , data_viewer|data[13]~224, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~227 , data_viewer|data[13]~227, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~230 , data_viewer|data[13]~230, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~231 , data_viewer|data[13]~231, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~236 , data_viewer|data[13]~236, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~232 , data_viewer|data[13]~232, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~233 , data_viewer|data[13]~233, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~234 , data_viewer|data[13]~234, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~235 , data_viewer|data[13]~235, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~237 , data_viewer|data[13]~237, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~238 , data_viewer|data[13]~238, xm23_cpu, 1
instance = comp, \data_viewer|data[13] , data_viewer|data[13], xm23_cpu, 1
instance = comp, \data_viewer|data[12]~207 , data_viewer|data[12]~207, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~208 , data_viewer|data[12]~208, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~205 , data_viewer|data[12]~205, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~206 , data_viewer|data[12]~206, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~209 , data_viewer|data[12]~209, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~210 , data_viewer|data[12]~210, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~211 , data_viewer|data[12]~211, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~203 , data_viewer|data[12]~203, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~204 , data_viewer|data[12]~204, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~212 , data_viewer|data[12]~212, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~213 , data_viewer|data[12]~213, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~218 , data_viewer|data[12]~218, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~216 , data_viewer|data[12]~216, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~217 , data_viewer|data[12]~217, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~214 , data_viewer|data[12]~214, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~215 , data_viewer|data[12]~215, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~219 , data_viewer|data[12]~219, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~220 , data_viewer|data[12]~220, xm23_cpu, 1
instance = comp, \data_viewer|data[12] , data_viewer|data[12], xm23_cpu, 1
instance = comp, \data_viewer|data[15]~257 , data_viewer|data[15]~257, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~258 , data_viewer|data[15]~258, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~264 , data_viewer|data[15]~264, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~265 , data_viewer|data[15]~265, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~261 , data_viewer|data[15]~261, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~262 , data_viewer|data[15]~262, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~259 , data_viewer|data[15]~259, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~260 , data_viewer|data[15]~260, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~263 , data_viewer|data[15]~263, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~266 , data_viewer|data[15]~266, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~267 , data_viewer|data[15]~267, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~270 , data_viewer|data[15]~270, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~271 , data_viewer|data[15]~271, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~272 , data_viewer|data[15]~272, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~268 , data_viewer|data[15]~268, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~269 , data_viewer|data[15]~269, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~273 , data_viewer|data[15]~273, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~274 , data_viewer|data[15]~274, xm23_cpu, 1
instance = comp, \data_viewer|data[15] , data_viewer|data[15], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr6~0 , data_viewer|decode4|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[0] , data_viewer|decode4|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr5~0 , data_viewer|decode4|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[1] , data_viewer|decode4|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr4~0 , data_viewer|decode4|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[2] , data_viewer|decode4|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr3~0 , data_viewer|decode4|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[3] , data_viewer|decode4|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr2~0 , data_viewer|decode4|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[4] , data_viewer|decode4|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr1~0 , data_viewer|decode4|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[5] , data_viewer|decode4|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr0~0 , data_viewer|decode4|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[6] , data_viewer|decode4|HEX0[6], xm23_cpu, 1
instance = comp, \decode5|WideOr6~0 , decode5|WideOr6~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[0] , decode5|HEX0[0], xm23_cpu, 1
instance = comp, \decode5|WideOr5~0 , decode5|WideOr5~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[1]~feeder , decode5|HEX0[1]~feeder, xm23_cpu, 1
instance = comp, \decode5|HEX0[1] , decode5|HEX0[1], xm23_cpu, 1
instance = comp, \decode5|WideOr4~0 , decode5|WideOr4~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[2] , decode5|HEX0[2], xm23_cpu, 1
instance = comp, \decode5|WideOr3~0 , decode5|WideOr3~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[3] , decode5|HEX0[3], xm23_cpu, 1
instance = comp, \decode5|WideOr2~0 , decode5|WideOr2~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[4] , decode5|HEX0[4], xm23_cpu, 1
instance = comp, \decode5|WideOr1~0 , decode5|WideOr1~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[5] , decode5|HEX0[5], xm23_cpu, 1
instance = comp, \decode5|WideOr0~0 , decode5|WideOr0~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[6] , decode5|HEX0[6], xm23_cpu, 1
instance = comp, \decode6|WideOr6~0 , decode6|WideOr6~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[0] , decode6|HEX0[0], xm23_cpu, 1
instance = comp, \decode6|WideOr5~0 , decode6|WideOr5~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[1] , decode6|HEX0[1], xm23_cpu, 1
instance = comp, \decode6|WideOr4~0 , decode6|WideOr4~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[2]~feeder , decode6|HEX0[2]~feeder, xm23_cpu, 1
instance = comp, \decode6|HEX0[2] , decode6|HEX0[2], xm23_cpu, 1
instance = comp, \decode6|WideOr3~0 , decode6|WideOr3~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[3] , decode6|HEX0[3], xm23_cpu, 1
instance = comp, \decode6|WideOr2~0 , decode6|WideOr2~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[4] , decode6|HEX0[4], xm23_cpu, 1
instance = comp, \decode6|WideOr1~0 , decode6|WideOr1~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[5] , decode6|HEX0[5], xm23_cpu, 1
instance = comp, \decode6|WideOr0~0 , decode6|WideOr0~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[6] , decode6|HEX0[6], xm23_cpu, 1
instance = comp, \decode7|WideOr6~0 , decode7|WideOr6~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[0] , decode7|HEX0[0], xm23_cpu, 1
instance = comp, \decode7|WideOr5~0 , decode7|WideOr5~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[1] , decode7|HEX0[1], xm23_cpu, 1
instance = comp, \decode7|WideOr4~0 , decode7|WideOr4~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[2] , decode7|HEX0[2], xm23_cpu, 1
instance = comp, \decode7|WideOr3~0 , decode7|WideOr3~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[3] , decode7|HEX0[3], xm23_cpu, 1
instance = comp, \decode7|WideOr2~0 , decode7|WideOr2~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[4] , decode7|HEX0[4], xm23_cpu, 1
instance = comp, \decode7|WideOr1~0 , decode7|WideOr1~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[5] , decode7|HEX0[5], xm23_cpu, 1
instance = comp, \decode7|WideOr0~0 , decode7|WideOr0~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[6] , decode7|HEX0[6], xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr2 , ctrl_unit|WideOr2, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr0~0 , ctrl_unit|WideOr0~0, xm23_cpu, 1
instance = comp, \decode8|WideOr6~0 , decode8|WideOr6~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[0] , decode8|HEX0[0], xm23_cpu, 1
instance = comp, \decode8|WideOr5~0 , decode8|WideOr5~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[1] , decode8|HEX0[1], xm23_cpu, 1
instance = comp, \decode8|Decoder0~0 , decode8|Decoder0~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[2] , decode8|HEX0[2], xm23_cpu, 1
instance = comp, \decode8|WideOr3~0 , decode8|WideOr3~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[3] , decode8|HEX0[3], xm23_cpu, 1
instance = comp, \decode8|WideOr2~0 , decode8|WideOr2~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[4] , decode8|HEX0[4], xm23_cpu, 1
instance = comp, \decode8|WideOr1~0 , decode8|WideOr1~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[5] , decode8|HEX0[5], xm23_cpu, 1
instance = comp, \decode8|WideOr0~0 , decode8|WideOr0~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[6] , decode8|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[0] , data_viewer|LEDG[0], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[1] , data_viewer|LEDG[1], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[2]~0 , data_viewer|LEDG[2]~0, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~1 , data_viewer|LEDG[5]~1, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~2 , data_viewer|LEDG[5]~2, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~2clkctrl , data_viewer|LEDG[5]~2clkctrl, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[2] , data_viewer|LEDG[2], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[3]~3 , data_viewer|LEDG[3]~3, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[3] , data_viewer|LEDG[3], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[4]~4 , data_viewer|LEDG[4]~4, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[4] , data_viewer|LEDG[4], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~5 , data_viewer|LEDG[5]~5, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5] , data_viewer|LEDG[5], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[0]~0 , data_viewer|LEDR[0]~0, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15]~1 , data_viewer|LEDR[15]~1, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15]~1clkctrl , data_viewer|LEDR[15]~1clkctrl, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[0] , data_viewer|LEDR[0], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[1]~2 , data_viewer|LEDR[1]~2, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[1] , data_viewer|LEDR[1], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[2]~3 , data_viewer|LEDR[2]~3, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[2] , data_viewer|LEDR[2], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[3]~4 , data_viewer|LEDR[3]~4, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[3] , data_viewer|LEDR[3], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[4]~5 , data_viewer|LEDR[4]~5, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[4] , data_viewer|LEDR[4], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[5]~6 , data_viewer|LEDR[5]~6, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[5] , data_viewer|LEDR[5], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[6]~7 , data_viewer|LEDR[6]~7, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[6] , data_viewer|LEDR[6], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[7]~8 , data_viewer|LEDR[7]~8, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[7] , data_viewer|LEDR[7], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[8]~9 , data_viewer|LEDR[8]~9, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[8] , data_viewer|LEDR[8], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[9]~10 , data_viewer|LEDR[9]~10, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[9] , data_viewer|LEDR[9], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[10]~11 , data_viewer|LEDR[10]~11, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[10] , data_viewer|LEDR[10], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[11]~12 , data_viewer|LEDR[11]~12, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[11] , data_viewer|LEDR[11], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[12]~13 , data_viewer|LEDR[12]~13, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[12] , data_viewer|LEDR[12], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[13]~14 , data_viewer|LEDR[13]~14, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[13] , data_viewer|LEDR[13], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[14]~15 , data_viewer|LEDR[14]~15, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[14] , data_viewer|LEDR[14], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15]~16 , data_viewer|LEDR[15]~16, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15] , data_viewer|LEDR[15], xm23_cpu, 1
instance = comp, \SW[16]~input , SW[16]~input, xm23_cpu, 1
instance = comp, \TL|DR_out[0]~0 , TL|DR_out[0]~0, xm23_cpu, 1
instance = comp, \TL|DR_out[1]~1 , TL|DR_out[1]~1, xm23_cpu, 1
instance = comp, \TL|DR_out[2]~2 , TL|DR_out[2]~2, xm23_cpu, 1
instance = comp, \TL|DR_out[3]~3 , TL|DR_out[3]~3, xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[0]~1 , kb_scr|data_bus_o[0]~1, xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[0]~0 , kb_scr|data_bus_o[0]~0, xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[0] , kb_scr|data_bus_o[0], xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[1]~2 , kb_scr|data_bus_o[1]~2, xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[1] , kb_scr|data_bus_o[1], xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[2]~3 , kb_scr|data_bus_o[2]~3, xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[2] , kb_scr|data_bus_o[2], xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[3]~4 , kb_scr|data_bus_o[3]~4, xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[3] , kb_scr|data_bus_o[3], xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[4]~5 , kb_scr|data_bus_o[4]~5, xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[4] , kb_scr|data_bus_o[4], xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[5]~6 , kb_scr|data_bus_o[5]~6, xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[5] , kb_scr|data_bus_o[5], xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[6]~7 , kb_scr|data_bus_o[6]~7, xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[6] , kb_scr|data_bus_o[6], xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[7]~8 , kb_scr|data_bus_o[7]~8, xm23_cpu, 1
instance = comp, \kb_scr|data_bus_o[7] , kb_scr|data_bus_o[7], xm23_cpu, 1
instance = comp, \kb_scr|write_ok~0 , kb_scr|write_ok~0, xm23_cpu, 1
instance = comp, \kb_scr|write_ok , kb_scr|write_ok, xm23_cpu, 1
instance = comp, \kb_scr|control_o[0]~feeder , kb_scr|control_o[0]~feeder, xm23_cpu, 1
instance = comp, \kb_scr|control_o[0] , kb_scr|control_o[0], xm23_cpu, 1
instance = comp, \kb_scr|read_en~0 , kb_scr|read_en~0, xm23_cpu, 1
instance = comp, \kb_scr|read_en , kb_scr|read_en, xm23_cpu, 1
instance = comp, \kb_scr|control_o[1] , kb_scr|control_o[1], xm23_cpu, 1
instance = comp, \KEY[0]~input , KEY[0]~input, xm23_cpu, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, xm23_cpu, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
