{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701879085894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701879085901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 11:11:25 2023 " "Processing started: Wed Dec 06 11:11:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701879085901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701879085901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701879085901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701879086750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701879086750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701879095549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701879095549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701879095572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701879095572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701879095595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701879095595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701879095602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701879095602 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2_Demo.v(90) " "Verilog HDL information at PS2_Demo.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "PS2_Demo.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/PS2_Demo.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701879095608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo.v 2 2 " "Found 2 design units, including 2 entities, in source file ps2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Found entity 1: PS2_Demo" {  } { { "PS2_Demo.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/PS2_Demo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701879095610 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_decoder " "Found entity 2: hex_decoder" {  } { { "PS2_Demo.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/PS2_Demo.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701879095610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701879095610 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MovingTiles.v(312) " "Verilog HDL information at MovingTiles.v(312): always construct contains both blocking and non-blocking assignments" {  } { { "MovingTiles.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/MovingTiles.v" 312 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701879095615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movingtiles.v 4 4 " "Found 4 design units, including 4 entities, in source file movingtiles.v" { { "Info" "ISGN_ENTITY_NAME" "1 MovingTiles " "Found entity 1: MovingTiles" {  } { { "MovingTiles.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/MovingTiles.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701879095618 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga " "Found entity 2: vga" {  } { { "MovingTiles.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/MovingTiles.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701879095618 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "MovingTiles.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/MovingTiles.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701879095618 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "MovingTiles.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/MovingTiles.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701879095618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701879095618 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "iClick PS2_Demo.v(102) " "Verilog HDL error at PS2_Demo.v(102): object \"iClick\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Demo.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/PS2_Demo.v" 102 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701879095620 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "iClick PS2_Demo.v(108) " "Verilog HDL error at PS2_Demo.v(108): object \"iClick\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Demo.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/PS2_Demo.v" 108 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701879095620 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "iClick PS2_Demo.v(114) " "Verilog HDL error at PS2_Demo.v(114): object \"iClick\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Demo.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/PS2_Demo.v" 114 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701879095620 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "iClick PS2_Demo.v(120) " "Verilog HDL error at PS2_Demo.v(120): object \"iClick\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Demo.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/PS2_Demo.v" 120 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701879095620 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "iClick PS2_Demo.v(126) " "Verilog HDL error at PS2_Demo.v(126): object \"iClick\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "PS2_Demo.v" "" { Text "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/PS2_Demo.v" 126 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701879095620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/output_files/Final_Project.map.smsg " "Generated suppressed messages file C:/Users/Range/Downloads/Project 2.0 - Copy - Copy/output_files/Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701879095646 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701879095708 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 06 11:11:35 2023 " "Processing ended: Wed Dec 06 11:11:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701879095708 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701879095708 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701879095708 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701879095708 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701879096310 ""}
