-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16/amc_cnn_16w16a_src_SinglePortRAM_generic_block3.vhd
-- Created: 2023-08-04 11:27:07
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_src_SinglePortRAM_generic_block3
-- Source Path: amc_model_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 2/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_src_SinglePortRAM_generic_block3 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_src_SinglePortRAM_generic_block3;


ARCHITECTURE rtl OF amc_cnn_16w16a_src_SinglePortRAM_generic_block3 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"fe1c", X"1eb7", X"0a08", X"e8ca", X"e021", X"dc5d", X"ea41", X"be18", X"41cf", X"f5d0", X"3170", X"19c7", X"16c5", X"012c",
                                                        X"a907", X"bf11", X"f5fc", X"fd0b", X"fc37", X"cfc0", X"3dec", X"39fb", X"fe2a", X"5875", X"211f", X"5d0b", X"b8cd", X"b783",
                                                        X"31cd", X"45af", X"af3f", X"e29f", X"ec90", X"d1d6", X"da0b", X"1dcb", X"979f", X"f088", X"220e", X"d077", X"1960", X"95a7",
                                                        X"b25f", X"2491", X"08be", X"a016", X"4559", X"17b9", X"f0bb", X"2802", X"9822", X"dd13", X"e188", X"cb2f", X"1c89", X"cd37",
                                                        X"aa1e", X"f48d", X"293a", X"34e8", X"33b2", X"2fa0", X"f3d1", X"5875", X"188a", X"0ab6", X"1dcf", X"9de2", X"f3b1", X"0cf2",
                                                        X"b98f", X"136d", X"fa9c", X"15b9", X"93f9", X"1094", X"fc01", X"c7df", X"0fa7", X"4d96", X"2f82", X"b425", X"1684", X"06c9",
                                                        X"456f", X"54d6", X"eda2", X"d4b7", X"e4f3", X"2732", X"2528", X"1065", X"3b4c", X"3928", X"05ee", X"099a", X"4140", X"0000",
                                                        X"f898", X"d452", X"1e75", X"ec0d", X"f86b", X"f840", X"2708", X"3ad1", X"26a4", X"0262", X"1a59", X"ae5a", X"3702", X"ceb6",
                                                        X"2e40", X"b5c1", X"34a4", X"a2c7", X"0e59", X"ecc2", X"c3a8", X"2812", X"eb95", X"bc35", X"4617", X"e8b8", X"e09d", X"1f78",
                                                        X"0aef", X"1453");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"1453";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

