<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li><li class="navelem"><a class="el" href="dir_72076151150f9c89e8fe93bb4df5dbe1.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVInstPrinter.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVInstPrinter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVInstPrinter.cpp - Convert RISCV MCInst to asm syntax ---------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This class prints an RISCV MCInst to a .s file.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVInstPrinter_8h.html">RISCVInstPrinter.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVBaseInfo_8h.html">RISCVBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVMCExpr_8h.html">RISCVMCExpr.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSymbol_8h.html">llvm/MC/MCSymbol.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="FormattedStream_8h.html">llvm/Support/FormattedStream.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="RISCVInstPrinter_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   27</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;asm-printer&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// Include the auto-generated portion of the assembly writer.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="RISCVInstPrinter_8cpp.html#aab949b6eb4a1dc9d5105b99bc1553088">   30</a></span>&#160;<span class="preprocessor">#define PRINT_ALIAS_INSTR</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;RISCVGenAsmWriter.inc&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <a class="code" href="RISCVInstPrinter_8cpp.html#aea62f41595b66eff1d60e33efec75c97">NoAliases</a>(<span class="stringliteral">&quot;riscv-no-aliases&quot;</span>,</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;              <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable the emission of assembler pseudo instructions&quot;</span>),</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;              <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// Print architectural register names rather than the ABI names (such as x2</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// instead of sp).</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// TODO: Make RISCVInstPrinter::getRegisterName non-static so that this can a</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// member.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="RISCVInstPrinter_8cpp.html#a2bca914ece6ebdb2d83b35269404623e">   42</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="RISCVInstPrinter_8cpp.html#a2bca914ece6ebdb2d83b35269404623e">ArchRegNames</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// The command-line flags above are used by llvm-mc and llc. They can be used by</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// `llvm-objdump`, but we override their values here to handle options passed to</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// `llvm-objdump` with `-M` (which matches GNU objdump). There did not seem to</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// be an easier way to allow these options in all these tools, without doing it</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// this way.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a59cc4673fdcaa6a2dbd8fe5df66431a2">   49</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a59cc4673fdcaa6a2dbd8fe5df66431a2">RISCVInstPrinter::applyTargetSpecificCLOption</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Opt) {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordflow">if</span> (Opt == <span class="stringliteral">&quot;no-aliases&quot;</span>) {</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="classllvm_1_1MCInstPrinter.html#afb00adba3dbd7afd9ee2b432c2edffbb">PrintAliases</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  }</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordflow">if</span> (Opt == <span class="stringliteral">&quot;numeric&quot;</span>) {</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="RISCVInstPrinter_8cpp.html#a2bca914ece6ebdb2d83b35269404623e">ArchRegNames</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  }</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;}</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a889daf2539fe759734a84d036429f3bc">   62</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a889daf2539fe759734a84d036429f3bc">RISCVInstPrinter::printInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                 <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Annot, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                 <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordtype">bool</span> Res = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *NewMI = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> UncompressedMI;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCInstPrinter.html#afb00adba3dbd7afd9ee2b432c2edffbb">PrintAliases</a> &amp;&amp; !<a class="code" href="RISCVInstPrinter_8cpp.html#aea62f41595b66eff1d60e33efec75c97">NoAliases</a>)</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    Res = <a class="code" href="namespacellvm_1_1RISCVRVC.html#a74d57723c5d24eea18d6ad20f8bca1da">RISCVRVC::uncompress</a>(UncompressedMI, *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, STI);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    NewMI = <span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<span class="keyword">&gt;</span>(&amp;UncompressedMI);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1MCInstPrinter.html#afb00adba3dbd7afd9ee2b432c2edffbb">PrintAliases</a> || <a class="code" href="RISCVInstPrinter_8cpp.html#aea62f41595b66eff1d60e33efec75c97">NoAliases</a> || !<a class="code" href="classllvm_1_1RISCVInstPrinter.html#a6a8c064a52b92901c0ae07829f6c0708">printAliasInstr</a>(NewMI, Address, STI, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>))</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a97f2aa81ceafbced84118f0430b1eea8">printInstruction</a>(NewMI, Address, STI, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="classllvm_1_1MCInstPrinter.html#aab90c946a08959c165433b2c125895ea">printAnnotation</a>(<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>, Annot);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a464ee8ad4d08afcee765295d1f42c711">   77</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a464ee8ad4d08afcee765295d1f42c711">RISCVInstPrinter::printRegName</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a150fc71b3d1a82817f7626c912b01abe">getRegisterName</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#aa3bc43f980c1b1c92a3e059d7656e1fb">   81</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#aa3bc43f980c1b1c92a3e059d7656e1fb">RISCVInstPrinter::printOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                    <span class="keyword">const</span> <span class="keywordtype">char</span> *Modifier) {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Modifier == <span class="keyword">nullptr</span> || Modifier[0] == 0) &amp;&amp; <span class="stringliteral">&quot;No modifiers supported&quot;</span>);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OpNo);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a464ee8ad4d08afcee765295d1f42c711">printRegName</a>(<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>, MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  }</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  }</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>() &amp;&amp; <span class="stringliteral">&quot;Unknown operand kind in printOperand&quot;</span>);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>()-&gt;<a class="code" href="classllvm_1_1MCExpr.html#ae3067756d9df7843be2d25cedab37da4">print</a>(<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>, &amp;<a class="code" href="classllvm_1_1MCInstPrinter.html#aacb2bfbafa57a37e627bf1334d349bc6">MAI</a>);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;}</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#ad68b53f833debb000d3141302ac9705f">  101</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#ad68b53f833debb000d3141302ac9705f">RISCVInstPrinter::printBranchOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                          <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                          <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OpNo);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>())</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#aa3bc43f980c1b1c92a3e059d7656e1fb">printOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpNo, STI, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCInstPrinter.html#acef595ffd1764f8c06f5347db94ee756">PrintBranchImmAsAddress</a>) {</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="classllvm_1_1Target.html">Target</a> = Address + MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(RISCV::Feature64Bit))</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;= 0xffffffff;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <a class="code" href="classllvm_1_1MCInstPrinter.html#a152eff13caf242abc99d47f5a197a4d9">formatHex</a>(<a class="code" href="classllvm_1_1Target.html">Target</a>);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  }</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a321c1863f0f95dd6d0908504f4bc4b2b">  119</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a321c1863f0f95dd6d0908504f4bc4b2b">RISCVInstPrinter::printCSRSystemRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                              <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OpNo).getImm();</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keyword">auto</span> SysReg = <a class="code" href="namespacellvm_1_1AArch64SysReg.html#a82af8d0af9e63134718c2c1a12fd6b56">RISCVSysReg::lookupSysRegByEncoding</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">if</span> (SysReg &amp;&amp; SysReg-&gt;haveRequiredFeatures(STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()))</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; SysReg-&gt;Name;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a48a51b86fc9f4389a6242428df874de5">  130</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a48a51b86fc9f4389a6242428df874de5">RISCVInstPrinter::printFenceArg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordtype">unsigned</span> FenceArg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OpNo).getImm();</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (((FenceArg &gt;&gt; 4) == 0) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate in printFenceArg&quot;</span>);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">if</span> ((FenceArg &amp; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa9e1cf6c9695d9fca0ec49caf7cb62a58">RISCVFenceField::I</a>) != 0)</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <span class="charliteral">&#39;i&#39;</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">if</span> ((FenceArg &amp; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">RISCVFenceField::O</a>) != 0)</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <span class="charliteral">&#39;o&#39;</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordflow">if</span> ((FenceArg &amp; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">RISCVFenceField::R</a>) != 0)</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <span class="charliteral">&#39;r&#39;</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">if</span> ((FenceArg &amp; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">RISCVFenceField::W</a>) != 0)</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <span class="charliteral">&#39;w&#39;</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordflow">if</span> (FenceArg == 0)</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <span class="stringliteral">&quot;0&quot;</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a8899a9d651df9e263ab389f5ed6ac5bb">  148</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a8899a9d651df9e263ab389f5ed6ac5bb">RISCVInstPrinter::printFRMArg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keyword">auto</span> FRMArg =</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76">RISCVFPRndMode::RoundingMode</a><span class="keyword">&gt;</span>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OpNo).getImm());</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCInstPrinter.html#afb00adba3dbd7afd9ee2b432c2edffbb">PrintAliases</a> &amp;&amp; !<a class="code" href="RISCVInstPrinter_8cpp.html#aea62f41595b66eff1d60e33efec75c97">NoAliases</a> &amp;&amp; FRMArg == <a class="code" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76a399e2c0b0a6d3a36cfcd4471d559bcf8">RISCVFPRndMode::RoundingMode::DYN</a>)</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; <a class="code" href="namespacellvm_1_1RISCVFPRndMode.html#aedc240e2d2ffbe260190289a8014707d">RISCVFPRndMode::roundingModeToString</a>(FRMArg);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;}</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#aa6bb497d0cb04fdb99031f15202c7844">  157</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#aa6bb497d0cb04fdb99031f15202c7844">RISCVInstPrinter::printZeroOffsetMemOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OpNo);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;printZeroOffsetMemOp can only print register operands&quot;</span>);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <span class="stringliteral">&quot;(&quot;</span>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a464ee8ad4d08afcee765295d1f42c711">printRegName</a>(<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>, MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#ab41df3f24906d7ac103c09ccc17a58ec">  168</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#ab41df3f24906d7ac103c09ccc17a58ec">RISCVInstPrinter::printVTypeI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OpNo).getImm();</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// Print the raw immediate for reserved values: vlmul[2:0]=4, vsew[2:0]=0b1xx,</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// or non-zero in bits 8 and above.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVVType.html#a12465125c9315bf864c53298cccde08a">RISCVVType::getVLMUL</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) == <a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1ca2d6714f02f06560c3f5671e12e90d0bb">RISCVII::VLMUL::LMUL_RESERVED</a> ||</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVVType.html#af5af8d664535a4bfbb71f0243ed9ae3a">RISCVVType::getSEW</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &gt; 64 || (<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &gt;&gt; 8) != 0) {</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  }</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">// Print the text form.</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="namespacellvm_1_1RISCVVType.html#acab957b7266a5cb7bb0a69c3d1277397">RISCVVType::printVType</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a52dae27e98a3f113b9cae484d3007d84">  182</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a52dae27e98a3f113b9cae484d3007d84">RISCVInstPrinter::printVMaskReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OpNo);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;printVMaskReg can only print register operands&quot;</span>);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == RISCV::NoRegister)</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a464ee8ad4d08afcee765295d1f42c711">printRegName</a>(<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>, MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a> &lt;&lt; <span class="stringliteral">&quot;.t&quot;</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a150fc71b3d1a82817f7626c912b01abe">  195</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1RISCVInstPrinter.html#a150fc71b3d1a82817f7626c912b01abe">RISCVInstPrinter::getRegisterName</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a150fc71b3d1a82817f7626c912b01abe">getRegisterName</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="RISCVInstPrinter_8cpp.html#a2bca914ece6ebdb2d83b35269404623e">ArchRegNames</a> ? RISCV::NoRegAltName</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                           : RISCV::ABIRegAltName);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa9e1cf6c9695d9fca0ec49caf7cb62a58"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa9e1cf6c9695d9fca0ec49caf7cb62a58">llvm::RISCVFenceField::I</a></div><div class="ttdeci">@ I</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00276">RISCVBaseInfo.h:276</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_aa3bc43f980c1b1c92a3e059d7656e1fb"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#aa3bc43f980c1b1c92a3e059d7656e1fb">llvm::RISCVInstPrinter::printOperand</a></div><div class="ttdeci">void printOperand(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O, const char *Modifier=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00081">RISCVInstPrinter.cpp:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00061">MCInst.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstPrinter_html_afb00adba3dbd7afd9ee2b432c2edffbb"><div class="ttname"><a href="classllvm_1_1MCInstPrinter.html#afb00adba3dbd7afd9ee2b432c2edffbb">llvm::MCInstPrinter::PrintAliases</a></div><div class="ttdeci">bool PrintAliases</div><div class="ttdoc">True if we prefer aliases (e.g. nop) to raw mnemonics.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8h_source.html#l00059">MCInstPrinter.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVRVC_html_a74d57723c5d24eea18d6ad20f8bca1da"><div class="ttname"><a href="namespacellvm_1_1RISCVRVC.html#a74d57723c5d24eea18d6ad20f8bca1da">llvm::RISCVRVC::uncompress</a></div><div class="ttdeci">bool uncompress(MCInst &amp;OutInst, const MCInst &amp;MI, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00212">RISCVBaseInfo.cpp:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00149">TargetRegistry.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">llvm::RISCVFenceField::W</a></div><div class="ttdeci">@ W</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00279">RISCVBaseInfo.h:279</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ab335a6694bd42d4d2f807ec281af1e1ca2d6714f02f06560c3f5671e12e90d0bb"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1ca2d6714f02f06560c3f5671e12e90d0bb">llvm::RISCVII::LMUL_RESERVED</a></div><div class="ttdeci">@ LMUL_RESERVED</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00125">RISCVBaseInfo.h:125</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00138">CommandLine.h:138</a></div></div>
<div class="ttc" id="aRISCVMCExpr_8h_html"><div class="ttname"><a href="RISCVMCExpr_8h.html">RISCVMCExpr.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstPrinter_html_acef595ffd1764f8c06f5347db94ee756"><div class="ttname"><a href="classllvm_1_1MCInstPrinter.html#acef595ffd1764f8c06f5347db94ee756">llvm::MCInstPrinter::PrintBranchImmAsAddress</a></div><div class="ttdeci">bool PrintBranchImmAsAddress</div><div class="ttdoc">If true, a branch immediate (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8h_source.html#l00070">MCInstPrinter.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_af5af8d664535a4bfbb71f0243ed9ae3a"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#af5af8d664535a4bfbb71f0243ed9ae3a">llvm::RISCVVType::getSEW</a></div><div class="ttdeci">static unsigned getSEW(unsigned VType)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00460">RISCVBaseInfo.h:460</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_a48a51b86fc9f4389a6242428df874de5"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a48a51b86fc9f4389a6242428df874de5">llvm::RISCVInstPrinter::printFenceArg</a></div><div class="ttdeci">void printFenceArg(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00130">RISCVInstPrinter.cpp:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_aa6bb497d0cb04fdb99031f15202c7844"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#aa6bb497d0cb04fdb99031f15202c7844">llvm::RISCVInstPrinter::printZeroOffsetMemOp</a></div><div class="ttdeci">void printZeroOffsetMemOp(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00157">RISCVInstPrinter.cpp:157</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">llvm::RISCVFenceField::R</a></div><div class="ttdeci">@ R</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00278">RISCVBaseInfo.h:278</a></div></div>
<div class="ttc" id="aRISCVInstPrinter_8h_html"><div class="ttname"><a href="RISCVInstPrinter_8h.html">RISCVInstPrinter.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_a59cc4673fdcaa6a2dbd8fe5df66431a2"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a59cc4673fdcaa6a2dbd8fe5df66431a2">llvm::RISCVInstPrinter::applyTargetSpecificCLOption</a></div><div class="ttdeci">bool applyTargetSpecificCLOption(StringRef Opt) override</div><div class="ttdoc">Customize the printer according to a command line option.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00049">RISCVInstPrinter.cpp:49</a></div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aFormattedStream_8h_html"><div class="ttname"><a href="FormattedStream_8h.html">FormattedStream.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a0ad14e9a81239b54fd64089b3290bfde"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">llvm::MCSubtargetInfo::hasFeature</a></div><div class="ttdeci">bool hasFeature(unsigned Feature) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00119">MCSubtargetInfo.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_a8899a9d651df9e263ab389f5ed6ac5bb"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a8899a9d651df9e263ab389f5ed6ac5bb">llvm::RISCVInstPrinter::printFRMArg</a></div><div class="ttdeci">void printFRMArg(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00148">RISCVInstPrinter.cpp:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_a52dae27e98a3f113b9cae484d3007d84"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a52dae27e98a3f113b9cae484d3007d84">llvm::RISCVInstPrinter::printVMaskReg</a></div><div class="ttdeci">void printVMaskReg(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00182">RISCVInstPrinter.cpp:182</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a4509c43893edc940979f690c468664c1"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">llvm::MCOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00080">MCInst.h:80</a></div></div>
<div class="ttc" id="aMCSymbol_8h_html"><div class="ttname"><a href="MCSymbol_8h.html">MCSymbol.h</a></div></div>
<div class="ttc" id="aMCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00112">MCSubtargetInfo.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00052">raw_ostream.h:52</a></div></div>
<div class="ttc" id="aRISCVInstPrinter_8cpp_html_aea62f41595b66eff1d60e33efec75c97"><div class="ttname"><a href="RISCVInstPrinter_8cpp.html#aea62f41595b66eff1d60e33efec75c97">NoAliases</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; NoAliases(&quot;riscv-no-aliases&quot;, cl::desc(&quot;Disable the emission of assembler pseudo instructions&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="aclassllvm_1_1MCInstPrinter_html_aab90c946a08959c165433b2c125895ea"><div class="ttname"><a href="classllvm_1_1MCInstPrinter.html#aab90c946a08959c165433b2c125895ea">llvm::MCInstPrinter::printAnnotation</a></div><div class="ttdeci">void printAnnotation(raw_ostream &amp;OS, StringRef Annot)</div><div class="ttdoc">Utility function for printing annotations.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8cpp_source.html#l00050">MCInstPrinter.cpp:50</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt&lt; bool &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_ad68b53f833debb000d3141302ac9705f"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#ad68b53f833debb000d3141302ac9705f">llvm::RISCVInstPrinter::printBranchOperand</a></div><div class="ttdeci">void printBranchOperand(const MCInst *MI, uint64_t Address, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00101">RISCVInstPrinter.cpp:101</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdeci">@ O</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00277">RISCVBaseInfo.h:277</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a5f639fdcd3fc673fcbdb47f2e88b2b41"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">llvm::MCOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00062">MCInst.h:62</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00445">CommandLine.h:445</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstPrinter_html_a152eff13caf242abc99d47f5a197a4d9"><div class="ttname"><a href="classllvm_1_1MCInstPrinter.html#a152eff13caf242abc99d47f5a197a4d9">llvm::MCInstPrinter::formatHex</a></div><div class="ttdeci">format_object&lt; int64_t &gt; formatHex(int64_t Value) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8cpp_source.html#l00198">MCInstPrinter.cpp:198</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_a321c1863f0f95dd6d0908504f4bc4b2b"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a321c1863f0f95dd6d0908504f4bc4b2b">llvm::RISCVInstPrinter::printCSRSystemRegister</a></div><div class="ttdeci">void printCSRSystemRegister(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00119">RISCVInstPrinter.cpp:119</a></div></div>
<div class="ttc" id="aMCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_a889daf2539fe759734a84d036429f3bc"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a889daf2539fe759734a84d036429f3bc">llvm::RISCVInstPrinter::printInst</a></div><div class="ttdeci">void printInst(const MCInst *MI, uint64_t Address, StringRef Annot, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) override</div><div class="ttdoc">Print the specified MCInst to the specified raw_ostream.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00062">RISCVInstPrinter.cpp:62</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFPRndMode_html_aedc240e2d2ffbe260190289a8014707d"><div class="ttname"><a href="namespacellvm_1_1RISCVFPRndMode.html#aedc240e2d2ffbe260190289a8014707d">llvm::RISCVFPRndMode::roundingModeToString</a></div><div class="ttdeci">static StringRef roundingModeToString(RoundingMode RndMode)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00295">RISCVBaseInfo.h:295</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_acab957b7266a5cb7bb0a69c3d1277397"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#acab957b7266a5cb7bb0a69c3d1277397">llvm::RISCVVType::printVType</a></div><div class="ttdeci">void printVType(unsigned VType, raw_ostream &amp;OS)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00165">RISCVBaseInfo.cpp:165</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_a150fc71b3d1a82817f7626c912b01abe"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a150fc71b3d1a82817f7626c912b01abe">llvm::RISCVInstPrinter::getRegisterName</a></div><div class="ttdeci">static const char * getRegisterName(MCRegister Reg)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00195">RISCVInstPrinter.cpp:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_a12465125c9315bf864c53298cccde08a"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#a12465125c9315bf864c53298cccde08a">llvm::RISCVVType::getVLMUL</a></div><div class="ttdeci">static RISCVII::VLMUL getVLMUL(unsigned VType)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00436">RISCVBaseInfo.h:436</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64SysReg_html_a82af8d0af9e63134718c2c1a12fd6b56"><div class="ttname"><a href="namespacellvm_1_1AArch64SysReg.html#a82af8d0af9e63134718c2c1a12fd6b56">llvm::AArch64SysReg::lookupSysRegByEncoding</a></div><div class="ttdeci">const SysReg * lookupSysRegByEncoding(uint16_t)</div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_a6a8c064a52b92901c0ae07829f6c0708"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a6a8c064a52b92901c0ae07829f6c0708">llvm::RISCVInstPrinter::printAliasInstr</a></div><div class="ttdeci">bool printAliasInstr(const MCInst *MI, uint64_t Address, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a14f4488176c546422f858d7adc5c9a90"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">llvm::MCOperand::getExpr</a></div><div class="ttdeci">const MCExpr * getExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00114">MCInst.h:114</a></div></div>
<div class="ttc" id="aRISCVInstPrinter_8cpp_html_a2bca914ece6ebdb2d83b35269404623e"><div class="ttname"><a href="RISCVInstPrinter_8cpp.html#a2bca914ece6ebdb2d83b35269404623e">ArchRegNames</a></div><div class="ttdeci">static bool ArchRegNames</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00042">RISCVInstPrinter.cpp:42</a></div></div>
<div class="ttc" id="aRISCVBaseInfo_8h_html"><div class="ttname"><a href="RISCVBaseInfo_8h.html">RISCVBaseInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_ae23b2e8269fe15dbe5ebb3394438960c"><div class="ttname"><a href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">llvm::MCOperand::isExpr</a></div><div class="ttdeci">bool isExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00065">MCInst.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstPrinter_html_aacb2bfbafa57a37e627bf1334d349bc6"><div class="ttname"><a href="classllvm_1_1MCInstPrinter.html#aacb2bfbafa57a37e627bf1334d349bc6">llvm::MCInstPrinter::MAI</a></div><div class="ttdeci">const MCAsmInfo &amp; MAI</div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8h_source.html#l00050">MCInstPrinter.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFPRndMode_html_a9214a4f7f7322f485189dd3726776b76"><div class="ttname"><a href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76">llvm::RISCVFPRndMode::RoundingMode</a></div><div class="ttdeci">RoundingMode</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00285">RISCVBaseInfo.h:285</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html_ae3067756d9df7843be2d25cedab37da4"><div class="ttname"><a href="classllvm_1_1MCExpr.html#ae3067756d9df7843be2d25cedab37da4">llvm::MCExpr::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, const MCAsmInfo *MAI, bool InParens=false) const</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8cpp_source.html#l00041">MCExpr.cpp:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_ab41df3f24906d7ac103c09ccc17a58ec"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#ab41df3f24906d7ac103c09ccc17a58ec">llvm::RISCVInstPrinter::printVTypeI</a></div><div class="ttdeci">void printVTypeI(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00168">RISCVInstPrinter.cpp:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_a464ee8ad4d08afcee765295d1f42c711"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a464ee8ad4d08afcee765295d1f42c711">llvm::RISCVInstPrinter::printRegName</a></div><div class="ttdeci">void printRegName(raw_ostream &amp;O, MCRegister Reg) const override</div><div class="ttdoc">Print the assembler register name.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00077">RISCVInstPrinter.cpp:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00036">MCInst.h:36</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00411">CommandLine.h:411</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFPRndMode_html_a9214a4f7f7322f485189dd3726776b76a399e2c0b0a6d3a36cfcd4471d559bcf8"><div class="ttname"><a href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76a399e2c0b0a6d3a36cfcd4471d559bcf8">llvm::RISCVFPRndMode::DYN</a></div><div class="ttdeci">@ DYN</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00291">RISCVBaseInfo.h:291</a></div></div>
<div class="ttc" id="aMCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00069">MCInst.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstPrinter_html_a97f2aa81ceafbced84118f0430b1eea8"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a97f2aa81ceafbced84118f0430b1eea8">llvm::RISCVInstPrinter::printInstruction</a></div><div class="ttdeci">void printInstruction(const MCInst *MI, uint64_t Address, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:42 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
