// Seed: 1738812738
module module_0 ();
  assign module_3.id_1 = 0;
  wire id_1 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output uwire id_4,
    output uwire id_5
);
  wire id_7;
  always disable id_8;
  integer id_9;
  always @(1) begin : LABEL_0
    force id_8 = (1 - 1);
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wire  id_0,
    output uwire id_1
);
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_1 = 32'd21,
    parameter id_2 = 32'd72
);
  always @(posedge 1) begin : LABEL_0$display
    ;
  end
  module_0 modCall_1 ();
  defparam id_1.id_2 = id_2;
endmodule
