

================================================================
== Vivado HLS Report for 'imDiff_Loop_L66_proc'
================================================================
* Date:           Wed Jan 27 15:18:46 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------------+-----+--------------+---------+
    |       Latency      |      Interval      | Pipeline|
    | min |      max     | min |      max     |   Type  |
    +-----+--------------+-----+--------------+---------+
    |    1|  173002002001|    1|  173002002001|   none  |
    +-----+--------------+-----+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |            |       Latency      |   Iteration   |  Initiation Interval  |   Trip   |          |
        |  Loop Name | min |      max     |    Latency    |  achieved |   target  |   Count  | Pipelined|
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |- L66       |    0|  173002002000| 2 ~ 173002002 |          -|          -| 0 ~ 1000 |    no    |
        | + L77      |    0|     173002000|   2 ~ 173002  |          -|          -| 0 ~ 1000 |    no    |
        |  ++ L88    |    0|        173000|    3 ~ 865    |          -|          -|  0 ~ 200 |    no    |
        |   +++ L99  |    0|           862|             17|          -|          -|  0 ~ 50  |    no    |
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    783|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    296|
|Register         |        -|      -|     641|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     641|   1079|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+----------------+
    |         Instance         |        Module        |   Expression   |
    +--------------------------+----------------------+----------------+
    |imTemplateMatching8j_U16  |imTemplateMatching8j  | (i0 + i1) * i2 |
    +--------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |SAD_2_fu_712_p2        |     +    |      0|  0|  32|          32|          32|
    |SAD_3_fu_801_p2        |     +    |      0|  0|  32|          32|          32|
    |SAD_fu_496_p2          |     +    |      0|  0|  32|          32|          32|
    |SAD_s_fu_597_p2        |     +    |      0|  0|  32|          32|          32|
    |col_img_1_fu_346_p2    |     +    |      0|  0|  11|          11|           1|
    |col_tpl_1_3_fu_752_p2  |     +    |      0|  0|  11|           3|          11|
    |next_mul_fu_356_p2     |     +    |      0|  0|  64|          11|          64|
    |row_img_1_fu_327_p2    |     +    |      0|  0|  11|          11|           1|
    |row_tpl_1_fu_375_p2    |     +    |      0|  0|  11|           1|          11|
    |tmp_45_fu_420_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_47_fu_429_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_49_fu_443_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_50_fu_530_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_51_fu_544_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_52_fu_630_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_53_fu_644_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_54_fu_729_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_55_fu_742_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_97_1_fu_521_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_97_2_fu_621_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_97_3_fu_720_p2     |     +    |      0|  0|  12|          12|          12|
    |neg_1_fu_576_p2        |     -    |      0|  0|   9|           1|           9|
    |neg_2_fu_691_p2        |     -    |      0|  0|   9|           1|           9|
    |neg_3_fu_780_p2        |     -    |      0|  0|   9|           1|           9|
    |neg_fu_475_p2          |     -    |      0|  0|   9|           1|           9|
    |tmp_102_1_fu_570_p2    |     -    |      0|  0|   9|           9|           9|
    |tmp_102_2_fu_685_p2    |     -    |      0|  0|   9|           9|           9|
    |tmp_102_3_fu_774_p2    |     -    |      0|  0|   9|           9|           9|
    |tmp_48_fu_469_p2       |     -    |      0|  0|   9|           9|           9|
    |tmp_fu_297_p2          |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_303_p2        |     -    |      0|  0|  32|          32|          32|
    |abscond_1_fu_581_p2    |   icmp   |      0|  0|   3|           9|           1|
    |abscond_2_fu_696_p2    |   icmp   |      0|  0|   3|           9|           1|
    |abscond_3_fu_785_p2    |   icmp   |      0|  0|   3|           9|           1|
    |abscond_fu_480_p2      |   icmp   |      0|  0|   3|           9|           1|
    |tmp_33_fu_322_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_35_fu_341_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_37_fu_370_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_41_fu_384_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_42_fu_390_p2       |   icmp   |      0|  0|  11|          32|           1|
    |tmp_44_fu_411_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_96_1_fu_516_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_96_2_fu_616_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_96_3_fu_664_p2     |   icmp   |      0|  0|  11|          32|          32|
    |col_tpl_1_1_fu_602_p2  |    or    |      0|  0|  13|          11|           2|
    |col_tpl_1_2_fu_654_p2  |    or    |      0|  0|  13|          11|           2|
    |col_tpl_1_s_fu_502_p2  |    or    |      0|  0|  13|          11|           1|
    |or_cond_fu_396_p2      |    or    |      0|  0|   1|           1|           1|
    |abs_1_fu_586_p3        |  select  |      0|  0|   9|           1|           9|
    |abs_2_fu_701_p3        |  select  |      0|  0|   9|           1|           9|
    |abs_3_fu_790_p3        |  select  |      0|  0|   9|           1|           9|
    |abs_fu_485_p3          |  select  |      0|  0|   9|           1|           9|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 783|         855|         879|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |SAD_1_lcssa_reg_281  |  32|          4|   32|        128|
    |SAD_1_reg_270        |  32|          2|   32|         64|
    |ap_NS_fsm            |  18|         23|    1|         23|
    |col_img_reg_210      |  11|          2|   11|         22|
    |col_tpl_reg_258      |  11|          2|   11|         22|
    |imINPUT_address0     |  21|          5|   21|        105|
    |minSAD_1_reg_234     |  32|          2|   32|         64|
    |minSAD_fu_76         |  32|          2|   32|         64|
    |phi_mul_reg_247      |  64|          2|   64|        128|
    |row_img_reg_197      |  11|          2|   11|         22|
    |row_tpl_reg_223      |  11|          2|   11|         22|
    |tplINPUT_address0    |  21|          5|   21|        105|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 296|         53|  279|        769|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |SAD_1_lcssa_reg_281   |  32|   0|   32|          0|
    |SAD_1_reg_270         |  32|   0|   32|          0|
    |SAD_2_reg_986         |  32|   0|   32|          0|
    |SAD_reg_924           |  32|   0|   32|          0|
    |SAD_s_reg_950         |  32|   0|   32|          0|
    |ap_CS_fsm             |  22|   0|   22|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |col_img_1_reg_867     |  11|   0|   11|          0|
    |col_img_reg_210       |  11|   0|   11|          0|
    |col_tpl_1_2_reg_969   |   9|   0|   11|          2|
    |col_tpl_1_3_reg_1002  |  11|   0|   11|          0|
    |col_tpl_reg_258       |  11|   0|   11|          0|
    |minSAD_1_reg_234      |  32|   0|   32|          0|
    |minSAD_fu_76          |  32|   0|   32|          0|
    |next_mul_reg_880      |  64|   0|   64|          0|
    |phi_mul_reg_247       |  64|   0|   64|          0|
    |row_img_1_reg_851     |  11|   0|   11|          0|
    |row_img_reg_197       |  11|   0|   11|          0|
    |row_tpl_1_reg_888     |  11|   0|   11|          0|
    |row_tpl_reg_223       |  11|   0|   11|          0|
    |tmp_102_1_reg_943     |   9|   0|    9|          0|
    |tmp_102_2_reg_979     |   9|   0|    9|          0|
    |tmp_102_3_reg_1007    |   9|   0|    9|          0|
    |tmp_40_cast_reg_843   |  12|   0|   12|          0|
    |tmp_42_cast_reg_856   |  12|   0|   12|          0|
    |tmp_46_reg_893        |  22|   0|   22|          0|
    |tmp_48_reg_917        |   9|   0|    9|          0|
    |tmp_68_reg_872        |  22|   0|   22|          0|
    |tmp_96_3_reg_975      |   1|   0|    1|          0|
    |tmp_reg_833           |  32|   0|   32|          0|
    |tmp_s_reg_838         |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 641|   0|  643|          2|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_done                   | out |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|imHeight                  |  in |   32|   ap_none  |       imHeight       |    scalar    |
|tplHeight                 |  in |   32|   ap_none  |       tplHeight      |    scalar    |
|imWidth                   |  in |   32|   ap_none  |        imWidth       |    scalar    |
|tplWidth                  |  in |   32|   ap_none  |       tplWidth       |    scalar    |
|imINPUT_address0          | out |   21|  ap_memory |        imINPUT       |     array    |
|imINPUT_ce0               | out |    1|  ap_memory |        imINPUT       |     array    |
|imINPUT_q0                |  in |   32|  ap_memory |        imINPUT       |     array    |
|tplINPUT_address0         | out |   21|  ap_memory |       tplINPUT       |     array    |
|tplINPUT_ce0              | out |    1|  ap_memory |       tplINPUT       |     array    |
|tplINPUT_q0               |  in |   32|  ap_memory |       tplINPUT       |     array    |
|output_struct_y           | out |   11|   ap_vld   |    output_struct_y   |    pointer   |
|output_struct_y_ap_vld    | out |    1|   ap_vld   |    output_struct_y   |    pointer   |
|output_struct_x           | out |   11|   ap_vld   |    output_struct_x   |    pointer   |
|output_struct_x_ap_vld    | out |    1|   ap_vld   |    output_struct_x   |    pointer   |
|output_struct_SAD         | out |   32|   ap_vld   |   output_struct_SAD  |    pointer   |
|output_struct_SAD_ap_vld  | out |    1|   ap_vld   |   output_struct_SAD  |    pointer   |
+--------------------------+-----+-----+------------+----------------------+--------------+

