

================================================================
== Vivado HLS Report for 'LinFil'
================================================================
* Date:           Tue Oct 16 15:43:52 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        NTPG
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.25|      5.39|        0.78|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 2.05ns
ST_1: peak_reg_1_V_read_1 (9)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:0  %peak_reg_1_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %peak_reg_1_V_read)

ST_1: peak_reg_0_V_read_1 (10)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:1  %peak_reg_0_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %peak_reg_0_V_read)

ST_1: shift_reg_3_V_read_1 (11)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:2  %shift_reg_3_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %shift_reg_3_V_read)

ST_1: shift_reg_2_V_read_1 (12)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:3  %shift_reg_2_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %shift_reg_2_V_read)

ST_1: shift_reg_1_V_read_1 (13)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:4  %shift_reg_1_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %shift_reg_1_V_read)

ST_1: shift_reg_0_V_read_1 (14)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:5  %shift_reg_0_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %shift_reg_0_V_read)

ST_1: lincoef_V_read (15)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:6  %lincoef_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %lincoef_V)

ST_1: data_int_V_read (16)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:7  %data_int_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_int_V)

ST_1: uncorrectedADC_V (17)  [1/1] 0.00ns  loc: TPG.cc:45
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:8  %uncorrectedADC_V = trunc i14 %data_int_V_read to i12

ST_1: tmp_6 (18)  [1/1] 0.00ns  loc: TPG.cc:46
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:9  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %lincoef_V_read, i32 16, i32 23)

ST_1: icmp (19)  [1/1] 1.34ns  loc: TPG.cc:46
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:10  %icmp = icmp eq i8 %tmp_6, 0

ST_1: p_lincoef_V (20)  [1/1] 0.71ns  loc: TPG.cc:46
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:11  %p_lincoef_V = select i1 %icmp, i24 0, i24 %lincoef_V_read

ST_1: base_V (21)  [1/1] 0.00ns  loc: TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:12  %base_V = trunc i24 %p_lincoef_V to i12

ST_1: shiftlin_V (22)  [1/1] 0.00ns  loc: TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:13  %shiftlin_V = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %p_lincoef_V, i32 12, i32 15)

ST_1: mult (23)  [1/1] 0.00ns  loc: TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:14  %mult = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_lincoef_V, i32 16, i32 23)

ST_1: tmp_9 (64)  [1/1] 1.29ns  loc: TPG.cc:85
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:55  %tmp_9 = icmp ugt i18 %peak_reg_0_V_read_1, %peak_reg_1_V_read_1


 <State 2>: 5.09ns
ST_2: lhs_V (24)  [1/1] 0.00ns  loc: TPG.cc:51
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:15  %lhs_V = zext i12 %uncorrectedADC_V to i13

ST_2: rhs_V (25)  [1/1] 0.00ns  loc: TPG.cc:51
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:16  %rhs_V = zext i12 %base_V to i13

ST_2: r_V_2 (26)  [1/1] 0.00ns  loc: TPG.cc:51
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:17  %r_V_2 = sub i13 %lhs_V, %rhs_V

ST_2: lhs_V_1 (27)  [1/1] 0.00ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:18  %lhs_V_1 = sext i13 %r_V_2 to i21

ST_2: rhs_V_1 (28)  [1/1] 0.00ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:19  %rhs_V_1 = zext i8 %mult to i21

ST_2: r_V (29)  [1/1] 5.09ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:20  %r_V = mul i21 %rhs_V_1, %lhs_V_1

ST_2: tmp (35)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:26  %tmp = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %shift_reg_3_V_read_1, i5 0)

ST_2: p_shl4_cast (36)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:27  %p_shl4_cast = zext i23 %tmp to i24

ST_2: p_neg (37)  [1/1] 1.48ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:28  %p_neg = sub i24 0, %p_shl4_cast

ST_2: p_neg_cast (38)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:29  %p_neg_cast = sext i24 %p_neg to i25

ST_2: tmp_1 (39)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:30  %tmp_1 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %shift_reg_3_V_read_1, i2 0)

ST_2: p_shl5 (40)  [1/1] 0.00ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:31  %p_shl5 = zext i20 %tmp_1 to i25

ST_2: mul_V (41)  [1/1] 1.48ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:32  %mul_V = sub i25 %p_neg_cast, %p_shl5


 <State 3>: 5.39ns
ST_3: tmp_cast6 (30)  [1/1] 0.00ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:21  %tmp_cast6 = zext i4 %shiftlin_V to i5

ST_3: tmp_2 (31)  [1/1] 0.43ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:22  %tmp_2 = add i5 2, %tmp_cast6

ST_3: tmp_2_cast (32)  [1/1] 0.00ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:23  %tmp_2_cast = zext i5 %tmp_2 to i21

ST_3: tmp_3 (33)  [1/1] 2.00ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:24  %tmp_3 = ashr i21 %r_V, %tmp_2_cast

ST_3: linearizerOutput_V (34)  [1/1] 0.00ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:25  %linearizerOutput_V = trunc i21 %tmp_3 to i18

ST_3: tmp_28_1 (42)  [1/1] 0.00ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:33  %tmp_28_1 = zext i18 %shift_reg_2_V_read_1 to i25

ST_3: mul_V_1 (43)  [1/1] 2.39ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:34  %mul_V_1 = mul i25 -35, %tmp_28_1

ST_3: tmp_28_3_cast (46)  [1/1] 0.00ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:37  %tmp_28_3_cast = zext i18 %shift_reg_0_V_read_1 to i23

ST_3: p_shl (47)  [1/1] 0.00ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:38  %p_shl = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %shift_reg_0_V_read_1, i5 0)

ST_3: mt (48)  [1/1] 1.48ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:39  %mt = sub i23 %p_shl, %tmp_28_3_cast

ST_3: mul_V_3_cast (49)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:40  %mul_V_3_cast = zext i23 %mt to i24

ST_3: p_shl1 (50)  [1/1] 0.00ns  loc: TPG.cc:67 (grouped into LUT with out node mul_V_4)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:41  %p_shl1 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %linearizerOutput_V, i5 0)

ST_3: tmp_11 (51)  [1/1] 0.00ns  loc: TPG.cc:53 (grouped into LUT with out node mul_V_4)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:42  %tmp_11 = shl i21 %tmp_3, 3

ST_3: p_shl2 (52)  [1/1] 0.00ns  loc: TPG.cc:67 (grouped into LUT with out node mul_V_4)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:43  %p_shl2 = zext i21 %tmp_11 to i23

ST_3: mul_V_4 (53)  [1/1] 1.48ns  loc: TPG.cc:67 (out node of the LUT)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:44  %mul_V_4 = sub i23 %p_shl1, %p_shl2

ST_3: mul_V_4_cast (54)  [1/1] 0.00ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:45  %mul_V_4_cast = zext i23 %mul_V_4 to i24

ST_3: tmp1 (55)  [1/1] 2.70ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:46  %tmp1 = add i25 %mul_V_1, %mul_V

ST_3: tmp4 (56)  [1/1] 1.48ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:47  %tmp4 = add i24 %mul_V_4_cast, %mul_V_3_cast


 <State 4>: 5.38ns
ST_4: tmp_4 (44)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:35  %tmp_4 = call i22 @_ssdm_op_BitConcatenate.i22.i18.i4(i18 %shift_reg_1_V_read_1, i4 0)

ST_4: mul_V_2_cast (45)  [1/1] 0.00ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:36  %mul_V_2_cast = zext i22 %tmp_4 to i25

ST_4: tmp4_cast (57)  [1/1] 0.00ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:48  %tmp4_cast = zext i24 %tmp4 to i25

ST_4: tmp3 (58)  [1/1] 1.33ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:49  %tmp3 = add i25 %mul_V_2_cast, %tmp4_cast

ST_4: acc_V_4 (59)  [1/1] 1.33ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:50  %acc_V_4 = add i25 %tmp1, %tmp3

ST_4: filterOutput_V_cast5 (60)  [1/1] 0.00ns  loc: TPG.cc:70
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:51  %filterOutput_V_cast5 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %acc_V_4, i32 6, i32 23)

ST_4: tmp_12 (61)  [1/1] 0.00ns  loc: TPG.cc:71
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:52  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %acc_V_4, i32 24)

ST_4: o_filOut_V (62)  [1/1] 0.71ns  loc: TPG.cc:71
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:53  %o_filOut_V = select i1 %tmp_12, i18 0, i18 %filterOutput_V_cast5

ST_4: tmp_8 (63)  [1/1] 1.29ns  loc: TPG.cc:85
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:54  %tmp_8 = icmp ult i18 %o_filOut_V, %peak_reg_0_V_read_1

ST_4: agg_result_peakOut_1 (65)  [1/1] 0.71ns  loc: TPG.cc:85
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:56  %agg_result_peakOut_1 = and i1 %tmp_8, %tmp_9

ST_4: mrv (66)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:57  %mrv = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } undef, i18 %o_filOut_V, 0

ST_4: mrv_s (67)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:58  %mrv_s = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv, i1 %agg_result_peakOut_1, 1

ST_4: mrv_1 (68)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:59  %mrv_1 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_s, i18 %o_filOut_V, 2

ST_4: mrv_2 (69)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:60  %mrv_2 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_1, i18 %peak_reg_0_V_read_1, 3

ST_4: mrv_4 (70)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:61  %mrv_4 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_2, i18 %linearizerOutput_V, 4

ST_4: mrv_5 (71)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:62  %mrv_5 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_4, i18 %shift_reg_0_V_read_1, 5

ST_4: mrv_6 (72)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:63  %mrv_6 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_5, i18 %shift_reg_1_V_read_1, 6

ST_4: mrv_7 (73)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:64  %mrv_7 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_6, i18 %shift_reg_2_V_read_1, 7

ST_4: StgValue_70 (74)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:65  ret { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_int_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lincoef_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ peak_reg_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ peak_reg_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
peak_reg_1_V_read_1  (read          ) [ 00000]
peak_reg_0_V_read_1  (read          ) [ 01111]
shift_reg_3_V_read_1 (read          ) [ 01100]
shift_reg_2_V_read_1 (read          ) [ 01111]
shift_reg_1_V_read_1 (read          ) [ 01111]
shift_reg_0_V_read_1 (read          ) [ 01111]
lincoef_V_read       (read          ) [ 00000]
data_int_V_read      (read          ) [ 00000]
uncorrectedADC_V     (trunc         ) [ 01100]
tmp_6                (partselect    ) [ 00000]
icmp                 (icmp          ) [ 00000]
p_lincoef_V          (select        ) [ 00000]
base_V               (trunc         ) [ 01100]
shiftlin_V           (partselect    ) [ 01110]
mult                 (partselect    ) [ 01100]
tmp_9                (icmp          ) [ 01111]
lhs_V                (zext          ) [ 00000]
rhs_V                (zext          ) [ 00000]
r_V_2                (sub           ) [ 00000]
lhs_V_1              (sext          ) [ 00000]
rhs_V_1              (zext          ) [ 00000]
r_V                  (mul           ) [ 01010]
tmp                  (bitconcatenate) [ 00000]
p_shl4_cast          (zext          ) [ 00000]
p_neg                (sub           ) [ 00000]
p_neg_cast           (sext          ) [ 00000]
tmp_1                (bitconcatenate) [ 00000]
p_shl5               (zext          ) [ 00000]
mul_V                (sub           ) [ 01010]
tmp_cast6            (zext          ) [ 00000]
tmp_2                (add           ) [ 00000]
tmp_2_cast           (zext          ) [ 00000]
tmp_3                (ashr          ) [ 00000]
linearizerOutput_V   (trunc         ) [ 01001]
tmp_28_1             (zext          ) [ 00000]
mul_V_1              (mul           ) [ 00000]
tmp_28_3_cast        (zext          ) [ 00000]
p_shl                (bitconcatenate) [ 00000]
mt                   (sub           ) [ 00000]
mul_V_3_cast         (zext          ) [ 00000]
p_shl1               (bitconcatenate) [ 00000]
tmp_11               (shl           ) [ 00000]
p_shl2               (zext          ) [ 00000]
mul_V_4              (sub           ) [ 00000]
mul_V_4_cast         (zext          ) [ 00000]
tmp1                 (add           ) [ 01001]
tmp4                 (add           ) [ 01001]
tmp_4                (bitconcatenate) [ 00000]
mul_V_2_cast         (zext          ) [ 00000]
tmp4_cast            (zext          ) [ 00000]
tmp3                 (add           ) [ 00000]
acc_V_4              (add           ) [ 00000]
filterOutput_V_cast5 (partselect    ) [ 00000]
tmp_12               (bitselect     ) [ 00000]
o_filOut_V           (select        ) [ 00000]
tmp_8                (icmp          ) [ 00000]
agg_result_peakOut_1 (and           ) [ 00000]
mrv                  (insertvalue   ) [ 00000]
mrv_s                (insertvalue   ) [ 00000]
mrv_1                (insertvalue   ) [ 00000]
mrv_2                (insertvalue   ) [ 00000]
mrv_4                (insertvalue   ) [ 00000]
mrv_5                (insertvalue   ) [ 00000]
mrv_6                (insertvalue   ) [ 00000]
mrv_7                (insertvalue   ) [ 00000]
StgValue_70          (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_int_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_int_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lincoef_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lincoef_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_0_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_1_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_2_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_3_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="peak_reg_0_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="peak_reg_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="peak_reg_1_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="peak_reg_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i18.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i18.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i18.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="peak_reg_1_V_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="18" slack="0"/>
<pin id="70" dir="0" index="1" bw="18" slack="0"/>
<pin id="71" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="peak_reg_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="peak_reg_0_V_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="18" slack="0"/>
<pin id="76" dir="0" index="1" bw="18" slack="0"/>
<pin id="77" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="peak_reg_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="shift_reg_3_V_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="18" slack="0"/>
<pin id="82" dir="0" index="1" bw="18" slack="0"/>
<pin id="83" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="shift_reg_2_V_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="18" slack="0"/>
<pin id="88" dir="0" index="1" bw="18" slack="0"/>
<pin id="89" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="shift_reg_1_V_read_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="18" slack="0"/>
<pin id="94" dir="0" index="1" bw="18" slack="0"/>
<pin id="95" dir="1" index="2" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="shift_reg_0_V_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="18" slack="0"/>
<pin id="100" dir="0" index="1" bw="18" slack="0"/>
<pin id="101" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="lincoef_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lincoef_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="data_int_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="0" index="1" bw="14" slack="0"/>
<pin id="113" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_int_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="uncorrectedADC_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="uncorrectedADC_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="0" index="3" bw="6" slack="0"/>
<pin id="125" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_lincoef_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="24" slack="0"/>
<pin id="140" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_lincoef_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="base_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="24" slack="0"/>
<pin id="146" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="base_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="shiftlin_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="24" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="0" index="3" bw="5" slack="0"/>
<pin id="153" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="shiftlin_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mult_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="0" index="3" bw="6" slack="0"/>
<pin id="163" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mult/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_9_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="18" slack="0"/>
<pin id="170" dir="0" index="1" bw="18" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="lhs_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="1"/>
<pin id="176" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="rhs_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="1"/>
<pin id="179" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="rhs_V_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="23" slack="0"/>
<pin id="185" dir="0" index="1" bw="18" slack="1"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_shl4_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="23" slack="0"/>
<pin id="192" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_neg_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="23" slack="0"/>
<pin id="197" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_neg_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="0"/>
<pin id="202" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_neg_cast/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="20" slack="0"/>
<pin id="206" dir="0" index="1" bw="18" slack="1"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_shl5_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="20" slack="0"/>
<pin id="213" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="mul_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="24" slack="0"/>
<pin id="217" dir="0" index="1" bw="20" slack="0"/>
<pin id="218" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_V/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_cast6_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="2"/>
<pin id="223" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast6/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_2_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="21" slack="1"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="linearizerOutput_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="21" slack="0"/>
<pin id="241" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="linearizerOutput_V/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_28_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="18" slack="2"/>
<pin id="245" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_28_3_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="2"/>
<pin id="248" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_3_cast/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_shl_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="23" slack="0"/>
<pin id="251" dir="0" index="1" bw="18" slack="2"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mt_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="23" slack="0"/>
<pin id="258" dir="0" index="1" bw="18" slack="0"/>
<pin id="259" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mt/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="mul_V_3_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="23" slack="0"/>
<pin id="264" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul_V_3_cast/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_shl1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="23" slack="0"/>
<pin id="268" dir="0" index="1" bw="18" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_11_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="21" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_shl2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="21" slack="0"/>
<pin id="282" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mul_V_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="23" slack="0"/>
<pin id="286" dir="0" index="1" bw="21" slack="0"/>
<pin id="287" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_V_4/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mul_V_4_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="23" slack="0"/>
<pin id="292" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul_V_4_cast/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="23" slack="0"/>
<pin id="296" dir="0" index="1" bw="23" slack="0"/>
<pin id="297" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_4_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="22" slack="0"/>
<pin id="302" dir="0" index="1" bw="18" slack="3"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="mul_V_2_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="22" slack="0"/>
<pin id="309" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul_V_2_cast/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp4_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="1"/>
<pin id="313" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="22" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="0"/>
<pin id="317" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="acc_V_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="25" slack="1"/>
<pin id="322" dir="0" index="1" bw="25" slack="0"/>
<pin id="323" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_4/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="filterOutput_V_cast5_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="18" slack="0"/>
<pin id="327" dir="0" index="1" bw="25" slack="0"/>
<pin id="328" dir="0" index="2" bw="4" slack="0"/>
<pin id="329" dir="0" index="3" bw="6" slack="0"/>
<pin id="330" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="filterOutput_V_cast5/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_12_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="25" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="o_filOut_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="18" slack="0"/>
<pin id="347" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_filOut_V/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_8_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="18" slack="0"/>
<pin id="353" dir="0" index="1" bw="18" slack="3"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="agg_result_peakOut_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="3"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="agg_result_peakOut_1/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="mrv_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="127" slack="0"/>
<pin id="363" dir="0" index="1" bw="18" slack="0"/>
<pin id="364" dir="1" index="2" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="mrv_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="127" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="mrv_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="127" slack="0"/>
<pin id="375" dir="0" index="1" bw="18" slack="0"/>
<pin id="376" dir="1" index="2" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="mrv_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="127" slack="0"/>
<pin id="381" dir="0" index="1" bw="18" slack="3"/>
<pin id="382" dir="1" index="2" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="mrv_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="127" slack="0"/>
<pin id="386" dir="0" index="1" bw="18" slack="1"/>
<pin id="387" dir="1" index="2" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="mrv_5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="127" slack="0"/>
<pin id="391" dir="0" index="1" bw="18" slack="3"/>
<pin id="392" dir="1" index="2" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mrv_6_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="127" slack="0"/>
<pin id="396" dir="0" index="1" bw="18" slack="3"/>
<pin id="397" dir="1" index="2" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="mrv_7_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="127" slack="0"/>
<pin id="401" dir="0" index="1" bw="18" slack="3"/>
<pin id="402" dir="1" index="2" bw="127" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/4 "/>
</bind>
</comp>

<comp id="404" class="1007" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="0" index="1" bw="12" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_2/2 lhs_V_1/2 r_V/2 "/>
</bind>
</comp>

<comp id="412" class="1007" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="18" slack="0"/>
<pin id="415" dir="0" index="2" bw="25" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_V_1/3 tmp1/3 "/>
</bind>
</comp>

<comp id="419" class="1005" name="peak_reg_0_V_read_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="18" slack="3"/>
<pin id="421" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="peak_reg_0_V_read_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="shift_reg_3_V_read_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="18" slack="1"/>
<pin id="427" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_3_V_read_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="shift_reg_2_V_read_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="18" slack="2"/>
<pin id="433" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="shift_reg_2_V_read_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="shift_reg_1_V_read_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="18" slack="3"/>
<pin id="439" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="shift_reg_1_V_read_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="shift_reg_0_V_read_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="18" slack="2"/>
<pin id="445" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="shift_reg_0_V_read_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="uncorrectedADC_V_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="1"/>
<pin id="452" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="uncorrectedADC_V "/>
</bind>
</comp>

<comp id="455" class="1005" name="base_V_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="12" slack="1"/>
<pin id="457" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="base_V "/>
</bind>
</comp>

<comp id="460" class="1005" name="shiftlin_V_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="2"/>
<pin id="462" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shiftlin_V "/>
</bind>
</comp>

<comp id="465" class="1005" name="mult_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="1"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mult "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_9_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="3"/>
<pin id="472" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="475" class="1005" name="r_V_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="21" slack="1"/>
<pin id="477" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="480" class="1005" name="mul_V_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="25" slack="1"/>
<pin id="482" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_V "/>
</bind>
</comp>

<comp id="485" class="1005" name="linearizerOutput_V_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="18" slack="1"/>
<pin id="487" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="linearizerOutput_V "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="25" slack="1"/>
<pin id="492" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp4_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="24" slack="1"/>
<pin id="497" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="104" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="134"><net_src comp="120" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="104" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="136" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="136" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="172"><net_src comp="74" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="68" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="200" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="246" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="239" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="234" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="50" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="266" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="262" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="307" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="56" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="320" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="340"><net_src comp="60" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="320" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="64" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="325" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="66" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="343" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="356" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="343" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="174" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="177" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="180" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="243" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="74" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="428"><net_src comp="80" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="434"><net_src comp="86" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="440"><net_src comp="92" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="446"><net_src comp="98" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="453"><net_src comp="116" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="458"><net_src comp="144" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="463"><net_src comp="148" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="468"><net_src comp="158" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="473"><net_src comp="168" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="478"><net_src comp="404" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="483"><net_src comp="215" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="488"><net_src comp="239" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="493"><net_src comp="412" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="498"><net_src comp="294" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="311" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: LinFil : data_int_V | {1 }
	Port: LinFil : lincoef_V | {1 }
	Port: LinFil : shift_reg_0_V_read | {1 }
	Port: LinFil : shift_reg_1_V_read | {1 }
	Port: LinFil : shift_reg_2_V_read | {1 }
	Port: LinFil : shift_reg_3_V_read | {1 }
	Port: LinFil : peak_reg_0_V_read | {1 }
	Port: LinFil : peak_reg_1_V_read | {1 }
  - Chain level:
	State 1
		icmp : 1
		p_lincoef_V : 2
		base_V : 3
		shiftlin_V : 3
		mult : 3
	State 2
		r_V_2 : 1
		lhs_V_1 : 2
		r_V : 3
		p_shl4_cast : 1
		p_neg : 2
		p_neg_cast : 3
		p_shl5 : 1
		mul_V : 4
	State 3
		tmp_2 : 1
		tmp_2_cast : 2
		tmp_3 : 3
		linearizerOutput_V : 4
		mul_V_1 : 1
		mt : 1
		mul_V_3_cast : 2
		p_shl1 : 5
		tmp_11 : 4
		p_shl2 : 4
		mul_V_4 : 5
		mul_V_4_cast : 6
		tmp1 : 2
		tmp4 : 7
	State 4
		mul_V_2_cast : 1
		tmp3 : 2
		acc_V_4 : 3
		filterOutput_V_cast5 : 4
		tmp_12 : 4
		o_filOut_V : 5
		tmp_8 : 6
		agg_result_peakOut_1 : 7
		mrv : 6
		mrv_s : 7
		mrv_1 : 8
		mrv_2 : 9
		mrv_4 : 10
		mrv_5 : 11
		mrv_6 : 12
		mrv_7 : 13
		StgValue_70 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |           p_neg_fu_194          |    0    |    0    |    23   |
|    sub   |           mul_V_fu_215          |    0    |    0    |    24   |
|          |            mt_fu_256            |    0    |    0    |    23   |
|          |          mul_V_4_fu_284         |    0    |    0    |    23   |
|----------|---------------------------------|---------|---------|---------|
|   ashr   |           tmp_3_fu_234          |    0    |    0    |    55   |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_2_fu_224          |    0    |    0    |    4    |
|    add   |           tmp4_fu_294           |    0    |    0    |    23   |
|          |           tmp3_fu_314           |    0    |    0    |   12.5  |
|          |          acc_V_4_fu_320         |    0    |    0    |   12.5  |
|----------|---------------------------------|---------|---------|---------|
|  select  |        p_lincoef_V_fu_136       |    0    |    0    |    24   |
|          |        o_filOut_V_fu_343        |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|          |           icmp_fu_130           |    0    |    0    |    3    |
|   icmp   |           tmp_9_fu_168          |    0    |    0    |    7    |
|          |           tmp_8_fu_351          |    0    |    0    |    7    |
|----------|---------------------------------|---------|---------|---------|
|    and   |   agg_result_peakOut_1_fu_356   |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|  submul  |            grp_fu_404           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_412           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |  peak_reg_1_V_read_1_read_fu_68 |    0    |    0    |    0    |
|          |  peak_reg_0_V_read_1_read_fu_74 |    0    |    0    |    0    |
|          | shift_reg_3_V_read_1_read_fu_80 |    0    |    0    |    0    |
|   read   | shift_reg_2_V_read_1_read_fu_86 |    0    |    0    |    0    |
|          | shift_reg_1_V_read_1_read_fu_92 |    0    |    0    |    0    |
|          | shift_reg_0_V_read_1_read_fu_98 |    0    |    0    |    0    |
|          |    lincoef_V_read_read_fu_104   |    0    |    0    |    0    |
|          |   data_int_V_read_read_fu_110   |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     uncorrectedADC_V_fu_116     |    0    |    0    |    0    |
|   trunc  |          base_V_fu_144          |    0    |    0    |    0    |
|          |    linearizerOutput_V_fu_239    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_6_fu_120          |    0    |    0    |    0    |
|partselect|        shiftlin_V_fu_148        |    0    |    0    |    0    |
|          |           mult_fu_158           |    0    |    0    |    0    |
|          |   filterOutput_V_cast5_fu_325   |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           lhs_V_fu_174          |    0    |    0    |    0    |
|          |           rhs_V_fu_177          |    0    |    0    |    0    |
|          |          rhs_V_1_fu_180         |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_190       |    0    |    0    |    0    |
|          |          p_shl5_fu_211          |    0    |    0    |    0    |
|          |         tmp_cast6_fu_221        |    0    |    0    |    0    |
|   zext   |        tmp_2_cast_fu_230        |    0    |    0    |    0    |
|          |         tmp_28_1_fu_243         |    0    |    0    |    0    |
|          |       tmp_28_3_cast_fu_246      |    0    |    0    |    0    |
|          |       mul_V_3_cast_fu_262       |    0    |    0    |    0    |
|          |          p_shl2_fu_280          |    0    |    0    |    0    |
|          |       mul_V_4_cast_fu_290       |    0    |    0    |    0    |
|          |       mul_V_2_cast_fu_307       |    0    |    0    |    0    |
|          |         tmp4_cast_fu_311        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_183           |    0    |    0    |    0    |
|          |           tmp_1_fu_204          |    0    |    0    |    0    |
|bitconcatenate|           p_shl_fu_249          |    0    |    0    |    0    |
|          |          p_shl1_fu_266          |    0    |    0    |    0    |
|          |           tmp_4_fu_300          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |        p_neg_cast_fu_200        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |          tmp_11_fu_274          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|          tmp_12_fu_335          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            mrv_fu_361           |    0    |    0    |    0    |
|          |           mrv_s_fu_367          |    0    |    0    |    0    |
|          |           mrv_1_fu_373          |    0    |    0    |    0    |
|insertvalue|           mrv_2_fu_379          |    0    |    0    |    0    |
|          |           mrv_4_fu_384          |    0    |    0    |    0    |
|          |           mrv_5_fu_389          |    0    |    0    |    0    |
|          |           mrv_6_fu_394          |    0    |    0    |    0    |
|          |           mrv_7_fu_399          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    2    |    0    |   260   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       base_V_reg_455       |   12   |
| linearizerOutput_V_reg_485 |   18   |
|        mul_V_reg_480       |   25   |
|        mult_reg_465        |    8   |
| peak_reg_0_V_read_1_reg_419|   18   |
|         r_V_reg_475        |   21   |
|shift_reg_0_V_read_1_reg_443|   18   |
|shift_reg_1_V_read_1_reg_437|   18   |
|shift_reg_2_V_read_1_reg_431|   18   |
|shift_reg_3_V_read_1_reg_425|   18   |
|     shiftlin_V_reg_460     |    4   |
|        tmp1_reg_490        |   25   |
|        tmp4_reg_495        |   24   |
|        tmp_9_reg_470       |    1   |
|  uncorrectedADC_V_reg_450  |   12   |
+----------------------------+--------+
|            Total           |   240  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_412 |  p1  |   2  |  18  |   36   ||    18   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   36   ||  0.892  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   260  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   240  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   240  |   278  |
+-----------+--------+--------+--------+--------+
