@W: MT529 :"c:\gowin\fpga_project\src\demo.v":10:0:10:5|Found inferred clock demo|clk_50M which controls 26 sequential elements including cnt[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
