`begin_keywords "1800-2017"
`line 1 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 1
 
 
 

`line 5 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
 

`line 7 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
 
 
 
 
 
 
 
module mem_to_axi_lite #(
   
  parameter int unsigned MemAddrWidth = 32'd0,
   
  parameter int unsigned AxiAddrWidth = 32'd0,
   
  parameter int unsigned DataWidth = 32'd0,
   
  parameter int unsigned MaxRequests = 32'd0,
   
  parameter axi_pkg::prot_t AxiProt = 3'b000,
   
  parameter type axi_req_t = logic,
   
  parameter type axi_rsp_t = logic,
   
   
   
  parameter type mem_addr_t = logic[MemAddrWidth-1:0],
   
   
   
  parameter type axi_addr_t = logic[AxiAddrWidth-1:0],
   
   
   
   
  parameter type data_t = logic[DataWidth-1:0],
   
   
   
  parameter type strb_t = logic[DataWidth/8-1:0]
) (
   
  input logic clk_i,
   
  input logic rst_ni,
   
  input logic mem_req_i,
   
   
   
  input mem_addr_t mem_addr_i,
   
   
   
   
  input logic mem_we_i,
   
  input data_t mem_wdata_i,
   
   
   
  input strb_t mem_be_i,
   
  output logic mem_gnt_o,
   
   
  output logic mem_rsp_valid_o,
   
   
  output data_t mem_rsp_rdata_o,
   
  output logic mem_rsp_error_o,
   
  output axi_req_t axi_req_o,
   
  input axi_rsp_t axi_rsp_i
);
   
`line 83 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 1
 
`line 3 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0

`line 3 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 
 
 
 
 
 
 
 

`line 13 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 

`line 16 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 
















`line 34 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 


`line 38 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 







`line 47 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 














`line 62 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 78 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 








`line 87 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 













`line 101 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 











`line 113 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 











`line 125 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 141 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
















`line 158 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 









`line 168 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 














`line 183 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 199 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
















`line 216 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 






`line 223 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 2
`line 83 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0


`line 85 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
   
  logic fifo_full, fifo_empty;
   
  logic aw_sent_q, aw_sent_d;
  logic w_sent_q,  w_sent_d;

`line 91 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
   
  always_comb begin
     
    axi_req_o.aw       = '0;
    axi_req_o.aw.addr  = axi_addr_t'(mem_addr_i);
    axi_req_o.aw.prot  = AxiProt;
    axi_req_o.aw_valid = 1'b0;
    axi_req_o.w        = '0;
    axi_req_o.w.data   = mem_wdata_i;
    axi_req_o.w.strb   = mem_be_i;
    axi_req_o.w_valid  = 1'b0;
    axi_req_o.ar       = '0;
    axi_req_o.ar.addr  = axi_addr_t'(mem_addr_i);
    axi_req_o.ar.prot  = AxiProt;
    axi_req_o.ar_valid = 1'b0;
     
    mem_gnt_o          = 1'b0;
     
    aw_sent_d          = aw_sent_q;
    w_sent_d           = w_sent_q;

`line 112 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
     
    if (mem_req_i && !fifo_full) begin
      if (!mem_we_i) begin
         
        axi_req_o.ar_valid = 1'b1;
        mem_gnt_o          = axi_rsp_i.ar_ready;
      end else begin
         
        unique case ({aw_sent_q, w_sent_q})
          2'b00 : begin
             
            axi_req_o.aw_valid = 1'b1;
            axi_req_o.w_valid  = 1'b1;
            unique case ({axi_rsp_i.aw_ready, axi_rsp_i.w_ready})
              2'b01 : begin  
                w_sent_d = 1'b1;
              end
              2'b10 : begin  
                aw_sent_d = 1'b1;
              end
              2'b11 : begin  
                mem_gnt_o = 1'b1;
              end
              default :  ;
            endcase
          end
          2'b10 : begin
             
            axi_req_o.w_valid = 1'b1;
            if (axi_rsp_i.w_ready) begin
              aw_sent_d = 1'b0;
              mem_gnt_o = 1'b1;
            end
          end
          2'b01 : begin
             
            axi_req_o.aw_valid = 1'b1;
            if (axi_rsp_i.aw_ready) begin
              w_sent_d  = 1'b0;
              mem_gnt_o = 1'b1;
            end
          end
          default : begin
             
            aw_sent_d = 1'b0;
            w_sent_d  = 1'b0;
          end
        endcase
      end
    end
  end

`line 164 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
  
`line 164 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
  
`line 164 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
  always_ff @(posedge (clk_i) or negedge (rst_ni)) begin                           
`line 164 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
    if (!rst_ni) begin                                                             
`line 164 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
      aw_sent_q <= (1'b0);                                                        
`line 164 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
    end else begin                                                                   
`line 164 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
      aw_sent_q <= (aw_sent_d);                                                                  
`line 164 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
    end                                                                              
`line 164 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
  end
  
`line 165 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
  
`line 165 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
  always_ff @(posedge (clk_i) or negedge (rst_ni)) begin                           
`line 165 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
    if (!rst_ni) begin                                                             
`line 165 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
      w_sent_q <= (1'b0);                                                        
`line 165 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
    end else begin                                                                   
`line 165 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
      w_sent_q <= (w_sent_d);                                                                  
`line 165 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
    end                                                                              
`line 165 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
  end

`line 167 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
   
  logic rsp_sel;

`line 170 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
  fifo_v3 #(
    .FALL_THROUGH ( 1'b0        ),  
    .DEPTH        ( MaxRequests ),
    .dtype        ( logic       )
  ) i_fifo_rsp_mux (
    .clk_i,
    .rst_ni,
    .flush_i    ( 1'b0            ),
    .testmode_i ( 1'b0            ),
    .full_o     ( fifo_full       ),
    .empty_o    ( fifo_empty      ),
    .usage_o    (      ),
    .data_i     ( mem_we_i        ),
    .push_i     ( mem_gnt_o       ),
    .data_o     ( rsp_sel         ),
    .pop_i      ( mem_rsp_valid_o )
  );

`line 188 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
   
   
  assign axi_req_o.b_ready = !fifo_empty &&  rsp_sel;
  assign axi_req_o.r_ready = !fifo_empty && !rsp_sel;
   
  assign mem_rsp_rdata_o = axi_rsp_i.r.data;
   
  assign mem_rsp_error_o = rsp_sel ?
      (axi_rsp_i.b.resp inside {axi_pkg::RESP_SLVERR, axi_pkg::RESP_DECERR}) :
      (axi_rsp_i.r.resp inside {axi_pkg::RESP_SLVERR, axi_pkg::RESP_DECERR});
   
   
   
  assign mem_rsp_valid_o = (axi_rsp_i.b_valid && axi_req_o.b_ready) ||
                           (axi_rsp_i.r_valid && axi_req_o.r_ready);

`line 204 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 0
   
   
       
            
            
           
           
            
          
           
          
           
          
           
          
           
          
           
    
       
             
         
             
         
             
         
             
         
             
         
  
   
endmodule

`line 238 "/repo/hw/ip/future/src/mem_to_axi_lite.sv" 2
