=====
SETUP
75.769
10.352
86.121
uart_data_gen/write_data_1_ins902
3.388
3.847
u_uart_tx/n145_ins974
5.948
6.770
u_uart_tx/n145_ins978
6.770
6.919
u_uart_tx/n145_ins980
6.919
7.082
u_uart_tx/n156_ins1016
7.912
8.734
u_uart_tx/uart_tx_ins712
10.352
=====
SETUP
76.439
10.039
86.478
uart_data_gen/data_num_2_ins675
3.388
3.847
uart_data_gen/n205_ins1060
5.164
6.196
uart_data_gen/n218_ins1040
6.202
7.234
uart_data_gen/work_en_ins1066
8.698
9.323
uart_data_gen/work_en_ins779
10.039
=====
SETUP
76.679
9.799
86.478
u_uart_rx/rx_state_1_ins772
3.388
3.847
u_uart_rx/n18_ins1045
4.846
5.668
u_uart_rx/rx_state_0_ins1052
5.679
6.711
u_uart_rx/n125_ins1023
8.004
8.629
u_uart_rx/rx_state_1_ins772
9.799
=====
SETUP
76.679
9.799
86.478
u_uart_rx/rx_state_1_ins772
3.388
3.847
u_uart_rx/n18_ins1045
4.846
5.668
u_uart_rx/rx_state_0_ins1052
5.679
6.711
u_uart_rx/n125_ins1023
8.004
8.629
u_uart_rx/rx_state_2_ins771
9.799
=====
SETUP
76.806
9.672
86.478
uart_data_gen/data_num_5_ins672
3.388
3.847
uart_data_gen/n203_ins1059
4.195
5.227
uart_data_gen/n205_ins1065
5.728
6.550
uart_data_gen/n214_ins988
7.881
8.506
uart_data_gen/write_data_2_ins901
9.672
=====
SETUP
76.856
9.622
86.478
uart_data_gen/data_num_5_ins672
3.388
3.847
uart_data_gen/n203_ins1059
4.195
5.227
uart_data_gen/n205_ins1065
5.728
6.550
uart_data_gen/n220_ins990
7.881
8.506
uart_data_gen/write_data_0_ins903
9.622
=====
SETUP
76.882
9.596
86.478
uart_data_gen/data_num_2_ins675
3.388
3.847
uart_data_gen/n203_ins1033
5.151
6.212
uart_data_gen/n203_ins984
6.634
7.695
uart_data_gen/write_data_6_ins897
9.596
=====
SETUP
77.051
9.427
86.478
uart_data_gen/data_num_5_ins672
3.388
3.847
uart_data_gen/n203_ins1059
4.195
5.227
uart_data_gen/n205_ins1065
5.728
6.550
uart_data_gen/n211_ins987
7.909
8.711
uart_data_gen/write_data_3_ins900
9.427
=====
SETUP
77.133
9.345
86.478
u_uart_rx/rx_state_1_ins772
3.388
3.847
u_uart_rx/n18_ins1045
4.846
5.668
u_uart_rx/rx_state_0_ins1052
5.679
6.711
u_uart_rx/rx_state_0_ins1020
8.004
8.629
u_uart_rx/rx_state_0_ins906
9.345
=====
SETUP
77.137
9.341
86.478
u_uart_tx/clk_div_cnt_1_ins704
3.388
3.847
u_uart_tx/n22_ins1061
4.186
5.285
u_uart_tx/n22_ins1043
5.290
6.322
u_uart_tx/n89_ins994
7.143
8.169
u_uart_tx/tx_bit_cnt_0_ins708
9.341
=====
SETUP
77.137
9.341
86.478
u_uart_tx/clk_div_cnt_1_ins704
3.388
3.847
u_uart_tx/n22_ins1061
4.186
5.285
u_uart_tx/n22_ins1043
5.290
6.322
u_uart_tx/n89_ins994
7.143
8.169
u_uart_tx/tx_bit_cnt_2_ins706
9.341
=====
SETUP
77.253
9.225
86.478
u_uart_tx/clk_div_cnt_1_ins704
3.388
3.847
u_uart_tx/n22_ins1061
4.186
5.285
u_uart_tx/n22_ins1043
5.290
6.322
u_uart_tx/n131_ins1019
7.148
7.773
u_uart_tx/tx_state_0_ins904
9.225
=====
SETUP
77.253
9.225
86.478
u_uart_tx/clk_div_cnt_1_ins704
3.388
3.847
u_uart_tx/n22_ins1061
4.186
5.285
u_uart_tx/n22_ins1043
5.290
6.322
u_uart_tx/n131_ins1019
7.148
7.773
u_uart_tx/tx_state_2_ins769
9.225
=====
SETUP
77.272
9.206
86.478
uart_data_gen/data_num_5_ins672
3.388
3.847
uart_data_gen/n203_ins1059
4.195
5.227
uart_data_gen/n205_ins1065
5.728
6.550
uart_data_gen/n208_ins986
7.416
8.041
uart_data_gen/write_data_4_ins899
9.206
=====
SETUP
77.390
8.731
86.121
uart_data_gen/data_num_5_ins672
3.388
3.847
uart_data_gen/n203_ins1059
4.195
5.227
uart_data_gen/n205_ins1065
5.728
6.550
uart_data_gen/n213_ins1012
7.909
8.731
uart_data_gen/write_data_3_ins900
8.731
=====
SETUP
77.443
9.035
86.478
uart_data_gen/data_num_2_ins675
3.388
3.847
uart_data_gen/n205_ins1060
5.164
6.196
uart_data_gen/n218_ins1040
6.202
7.234
uart_data_gen/n218_ins989
7.245
7.870
uart_data_gen/write_data_1_ins902
9.035
=====
SETUP
77.535
8.943
86.478
u_uart_rx/clk_div_cnt_1_ins730
3.388
3.847
u_uart_rx/rx_data_reg_7_ins1049
4.271
5.370
u_uart_rx/rx_data_reg_7_ins1018
6.191
6.993
u_uart_rx/rx_data_reg_7_ins909
8.943
=====
SETUP
77.569
8.909
86.478
u_uart_tx/clk_div_cnt_1_ins704
3.388
3.847
u_uart_tx/n22_ins1061
4.186
5.285
u_uart_tx/n22_ins1043
5.290
6.316
u_uart_tx/n22_ins1072
6.741
7.366
u_uart_tx/clk_div_cnt_1_ins704
8.909
=====
SETUP
77.569
8.909
86.478
u_uart_tx/clk_div_cnt_1_ins704
3.388
3.847
u_uart_tx/n22_ins1061
4.186
5.285
u_uart_tx/n22_ins1043
5.290
6.316
u_uart_tx/n22_ins1072
6.741
7.366
u_uart_tx/clk_div_cnt_2_ins703
8.909
=====
SETUP
77.569
8.909
86.478
u_uart_tx/clk_div_cnt_1_ins704
3.388
3.847
u_uart_tx/n22_ins1061
4.186
5.285
u_uart_tx/n22_ins1043
5.290
6.316
u_uart_tx/n22_ins1072
6.741
7.366
u_uart_tx/clk_div_cnt_3_ins702
8.909
=====
SETUP
77.569
8.909
86.478
u_uart_tx/clk_div_cnt_1_ins704
3.388
3.847
u_uart_tx/n22_ins1061
4.186
5.285
u_uart_tx/n22_ins1043
5.290
6.316
u_uart_tx/n22_ins1072
6.741
7.366
u_uart_tx/clk_div_cnt_4_ins701
8.909
=====
SETUP
77.573
8.905
86.478
u_uart_tx/clk_div_cnt_1_ins704
3.388
3.847
u_uart_tx/n22_ins1061
4.186
5.285
u_uart_tx/n22_ins1043
5.290
6.316
u_uart_tx/n22_ins1072
6.741
7.366
u_uart_tx/clk_div_cnt_0_ins705
8.905
=====
SETUP
77.586
8.892
86.478
u_uart_tx/tx_state_2_ins769
3.388
3.847
u_uart_tx/tx_busy_ins1070
4.688
5.510
uart_data_gen/n276_ins983
6.659
7.720
uart_data_gen/data_num_2_ins675
8.892
=====
SETUP
77.586
8.892
86.478
u_uart_tx/tx_state_2_ins769
3.388
3.847
u_uart_tx/tx_busy_ins1070
4.688
5.510
uart_data_gen/n276_ins983
6.659
7.720
uart_data_gen/data_num_1_ins676
8.892
=====
SETUP
77.586
8.892
86.478
u_uart_tx/tx_state_2_ins769
3.388
3.847
u_uart_tx/tx_busy_ins1070
4.688
5.510
uart_data_gen/n276_ins983
6.659
7.720
uart_data_gen/data_num_3_ins674
8.892
=====
HOLD
0.571
3.086
2.515
u_uart_rx/rx_data_reg_1_ins927
2.515
2.849
u_uart_rx/rx_data_reg_0_ins930
3.086
=====
HOLD
0.571
3.086
2.515
led_d_2_ins756
2.515
2.849
receive_data_2_ins638
3.086
=====
HOLD
0.571
3.086
2.515
led_d_3_ins754
2.515
2.849
receive_data_3_ins637
3.086
=====
HOLD
0.599
3.115
2.515
led_d_7_ins746
2.515
2.849
receive_data_7_ins641
3.115
=====
HOLD
0.708
3.223
2.515
uart_data_gen/time_cnt_0_ins664
2.515
2.849
uart_data_gen/n29_ins1080
2.851
3.223
uart_data_gen/time_cnt_0_ins664
3.223
=====
HOLD
0.709
3.224
2.515
u_uart_rx/rx_bit_cnt_0_ins734
2.515
2.849
u_uart_rx/n89_ins1077
2.852
3.224
u_uart_rx/rx_bit_cnt_0_ins734
3.224
=====
HOLD
0.709
3.224
2.515
u_uart_rx/clk_div_cnt_0_ins731
2.515
2.849
u_uart_rx/n35_ins1076
2.852
3.224
u_uart_rx/clk_div_cnt_0_ins731
3.224
=====
HOLD
0.710
3.225
2.515
u_uart_rx/rx_state_0_ins906
2.515
2.849
u_uart_rx/rx_state_n_0_ins1001
2.853
3.225
u_uart_rx/rx_state_0_ins906
3.225
=====
HOLD
0.710
3.225
2.515
u_uart_rx/rx_state_1_ins772
2.515
2.849
u_uart_rx/rx_state_n_1_ins1000
2.853
3.225
u_uart_rx/rx_state_1_ins772
3.225
=====
HOLD
0.710
3.225
2.515
u_uart_tx/tx_bit_cnt_0_ins708
2.515
2.849
u_uart_tx/n93_ins1079
2.853
3.225
u_uart_tx/tx_bit_cnt_0_ins708
3.225
=====
HOLD
0.711
3.227
2.515
u_uart_tx/tx_state_1_ins770
2.515
2.849
u_uart_tx/tx_state_n_1_ins999
2.855
3.227
u_uart_tx/tx_state_1_ins770
3.227
=====
HOLD
0.730
3.245
2.515
u_uart_rx/clk_div_cnt_3_ins728
2.515
2.849
u_uart_rx/n32_ins836
2.851
3.245
u_uart_rx/clk_div_cnt_3_ins728
3.245
=====
HOLD
0.730
3.245
2.515
uart_data_gen/data_num_5_ins672
2.515
2.849
uart_data_gen/n99_ins886
2.851
3.245
uart_data_gen/data_num_5_ins672
3.245
=====
HOLD
0.730
3.245
2.515
uart_data_gen/data_num_7_ins670
2.515
2.849
uart_data_gen/n97_ins888
2.851
3.245
uart_data_gen/data_num_7_ins670
3.245
=====
HOLD
0.730
3.245
2.515
u_uart_rx/clk_div_cnt_5_ins726
2.515
2.849
u_uart_rx/n30_ins838
2.851
3.245
u_uart_rx/clk_div_cnt_5_ins726
3.245
=====
HOLD
0.730
3.245
2.515
uart_data_gen/time_cnt_23_ins688
2.515
2.849
uart_data_gen/n6_ins880
2.851
3.245
uart_data_gen/time_cnt_23_ins688
3.245
=====
HOLD
0.730
3.245
2.515
uart_data_gen/time_cnt_7_ins657
2.515
2.849
uart_data_gen/n22_ins864
2.851
3.245
uart_data_gen/time_cnt_7_ins657
3.245
=====
HOLD
0.730
3.245
2.515
uart_data_gen/time_cnt_17_ins647
2.515
2.849
uart_data_gen/n12_ins874
2.851
3.245
uart_data_gen/time_cnt_17_ins647
3.245
=====
HOLD
0.730
3.245
2.515
uart_data_gen/time_cnt_5_ins659
2.515
2.849
uart_data_gen/n24_ins862
2.851
3.245
uart_data_gen/time_cnt_5_ins659
3.245
=====
HOLD
0.730
3.245
2.515
uart_data_gen/time_cnt_19_ins645
2.515
2.849
uart_data_gen/n10_ins876
2.851
3.245
uart_data_gen/time_cnt_19_ins645
3.245
=====
HOLD
0.730
3.245
2.515
uart_data_gen/time_cnt_11_ins653
2.515
2.849
uart_data_gen/n18_ins868
2.851
3.245
uart_data_gen/time_cnt_11_ins653
3.245
=====
HOLD
0.730
3.245
2.515
u_uart_tx/clk_div_cnt_5_ins700
2.515
2.849
u_uart_tx/n34_ins850
2.851
3.245
u_uart_tx/clk_div_cnt_5_ins700
3.245
=====
HOLD
0.730
3.245
2.515
uart_data_gen/time_cnt_13_ins651
2.515
2.849
uart_data_gen/n16_ins870
2.851
3.245
uart_data_gen/time_cnt_13_ins651
3.245
=====
HOLD
0.731
3.246
2.515
u_uart_tx/tx_bit_cnt_2_ins706
2.515
2.849
u_uart_tx/n91_ins856
2.852
3.246
u_uart_tx/tx_bit_cnt_2_ins706
3.246
=====
HOLD
0.835
3.350
2.515
led_d_0_ins760
2.515
2.849
receive_data_0_ins640
3.350
