Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Dec 14 22:38:48 2025
| Host         : EMBKSM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ZModem_top_wrapper_control_sets_placed.rpt
| Design       : ZModem_top_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            6 |
| No           | No                    | Yes                    |             168 |           75 |
| No           | Yes                   | No                     |             229 |           63 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1382 |          602 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                           Enable Signal                           |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   | ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0          |                1 |              1 |         1.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   | ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0 |                1 |              1 |         1.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   | ZModem_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                    |                1 |              4 |         4.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/aes_encrypt_0/inst/round_cnt                         | ZModem_top_i/aes_encrypt_0/inst/ready_i_2_n_0                     |                1 |              4 |         4.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/qpsk_modulator_0/inst/q_val[15]_i_1_n_0              | ZModem_top_i/qpsk_modulator_0/inst/dds_inst/reset_0               |                1 |              4 |         4.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   | ZModem_top_i/aes_decrypt_0/inst/ready_i_2_n_0                     |                2 |              5 |         2.50 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   | ZModem_top_i/aes_encrypt_0/inst/ready_i_2_n_0                     |                3 |              5 |         1.67 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   | ZModem_top_i/byte_unpacker_0/inst/buffer_ready_i_2_n_0            |                2 |              5 |         2.50 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   | ZModem_top_i/symbol_serializer_0/inst/buffer_ready_i_2_n_0        |                2 |              5 |         2.50 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/byte_unpacker_0/inst/byte_cnt                        | ZModem_top_i/byte_unpacker_0/inst/buffer_ready_i_2_n_0            |                1 |              5 |         5.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                     | ZModem_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear              |                1 |              6 |         6.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/byte_unpacker_0/inst/m_axis_tdata[7]_i_1_n_0         | ZModem_top_i/byte_unpacker_0/inst/buffer_ready_i_2_n_0            |                1 |              8 |         8.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/uart_rx_0/inst/m_axis_tdata[7]_i_1_n_0               | ZModem_top_i/uart_rx_0/inst/m_axis_tdata[7]_i_2_n_0               |                2 |              8 |         4.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/uart_tx_0/inst/tx_data_latched                       | ZModem_top_i/uart_tx_0/inst/s_axis_tready_i_2_n_0                 |                2 |              8 |         4.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/aes_decrypt_0/inst/round_cnt                         | ZModem_top_i/aes_decrypt_0/inst/ready_i_2_n_0                     |                4 |             12 |         3.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   | ZModem_top_i/uart_rx_0/inst/m_axis_tdata[7]_i_2_n_0               |                6 |             16 |         2.67 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/uart_rx_0/inst/clk_cnt                               | ZModem_top_i/uart_rx_0/inst/m_axis_tdata[7]_i_2_n_0               |                8 |             16 |         2.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   | ZModem_top_i/uart_tx_0/inst/s_axis_tready_i_2_n_0                 |                7 |             17 |         2.43 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   |                                                                   |                7 |             24 |         3.43 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/qpsk_modulator_0/inst/mod_req_i_1_n_0                | ZModem_top_i/qpsk_modulator_0/inst/dds_inst/reset_0               |                8 |             33 |         4.12 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   | ZModem_top_i/qpsk_modulator_0/inst/dds_inst/reset_0               |               51 |            113 |         2.22 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/byte_batcher_0/inst/byte_cnt[3]_i_1_n_0              | ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0          |               52 |            124 |         2.38 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/aes_decrypt_0/inst/plaintext[127]_i_1_n_0            | ZModem_top_i/aes_decrypt_0/inst/ready_i_2_n_0                     |               56 |            128 |         2.29 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/aes_decrypt_0/inst/state_reg                         | ZModem_top_i/aes_decrypt_0/inst/ready_i_2_n_0                     |               64 |            128 |         2.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/aes_encrypt_0/inst/ciphertext[127]_i_1_n_0           | ZModem_top_i/aes_encrypt_0/inst/ready_i_2_n_0                     |               86 |            128 |         1.49 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/aes_encrypt_0/inst/state_reg                         | ZModem_top_i/aes_encrypt_0/inst/ready_i_2_n_0                     |               93 |            128 |         1.38 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_1_n_0          | ZModem_top_i/byte_batcher_0/inst/batch_data[127]_i_2_n_0          |               43 |            128 |         2.98 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/byte_unpacker_0/inst/shift_reg                       | ZModem_top_i/byte_unpacker_0/inst/buffer_ready_i_2_n_0            |               45 |            128 |         2.84 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_1_n_0 | ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0 |               64 |            128 |         2.00 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/symbol_serializer_0/inst/symbol_cnt                  | ZModem_top_i/symbol_serializer_0/inst/buffer_ready_i_2_n_0        |               29 |            132 |         4.55 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 | ZModem_top_i/qpsk_demodulator_0/inst/symbol_valid                 | ZModem_top_i/symbol_deserializer_0/inst/cipher_block[127]_i_2_n_0 |               42 |            132 |         3.14 |
|  ZModem_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   | ZModem_top_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]              |               62 |            225 |         3.63 |
+---------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


