
---------- Begin Simulation Statistics ----------
final_tick                               2160256707657                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181067                       # Simulator instruction rate (inst/s)
host_mem_usage                              134447500                       # Number of bytes of host memory used
host_op_rate                                   208345                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 99562.63                       # Real time elapsed on the host
host_tick_rate                               12260708                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 18027523759                       # Number of instructions simulated
sim_ops                                   20743371793                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.220708                       # Number of seconds simulated
sim_ticks                                1220708373987                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  328                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  280                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  491                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1427                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    44.038286                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      365562862                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    830102379                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect       680807                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    751220814                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     22045181                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     22046595                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         1414                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      941717184                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       70332341                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1683812415                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1571828934                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts       679372                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         933925953                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    307600914                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     48441977                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     18564636                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   4381753548                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    5098220396                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2924724857                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.743145                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.646172                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1594141728     54.51%     54.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    351538839     12.02%     66.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    288066117      9.85%     76.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     67919406      2.32%     78.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    189565336      6.48%     85.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     49514528      1.69%     86.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     34496114      1.18%     88.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     41881875      1.43%     89.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    307600914     10.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2924724857                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     70148344                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       4542281723                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            990582690                       # Number of loads committed
system.switch_cpus0.commit.membars           53823508                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   3158411286     61.95%     61.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    199142502      3.91%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    990582690     19.43%     85.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    750083918     14.71%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   5098220396                       # Class of committed instruction
system.switch_cpus0.commit.refs            1740666608                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts         82763423                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         4381753548                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           5098220396                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.668079                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.668079                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1850745404                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         1440                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    364866150                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    5127183473                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       287707208                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        615236970                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles        719779                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         3137                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    172948752                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          941717184                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        561390909                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2364838764                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       140008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            4416721772                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles          166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        1442428                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.321695                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    561797956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    457940384                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.508774                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2927358120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.755046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.853455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1892259179     64.64%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       167460619      5.72%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        83230925      2.84%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       109627012      3.74%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4       125747751      4.30%     81.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        41615688      1.42%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6       135642748      4.63%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        24273948      0.83%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       347500250     11.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2927358120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                     91                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1015850                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       934925168                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.757578                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1781386475                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         751037160                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       80560431                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    994126794                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     48610842                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         4019                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    752392089                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   5116785034                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts   1030349315                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       894501                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   5145059347                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents      13708489                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     80453349                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        719779                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     94874802                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          105                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    196218596                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1939                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        56386                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     37683958                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3544100                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      2308168                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        56386                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         5215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1010635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       4986209488                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           5106294770                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.572611                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2855158084                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.744335                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            5106617078                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      6291923133                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     3653688255                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.496829                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.496829                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   3164892161     61.50%     61.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    199157261      3.87%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead   1030530776     20.03%     85.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    751373649     14.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    5145953850                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           89160987                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017326                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       11325316     12.70%     12.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult      10764348     12.07%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     24.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      34757218     38.98%     63.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     32314105     36.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    5114444391                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  13072697809                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   5023517913                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   5052521531                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        5068174191                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       5145953850                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     48610843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     18564620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        15173                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       168865                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     16489324                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2927358120                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.757883                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.131589                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1246558197     42.58%     42.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    513126434     17.53%     60.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    307036112     10.49%     70.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    238148468      8.14%     78.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    186470866      6.37%     85.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    213096852      7.28%     92.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    120417614      4.11%     96.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     49592236      1.69%     98.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     52911341      1.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2927358120                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.757883                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     120670446                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    235744169                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses     82776857                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes     82884507                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     42426518                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     46118942                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    994126794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    752392089                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5414566840                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     193766596                       # number of misc regfile writes
system.switch_cpus0.numCycles              2927358211                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      240559438                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   5340225825                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents     196838134                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       367010301                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents      38103827                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents         1390                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   8214790458                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    5121293523                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   5364969391                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        707369878                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      73536477                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles        719779                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    413693198                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps        24743543                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   6271427987                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles   1198005519                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     59545387                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts       1079253940                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     48611168                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups     55218331                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          7733904711                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes        10236204212                       # The number of ROB writes
system.switch_cpus0.timesIdled                      5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads        55185597                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes       27591263                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    40.218812                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      235460464                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    585448577                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      3593370                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    532073188                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     18811001                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     18813977                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         2976                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      621452926                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       23264616                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        982931430                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       901439058                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      3591863                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         609970397                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    236329177                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     41336142                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts     30555592                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   3724037753                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    4192581720                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2921316168                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.435169                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.379436                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1563230207     53.51%     53.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    568413942     19.46%     72.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    314665519     10.77%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     69095952      2.37%     86.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     65706647      2.25%     88.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     25494202      0.87%     89.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     42045784      1.44%     90.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     36334738      1.24%     91.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    236329177      8.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2921316168                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     23117037                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       3860400994                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            938354960                       # Number of loads committed
system.switch_cpus1.commit.membars           45928273                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2472656227     58.98%     58.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    234228821      5.59%     64.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv      4592688      0.11%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    938354960     22.38%     87.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    542749024     12.95%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   4192581720                       # Class of committed instruction
system.switch_cpus1.commit.refs            1481103984                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts         71053787                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         3724037753                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           4192581720                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.786071                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.786071                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   2132797929                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         2061                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    232661107                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    4249464521                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       193788269                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        392586630                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       3652382                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         4624                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    204532564                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          621452926                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        481434616                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2441285563                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes      1412517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3810156380                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles           90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        7307778                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.212291                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    482418150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    277536081                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.301568                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2927357775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.465908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.724580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      2097842105     71.66%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       104805500      3.58%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        65241998      2.23%     77.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       127446511      4.35%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        64711426      2.21%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        41376383      1.41%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        86410352      2.95%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        26768938      0.91%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       312754562     10.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2927357775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3883496                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       611162979                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.454113                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1538747874                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         543691662                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      145628510                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    946800455                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     41480230                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts      3622951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    545080089                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   4223046831                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    995056212                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6723949                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   4256710107                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents      20866266                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6904036                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3652382                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     38419806                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       183663                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     59707076                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        88444                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     52969880                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8445477                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      2331057                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        88444                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       231357                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      3652139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3697700537                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           4200812044                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.680382                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2515849456                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.435018                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            4201494175                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      5479980394                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     3194794537                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.272150                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.272150                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2482272284     58.22%     58.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    234240439      5.49%     63.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      4592688      0.11%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            2      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            1      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    998468031     23.42%     87.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    543860613     12.76%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    4263434058                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           80384498                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.018854                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       12940167     16.10%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      39630875     49.30%     65.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     27813456     34.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    4225247047                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads  11301289068                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   4129749866                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   4182249737                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        4181566600                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       4263434058                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     41480231                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     30464993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       105279                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       144089                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     26253431                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2927357775                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.456410                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.953718                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1314351243     44.90%     44.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    677297404     23.14%     68.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    306082063     10.46%     78.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    166735278      5.70%     84.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    153734717      5.25%     89.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5    129075430      4.41%     93.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     88503560      3.02%     96.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     50195324      1.71%     98.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     41382756      1.41%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2927357775                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.456410                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     118571509                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    233426598                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses     71062178                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes     71350527                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads    116309046                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     41839502                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    946800455                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    545080089                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     4437161290                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     165343448                       # number of misc regfile writes
system.switch_cpus1.numCycles              2927358211                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      488865637                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   4192148954                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents     467383282                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       265764342                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      43897100                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        39898                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6677348439                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    4236105075                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   4241037852                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        511044149                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      20143708                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       3652382                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    630454752                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps        48888770                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   5466192307                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1027576512                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     50811093                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts       1304024581                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     41623754                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups     47479260                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          6908120663                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         8452316636                       # The number of ROB writes
system.switch_cpus1.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads        47369684                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes       23694707                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    29.671756                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      260915672                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    879340187                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect      1013024                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    772787086                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     32928084                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     32935123                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses         7039                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      920100398                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       40721822                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads       1307097963                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes      1162414230                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts      1012436                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         912059997                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    273201708                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     72351536                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts     20198619                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   4016549871                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    4699530901                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2924288669                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.607068                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.580863                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1597054451     54.61%     54.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    533112418     18.23%     72.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    162463500      5.56%     78.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3    100293799      3.43%     81.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4    103893091      3.55%     85.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     32363409      1.11%     86.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     75737038      2.59%     89.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     46169255      1.58%     90.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    273201708      9.34%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2924288669                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     40462272                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       4263596728                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads           1013262403                       # Number of loads committed
system.switch_cpus2.commit.membars           80389229                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   2856860482     60.79%     60.79% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult     16080296      0.34%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead   1013262403     21.56%     82.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    813327720     17.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   4699530901                       # Class of committed instruction
system.switch_cpus2.commit.refs            1826590123                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts         99497221                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         4016549871                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           4699530901                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.728824                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.728824                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   2091001350                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred          593                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    260528600                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    4732996049                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       176842787                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        488152458                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       1035816                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts          454                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles    170325599                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          920100398                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        507794902                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           2417831533                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes        85561                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            4053320921                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        2072808                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.314311                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    508489937                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    334565578                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.384634                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2927358012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.619933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.842716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      2018140418     68.94%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       127166916      4.34%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        74961179      2.56%     75.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        90389185      3.09%     78.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4       113587394      3.88%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        38381239      1.31%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        65682646      2.24%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        38877214      1.33%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       360171821     12.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2927358012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                    199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1012591                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       913364931                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.628067                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1886373204                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         814463750                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        2033527                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts   1017671643                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     72603736                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       342639                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    817057674                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   4719729520                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts   1071909454                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1099689                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   4765935370                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents         8118                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1035816                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles         8704                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     32913153                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        31210                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     56536111                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4409240                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      3729954                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        31210                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         3925                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1008666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       4318881009                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           4708089011                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.572289                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       2471648950                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.608306                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            4708621927                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      5456355612                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     3232084768                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.372073                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.372073                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   2863816652     60.08%     60.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     16080296      0.34%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            2      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            1      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead   1072164303     22.49%     82.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    814973805     17.10%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    4767035059                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           82145346                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.017232                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        2790493      3.40%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      24222684     29.49%     32.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     55132169     67.12%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    4701195943                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads  12247863721                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   4608590298                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   4640419697                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        4647125783                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       4767035059                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     72603737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     20198619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         6955                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       252201                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     16216182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2927358012                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.628443                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.217656                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1480209756     50.56%     50.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    410203045     14.01%     64.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    247121900      8.44%     73.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    177668874      6.07%     79.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    195267209      6.67%     85.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5    149489309      5.11%     90.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6    129330168      4.42%     95.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     79456805      2.71%     98.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     58610946      2.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2927358012                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.628443                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     147984462                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads    295716710                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses     99498713                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes     99539499                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     27514076                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     48814246                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads   1017671643                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    817057674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     5629389505                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     289404180                       # number of misc regfile writes
system.switch_cpus2.numCycles              2927358211                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles        2042767                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   4564338379                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents       9926031                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       249306385                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents     137259035                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.RenameLookups   7047868510                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    4726068950                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   4587612753                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        593797207                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents         18410                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       1035816                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    275785128                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps        23274374                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   5422177731                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles   1805390707                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     88935737                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        928692774                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     72603738                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups     66358406                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          7370810098                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         9442529343                       # The number of ROB writes
system.switch_cpus2.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads        66332311                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes       33166404                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          609                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33443925                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66887850                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                664                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          763                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           664                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port         1065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port         1026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        93952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        88704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       182656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  182656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               664                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     664    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 664                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4289035                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3886505                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6292914                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data        35456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             42368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        51584                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          51584                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data          277                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                331                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          403                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               403                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         2202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data        29045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         1992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data          105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         1258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data          105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                34708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         2202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         1992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         1258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            5453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks         42257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               42257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks         42257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         2202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data        29045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         1992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data          105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         1258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data          105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total               76965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples       554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.815278737432                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           42                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           42                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             314907                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               733                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        331                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       403                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      662                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     806                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               44                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               46                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               40                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               40                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               46                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               56                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              62                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              40                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              40                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              46                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              44                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               37                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               52                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               56                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               32                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               32                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               78                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              70                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              48                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              50                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              36                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              50                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              48                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.22                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    16481348                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                   3310000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat               28893848                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24896.30                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43646.30                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                     342                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    431                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.66                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               53.47                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  662                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 806                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    308                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    308                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     17                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    36                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    40                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    41                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    42                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    42                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    42                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    44                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    45                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    48                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    49                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    48                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    50                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    51                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    46                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    42                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    42                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          664                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   138.506024                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   131.358466                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    52.791373                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127           51      7.68%      7.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          539     81.17%     88.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           11      1.66%     90.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           53      7.98%     98.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            2      0.30%     98.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            5      0.75%     99.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            1      0.15%     99.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            2      0.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          664                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           42                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     15.380952                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    14.019916                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.648019                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2                1      2.38%      2.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4                1      2.38%      4.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6                1      2.38%      7.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8                2      4.76%     11.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10               4      9.52%     21.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12               3      7.14%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14               7     16.67%     45.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16               9     21.43%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18               3      7.14%     73.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20               5     11.90%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22               2      4.76%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24               2      4.76%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26               1      2.38%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28               1      2.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           42                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           42                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.452381                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.345094                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     2.166287                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               5     11.90%     11.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               1      2.38%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              29     69.05%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      2.38%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      4.76%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      2.38%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               2      4.76%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               1      2.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           42                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                 42368                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  49600                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  42368                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               51584                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1218860212056                       # Total gap between requests
system.mem_ctrls0.avgGap                 1660572495.99                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data        35456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         1536                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        49600                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 2202.000131465164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 29045.430305516682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 1992.285833230386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 104.857149117389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 1258.285789408665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 104.857149117389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 40632.145282988138                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data          554                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           24                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          806                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      1610804                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data     22929900                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2819058                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data       164846                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      1253740                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data       115500                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 25433171553174                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     38352.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     41389.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     74185.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     82423.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     52239.17                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     57750.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 31554803415.85                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   52.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy             2456160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             1305480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy            2499000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy           2150640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    96361415280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     17872513590                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    453701473920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      567943814070                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.257572                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1179356262769                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  40762020000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT    590091218                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             2284800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             1214400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy            2227680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy           1894860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    96361415280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     17875969500                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    453698545920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      567943552440                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.257358                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1179348802367                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  40762020000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT    597551620                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data        36352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             42624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        46080                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          46080                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data          284                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                333                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          360                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               360                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         1258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data        29779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         1573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data          210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         1992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data          105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                34917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         1258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         1573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         1992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            4823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks         37749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               37749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks         37749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         1258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data        29779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         1573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data          210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         1992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data          105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total               72666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples       568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.577589650666                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           38                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           38                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             314887                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               659                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        333                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       360                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      666                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               48                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               40                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               48                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               70                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               68                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              48                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              40                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               46                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               42                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               46                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               52                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               60                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              56                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              47                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              38                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.59                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    13895744                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                   3330000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat               26383244                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20864.48                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39614.48                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                     347                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    386                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                52.10                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               53.61                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  666                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 720                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    311                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    312                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    33                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    43                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    40                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    39                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    40                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    40                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    39                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          630                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   138.463492                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   131.149964                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    53.048987                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127           51      8.10%      8.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191          508     80.63%     88.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255            9      1.43%     90.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           53      8.41%     98.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            1      0.16%     98.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            6      0.95%     99.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            2      0.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          630                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           38                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     17.368421                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    16.266771                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     5.938519                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6                2      5.26%      5.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8                1      2.63%      7.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10               2      5.26%     13.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12               3      7.89%     21.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14               6     15.79%     36.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16               6     15.79%     52.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18               2      5.26%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20               6     15.79%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22               4     10.53%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24               2      5.26%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26               2      5.26%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30               2      5.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           38                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           38                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.342105                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.282975                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.529464                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               4     10.53%     10.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               1      2.63%     13.16% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              26     68.42%     81.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               2      5.26%     86.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      5.26%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               3      7.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           38                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                 42624                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  44608                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  42624                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               46080                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1215209560119                       # Total gap between requests
system.mem_ctrls1.avgGap                 1753549148.80                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         1536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data        36352                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        44608                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 1258.285789408665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 29779.430349338403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 1572.857236760831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 209.714298234777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 1992.285833230386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 104.857149117389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 36542.716467409977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           24                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data          568                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          720                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst       933006                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data     22368192                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1258610                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data       228310                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      1497626                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data        97500                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 25357797504233                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     38875.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     39380.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     41953.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     57077.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     39411.21                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     48750.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 35219163200.32                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   52.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy             2184840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             1161270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy            2256240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy           1811340                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    96361415280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     17846576310                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    453723314880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      567938720160                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.253399                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1179413367878                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  40762020000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT    532986109                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             2313360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             1229580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy            2499000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy           1827000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    96361415280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     17905548510                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    453673628160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      567948460890                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.261379                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1179283784380                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  40762020000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT    662569607                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   939548333670                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1220708373987                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1964371293                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    507794850                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2472166143                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1964371293                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    507794850                       # number of overall hits
system.cpu2.icache.overall_hits::total     2472166143                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          798                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           849                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          798                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total          849                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      4023633                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4023633                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      4023633                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4023633                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   1964372091                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    507794901                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2472166992                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1964372091                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    507794901                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2472166992                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 78894.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  4739.261484                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 78894.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  4739.261484                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          351                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    70.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          206                       # number of writebacks
system.cpu2.icache.writebacks::total              206                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           19                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           32                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      3055359                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3055359                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      3055359                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3055359                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 95479.968750                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 95479.968750                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 95479.968750                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 95479.968750                       # average overall mshr miss latency
system.cpu2.icache.replacements                   206                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1964371293                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    507794850                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2472166143                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          798                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          849                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      4023633                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4023633                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1964372091                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    507794901                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2472166992                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 78894.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  4739.261484                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           19                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           32                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      3055359                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3055359                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 95479.968750                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 95479.968750                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.737184                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2472166973                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              830                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2978514.425301                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   605.663457                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    18.073727                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.970615                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.028964                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999579                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      96414513518                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     96414513518                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    740288892                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data   1627625811                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      2367914703                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    740288892                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data   1627625811                       # number of overall hits
system.cpu2.dcache.overall_hits::total     2367914703                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      6760267                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     31504414                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      38264681                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      6760267                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     31504414                       # number of overall misses
system.cpu2.dcache.overall_misses::total     38264681                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 369719286498                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 369719286498                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 369719286498                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 369719286498                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    747049159                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   1659130225                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   2406179384                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    747049159                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   1659130225                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   2406179384                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.009049                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.018989                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015903                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.009049                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.018989                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.015903                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 11735.475749                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9662.155200                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 11735.475749                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9662.155200                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12141359                       # number of writebacks
system.cpu2.dcache.writebacks::total         12141359                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     23999211                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     23999211                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     23999211                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     23999211                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      7505203                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7505203                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      7505203                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7505203                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  75276347940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  75276347940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  75276347940                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  75276347940                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.004524                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003119                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.004524                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003119                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10029.888324                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10029.888324                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10029.888324                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10029.888324                       # average overall mshr miss latency
system.cpu2.dcache.replacements              14265892                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    384340522                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    886658956                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1270999478                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2702317                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     31494594                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     34196911                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 369601613268                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 369601613268                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    387042839                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    918153550                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1305196389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.006982                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.034302                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.026201                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 11735.398566                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10808.040915                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     23990864                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     23990864                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      7503730                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7503730                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  75261579051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  75261579051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.008173                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005749                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10029.889009                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10029.889009                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    355948370                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    740966855                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total    1096915225                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      4057950                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         9820                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4067770                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    117673230                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    117673230                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    360006320                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    740976675                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total   1100982995                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.011272                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003695                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 11983.017312                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total    28.928192                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         8347                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         8347                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         1473                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1473                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     14768889                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     14768889                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 10026.401222                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10026.401222                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     27707551                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     72350564                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total    100058115                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          187                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          980                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1167                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     12483312                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     12483312                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     27707738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     72351544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total    100059282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 12738.073469                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10696.925450                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          489                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          489                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          491                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          491                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      5336349                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      5336349                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10868.327902                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10868.327902                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     27707738                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     72351045                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total    100058783                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     27707738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     72351045                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total    100058783                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999362                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         2582297749                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         14266148                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           181.008759                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   141.291021                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   114.708341                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.551918                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.448079                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      83415784516                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     83415784516                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   939548333670                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1220708373987                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1945010838                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    561390856                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2506401694                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1945010838                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    561390856                       # number of overall hits
system.cpu0.icache.overall_hits::total     2506401694                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          837                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           888                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          837                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total          888                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      4359318                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4359318                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      4359318                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4359318                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1945011675                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    561390907                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2506402582                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1945011675                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    561390907                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2506402582                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 85476.823529                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  4909.141892                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 85476.823529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  4909.141892                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          282                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    70.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu0.icache.writebacks::total              246                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           33                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      3010323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3010323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      3010323                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3010323                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91221.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 91221.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91221.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 91221.909091                       # average overall mshr miss latency
system.cpu0.icache.replacements                   246                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1945010838                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    561390856                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2506401694                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          837                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          888                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      4359318                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4359318                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1945011675                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    561390907                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2506402582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 85476.823529                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  4909.141892                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      3010323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3010323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 91221.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 91221.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.817589                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2506402564                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              870                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2880922.487356                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   605.198990                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    18.618599                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.969870                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.029837                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999708                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      97749701568                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     97749701568                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    692510051                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1391658356                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      2084168407                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    692510051                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1391658356                       # number of overall hits
system.cpu0.dcache.overall_hits::total     2084168407                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9538047                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     64344520                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      73882567                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9538047                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     64344520                       # number of overall misses
system.cpu0.dcache.overall_misses::total     73882567                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 758232977751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 758232977751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 758232977751                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 758232977751                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    702048098                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1456002876                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   2158050974                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    702048098                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1456002876                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   2158050974                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.013586                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.044193                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034236                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013586                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.044193                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.034236                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 11783.955770                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 10262.677767                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 11783.955770                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10262.677767                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1269                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              107                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    11.859813                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     10105513                       # number of writebacks
system.cpu0.dcache.writebacks::total         10105513                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     47056585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     47056585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     47056585                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     47056585                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     17287935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17287935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     17287935                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17287935                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 176796293142                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 176796293142                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 176796293142                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 176796293142                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.011874                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008011                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.011874                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008011                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10226.570909                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10226.570909                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10226.570909                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10226.570909                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26826209                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    383506388                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    690018711                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1073525099                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5994164                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     64341896                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     70336060                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 758201759880                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 758201759880                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    389500552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    754360607                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1143861159                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.015389                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.085293                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061490                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11783.951158                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10779.701904                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     47054617                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     47054617                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     17287279                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17287279                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 176789717469                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 176789717469                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.022916                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015113                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10226.578600                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10226.578600                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    309003663                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    701639645                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total    1010643308                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3543883                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2624                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3546507                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     31217871                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     31217871                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    312547546                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    701642269                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total   1014189815                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.011339                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003497                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 11897.054497                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     8.802428                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         1968                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1968                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data          656                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          656                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      6575673                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6575673                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 10023.891768                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10023.891768                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     18208094                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     48441336                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     66649430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          155                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          655                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          810                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      7519761                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7519761                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     18208249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     48441991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     66650240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11480.551145                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9283.655556                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data          327                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          327                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          328                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          328                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      3288045                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3288045                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10024.527439                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10024.527439                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     18208249                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     48441649                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     66649898                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     18208249                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     48441649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     66649898                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999364                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         2244294200                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26826465                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            83.659707                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   140.724903                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   115.274461                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.549707                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.450291                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      73350062049                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     73350062049                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   939548333670                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1220708373987                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2002099781                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    481434566                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2483534347                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2002099781                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    481434566                       # number of overall hits
system.cpu1.icache.overall_hits::total     2483534347                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          795                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           844                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          795                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total          844                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5469372                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5469372                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5469372                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5469372                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2002100576                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    481434615                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2483535191                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2002100576                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    481434615                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2483535191                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 111619.836735                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6480.298578                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 111619.836735                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6480.298578                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          655                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    81.875000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          205                       # number of writebacks
system.cpu1.icache.writebacks::total              205                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      3903954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3903954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      3903954                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3903954                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 114822.176471                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 114822.176471                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 114822.176471                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 114822.176471                       # average overall mshr miss latency
system.cpu1.icache.replacements                   205                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2002099781                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    481434566                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2483534347                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          795                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          844                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5469372                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5469372                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    481434615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2483535191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 111619.836735                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6480.298578                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      3903954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3903954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 114822.176471                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 114822.176471                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.737156                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2483535176                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              829                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2995820.477684                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   604.562131                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    19.175025                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.968850                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.030729                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999579                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      96857873278                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     96857873278                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    721671604                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1321288907                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      2042960511                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    721671604                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1321288907                       # number of overall hits
system.cpu1.dcache.overall_hits::total     2042960511                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7534386                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     26847109                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      34381495                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7534386                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     26847109                       # number of overall misses
system.cpu1.dcache.overall_misses::total     34381495                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 277644575193                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 277644575193                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 277644575193                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 277644575193                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    729205990                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1348136016                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   2077342006                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    729205990                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1348136016                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   2077342006                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010332                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.019914                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016551                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010332                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.019914                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016551                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 10341.693595                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  8075.407285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 10341.693595                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  8075.407285                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1577879                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets         183663                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets     8.591164                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     10368795                       # number of writebacks
system.cpu1.dcache.writebacks::total         10368795                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     18197520                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     18197520                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     18197520                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     18197520                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8649589                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8649589                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8649589                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8649589                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  86751614982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  86751614982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  86751614982                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  86751614982                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006416                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004164                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006416                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004164                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 10029.564986                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10029.564986                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 10029.564986                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10029.564986                       # average overall mshr miss latency
system.cpu1.dcache.replacements              16184137                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    442179789                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    819724665                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1261904454                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3819130                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     26459987                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     30279117                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 272950750635                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 272950750635                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    445998919                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    846184652                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1292183571                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.008563                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.031270                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023433                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10315.604110                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9014.488455                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     17811238                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     17811238                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      8648749                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8648749                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  86743187412                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  86743187412                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006693                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10029.564670                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10029.564670                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    279491815                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    501564242                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     781056057                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3715256                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       387122                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4102378                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   4693824558                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4693824558                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    283207071                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    501951364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    785158435                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.013119                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000771                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005225                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12124.923301                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  1144.171638                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       386282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       386282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          840                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          840                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      8427570                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8427570                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 10032.821429                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10032.821429                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     20099644                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     41335588                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     61435232                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          138                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          560                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          698                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      6434727                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6434727                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     20099782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     41336148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     61435930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11490.583929                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  9218.806590                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          280                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          280                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          280                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          280                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2812248                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2812248                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10043.742857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10043.742857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     20099782                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     41335862                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     61435644                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     20099782                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     41335862                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     61435644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999364                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         2182015780                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         16184393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           134.822219                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   139.595363                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   116.404001                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.545294                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.454703                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      70423018953                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     70423018953                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data     17287702                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      8649866                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      7505692                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33443261                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data     17287702                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      8649866                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      7505692                       # number of overall hits
system.l2.overall_hits::total                33443261                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          561                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                    664                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          561                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            2                       # number of overall misses
system.l2.overall_misses::total                   664                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      2968623                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     51333117                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      3859752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data       349029                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      3003651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       213504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         61727676                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      2968623                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     51333117                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      3859752                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data       349029                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      3003651                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       213504                       # number of overall miss cycles
system.l2.overall_miss_latency::total        61727676                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     17288263                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      8649869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      7505694                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33443925                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     17288263                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      8649869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      7505694                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33443925                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.000032                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000020                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.000032                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000020                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 89958.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 91502.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 113522.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data       116343                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 96891.967742                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data       106752                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92963.367470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 89958.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 91502.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 113522.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data       116343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 96891.967742                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data       106752                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92963.367470                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 763                       # number of writebacks
system.l2.writebacks::total                       763                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               664                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              664                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      2687168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     46527963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3568756                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data       323381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      2739210                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       196635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     56043113                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      2687168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     46527963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3568756                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data       323381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      2739210                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       196635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     56043113                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.000032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000020                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.000032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000020                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 81429.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 82937.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 104963.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 107793.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88361.612903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 98317.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84402.278614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 81429.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 82937.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 104963.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 107793.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88361.612903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 98317.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84402.278614                       # average overall mshr miss latency
system.l2.replacements                            763                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15294267                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15294267                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15294267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15294267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           99                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               99                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           99                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           99                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data          656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data       386002                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         1473                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                388131                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus0.data          656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       386002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data         1473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            388131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               98                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      2968623                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      3859752                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      3003651                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9832026                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             99                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 89958.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 113522.117647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 96891.967742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100326.795918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           98                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      2687168                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3568756                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      2739210                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8995134                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 81429.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 104963.411765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 88361.612903                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91787.081633                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data     17287046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      8263864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      7504219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          33055129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data          561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             566                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data     51333117                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data       349029                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       213504                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     51895650                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     17287607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      8263867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      7504221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      33055695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 91502.882353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data       116343                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data       106752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91688.427562                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data          561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     46527963                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       323381                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       196635                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     47047979                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 82937.545455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 107793.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 98317.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83123.637809                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    91274419                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33531                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2722.090573                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     135.867035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            2094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            1616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst              37                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data    28379.974587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    32.948863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   402.294633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    33.933556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data     2.996710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst    30.984618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     1.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.063904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.049316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.866088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.012277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.001036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32764                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1070196619                       # Number of tag accesses
system.l2.tags.data_accesses               1070196619                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2160256707657                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          33055794                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15295030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           99                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18149559                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           388131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          388131                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            99                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     33055695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     51864789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     25949607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     22517082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100331775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2820594688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1696183040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1721698176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6238501248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             763                       # Total snoops (count)
system.tol2bus.snoopTraffic                     97664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33444688                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004267                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33444079    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    609      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33444688                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        53403235938                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             67552                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       36046208062                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             68805                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       18047419658                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       15659751452                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
