<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\0_gaoyun_p\1.9.9Beta-3\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg_top.v<br>
H:\0_gaoyun_p\1.9.9Beta-3\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\RAMBasedShiftRegister\data\RAM_based_shift_reg.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-3</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug 30 15:12:56 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>c_shift_ram_0</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.221s, Peak memory usage = 34.016MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 34.016MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 34.016MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 34.016MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 34.016MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.23s, Peak memory usage = 42.695MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 42.773MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.116s, Peak memory usage = 43.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 43.543MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.507s, Peak memory usage = 47.371MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.154s, Peak memory usage = 47.371MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.075s, Peak memory usage = 47.371MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 64.805MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.562s, Elapsed time = 0h 0m 0.569s, Peak memory usage = 64.805MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 103.973MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 103.973MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>8211</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>8192</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>5425</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>4231</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1163</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5425(5425 LUT, 0 ALU) / 23040</td>
<td>24%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>8211 / 23685</td>
<td>35%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23685</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>8211 / 23685</td>
<td>35%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 56</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>239.4(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[0]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RAM_based_shift_reg/wdata_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8211</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[0]_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[0]_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_511_G[9]_s2500/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_511_G[9]_s2500/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_511_G[9]_s2241/I0</td>
</tr>
<tr>
<td>2.226</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_511_G[9]_s2241/O</td>
</tr>
<tr>
<td>2.406</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_511_G[9]_s2111/I1</td>
</tr>
<tr>
<td>2.489</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_511_G[9]_s2111/O</td>
</tr>
<tr>
<td>2.669</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_511_G[9]_s2046/I1</td>
</tr>
<tr>
<td>2.751</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_511_G[9]_s2046/O</td>
</tr>
<tr>
<td>2.931</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_511_G[9]_s1984/I0</td>
</tr>
<tr>
<td>3.014</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_511_G[9]_s1984/O</td>
</tr>
<tr>
<td>3.194</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_0_G[0]_s15/I0</td>
</tr>
<tr>
<td>3.699</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_0_G[0]_s15/F</td>
</tr>
<tr>
<td>3.879</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_0_G[0]_s7/I0</td>
</tr>
<tr>
<td>4.010</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_0_G[0]_s7/O</td>
</tr>
<tr>
<td>4.190</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_0_G[0]_s3/I0</td>
</tr>
<tr>
<td>4.273</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_0_G[0]_s3/O</td>
</tr>
<tr>
<td>4.453</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_0_G[0]_s1/I0</td>
</tr>
<tr>
<td>4.536</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_0_G[0]_s1/O</td>
</tr>
<tr>
<td>4.716</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_0_G[0]_s0/I0</td>
</tr>
<tr>
<td>4.798</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_0_G[0]_s0/O</td>
</tr>
<tr>
<td>4.978</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8211</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_0_s0/CLK</td>
</tr>
<tr>
<td>10.801</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.769, 42.974%; route: 1.980, 48.105%; tC2Q: 0.367, 8.921%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[1]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RAM_based_shift_reg/wdata_q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8211</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[1]_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[1]_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1534_G[9]_s2500/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1534_G[9]_s2500/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1534_G[9]_s2241/I0</td>
</tr>
<tr>
<td>2.226</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1534_G[9]_s2241/O</td>
</tr>
<tr>
<td>2.406</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1534_G[9]_s2111/I1</td>
</tr>
<tr>
<td>2.489</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1534_G[9]_s2111/O</td>
</tr>
<tr>
<td>2.669</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1534_G[9]_s2046/I1</td>
</tr>
<tr>
<td>2.751</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1534_G[9]_s2046/O</td>
</tr>
<tr>
<td>2.931</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1534_G[9]_s1984/I0</td>
</tr>
<tr>
<td>3.014</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1534_G[9]_s1984/O</td>
</tr>
<tr>
<td>3.194</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1023_G[0]_s15/I0</td>
</tr>
<tr>
<td>3.699</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1023_G[0]_s15/F</td>
</tr>
<tr>
<td>3.879</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1023_G[0]_s7/I0</td>
</tr>
<tr>
<td>4.010</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1023_G[0]_s7/O</td>
</tr>
<tr>
<td>4.190</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1023_G[0]_s3/I0</td>
</tr>
<tr>
<td>4.273</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1023_G[0]_s3/O</td>
</tr>
<tr>
<td>4.453</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1023_G[0]_s1/I0</td>
</tr>
<tr>
<td>4.536</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1023_G[0]_s1/O</td>
</tr>
<tr>
<td>4.716</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1023_G[0]_s0/I0</td>
</tr>
<tr>
<td>4.798</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_1023_G[0]_s0/O</td>
</tr>
<tr>
<td>4.978</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8211</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_1_s0/CLK</td>
</tr>
<tr>
<td>10.801</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.769, 42.974%; route: 1.980, 48.105%; tC2Q: 0.367, 8.921%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[2]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RAM_based_shift_reg/wdata_q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8211</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[2]_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[2]_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2557_G[9]_s2500/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2557_G[9]_s2500/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2557_G[9]_s2241/I0</td>
</tr>
<tr>
<td>2.226</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2557_G[9]_s2241/O</td>
</tr>
<tr>
<td>2.406</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2557_G[9]_s2111/I1</td>
</tr>
<tr>
<td>2.489</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2557_G[9]_s2111/O</td>
</tr>
<tr>
<td>2.669</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2557_G[9]_s2046/I1</td>
</tr>
<tr>
<td>2.751</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2557_G[9]_s2046/O</td>
</tr>
<tr>
<td>2.931</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2557_G[9]_s1984/I0</td>
</tr>
<tr>
<td>3.014</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2557_G[9]_s1984/O</td>
</tr>
<tr>
<td>3.194</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2046_G[0]_s15/I0</td>
</tr>
<tr>
<td>3.699</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2046_G[0]_s15/F</td>
</tr>
<tr>
<td>3.879</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2046_G[0]_s7/I0</td>
</tr>
<tr>
<td>4.010</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2046_G[0]_s7/O</td>
</tr>
<tr>
<td>4.190</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2046_G[0]_s3/I0</td>
</tr>
<tr>
<td>4.273</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2046_G[0]_s3/O</td>
</tr>
<tr>
<td>4.453</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2046_G[0]_s1/I0</td>
</tr>
<tr>
<td>4.536</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2046_G[0]_s1/O</td>
</tr>
<tr>
<td>4.716</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2046_G[0]_s0/I0</td>
</tr>
<tr>
<td>4.798</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_2046_G[0]_s0/O</td>
</tr>
<tr>
<td>4.978</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8211</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_2_s0/CLK</td>
</tr>
<tr>
<td>10.801</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.769, 42.974%; route: 1.980, 48.105%; tC2Q: 0.367, 8.921%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[3]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RAM_based_shift_reg/wdata_q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8211</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[3]_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[3]_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3580_G[9]_s2500/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3580_G[9]_s2500/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3580_G[9]_s2241/I0</td>
</tr>
<tr>
<td>2.226</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3580_G[9]_s2241/O</td>
</tr>
<tr>
<td>2.406</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3580_G[9]_s2111/I1</td>
</tr>
<tr>
<td>2.489</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3580_G[9]_s2111/O</td>
</tr>
<tr>
<td>2.669</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3580_G[9]_s2046/I1</td>
</tr>
<tr>
<td>2.751</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3580_G[9]_s2046/O</td>
</tr>
<tr>
<td>2.931</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3580_G[9]_s1984/I0</td>
</tr>
<tr>
<td>3.014</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3580_G[9]_s1984/O</td>
</tr>
<tr>
<td>3.194</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3069_G[0]_s15/I0</td>
</tr>
<tr>
<td>3.699</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3069_G[0]_s15/F</td>
</tr>
<tr>
<td>3.879</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3069_G[0]_s7/I0</td>
</tr>
<tr>
<td>4.010</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3069_G[0]_s7/O</td>
</tr>
<tr>
<td>4.190</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3069_G[0]_s3/I0</td>
</tr>
<tr>
<td>4.273</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3069_G[0]_s3/O</td>
</tr>
<tr>
<td>4.453</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3069_G[0]_s1/I0</td>
</tr>
<tr>
<td>4.536</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3069_G[0]_s1/O</td>
</tr>
<tr>
<td>4.716</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3069_G[0]_s0/I0</td>
</tr>
<tr>
<td>4.798</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_3069_G[0]_s0/O</td>
</tr>
<tr>
<td>4.978</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8211</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_3_s0/CLK</td>
</tr>
<tr>
<td>10.801</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.769, 42.974%; route: 1.980, 48.105%; tC2Q: 0.367, 8.921%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[4]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RAM_based_shift_reg/wdata_q_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8211</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[4]_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_mem_RAMREG_192_G[4]_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4603_G[9]_s2500/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4603_G[9]_s2500/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4603_G[9]_s2241/I0</td>
</tr>
<tr>
<td>2.226</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4603_G[9]_s2241/O</td>
</tr>
<tr>
<td>2.406</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4603_G[9]_s2111/I1</td>
</tr>
<tr>
<td>2.489</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4603_G[9]_s2111/O</td>
</tr>
<tr>
<td>2.669</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4603_G[9]_s2046/I1</td>
</tr>
<tr>
<td>2.751</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4603_G[9]_s2046/O</td>
</tr>
<tr>
<td>2.931</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4603_G[9]_s1984/I0</td>
</tr>
<tr>
<td>3.014</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4603_G[9]_s1984/O</td>
</tr>
<tr>
<td>3.194</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4092_G[0]_s15/I0</td>
</tr>
<tr>
<td>3.699</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4092_G[0]_s15/F</td>
</tr>
<tr>
<td>3.879</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4092_G[0]_s7/I0</td>
</tr>
<tr>
<td>4.010</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4092_G[0]_s7/O</td>
</tr>
<tr>
<td>4.190</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4092_G[0]_s3/I0</td>
</tr>
<tr>
<td>4.273</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4092_G[0]_s3/O</td>
</tr>
<tr>
<td>4.453</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4092_G[0]_s1/I0</td>
</tr>
<tr>
<td>4.536</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4092_G[0]_s1/O</td>
</tr>
<tr>
<td>4.716</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4092_G[0]_s0/I0</td>
</tr>
<tr>
<td>4.798</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/mem_RAMOUT_4092_G[0]_s0/O</td>
</tr>
<tr>
<td>4.978</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8211</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_4_s0/CLK</td>
</tr>
<tr>
<td>10.801</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_RAM_based_shift_reg/wdata_q_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.769, 42.974%; route: 1.980, 48.105%; tC2Q: 0.367, 8.921%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
