<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vineet.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fullAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fullAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fullAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fullAdder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fullAdder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fullAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fullAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fullAdder.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fullAdder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="halfAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="halfAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="halfAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="halfAdder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="halfAdder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="halfAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="halfAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="halfAdder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="halfAdder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="halfAdder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="s16bitAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="s16bitAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="s16bitAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="s16bitAdder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="s16bitAdder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="s16bitAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="s16bitAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="s16bitAdder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="s16bitAdder_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="s16bitAdder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="s16bitAdder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="s32bitAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="s32bitAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="s32bitAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="s32bitAdder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="s32bitAdder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="s32bitAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="s32bitAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="s32bitAdder.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="s32bitAdder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="s64bitAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="s64bitAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="s64bitAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="s64bitAdder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="s64bitAdder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="s64bitAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="s64bitAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="s64bitAdder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="s64bitAdder_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="s64bitAdder_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="s64bitAdder_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="s64bitAdder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="s64bitAdder_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="s64bitAdder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="s8bitAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="s8bitAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="s8bitAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="s8bitAdder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="s8bitAdder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="s8bitAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="s8bitAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="s8bitAdder.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="s8bitAdder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1661443974" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1661443974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661444111" xil_pn:in_ck="-4953137227127377039" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1661444111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fullAdder.v"/>
      <outfile xil_pn:name="halfAdder.v"/>
      <outfile xil_pn:name="s16bitAdder.v"/>
      <outfile xil_pn:name="s32bitAdder.v"/>
      <outfile xil_pn:name="s64bitAdder.v"/>
      <outfile xil_pn:name="s64bitAdder_tb.v"/>
      <outfile xil_pn:name="s8bitAdder.v"/>
    </transform>
    <transform xil_pn:end_ts="1661443974" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3894151813212786328" xil_pn:start_ts="1661443974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661443974" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6656541368404469882" xil_pn:start_ts="1661443974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661443974" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4297390365382687351" xil_pn:start_ts="1661443974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661444111" xil_pn:in_ck="-4953137227127377039" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1661444111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fullAdder.v"/>
      <outfile xil_pn:name="halfAdder.v"/>
      <outfile xil_pn:name="s16bitAdder.v"/>
      <outfile xil_pn:name="s32bitAdder.v"/>
      <outfile xil_pn:name="s64bitAdder.v"/>
      <outfile xil_pn:name="s64bitAdder_tb.v"/>
      <outfile xil_pn:name="s8bitAdder.v"/>
    </transform>
    <transform xil_pn:end_ts="1661444112" xil_pn:in_ck="-4953137227127377039" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7057401981047684671" xil_pn:start_ts="1661444111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="s64bitAdder_tb_beh.prj"/>
      <outfile xil_pn:name="s64bitAdder_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1661444112" xil_pn:in_ck="2231387971540762304" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6451503990879683038" xil_pn:start_ts="1661444112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="s64bitAdder_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1661438169" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1661438169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661443283" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7502175385802920367" xil_pn:start_ts="1661443283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661443283" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4297390365382687351" xil_pn:start_ts="1661443283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661438169" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1661438169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661443283" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6575639488854352179" xil_pn:start_ts="1661443283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661438169" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1661438169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661443283" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5363388131920316223" xil_pn:start_ts="1661443283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661445892" xil_pn:in_ck="9097648137850330684" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="6666805876704663764" xil_pn:start_ts="1661445882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fullAdder.ngr"/>
      <outfile xil_pn:name="halfAdder.ngr"/>
      <outfile xil_pn:name="s16bitAdder.ngr"/>
      <outfile xil_pn:name="s32bitAdder.ngr"/>
      <outfile xil_pn:name="s64bitAdder.lso"/>
      <outfile xil_pn:name="s64bitAdder.ngc"/>
      <outfile xil_pn:name="s64bitAdder.ngr"/>
      <outfile xil_pn:name="s64bitAdder.prj"/>
      <outfile xil_pn:name="s64bitAdder.stx"/>
      <outfile xil_pn:name="s64bitAdder.syr"/>
      <outfile xil_pn:name="s64bitAdder.xst"/>
      <outfile xil_pn:name="s64bitAdder_tb_beh.prj"/>
      <outfile xil_pn:name="s64bitAdder_xst.xrpt"/>
      <outfile xil_pn:name="s8bitAdder.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
