// Seed: 465897267
module module_0 (
    input wire id_0,
    output wire id_1,
    input supply1 id_2,
    input wand id_3,
    output supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wand id_8
);
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd62,
    parameter id_18 = 32'd27,
    parameter id_23 = 32'd90
) (
    input wor _id_0,
    output wire id_1,
    output supply0 id_2
    , id_13,
    output supply1 id_3,
    input wand id_4,
    input wand id_5,
    input tri id_6,
    output uwire id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    output uwire id_11
);
  reg id_14, id_15, id_16, id_17, _id_18, id_19, id_20, id_21, id_22, _id_23;
  xor primCall (id_3, id_19, id_16, id_17, id_22, id_13, id_6, id_24, id_21);
  logic [-1 : 1] id_24;
  ;
  initial begin : LABEL_0
    if (1) id_14 = 1;
  end
  wire [1 : id_0] id_25;
  wire [id_23 : id_18] id_26;
  wire id_27;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_10,
      id_5,
      id_9,
      id_1,
      id_10,
      id_5,
      id_8
  );
  logic id_28;
  ;
endmodule
