// -----------------------------------------------------------------------------
// Simulation: Final_ml_demodulator
// -----------------------------------------------------------------------------

// testbench
// -----------------------------------------------------------------------------
// ../00_TESTBED/testbench.v

// design files
// -----------------------------------------------------------------------------
// ../02_SYN/Netlist/ml_demodulator_syn.v
./ml_demodulator_syn.v
/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/Verilog/tsmc13_neg.v
