#Mon Oct 13 12:57:33 MDT 2014
com.xilinx.sdk.linkgen.prefs.hello_world_0\:Stack-size=8192
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.sdata2=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.text=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.rodata=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.sbss2=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:Heap-size=1024
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.bss=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.sdata=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.sbss=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:Heap=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
eclipse.preferences.version=1
com.xilinx.sdk.linkgen.prefs.hello_world_0\:.data=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.hello_world_0\:Stack=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
