INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/Four_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sim_1/new/tb_four_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
