Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 14 Nov 2018 00:36:11 -0000
Received: from icoremail.net (unknown [209.85.210.180])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH37DGetbTiWIAQ--.41252S3;
	Wed, 14 Nov 2018 02:36:53 +0800 (CST)
Received: from mail-pf1-f180.google.com (unknown [209.85.210.180])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwB38Ey9GetbDsI5AA--.2335S3;
	Wed, 14 Nov 2018 02:36:46 +0800 (CST)
Received: by mail-pf1-f180.google.com with SMTP id v76-v6so3668543pfa.5
        for <xuliker@zju.edu.cn>; Tue, 13 Nov 2018 10:36:45 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:date:from:to:cc
         :subject:message-id:references:mime-version:content-disposition
         :in-reply-to:user-agent:sender:precedence:list-id;
        bh=OSuenFzkZBtgaOD9SE04NZNOhTdUroCJUkTcTsREdRI=;
        b=DQFV0QI7t0Ufs+WxSc8P475Jh8omtx3F9+PEv4Eg5/CFMm5lgtbuJ5ivMz1BCzfX4c
         qUIu4TXcbsAgERKLIypkppI8KtCur8OFNNMqmaTjuCJSQdCUdSrO8mlEhizGzKSPc8jp
         5qQzba0ehrH6zAkDrBjfZfa7nTSaAqVBcpCGqaPsFlmm1yakBAnFjvexzl0gpGrE+9c2
         izj7crNLPekDGmsufhzxlFFk3X0+6BKexYrGGZdMAtxRjDm4OsnajBAhUcCAVUhPBPwN
         JgT2/ojlbmbiVydapA0vuP9bf+HsCN+H2oDQ6JHqzMBR7MHtWEC5M7CHZ9Etwt4PX+6M
         +3qg==
X-Gm-Message-State: AGRZ1gLLcIxL7CL/sbZpSjPhIE/KKvxYSlFHLDuYkM+6KHMWhjx6Dhq6
	cBwK5Gl+jIcECsGRlHBFHuUax9gj8X1781H3NYaOPQFV82fFs48ZvA==
X-Received: by 2002:a62:5d0c:: with SMTP id r12mr631490pfb.0.1542134205630;
        Tue, 13 Nov 2018 10:36:45 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp4834955pjt;
        Tue, 13 Nov 2018 10:36:44 -0800 (PST)
X-Google-Smtp-Source: AJdET5csYkbT0AK32aHxgHmkxAEB/S+uRQddZABQOzqTrdOG0SQQL5E8GvG1cVMdFwNPWt05WhlB
X-Received: by 2002:a63:94:: with SMTP id 142mr5651242pga.74.1542134203999;
        Tue, 13 Nov 2018 10:36:43 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542134203; cv=none;
        d=google.com; s=arc-20160816;
        b=0YdEfrdMCsBGvoYOvNsBFlAizIiDSYZLZz3ur+A2J7VxgLPICQBBm/M3RLSfvarS5y
         n6vfiqyhPMOPdlksdSWB/hw7GMYjFBi/5RK6RdtNuOUijwL93CU7SWNSjmRTff0HYrLT
         2S03118czts6PMLXoxvahNiCDsrVQPUSqWwoXvbkAuTbzKpYke24Zy3N/gdtEwPcavTW
         hDfj3aOICfpGIyR/HFRNTY64KvkG6KFQtFrdppdMewlAYsc0Or7kSv0oAtxVk/SdkKvE
         3C9z0rzDm652DnUgmw8riHu56QaeFIBrCsK9JdjmgmpuEv5wVxzJsX8UdsOOO6LNnBrx
         BIhQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:user-agent:in-reply-to
         :content-disposition:mime-version:references:message-id:subject:cc
         :to:from:date:dkim-signature;
        bh=OSuenFzkZBtgaOD9SE04NZNOhTdUroCJUkTcTsREdRI=;
        b=Xq36lvlxwMghVxkmwAMr6eyeo8aAzAFsgx77cse3hds70AGIQcV9xMsQNdIUlv91Dt
         rUm5ikiW6lgdbiHoW0YbgYGjuzBkEGkHE3cSCyGTGP+2jLbzhPKiPPwX1dTc7zy17L2L
         yougvYXOAd1bw02Rg4N7CzFAW6unDHUtbcNkPV1a+1DHMicAoiiCdA2KDY1MRvqu9+mM
         7flIx/4t6jkLT9ReHoc3eYEFIyo9gu7mdtweS+fEOgYUWQx6WssHUAHZTGpMjIOPRPNz
         IAIvq43pJAv0Mk2qphuCPT3OsVD49sPKFeyd+KHm9nQWj9+odJKl4rSgd93ViRrPB/bY
         7I3w==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=fail header.i=@sirena.org.uk header.s=20170815-heliosphere header.b=bCPKtJt1;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id v5-v6si22858893plg.99.2018.11.13.10.36.29;
        Tue, 13 Nov 2018 10:36:43 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1731116AbeKNEe7 (ORCPT <rfc822;lrx0014@gmail.com> + 99 others);
        Tue, 13 Nov 2018 23:34:59 -0500
Received: from heliosphere.sirena.org.uk ([172.104.155.198]:45820 "EHLO
        heliosphere.sirena.org.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726695AbeKNEe7 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 13 Nov 2018 23:34:59 -0500
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;
        d=sirena.org.uk; s=20170815-heliosphere; h=In-Reply-To:Content-Type:
        MIME-Version:References:Message-ID:Subject:Cc:To:From:Date:Sender:Reply-To:
        Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date:
        Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id:
        List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive;
         bh=OSuenFzkZBtgaOD9SE04NZNOhTdUroCJUkTcTsREdRI=; b=bCPKtJt10Xl/c+Cj9V//7CpD/
        cZbgYJ9vw9srwwsa38ojtiIwnjLTJ5bUmn/n6+sSM5qDt8GH75lpPLLzDouhSqutvDZ9qPXVAziI3
        k0rSG+zszLdEkmPrTrdTEjw9TZ215ITX/O3TvMPghgbWPu5On1nO/FbI5q9b97KXCvn9k=;
Received: from [64.114.255.97] (helo=finisterre.ee.mobilebroadband)
        by heliosphere.sirena.org.uk with esmtpsa (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
        (Exim 4.89)
        (envelope-from <broonie@sirena.org.uk>)
        id 1gMdXB-0002QI-MP; Tue, 13 Nov 2018 18:35:33 +0000
Received: by finisterre.ee.mobilebroadband (Postfix, from userid 1000)
        id 5C6B3440078; Tue, 13 Nov 2018 18:35:27 +0000 (GMT)
Date: Tue, 13 Nov 2018 10:35:27 -0800
From: Mark Brown <broonie@kernel.org>
To: Emil Renner Berthing <kernel@esmil.dk>
Cc: linux-spi@vger.kernel.org, Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Palmer Dabbelt <palmer@sifive.com>, devicetree@vger.kernel.org,
        linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org
Subject: Re: [RFC PATCH] spi: add driver for the SiFive SPI controller
Message-ID: <20181113183527.GG2089@sirena.org.uk>
References: <20181112142736.15009-1-kernel@esmil.dk>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha512;
        protocol="application/pgp-signature"; boundary="df+09Je9rNq3P+GE"
Content-Disposition: inline
In-Reply-To: <20181112142736.15009-1-kernel@esmil.dk>
X-Cookie: No Canadian coins.
User-Agent: Mutt/1.10.1 (2018-07-13)
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwB38Ey9GetbDsI5AA--.2335S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxCr13Jw1DAw43tF1DZr18Zrb_yoW5Aw13pF
	1UZFs0vrZ5G3Z29FykJF4UZry3Krsaqa4jk34UX3y0krZ0gry5XF4rKr4rt34fKFykWFyj
	vF40qwnrGF4DZF7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPEb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_tr0E3s1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_Cr1j6rxdM28EF7xvwVC2z280aVCY1x0267AKxVWxJr0_GcWlnx0Ee4C267
	I2x7xF54xIwI0E7I0Y6sxI4wAS0I0E0xvYzxvE52x082IY62kv0487M2AExVA0xI801c8C
	04v7Mc02F40EFcxC0VAKzVAqx4xG6I80ewAv7VC0I7IYx2IY67AKxVWUXVWUAwAv7VC2z2
	80aVAFwI0_Jr0_Gr1lOx8S6xCaFVCjc4AY6r1j6r4UMx02cVCv0xWlc7CjxVAKzI0EY4vE
	52x082I5MxkIecxEwVCI4VW5MxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxV
	W8JVW5JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E87Iv67AKxVW8
	Jr0_Cr1UMxvI42IY6I8E87Iv6xkF7I0E14v26r4UJVWxJr1l42xK82IYc2Ij64vIr41l42
	xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2Iq
	xVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r
	1q6r43MIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnIWIevJa73
	UjIFyTuYvjxUvZmRUUUUU


--df+09Je9rNq3P+GE
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline

On Mon, Nov 12, 2018 at 03:27:36PM +0100, Emil Renner Berthing wrote:

> I know the discussions about the sifive devicetree compatible
> strings haven't come to a conclusion, so I'm sending this as
> an RFC to get some feedback on the rest of the code.

I've not seen any of these discussions or earlier versions of this
driver so I've no idea what's going on here :(

> +Optional properties:
> +- sifive,fifo-depth		: Depth of hardware queues; defaults to 8
> +- sifive,max-bits-per-word	: Maximum bits per word; defaults to 8
> +

If the hardware isn't fixed yet making these enumerable from the
hardware would be good...

> @@ -0,0 +1,442 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + * SiFive SPI controller driver (master mode only)
> + *

Please make the entire comment a C++ one to make this look more
intentinal.

> +/* for consistency we need this symbol */
> +#ifdef REG_FMT
> +#undef REG_FMT
> +#endif

We do?  For consistency with what?

> +static void sifive_spi_init(struct sifive_spi *spi)
> +{

> +	/* Set CS/SCK Delays and Inactive Time to defaults */
> +
> +	/* Exit specialized memory-mapped SPI flash mode */

...or not?

> +	/* Set frame format */
> +	cr = FMT_LEN(t->bits_per_word);
> +	switch (mode) {
> +	case SPI_NBITS_QUAD:
> +		cr |= FMT_PROTO_QUAD;
> +		break;

Some namespacing on the driver #defines would be a bit safer against the
possibility of collision with future changes in headers.

> +static void sifive_spi_wait(struct sifive_spi *spi, u32 bit, int poll)
> +{
> +	if (poll) {
> +		u32 cr;
> +		do cr = sifive_spi_read(spi, REG_IP);
> +		while (!(cr & bit));

Please add some braces, indentation or something to make it more clear
that the read is part of a do/while loop - right now it's not
immediately obvious that this is correct.

> +static int sifive_spi_transfer_one(struct spi_master *master,
> +		struct spi_device *device, struct spi_transfer *t)
> +{
> +	struct sifive_spi *spi = spi_master_get_devdata(master);
> +	int poll = sifive_spi_prep_transfer(spi, device, t);
> +
> +	sifive_spi_execute(spi, t, poll);
> +

Why not just inline the execute function here?  It's the only caller
AFAICT.

> +static void sifive_spi_set_cs(struct spi_device *device, bool is_high)
> +{
> +	struct sifive_spi *spi = spi_master_get_devdata(device->master);
> +
> +	/* Reverse polarity is handled by SCMR/CPOL. Not inverted CS. */
> +	if (device->mode & SPI_CS_HIGH)
> +		is_high = !is_high;

spi_set_cs() will handle CS_HIGH for you.

> +	master->bits_per_word_mask = SPI_BPW_MASK(8);

I thought the device supported other bits per word values?

> +	/* If mmc_spi sees a dma_mask, it starts using dma mapped buffers.
> +	 * Probably it should rely on the SPI core auto mapping instead.
> +	 */
> +	pdev->dev.dma_mask = NULL;

If this is a problem please fix it in the MMC core, don't bodge it like
this.

> +static const struct of_device_id sifive_spi_of_match[] = {
> +	{ .compatible = "sifive,spi0", },
> +	{}
> +};
> +MODULE_DEVICE_TABLE(of, sifive_spi_of_match);

spi0 is a *weird* compatible name.

--df+09Je9rNq3P+GE
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQEzBAABCgAdFiEEreZoqmdXGLWf4p/qJNaLcl1Uh9AFAlvrGW4ACgkQJNaLcl1U
h9Afuwf/Y1cjBT6JU+ydckCZJW0OKyMIVU51jBKHs7/iW9J/d/All96iTXJxDSik
NwWuGbuQ9J0npiReDRWdPFv86Cx+vaDJP7W4Sh5n0t65wgIsYe2/GF47guIRTaaz
6Z1s0inTYuu50N35m8rIfstMtkPVb42BRpEYnSZV1t1eGBEl8K/tDoxgxDv6ecHv
ohTAo3k/4Ol4XFYfcIN4rYqL83e+dg1AMfNfdPqxPSWDuKbLh5/23jrhdqmaJIsf
gEtyDHuRoEmC2Jud3Upt7iGtbA3Ezfa11yZ+wlAG6nBnB53FjusLylyrlDlsp0om
qX/8rsCTyN0pMK1cCu1sDzOsVfn+SA==
=fZ/2
-----END PGP SIGNATURE-----

--df+09Je9rNq3P+GE--
