m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Softwares/ModelSim_201
Exor_gate
Z0 w1714088071
!i122 2
Z1 dE:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/002_VHDL_Class
Z2 8E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/002_VHDL_Class/xorGateImpl.vhd
Z3 FE:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/002_VHDL_Class/xorGateImpl.vhd
l0
L1 1
V]nFZ6I[1TbFV^VSdiE4IF1
!s100 QFkLBcCTORY@fUDn3kk[I1
Z4 OV;C;2020.1;71
32
Z5 !s110 1714088075
!i10b 1
Z6 !s108 1714088074.000000
Z7 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/002_VHDL_Class/xorGateImpl.vhd|
Z8 !s107 E:/HDA_Lectures/001_Repository/011_DSD/011_DSD_LabCodes/002_VHDL_Class/xorGateImpl.vhd|
!i113 1
Z9 o-work work -2002 -explicit
Z10 tExplicit 1 CvgOpt 0
Aconditional
DEx4 work 8 xor_gate 0 22 ]nFZ6I[1TbFV^VSdiE4IF1
!i122 2
l7
L6 8
V_c7G4h7`NJiK<aKH60i_I3
!s100 @<o:<k_@1NO8flOBh7[@f2
R4
32
R5
!i10b 1
R6
R7
R8
!i113 1
R9
R10
