// Seed: 2133961570
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd21,
    parameter id_5 = 32'd67
) (
    output wor id_0,
    input wor id_1,
    output wand id_2,
    output wand _id_3,
    input supply0 id_4,
    input tri0 _id_5,
    input tri0 id_6,
    output supply0 id_7,
    output tri id_8,
    output tri0 id_9
);
  logic [id_3 : id_5] id_11 = -1;
  xnor primCall (id_0, id_1, id_11, id_4, id_6);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd85
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output logic [7:0] id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  input wire _id_2;
  output wire id_1;
  assign id_7[id_2] = 1;
  tri id_9 = 1;
endmodule
