# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:50:59 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work presynth D:/project/program/QUARTUS/eda/Adders_Smart/smartgen/Core_adder/Core_adder.v 
# -- Compiling module Core_adder
# 
# Top level modules:
# 	Core_adder
# End time: 20:50:59 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:51:00 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work presynth D:/project/program/QUARTUS/eda/Adders_Smart/hdl/Fadd1.v 
# -- Compiling module FA_behav2
# 
# Top level modules:
# 	FA_behav2
# End time: 20:51:00 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:51:00 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work presynth D:/project/program/QUARTUS/eda/Adders_Smart/hdl/halfadder.v 
# -- Compiling module halfadder
# 
# Top level modules:
# 	halfadder
# End time: 20:51:00 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:51:00 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work presynth D:/project/program/QUARTUS/eda/Adders_Smart/component/work/adder_3/adder_3.v 
# -- Compiling module adder_3
# 
# Top level modules:
# 	adder_3
# End time: 20:51:00 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:51:01 on Dec 01,2022
# vlog -reportprogress 300 "+incdir+D:/project/program/QUARTUS/eda/Adders_Smart/stimulus" -vlog01compat -work presynth D:/project/program/QUARTUS/eda/Adders_Smart/stimulus/testbench3.v 
# -- Compiling module testbench3
# 
# Top level modules:
# 	testbench3
# End time: 20:51:01 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.testbench3 
# Start time: 20:51:04 on Dec 01,2022
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading presynth.testbench3
# Loading presynth.adder_3
# Loading presynth.Core_adder
# Loading proasic3.XOR3
# Loading proasic3.MAJ3
# Loading presynth.FA_behav2
# Loading presynth.halfadder
# Loading proasic3.OR2
# Loading proasic3.UDP_MUX2
# ** Note: $finish    : D:/project/program/QUARTUS/eda/Adders_Smart/stimulus/testbench3.v(19)
#    Time: 165 ns  Iteration: 0  Instance: /testbench3
# 1
# Break in Module testbench3 at D:/project/program/QUARTUS/eda/Adders_Smart/stimulus/testbench3.v line 19
# End time: 20:51:46 on Dec 01,2022, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
