
back.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002c30  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  00002c30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000120  20000070  00002ca0  00020070  2**2
                  ALLOC
  3 .stack        00002000  20000190  00002dc0  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003576e  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000040f8  00000000  00000000  0005585f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005b19  00000000  00000000  00059957  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000005d8  00000000  00000000  0005f470  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000006e0  00000000  00000000  0005fa48  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a675  00000000  00000000  00060128  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000dee4  00000000  00000000  0007a79d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00085e17  00000000  00000000  00088681  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001458  00000000  00000000  0010e498  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	90 21 00 20 85 1c 00 00 81 1c 00 00 81 1c 00 00     .!. ............
	...
      2c:	81 1c 00 00 00 00 00 00 00 00 00 00 81 1c 00 00     ................
      3c:	81 1c 00 00 81 1c 00 00 81 1c 00 00 81 1c 00 00     ................
      4c:	81 1c 00 00 81 1c 00 00 81 1c 00 00 81 1c 00 00     ................
      5c:	81 1c 00 00 81 1c 00 00 4d 15 00 00 5d 15 00 00     ........M...]...
      6c:	6d 15 00 00 7d 15 00 00 8d 15 00 00 9d 15 00 00     m...}...........
      7c:	b1 0e 00 00 c1 0e 00 00 d1 0e 00 00 81 1c 00 00     ................
      8c:	81 1c 00 00 81 1c 00 00 00 00 00 00 00 00 00 00     ................
      9c:	81 1c 00 00 81 1c 00 00 00 00 00 00 81 1c 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000070 	.word	0x20000070
      d4:	00000000 	.word	0x00000000
      d8:	00002c30 	.word	0x00002c30

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000074 	.word	0x20000074
     108:	00002c30 	.word	0x00002c30
     10c:	00002c30 	.word	0x00002c30
     110:	00000000 	.word	0x00000000

00000114 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     114:	b5f0      	push	{r4, r5, r6, r7, lr}
     116:	46de      	mov	lr, fp
     118:	4657      	mov	r7, sl
     11a:	464e      	mov	r6, r9
     11c:	4645      	mov	r5, r8
     11e:	b5e0      	push	{r5, r6, r7, lr}
     120:	b087      	sub	sp, #28
     122:	4680      	mov	r8, r0
     124:	9104      	str	r1, [sp, #16]
     126:	0016      	movs	r6, r2
     128:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     12a:	2200      	movs	r2, #0
     12c:	2300      	movs	r3, #0
     12e:	2100      	movs	r1, #0
     130:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     132:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     134:	2001      	movs	r0, #1
     136:	0021      	movs	r1, r4
     138:	9600      	str	r6, [sp, #0]
     13a:	9701      	str	r7, [sp, #4]
     13c:	465c      	mov	r4, fp
     13e:	9403      	str	r4, [sp, #12]
     140:	4644      	mov	r4, r8
     142:	9405      	str	r4, [sp, #20]
     144:	e013      	b.n	16e <long_division+0x5a>
     146:	2420      	movs	r4, #32
     148:	1a64      	subs	r4, r4, r1
     14a:	0005      	movs	r5, r0
     14c:	40e5      	lsrs	r5, r4
     14e:	46a8      	mov	r8, r5
     150:	e014      	b.n	17c <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     152:	9c00      	ldr	r4, [sp, #0]
     154:	9d01      	ldr	r5, [sp, #4]
     156:	1b12      	subs	r2, r2, r4
     158:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     15a:	465c      	mov	r4, fp
     15c:	464d      	mov	r5, r9
     15e:	432c      	orrs	r4, r5
     160:	46a3      	mov	fp, r4
     162:	9c03      	ldr	r4, [sp, #12]
     164:	4645      	mov	r5, r8
     166:	432c      	orrs	r4, r5
     168:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     16a:	3901      	subs	r1, #1
     16c:	d325      	bcc.n	1ba <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     16e:	2420      	movs	r4, #32
     170:	4264      	negs	r4, r4
     172:	190c      	adds	r4, r1, r4
     174:	d4e7      	bmi.n	146 <long_division+0x32>
     176:	0005      	movs	r5, r0
     178:	40a5      	lsls	r5, r4
     17a:	46a8      	mov	r8, r5
     17c:	0004      	movs	r4, r0
     17e:	408c      	lsls	r4, r1
     180:	46a1      	mov	r9, r4
		r = r << 1;
     182:	1892      	adds	r2, r2, r2
     184:	415b      	adcs	r3, r3
     186:	0014      	movs	r4, r2
     188:	001d      	movs	r5, r3
		if (n & bit_shift) {
     18a:	9e05      	ldr	r6, [sp, #20]
     18c:	464f      	mov	r7, r9
     18e:	403e      	ands	r6, r7
     190:	46b4      	mov	ip, r6
     192:	9e04      	ldr	r6, [sp, #16]
     194:	4647      	mov	r7, r8
     196:	403e      	ands	r6, r7
     198:	46b2      	mov	sl, r6
     19a:	4666      	mov	r6, ip
     19c:	4657      	mov	r7, sl
     19e:	433e      	orrs	r6, r7
     1a0:	d003      	beq.n	1aa <long_division+0x96>
			r |= 0x01;
     1a2:	0006      	movs	r6, r0
     1a4:	4326      	orrs	r6, r4
     1a6:	0032      	movs	r2, r6
     1a8:	002b      	movs	r3, r5
		if (r >= d) {
     1aa:	9c00      	ldr	r4, [sp, #0]
     1ac:	9d01      	ldr	r5, [sp, #4]
     1ae:	429d      	cmp	r5, r3
     1b0:	d8db      	bhi.n	16a <long_division+0x56>
     1b2:	d1ce      	bne.n	152 <long_division+0x3e>
     1b4:	4294      	cmp	r4, r2
     1b6:	d8d8      	bhi.n	16a <long_division+0x56>
     1b8:	e7cb      	b.n	152 <long_division+0x3e>
     1ba:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     1bc:	4658      	mov	r0, fp
     1be:	0019      	movs	r1, r3
     1c0:	b007      	add	sp, #28
     1c2:	bc3c      	pop	{r2, r3, r4, r5}
     1c4:	4690      	mov	r8, r2
     1c6:	4699      	mov	r9, r3
     1c8:	46a2      	mov	sl, r4
     1ca:	46ab      	mov	fp, r5
     1cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

000001ce <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     1ce:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     1d0:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     1d2:	2340      	movs	r3, #64	; 0x40
     1d4:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     1d6:	4281      	cmp	r1, r0
     1d8:	d202      	bcs.n	1e0 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     1da:	0018      	movs	r0, r3
     1dc:	bd10      	pop	{r4, pc}
		baud_calculated++;
     1de:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     1e0:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     1e2:	1c63      	adds	r3, r4, #1
     1e4:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     1e6:	4288      	cmp	r0, r1
     1e8:	d9f9      	bls.n	1de <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     1ea:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     1ec:	2cff      	cmp	r4, #255	; 0xff
     1ee:	d8f4      	bhi.n	1da <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     1f0:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     1f2:	2300      	movs	r3, #0
     1f4:	e7f1      	b.n	1da <_sercom_get_sync_baud_val+0xc>
	...

000001f8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
     1fa:	b083      	sub	sp, #12
     1fc:	000f      	movs	r7, r1
     1fe:	0016      	movs	r6, r2
     200:	aa08      	add	r2, sp, #32
     202:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     204:	0004      	movs	r4, r0
     206:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     208:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     20a:	42bc      	cmp	r4, r7
     20c:	d902      	bls.n	214 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     20e:	0010      	movs	r0, r2
     210:	b003      	add	sp, #12
     212:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     214:	2b00      	cmp	r3, #0
     216:	d114      	bne.n	242 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     218:	0002      	movs	r2, r0
     21a:	0008      	movs	r0, r1
     21c:	2100      	movs	r1, #0
     21e:	4c19      	ldr	r4, [pc, #100]	; (284 <_sercom_get_async_baud_val+0x8c>)
     220:	47a0      	blx	r4
     222:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     224:	003a      	movs	r2, r7
     226:	2300      	movs	r3, #0
     228:	2000      	movs	r0, #0
     22a:	4c17      	ldr	r4, [pc, #92]	; (288 <_sercom_get_async_baud_val+0x90>)
     22c:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     22e:	2200      	movs	r2, #0
     230:	2301      	movs	r3, #1
     232:	1a12      	subs	r2, r2, r0
     234:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     236:	0c12      	lsrs	r2, r2, #16
     238:	041b      	lsls	r3, r3, #16
     23a:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     23c:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     23e:	2200      	movs	r2, #0
     240:	e7e5      	b.n	20e <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     242:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     244:	2b01      	cmp	r3, #1
     246:	d1f9      	bne.n	23c <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     248:	000a      	movs	r2, r1
     24a:	2300      	movs	r3, #0
     24c:	2100      	movs	r1, #0
     24e:	4c0d      	ldr	r4, [pc, #52]	; (284 <_sercom_get_async_baud_val+0x8c>)
     250:	47a0      	blx	r4
     252:	0002      	movs	r2, r0
     254:	000b      	movs	r3, r1
     256:	9200      	str	r2, [sp, #0]
     258:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     25a:	0038      	movs	r0, r7
     25c:	2100      	movs	r1, #0
     25e:	4c0a      	ldr	r4, [pc, #40]	; (288 <_sercom_get_async_baud_val+0x90>)
     260:	47a0      	blx	r4
     262:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     264:	2380      	movs	r3, #128	; 0x80
     266:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     268:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     26a:	4298      	cmp	r0, r3
     26c:	d8cf      	bhi.n	20e <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     26e:	0f79      	lsrs	r1, r7, #29
     270:	00f8      	lsls	r0, r7, #3
     272:	9a00      	ldr	r2, [sp, #0]
     274:	9b01      	ldr	r3, [sp, #4]
     276:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     278:	00ea      	lsls	r2, r5, #3
     27a:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     27c:	b2d2      	uxtb	r2, r2
     27e:	0352      	lsls	r2, r2, #13
     280:	432a      	orrs	r2, r5
     282:	e7db      	b.n	23c <_sercom_get_async_baud_val+0x44>
     284:	00001f69 	.word	0x00001f69
     288:	00000115 	.word	0x00000115

0000028c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     28c:	b510      	push	{r4, lr}
     28e:	b082      	sub	sp, #8
     290:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     292:	4b0e      	ldr	r3, [pc, #56]	; (2cc <sercom_set_gclk_generator+0x40>)
     294:	781b      	ldrb	r3, [r3, #0]
     296:	2b00      	cmp	r3, #0
     298:	d007      	beq.n	2aa <sercom_set_gclk_generator+0x1e>
     29a:	2900      	cmp	r1, #0
     29c:	d105      	bne.n	2aa <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     29e:	4b0b      	ldr	r3, [pc, #44]	; (2cc <sercom_set_gclk_generator+0x40>)
     2a0:	785b      	ldrb	r3, [r3, #1]
     2a2:	4283      	cmp	r3, r0
     2a4:	d010      	beq.n	2c8 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     2a6:	201d      	movs	r0, #29
     2a8:	e00c      	b.n	2c4 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     2aa:	a901      	add	r1, sp, #4
     2ac:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     2ae:	2013      	movs	r0, #19
     2b0:	4b07      	ldr	r3, [pc, #28]	; (2d0 <sercom_set_gclk_generator+0x44>)
     2b2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     2b4:	2013      	movs	r0, #19
     2b6:	4b07      	ldr	r3, [pc, #28]	; (2d4 <sercom_set_gclk_generator+0x48>)
     2b8:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     2ba:	4b04      	ldr	r3, [pc, #16]	; (2cc <sercom_set_gclk_generator+0x40>)
     2bc:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     2be:	2201      	movs	r2, #1
     2c0:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     2c2:	2000      	movs	r0, #0
}
     2c4:	b002      	add	sp, #8
     2c6:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     2c8:	2000      	movs	r0, #0
     2ca:	e7fb      	b.n	2c4 <sercom_set_gclk_generator+0x38>
     2cc:	2000008c 	.word	0x2000008c
     2d0:	00001b29 	.word	0x00001b29
     2d4:	00001a9d 	.word	0x00001a9d

000002d8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     2d8:	4b40      	ldr	r3, [pc, #256]	; (3dc <_sercom_get_default_pad+0x104>)
     2da:	4298      	cmp	r0, r3
     2dc:	d031      	beq.n	342 <_sercom_get_default_pad+0x6a>
     2de:	d90a      	bls.n	2f6 <_sercom_get_default_pad+0x1e>
     2e0:	4b3f      	ldr	r3, [pc, #252]	; (3e0 <_sercom_get_default_pad+0x108>)
     2e2:	4298      	cmp	r0, r3
     2e4:	d04d      	beq.n	382 <_sercom_get_default_pad+0xaa>
     2e6:	4b3f      	ldr	r3, [pc, #252]	; (3e4 <_sercom_get_default_pad+0x10c>)
     2e8:	4298      	cmp	r0, r3
     2ea:	d05a      	beq.n	3a2 <_sercom_get_default_pad+0xca>
     2ec:	4b3e      	ldr	r3, [pc, #248]	; (3e8 <_sercom_get_default_pad+0x110>)
     2ee:	4298      	cmp	r0, r3
     2f0:	d037      	beq.n	362 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     2f2:	2000      	movs	r0, #0
}
     2f4:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     2f6:	4b3d      	ldr	r3, [pc, #244]	; (3ec <_sercom_get_default_pad+0x114>)
     2f8:	4298      	cmp	r0, r3
     2fa:	d00c      	beq.n	316 <_sercom_get_default_pad+0x3e>
     2fc:	4b3c      	ldr	r3, [pc, #240]	; (3f0 <_sercom_get_default_pad+0x118>)
     2fe:	4298      	cmp	r0, r3
     300:	d1f7      	bne.n	2f2 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     302:	2901      	cmp	r1, #1
     304:	d017      	beq.n	336 <_sercom_get_default_pad+0x5e>
     306:	2900      	cmp	r1, #0
     308:	d05d      	beq.n	3c6 <_sercom_get_default_pad+0xee>
     30a:	2902      	cmp	r1, #2
     30c:	d015      	beq.n	33a <_sercom_get_default_pad+0x62>
     30e:	2903      	cmp	r1, #3
     310:	d015      	beq.n	33e <_sercom_get_default_pad+0x66>
	return 0;
     312:	2000      	movs	r0, #0
     314:	e7ee      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     316:	2901      	cmp	r1, #1
     318:	d007      	beq.n	32a <_sercom_get_default_pad+0x52>
     31a:	2900      	cmp	r1, #0
     31c:	d051      	beq.n	3c2 <_sercom_get_default_pad+0xea>
     31e:	2902      	cmp	r1, #2
     320:	d005      	beq.n	32e <_sercom_get_default_pad+0x56>
     322:	2903      	cmp	r1, #3
     324:	d005      	beq.n	332 <_sercom_get_default_pad+0x5a>
	return 0;
     326:	2000      	movs	r0, #0
     328:	e7e4      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     32a:	4832      	ldr	r0, [pc, #200]	; (3f4 <_sercom_get_default_pad+0x11c>)
     32c:	e7e2      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     32e:	4832      	ldr	r0, [pc, #200]	; (3f8 <_sercom_get_default_pad+0x120>)
     330:	e7e0      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     332:	4832      	ldr	r0, [pc, #200]	; (3fc <_sercom_get_default_pad+0x124>)
     334:	e7de      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     336:	4832      	ldr	r0, [pc, #200]	; (400 <_sercom_get_default_pad+0x128>)
     338:	e7dc      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     33a:	4832      	ldr	r0, [pc, #200]	; (404 <_sercom_get_default_pad+0x12c>)
     33c:	e7da      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     33e:	4832      	ldr	r0, [pc, #200]	; (408 <_sercom_get_default_pad+0x130>)
     340:	e7d8      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     342:	2901      	cmp	r1, #1
     344:	d007      	beq.n	356 <_sercom_get_default_pad+0x7e>
     346:	2900      	cmp	r1, #0
     348:	d03f      	beq.n	3ca <_sercom_get_default_pad+0xf2>
     34a:	2902      	cmp	r1, #2
     34c:	d005      	beq.n	35a <_sercom_get_default_pad+0x82>
     34e:	2903      	cmp	r1, #3
     350:	d005      	beq.n	35e <_sercom_get_default_pad+0x86>
	return 0;
     352:	2000      	movs	r0, #0
     354:	e7ce      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     356:	482d      	ldr	r0, [pc, #180]	; (40c <_sercom_get_default_pad+0x134>)
     358:	e7cc      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     35a:	482d      	ldr	r0, [pc, #180]	; (410 <_sercom_get_default_pad+0x138>)
     35c:	e7ca      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     35e:	482d      	ldr	r0, [pc, #180]	; (414 <_sercom_get_default_pad+0x13c>)
     360:	e7c8      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     362:	2901      	cmp	r1, #1
     364:	d007      	beq.n	376 <_sercom_get_default_pad+0x9e>
     366:	2900      	cmp	r1, #0
     368:	d031      	beq.n	3ce <_sercom_get_default_pad+0xf6>
     36a:	2902      	cmp	r1, #2
     36c:	d005      	beq.n	37a <_sercom_get_default_pad+0xa2>
     36e:	2903      	cmp	r1, #3
     370:	d005      	beq.n	37e <_sercom_get_default_pad+0xa6>
	return 0;
     372:	2000      	movs	r0, #0
     374:	e7be      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     376:	4828      	ldr	r0, [pc, #160]	; (418 <_sercom_get_default_pad+0x140>)
     378:	e7bc      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     37a:	4828      	ldr	r0, [pc, #160]	; (41c <_sercom_get_default_pad+0x144>)
     37c:	e7ba      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     37e:	4828      	ldr	r0, [pc, #160]	; (420 <_sercom_get_default_pad+0x148>)
     380:	e7b8      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     382:	2901      	cmp	r1, #1
     384:	d007      	beq.n	396 <_sercom_get_default_pad+0xbe>
     386:	2900      	cmp	r1, #0
     388:	d023      	beq.n	3d2 <_sercom_get_default_pad+0xfa>
     38a:	2902      	cmp	r1, #2
     38c:	d005      	beq.n	39a <_sercom_get_default_pad+0xc2>
     38e:	2903      	cmp	r1, #3
     390:	d005      	beq.n	39e <_sercom_get_default_pad+0xc6>
	return 0;
     392:	2000      	movs	r0, #0
     394:	e7ae      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     396:	4823      	ldr	r0, [pc, #140]	; (424 <_sercom_get_default_pad+0x14c>)
     398:	e7ac      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     39a:	4823      	ldr	r0, [pc, #140]	; (428 <_sercom_get_default_pad+0x150>)
     39c:	e7aa      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     39e:	4823      	ldr	r0, [pc, #140]	; (42c <_sercom_get_default_pad+0x154>)
     3a0:	e7a8      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3a2:	2901      	cmp	r1, #1
     3a4:	d007      	beq.n	3b6 <_sercom_get_default_pad+0xde>
     3a6:	2900      	cmp	r1, #0
     3a8:	d015      	beq.n	3d6 <_sercom_get_default_pad+0xfe>
     3aa:	2902      	cmp	r1, #2
     3ac:	d005      	beq.n	3ba <_sercom_get_default_pad+0xe2>
     3ae:	2903      	cmp	r1, #3
     3b0:	d005      	beq.n	3be <_sercom_get_default_pad+0xe6>
	return 0;
     3b2:	2000      	movs	r0, #0
     3b4:	e79e      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     3b6:	481e      	ldr	r0, [pc, #120]	; (430 <_sercom_get_default_pad+0x158>)
     3b8:	e79c      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3ba:	481e      	ldr	r0, [pc, #120]	; (434 <_sercom_get_default_pad+0x15c>)
     3bc:	e79a      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3be:	481e      	ldr	r0, [pc, #120]	; (438 <_sercom_get_default_pad+0x160>)
     3c0:	e798      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3c2:	481e      	ldr	r0, [pc, #120]	; (43c <_sercom_get_default_pad+0x164>)
     3c4:	e796      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3c6:	2003      	movs	r0, #3
     3c8:	e794      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3ca:	481d      	ldr	r0, [pc, #116]	; (440 <_sercom_get_default_pad+0x168>)
     3cc:	e792      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3ce:	481d      	ldr	r0, [pc, #116]	; (444 <_sercom_get_default_pad+0x16c>)
     3d0:	e790      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3d2:	481d      	ldr	r0, [pc, #116]	; (448 <_sercom_get_default_pad+0x170>)
     3d4:	e78e      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3d6:	481d      	ldr	r0, [pc, #116]	; (44c <_sercom_get_default_pad+0x174>)
     3d8:	e78c      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3da:	46c0      	nop			; (mov r8, r8)
     3dc:	42001000 	.word	0x42001000
     3e0:	42001800 	.word	0x42001800
     3e4:	42001c00 	.word	0x42001c00
     3e8:	42001400 	.word	0x42001400
     3ec:	42000800 	.word	0x42000800
     3f0:	42000c00 	.word	0x42000c00
     3f4:	00050003 	.word	0x00050003
     3f8:	00060003 	.word	0x00060003
     3fc:	00070003 	.word	0x00070003
     400:	00010003 	.word	0x00010003
     404:	001e0003 	.word	0x001e0003
     408:	001f0003 	.word	0x001f0003
     40c:	000d0002 	.word	0x000d0002
     410:	000e0002 	.word	0x000e0002
     414:	000f0002 	.word	0x000f0002
     418:	00110003 	.word	0x00110003
     41c:	00120003 	.word	0x00120003
     420:	00130003 	.word	0x00130003
     424:	003f0005 	.word	0x003f0005
     428:	003e0005 	.word	0x003e0005
     42c:	00520005 	.word	0x00520005
     430:	00170003 	.word	0x00170003
     434:	00180003 	.word	0x00180003
     438:	00190003 	.word	0x00190003
     43c:	00040003 	.word	0x00040003
     440:	000c0002 	.word	0x000c0002
     444:	00100003 	.word	0x00100003
     448:	00530005 	.word	0x00530005
     44c:	00160003 	.word	0x00160003

00000450 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     450:	b530      	push	{r4, r5, lr}
     452:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     454:	4b0b      	ldr	r3, [pc, #44]	; (484 <_sercom_get_sercom_inst_index+0x34>)
     456:	466a      	mov	r2, sp
     458:	cb32      	ldmia	r3!, {r1, r4, r5}
     45a:	c232      	stmia	r2!, {r1, r4, r5}
     45c:	cb32      	ldmia	r3!, {r1, r4, r5}
     45e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     460:	9b00      	ldr	r3, [sp, #0]
     462:	4283      	cmp	r3, r0
     464:	d00b      	beq.n	47e <_sercom_get_sercom_inst_index+0x2e>
     466:	2301      	movs	r3, #1
     468:	009a      	lsls	r2, r3, #2
     46a:	4669      	mov	r1, sp
     46c:	5852      	ldr	r2, [r2, r1]
     46e:	4282      	cmp	r2, r0
     470:	d006      	beq.n	480 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     472:	3301      	adds	r3, #1
     474:	2b06      	cmp	r3, #6
     476:	d1f7      	bne.n	468 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     478:	2000      	movs	r0, #0
}
     47a:	b007      	add	sp, #28
     47c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     47e:	2300      	movs	r3, #0
			return i;
     480:	b2d8      	uxtb	r0, r3
     482:	e7fa      	b.n	47a <_sercom_get_sercom_inst_index+0x2a>
     484:	00002adc 	.word	0x00002adc

00000488 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     488:	b5f0      	push	{r4, r5, r6, r7, lr}
     48a:	46c6      	mov	lr, r8
     48c:	b500      	push	{lr}
     48e:	000c      	movs	r4, r1
     490:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     492:	2800      	cmp	r0, #0
     494:	d10f      	bne.n	4b6 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
     496:	2a00      	cmp	r2, #0
     498:	dd11      	ble.n	4be <_read+0x36>
     49a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     49c:	4e09      	ldr	r6, [pc, #36]	; (4c4 <_read+0x3c>)
     49e:	4d0a      	ldr	r5, [pc, #40]	; (4c8 <_read+0x40>)
     4a0:	6830      	ldr	r0, [r6, #0]
     4a2:	0021      	movs	r1, r4
     4a4:	682b      	ldr	r3, [r5, #0]
     4a6:	4798      	blx	r3
		ptr++;
     4a8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
     4aa:	42bc      	cmp	r4, r7
     4ac:	d1f8      	bne.n	4a0 <_read+0x18>
		nChars++;
	}
	return nChars;
}
     4ae:	4640      	mov	r0, r8
     4b0:	bc04      	pop	{r2}
     4b2:	4690      	mov	r8, r2
     4b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
     4b6:	2301      	movs	r3, #1
     4b8:	425b      	negs	r3, r3
     4ba:	4698      	mov	r8, r3
     4bc:	e7f7      	b.n	4ae <_read+0x26>
	for (; len > 0; --len) {
     4be:	4680      	mov	r8, r0
     4c0:	e7f5      	b.n	4ae <_read+0x26>
     4c2:	46c0      	nop			; (mov r8, r8)
     4c4:	200000dc 	.word	0x200000dc
     4c8:	200000d4 	.word	0x200000d4

000004cc <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     4cc:	b5f0      	push	{r4, r5, r6, r7, lr}
     4ce:	46c6      	mov	lr, r8
     4d0:	b500      	push	{lr}
     4d2:	000e      	movs	r6, r1
     4d4:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     4d6:	3801      	subs	r0, #1
     4d8:	2802      	cmp	r0, #2
     4da:	d810      	bhi.n	4fe <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
     4dc:	2a00      	cmp	r2, #0
     4de:	d011      	beq.n	504 <_write+0x38>
     4e0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     4e2:	4b0c      	ldr	r3, [pc, #48]	; (514 <_write+0x48>)
     4e4:	4698      	mov	r8, r3
     4e6:	4f0c      	ldr	r7, [pc, #48]	; (518 <_write+0x4c>)
     4e8:	4643      	mov	r3, r8
     4ea:	6818      	ldr	r0, [r3, #0]
     4ec:	5d31      	ldrb	r1, [r6, r4]
     4ee:	683b      	ldr	r3, [r7, #0]
     4f0:	4798      	blx	r3
     4f2:	2800      	cmp	r0, #0
     4f4:	db08      	blt.n	508 <_write+0x3c>
			return -1;
		}
		++nChars;
     4f6:	3401      	adds	r4, #1
	for (; len != 0; --len) {
     4f8:	42a5      	cmp	r5, r4
     4fa:	d1f5      	bne.n	4e8 <_write+0x1c>
     4fc:	e006      	b.n	50c <_write+0x40>
		return -1;
     4fe:	2401      	movs	r4, #1
     500:	4264      	negs	r4, r4
     502:	e003      	b.n	50c <_write+0x40>
	for (; len != 0; --len) {
     504:	0014      	movs	r4, r2
     506:	e001      	b.n	50c <_write+0x40>
			return -1;
     508:	2401      	movs	r4, #1
     50a:	4264      	negs	r4, r4
	}
	return nChars;
}
     50c:	0020      	movs	r0, r4
     50e:	bc04      	pop	{r2}
     510:	4690      	mov	r8, r2
     512:	bdf0      	pop	{r4, r5, r6, r7, pc}
     514:	200000dc 	.word	0x200000dc
     518:	200000d8 	.word	0x200000d8

0000051c <artist_motor_configure>:
 *  Author: credt
 */ 
#include "Motor.h"

void artist_motor_configure(struct artist_motor_module * motor_instance, uint8_t pwm_pin, uint8_t pwm_mux, 
					uint8_t pwm_channel, uint8_t pwm_output) {
     51c:	b510      	push	{r4, lr}
     51e:	ac02      	add	r4, sp, #8
     520:	7824      	ldrb	r4, [r4, #0]
	 motor_instance->pwm_pin_num	= pwm_pin;
     522:	7001      	strb	r1, [r0, #0]
	 motor_instance->pwm_mux_num	= pwm_mux;
     524:	7042      	strb	r2, [r0, #1]
	 motor_instance->pwm_val		= CONF_ARTIST_MOTOR_PWM_STOP; 
     526:	2200      	movs	r2, #0
     528:	8042      	strh	r2, [r0, #2]
	 motor_instance->pwm_channel	= pwm_channel; 
     52a:	7103      	strb	r3, [r0, #4]
	 motor_instance->pwm_output		= pwm_output; 
     52c:	7144      	strb	r4, [r0, #5]
 }
     52e:	bd10      	pop	{r4, pc}

00000530 <artist_motor_stop>:

void artist_motor_stop(struct artist_motor_module * motor_instance) {
     530:	b510      	push	{r4, lr}
	motor_instance->pwm_val = CONF_ARTIST_MOTOR_PWM_STOP; 
     532:	2300      	movs	r3, #0
     534:	8043      	strh	r3, [r0, #2]
	tcc_set_compare_value(&(artist_back.tcc_instance), motor_instance->pwm_channel, CONF_ARTIST_MOTOR_PWM_STOP);
     536:	7901      	ldrb	r1, [r0, #4]
     538:	2200      	movs	r2, #0
     53a:	4802      	ldr	r0, [pc, #8]	; (544 <artist_motor_stop+0x14>)
     53c:	4b02      	ldr	r3, [pc, #8]	; (548 <artist_motor_stop+0x18>)
     53e:	4798      	blx	r3
}
     540:	bd10      	pop	{r4, pc}
     542:	46c0      	nop			; (mov r8, r8)
     544:	200000e0 	.word	0x200000e0
     548:	00000e55 	.word	0x00000e55

0000054c <artist_motor_forward>:
void artist_motor_forward(struct artist_motor_module * motor_instance){
     54c:	b510      	push	{r4, lr}
	motor_instance->pwm_val = CONF_ARTIST_MOTOR_PWM_FORWORD;
     54e:	4a03      	ldr	r2, [pc, #12]	; (55c <artist_motor_forward+0x10>)
     550:	8042      	strh	r2, [r0, #2]
	tcc_set_compare_value(&(artist_back.tcc_instance), motor_instance->pwm_channel, CONF_ARTIST_MOTOR_PWM_FORWORD);
     552:	7901      	ldrb	r1, [r0, #4]
     554:	4802      	ldr	r0, [pc, #8]	; (560 <artist_motor_forward+0x14>)
     556:	4b03      	ldr	r3, [pc, #12]	; (564 <artist_motor_forward+0x18>)
     558:	4798      	blx	r3
}
     55a:	bd10      	pop	{r4, pc}
     55c:	00002fff 	.word	0x00002fff
     560:	200000e0 	.word	0x200000e0
     564:	00000e55 	.word	0x00000e55

00000568 <artist_motor_backward>:
void artist_motor_backward(struct artist_motor_module * motor_instance){
     568:	b510      	push	{r4, lr}
	motor_instance->pwm_val = CONF_ARTIST_MOTOR_PWM_FORWORD;
     56a:	4b04      	ldr	r3, [pc, #16]	; (57c <artist_motor_backward+0x14>)
     56c:	8043      	strh	r3, [r0, #2]
	tcc_set_compare_value(&(artist_back.tcc_instance), motor_instance->pwm_channel, CONF_ARTIST_MOTOR_PWM_BACKWORD);
     56e:	7901      	ldrb	r1, [r0, #4]
     570:	4a03      	ldr	r2, [pc, #12]	; (580 <artist_motor_backward+0x18>)
     572:	4804      	ldr	r0, [pc, #16]	; (584 <artist_motor_backward+0x1c>)
     574:	4b04      	ldr	r3, [pc, #16]	; (588 <artist_motor_backward+0x20>)
     576:	4798      	blx	r3
     578:	bd10      	pop	{r4, pc}
     57a:	46c0      	nop			; (mov r8, r8)
     57c:	00002fff 	.word	0x00002fff
     580:	00000fff 	.word	0x00000fff
     584:	200000e0 	.word	0x200000e0
     588:	00000e55 	.word	0x00000e55

0000058c <usart_write_callback>:
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
}
void usart_write_callback(struct usart_module *const usart_module)
{
	//port_pin_toggle_output_level(LED_0_PIN);
}
     58c:	4770      	bx	lr
	...

00000590 <usart_read_callback>:
{
     590:	b570      	push	{r4, r5, r6, lr}
     592:	0004      	movs	r4, r0
	switch  (rx_buffer[0])	{
     594:	4b1d      	ldr	r3, [pc, #116]	; (60c <usart_read_callback+0x7c>)
     596:	781b      	ldrb	r3, [r3, #0]
     598:	2b6d      	cmp	r3, #109	; 0x6d
     59a:	d11b      	bne.n	5d4 <usart_read_callback+0x44>
		switch (rx_buffer[1]){
     59c:	4b1b      	ldr	r3, [pc, #108]	; (60c <usart_read_callback+0x7c>)
     59e:	785b      	ldrb	r3, [r3, #1]
     5a0:	b2db      	uxtb	r3, r3
     5a2:	2b64      	cmp	r3, #100	; 0x64
     5a4:	d02b      	beq.n	5fe <usart_read_callback+0x6e>
     5a6:	d80a      	bhi.n	5be <usart_read_callback+0x2e>
     5a8:	2b20      	cmp	r3, #32
     5aa:	d019      	beq.n	5e0 <usart_read_callback+0x50>
     5ac:	2b61      	cmp	r3, #97	; 0x61
     5ae:	d111      	bne.n	5d4 <usart_read_callback+0x44>
			artist_motor_forward(&(artist_back.motor_instance_1));
     5b0:	4d17      	ldr	r5, [pc, #92]	; (610 <usart_read_callback+0x80>)
     5b2:	0028      	movs	r0, r5
     5b4:	4e17      	ldr	r6, [pc, #92]	; (614 <usart_read_callback+0x84>)
     5b6:	47b0      	blx	r6
			artist_motor_forward(&(artist_back.motor_insntace_2));
     5b8:	1da8      	adds	r0, r5, #6
     5ba:	47b0      	blx	r6
			break;
     5bc:	e00a      	b.n	5d4 <usart_read_callback+0x44>
		switch (rx_buffer[1]){
     5be:	2b73      	cmp	r3, #115	; 0x73
     5c0:	d015      	beq.n	5ee <usart_read_callback+0x5e>
     5c2:	2b77      	cmp	r3, #119	; 0x77
     5c4:	d106      	bne.n	5d4 <usart_read_callback+0x44>
			artist_motor_forward(&(artist_back.motor_instance_1));
     5c6:	4d12      	ldr	r5, [pc, #72]	; (610 <usart_read_callback+0x80>)
     5c8:	0028      	movs	r0, r5
     5ca:	4b12      	ldr	r3, [pc, #72]	; (614 <usart_read_callback+0x84>)
     5cc:	4798      	blx	r3
			artist_motor_backward(&(artist_back.motor_insntace_2));
     5ce:	1da8      	adds	r0, r5, #6
     5d0:	4b11      	ldr	r3, [pc, #68]	; (618 <usart_read_callback+0x88>)
     5d2:	4798      	blx	r3
	usart_read_buffer_job( usart_instance,
     5d4:	2205      	movs	r2, #5
     5d6:	490d      	ldr	r1, [pc, #52]	; (60c <usart_read_callback+0x7c>)
     5d8:	0020      	movs	r0, r4
     5da:	4b10      	ldr	r3, [pc, #64]	; (61c <usart_read_callback+0x8c>)
     5dc:	4798      	blx	r3
}
     5de:	bd70      	pop	{r4, r5, r6, pc}
			artist_motor_stop(&(artist_back.motor_instance_1));
     5e0:	4d0b      	ldr	r5, [pc, #44]	; (610 <usart_read_callback+0x80>)
     5e2:	0028      	movs	r0, r5
     5e4:	4e0e      	ldr	r6, [pc, #56]	; (620 <usart_read_callback+0x90>)
     5e6:	47b0      	blx	r6
			artist_motor_stop(&(artist_back.motor_insntace_2));
     5e8:	1da8      	adds	r0, r5, #6
     5ea:	47b0      	blx	r6
			break;
     5ec:	e7f2      	b.n	5d4 <usart_read_callback+0x44>
			artist_motor_backward(&(artist_back.motor_instance_1));
     5ee:	4d08      	ldr	r5, [pc, #32]	; (610 <usart_read_callback+0x80>)
     5f0:	0028      	movs	r0, r5
     5f2:	4b09      	ldr	r3, [pc, #36]	; (618 <usart_read_callback+0x88>)
     5f4:	4798      	blx	r3
			artist_motor_forward(&(artist_back.motor_insntace_2));
     5f6:	1da8      	adds	r0, r5, #6
     5f8:	4b06      	ldr	r3, [pc, #24]	; (614 <usart_read_callback+0x84>)
     5fa:	4798      	blx	r3
			break;
     5fc:	e7ea      	b.n	5d4 <usart_read_callback+0x44>
			artist_motor_backward(&(artist_back.motor_instance_1));
     5fe:	4d04      	ldr	r5, [pc, #16]	; (610 <usart_read_callback+0x80>)
     600:	0028      	movs	r0, r5
     602:	4e05      	ldr	r6, [pc, #20]	; (618 <usart_read_callback+0x88>)
     604:	47b0      	blx	r6
			artist_motor_backward(&(artist_back.motor_insntace_2));
     606:	1da8      	adds	r0, r5, #6
     608:	47b0      	blx	r6
			break;
     60a:	e7e3      	b.n	5d4 <usart_read_callback+0x44>
     60c:	20000160 	.word	0x20000160
     610:	20000154 	.word	0x20000154
     614:	0000054d 	.word	0x0000054d
     618:	00000569 	.word	0x00000569
     61c:	00001329 	.word	0x00001329
     620:	00000531 	.word	0x00000531

00000624 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     624:	b570      	push	{r4, r5, r6, lr}
     626:	b082      	sub	sp, #8
     628:	0005      	movs	r5, r0
     62a:	000e      	movs	r6, r1
	uint16_t temp = 0;
     62c:	2200      	movs	r2, #0
     62e:	466b      	mov	r3, sp
     630:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     632:	4c06      	ldr	r4, [pc, #24]	; (64c <usart_serial_getchar+0x28>)
     634:	466b      	mov	r3, sp
     636:	1d99      	adds	r1, r3, #6
     638:	0028      	movs	r0, r5
     63a:	47a0      	blx	r4
     63c:	2800      	cmp	r0, #0
     63e:	d1f9      	bne.n	634 <usart_serial_getchar+0x10>

	*c = temp;
     640:	466b      	mov	r3, sp
     642:	3306      	adds	r3, #6
     644:	881b      	ldrh	r3, [r3, #0]
     646:	7033      	strb	r3, [r6, #0]
}
     648:	b002      	add	sp, #8
     64a:	bd70      	pop	{r4, r5, r6, pc}
     64c:	00001251 	.word	0x00001251

00000650 <usart_serial_putchar>:
{
     650:	b570      	push	{r4, r5, r6, lr}
     652:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     654:	b28c      	uxth	r4, r1
     656:	4e03      	ldr	r6, [pc, #12]	; (664 <usart_serial_putchar+0x14>)
     658:	0021      	movs	r1, r4
     65a:	0028      	movs	r0, r5
     65c:	47b0      	blx	r6
     65e:	2800      	cmp	r0, #0
     660:	d1fa      	bne.n	658 <usart_serial_putchar+0x8>
}
     662:	bd70      	pop	{r4, r5, r6, pc}
     664:	00001225 	.word	0x00001225

00000668 <configure_usart_callbacks>:


void configure_usart_callbacks(struct usart_module * usart_instance)
{
     668:	b570      	push	{r4, r5, r6, lr}
     66a:	0004      	movs	r4, r0
	//! [setup_register_callbacks]
	usart_register_callback(usart_instance,
     66c:	2200      	movs	r2, #0
     66e:	4906      	ldr	r1, [pc, #24]	; (688 <configure_usart_callbacks+0x20>)
     670:	4d06      	ldr	r5, [pc, #24]	; (68c <configure_usart_callbacks+0x24>)
     672:	47a8      	blx	r5
	usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	
	usart_register_callback(usart_instance,
     674:	2201      	movs	r2, #1
     676:	4906      	ldr	r1, [pc, #24]	; (690 <configure_usart_callbacks+0x28>)
     678:	0020      	movs	r0, r4
     67a:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     67c:	2231      	movs	r2, #49	; 0x31
     67e:	5ca3      	ldrb	r3, [r4, r2]
     680:	2103      	movs	r1, #3
     682:	430b      	orrs	r3, r1
     684:	54a3      	strb	r3, [r4, r2]

	//! [setup_enable_callbacks]
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
	//! [setup_enable_callbacks]
}
     686:	bd70      	pop	{r4, r5, r6, pc}
     688:	0000058d 	.word	0x0000058d
     68c:	00001311 	.word	0x00001311
     690:	00000591 	.word	0x00000591

00000694 <artist_usart_configure>:

void artist_usart_configure(struct usart_module * usart_instance) {
     694:	b570      	push	{r4, r5, r6, lr}
     696:	b090      	sub	sp, #64	; 0x40
     698:	0004      	movs	r4, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     69a:	2380      	movs	r3, #128	; 0x80
     69c:	05db      	lsls	r3, r3, #23
     69e:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     6a0:	2300      	movs	r3, #0
     6a2:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     6a4:	22ff      	movs	r2, #255	; 0xff
     6a6:	4669      	mov	r1, sp
     6a8:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     6aa:	2200      	movs	r2, #0
     6ac:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     6ae:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     6b0:	2196      	movs	r1, #150	; 0x96
     6b2:	0189      	lsls	r1, r1, #6
     6b4:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     6b6:	2101      	movs	r1, #1
     6b8:	2024      	movs	r0, #36	; 0x24
     6ba:	466d      	mov	r5, sp
     6bc:	5429      	strb	r1, [r5, r0]
	config->transmitter_enable = true;
     6be:	3001      	adds	r0, #1
     6c0:	5429      	strb	r1, [r5, r0]
	config->clock_polarity_inverted = false;
     6c2:	3125      	adds	r1, #37	; 0x25
     6c4:	546b      	strb	r3, [r5, r1]
	config->use_external_clock = false;
     6c6:	3101      	adds	r1, #1
     6c8:	546b      	strb	r3, [r5, r1]
	config->ext_clock_freq   = 0;
     6ca:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     6cc:	3105      	adds	r1, #5
     6ce:	546b      	strb	r3, [r5, r1]
	config->generator_source = GCLK_GENERATOR_0;
     6d0:	3101      	adds	r1, #1
     6d2:	546b      	strb	r3, [r5, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     6d4:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     6d6:	822b      	strh	r3, [r5, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     6d8:	76eb      	strb	r3, [r5, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     6da:	762a      	strb	r2, [r5, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     6dc:	772a      	strb	r2, [r5, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     6de:	766a      	strb	r2, [r5, #25]
	config->receive_pulse_length                    = 19;
     6e0:	2313      	movs	r3, #19
     6e2:	76ab      	strb	r3, [r5, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     6e4:	776a      	strb	r2, [r5, #29]
	struct usart_config config;
	usart_get_config_defaults(&config);
	config.baudrate = CONF_ARTIST_BAUDRATE;
	config.mux_setting	= EDBG_CDC_SERCOM_MUX_SETTING;
     6e6:	2380      	movs	r3, #128	; 0x80
     6e8:	035b      	lsls	r3, r3, #13
     6ea:	9303      	str	r3, [sp, #12]
	config.pinmux_pad0	= EDBG_CDC_SERCOM_PINMUX_PAD0;
     6ec:	4b1e      	ldr	r3, [pc, #120]	; (768 <artist_usart_configure+0xd4>)
     6ee:	930c      	str	r3, [sp, #48]	; 0x30
	config.pinmux_pad1	= EDBG_CDC_SERCOM_PINMUX_PAD1;
     6f0:	4b1e      	ldr	r3, [pc, #120]	; (76c <artist_usart_configure+0xd8>)
     6f2:	930d      	str	r3, [sp, #52]	; 0x34
	config.pinmux_pad2	= EDBG_CDC_SERCOM_PINMUX_PAD2;
     6f4:	2301      	movs	r3, #1
     6f6:	425b      	negs	r3, r3
     6f8:	930e      	str	r3, [sp, #56]	; 0x38
	config.pinmux_pad3	= EDBG_CDC_SERCOM_PINMUX_PAD3;
     6fa:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(usart_instance, EDBG_CDC_MODULE, &config) != STATUS_OK);
     6fc:	4e1c      	ldr	r6, [pc, #112]	; (770 <artist_usart_configure+0xdc>)
     6fe:	4d1d      	ldr	r5, [pc, #116]	; (774 <artist_usart_configure+0xe0>)
     700:	466a      	mov	r2, sp
     702:	0031      	movs	r1, r6
     704:	0020      	movs	r0, r4
     706:	47a8      	blx	r5
     708:	2800      	cmp	r0, #0
     70a:	d1f9      	bne.n	700 <artist_usart_configure+0x6c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     70c:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     70e:	0028      	movs	r0, r5
     710:	4b19      	ldr	r3, [pc, #100]	; (778 <artist_usart_configure+0xe4>)
     712:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     714:	231f      	movs	r3, #31
     716:	4018      	ands	r0, r3
     718:	3b1e      	subs	r3, #30
     71a:	4083      	lsls	r3, r0
     71c:	4a17      	ldr	r2, [pc, #92]	; (77c <artist_usart_configure+0xe8>)
     71e:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     720:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
     722:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     724:	2b00      	cmp	r3, #0
     726:	d1fc      	bne.n	722 <artist_usart_configure+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     728:	682b      	ldr	r3, [r5, #0]
     72a:	2202      	movs	r2, #2
     72c:	4313      	orrs	r3, r2
     72e:	602b      	str	r3, [r5, #0]
	
	usart_enable(usart_instance);
	configure_usart_callbacks(usart_instance);
     730:	0020      	movs	r0, r4
     732:	4b13      	ldr	r3, [pc, #76]	; (780 <artist_usart_configure+0xec>)
     734:	4798      	blx	r3
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     736:	4b13      	ldr	r3, [pc, #76]	; (784 <artist_usart_configure+0xf0>)
     738:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     73a:	4a13      	ldr	r2, [pc, #76]	; (788 <artist_usart_configure+0xf4>)
     73c:	4b13      	ldr	r3, [pc, #76]	; (78c <artist_usart_configure+0xf8>)
     73e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     740:	4a13      	ldr	r2, [pc, #76]	; (790 <artist_usart_configure+0xfc>)
     742:	4b14      	ldr	r3, [pc, #80]	; (794 <artist_usart_configure+0x100>)
     744:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
     746:	466a      	mov	r2, sp
     748:	4909      	ldr	r1, [pc, #36]	; (770 <artist_usart_configure+0xdc>)
     74a:	0020      	movs	r0, r4
     74c:	4b09      	ldr	r3, [pc, #36]	; (774 <artist_usart_configure+0xe0>)
     74e:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     750:	4d11      	ldr	r5, [pc, #68]	; (798 <artist_usart_configure+0x104>)
     752:	682b      	ldr	r3, [r5, #0]
     754:	6898      	ldr	r0, [r3, #8]
     756:	2100      	movs	r1, #0
     758:	4c10      	ldr	r4, [pc, #64]	; (79c <artist_usart_configure+0x108>)
     75a:	47a0      	blx	r4
	setbuf(stdin, NULL);
     75c:	682b      	ldr	r3, [r5, #0]
     75e:	6858      	ldr	r0, [r3, #4]
     760:	2100      	movs	r1, #0
     762:	47a0      	blx	r4
	
	stdio_serial_init(usart_instance, EDBG_CDC_MODULE, &config);
}
     764:	b010      	add	sp, #64	; 0x40
     766:	bd70      	pop	{r4, r5, r6, pc}
     768:	00040003 	.word	0x00040003
     76c:	00050003 	.word	0x00050003
     770:	42000800 	.word	0x42000800
     774:	00000ee1 	.word	0x00000ee1
     778:	0000151d 	.word	0x0000151d
     77c:	e000e100 	.word	0xe000e100
     780:	00000669 	.word	0x00000669
     784:	200000dc 	.word	0x200000dc
     788:	00000651 	.word	0x00000651
     78c:	200000d8 	.word	0x200000d8
     790:	00000625 	.word	0x00000625
     794:	200000d4 	.word	0x200000d4
     798:	2000000c 	.word	0x2000000c
     79c:	000020e9 	.word	0x000020e9

000007a0 <artist_motor_pwm_configure>:


void artist_motor_pwm_configure(struct Artist_Back * const artist){
     7a0:	b570      	push	{r4, r5, r6, lr}
     7a2:	b0aa      	sub	sp, #168	; 0xa8
     7a4:	0005      	movs	r5, r0
	
	struct tcc_config config; 
	tcc_get_config_defaults(&config, TCC0);
     7a6:	4e27      	ldr	r6, [pc, #156]	; (844 <artist_motor_pwm_configure+0xa4>)
     7a8:	ac01      	add	r4, sp, #4
     7aa:	0031      	movs	r1, r6
     7ac:	0020      	movs	r0, r4
     7ae:	4b26      	ldr	r3, [pc, #152]	; (848 <artist_motor_pwm_configure+0xa8>)
     7b0:	4798      	blx	r3

	config.counter.clock_source											= GCLK_GENERATOR_0;
     7b2:	2300      	movs	r3, #0
     7b4:	72a3      	strb	r3, [r4, #10]
	config.counter.period												= 0xFFFF; //CLOCK 's period. when up is occur. it's about 65535
     7b6:	4b25      	ldr	r3, [pc, #148]	; (84c <artist_motor_pwm_configure+0xac>)
     7b8:	6063      	str	r3, [r4, #4]
	config.counter.clock_prescaler										= 1; // this time we do not divide
     7ba:	2201      	movs	r2, #1
     7bc:	72e2      	strb	r2, [r4, #11]
	config.compare.wave_generation										= TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM; // compare
     7be:	2302      	movs	r3, #2
     7c0:	7623      	strb	r3, [r4, #24]
	
	
	config.compare.match[artist->motor_instance_1.pwm_channel]				= artist->motor_instance_1.pwm_val;
     7c2:	3376      	adds	r3, #118	; 0x76
     7c4:	5ceb      	ldrb	r3, [r5, r3]
     7c6:	3306      	adds	r3, #6
     7c8:	009b      	lsls	r3, r3, #2
     7ca:	18e3      	adds	r3, r4, r3
     7cc:	2176      	movs	r1, #118	; 0x76
     7ce:	5a69      	ldrh	r1, [r5, r1]
     7d0:	6059      	str	r1, [r3, #4]
	config.pins.enable_wave_out_pin[artist->motor_instance_1.pwm_output]	= true;
     7d2:	2379      	movs	r3, #121	; 0x79
     7d4:	5ceb      	ldrb	r3, [r5, r3]
     7d6:	18e1      	adds	r1, r4, r3
     7d8:	3198      	adds	r1, #152	; 0x98
     7da:	700a      	strb	r2, [r1, #0]
	config.pins.wave_out_pin[artist->motor_instance_1.pwm_output]			= artist->motor_instance_1.pwm_pin_num;
     7dc:	0019      	movs	r1, r3
     7de:	3116      	adds	r1, #22
     7e0:	0089      	lsls	r1, r1, #2
     7e2:	2074      	movs	r0, #116	; 0x74
     7e4:	5c28      	ldrb	r0, [r5, r0]
     7e6:	5108      	str	r0, [r1, r4]
	config.pins.wave_out_pin_mux[artist->motor_instance_1.pwm_output]		= artist->motor_instance_1.pwm_mux_num; 
     7e8:	331e      	adds	r3, #30
     7ea:	009b      	lsls	r3, r3, #2
     7ec:	2175      	movs	r1, #117	; 0x75
     7ee:	5c69      	ldrb	r1, [r5, r1]
     7f0:	5119      	str	r1, [r3, r4]
	
	config.compare.match[artist->motor_insntace_2.pwm_channel]				= artist->motor_insntace_2.pwm_val;
     7f2:	237e      	movs	r3, #126	; 0x7e
     7f4:	5ceb      	ldrb	r3, [r5, r3]
     7f6:	3306      	adds	r3, #6
     7f8:	009b      	lsls	r3, r3, #2
     7fa:	18e3      	adds	r3, r4, r3
     7fc:	217c      	movs	r1, #124	; 0x7c
     7fe:	5a69      	ldrh	r1, [r5, r1]
     800:	6059      	str	r1, [r3, #4]
	config.pins.enable_wave_out_pin[artist->motor_insntace_2.pwm_output]		= true;
     802:	237f      	movs	r3, #127	; 0x7f
     804:	5ceb      	ldrb	r3, [r5, r3]
     806:	18e1      	adds	r1, r4, r3
     808:	3198      	adds	r1, #152	; 0x98
     80a:	700a      	strb	r2, [r1, #0]
	config.pins.wave_out_pin[artist->motor_insntace_2.pwm_output]			= artist->motor_insntace_2.pwm_pin_num;
     80c:	001a      	movs	r2, r3
     80e:	3216      	adds	r2, #22
     810:	0092      	lsls	r2, r2, #2
     812:	217a      	movs	r1, #122	; 0x7a
     814:	5c69      	ldrb	r1, [r5, r1]
     816:	5111      	str	r1, [r2, r4]
	config.pins.wave_out_pin_mux[artist->motor_insntace_2.pwm_output]		= artist->motor_insntace_2.pwm_mux_num; 
     818:	331e      	adds	r3, #30
     81a:	009b      	lsls	r3, r3, #2
     81c:	227b      	movs	r2, #123	; 0x7b
     81e:	5caa      	ldrb	r2, [r5, r2]
     820:	511a      	str	r2, [r3, r4]

	tcc_init(&(artist->tcc_instance), TCC0, &config);
     822:	0022      	movs	r2, r4
     824:	0031      	movs	r1, r6
     826:	0028      	movs	r0, r5
     828:	4b09      	ldr	r3, [pc, #36]	; (850 <artist_motor_pwm_configure+0xb0>)
     82a:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
     82c:	682a      	ldr	r2, [r5, #0]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
     82e:	2102      	movs	r1, #2
     830:	6893      	ldr	r3, [r2, #8]
     832:	4219      	tst	r1, r3
     834:	d1fc      	bne.n	830 <artist_motor_pwm_configure+0x90>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
     836:	6813      	ldr	r3, [r2, #0]
     838:	2102      	movs	r1, #2
     83a:	430b      	orrs	r3, r1
     83c:	6013      	str	r3, [r2, #0]
	tcc_enable(&(artist->tcc_instance));
     83e:	b02a      	add	sp, #168	; 0xa8
     840:	bd70      	pop	{r4, r5, r6, pc}
     842:	46c0      	nop			; (mov r8, r8)
     844:	42002000 	.word	0x42002000
     848:	000008fd 	.word	0x000008fd
     84c:	0000ffff 	.word	0x0000ffff
     850:	00000a49 	.word	0x00000a49

00000854 <_tcc_get_inst_index>:
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
     854:	4b09      	ldr	r3, [pc, #36]	; (87c <_tcc_get_inst_index+0x28>)
     856:	4298      	cmp	r0, r3
     858:	d00c      	beq.n	874 <_tcc_get_inst_index+0x20>
     85a:	4b09      	ldr	r3, [pc, #36]	; (880 <_tcc_get_inst_index+0x2c>)
     85c:	4298      	cmp	r0, r3
     85e:	d007      	beq.n	870 <_tcc_get_inst_index+0x1c>
     860:	4a08      	ldr	r2, [pc, #32]	; (884 <_tcc_get_inst_index+0x30>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     862:	2300      	movs	r3, #0
		if (hw == tcc_modules[i]) {
     864:	4290      	cmp	r0, r2
     866:	d001      	beq.n	86c <_tcc_get_inst_index+0x18>
}
     868:	0018      	movs	r0, r3
     86a:	4770      	bx	lr
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
     86c:	3302      	adds	r3, #2
     86e:	e002      	b.n	876 <_tcc_get_inst_index+0x22>
     870:	2301      	movs	r3, #1
     872:	e000      	b.n	876 <_tcc_get_inst_index+0x22>
     874:	2300      	movs	r3, #0
			return i;
     876:	b2db      	uxtb	r3, r3
     878:	e7f6      	b.n	868 <_tcc_get_inst_index+0x14>
     87a:	46c0      	nop			; (mov r8, r8)
     87c:	42002000 	.word	0x42002000
     880:	42002400 	.word	0x42002400
     884:	42002800 	.word	0x42002800

00000888 <_tcc_set_compare_value>:
static enum status_code _tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare,
		const bool double_buffering_enabled)
{
     888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     88a:	000f      	movs	r7, r1
     88c:	0015      	movs	r5, r2
     88e:	001e      	movs	r6, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
     890:	6804      	ldr	r4, [r0, #0]
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);
     892:	0020      	movs	r0, r4
     894:	4b16      	ldr	r3, [pc, #88]	; (8f0 <_tcc_set_compare_value+0x68>)
     896:	4798      	blx	r3

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
     898:	4b16      	ldr	r3, [pc, #88]	; (8f4 <_tcc_set_compare_value+0x6c>)
     89a:	5c1a      	ldrb	r2, [r3, r0]
		return STATUS_ERR_INVALID_ARG;
     89c:	2317      	movs	r3, #23
	if (channel_index >= _tcc_cc_nums[module_index]) {
     89e:	42ba      	cmp	r2, r7
     8a0:	d801      	bhi.n	8a6 <_tcc_set_compare_value+0x1e>
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
	}
	return STATUS_OK;
}
     8a2:	0018      	movs	r0, r3
     8a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t max_count = _tcc_maxs[module_index];
     8a6:	0080      	lsls	r0, r0, #2
	if (compare > max_count) {
     8a8:	4b13      	ldr	r3, [pc, #76]	; (8f8 <_tcc_set_compare_value+0x70>)
     8aa:	58c2      	ldr	r2, [r0, r3]
		return STATUS_ERR_INVALID_ARG;
     8ac:	2317      	movs	r3, #23
	if (compare > max_count) {
     8ae:	42aa      	cmp	r2, r5
     8b0:	d3f7      	bcc.n	8a2 <_tcc_set_compare_value+0x1a>
	if (double_buffering_enabled) {
     8b2:	2e00      	cmp	r6, #0
     8b4:	d010      	beq.n	8d8 <_tcc_set_compare_value+0x50>
				(TCC_STATUS_CCBV0 << channel_index)) {
     8b6:	2280      	movs	r2, #128	; 0x80
     8b8:	0252      	lsls	r2, r2, #9
     8ba:	40ba      	lsls	r2, r7
		while(tcc_module->STATUS.reg  &
     8bc:	6b23      	ldr	r3, [r4, #48]	; 0x30
     8be:	421a      	tst	r2, r3
     8c0:	d1fc      	bne.n	8bc <_tcc_set_compare_value+0x34>
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
     8c2:	2280      	movs	r2, #128	; 0x80
     8c4:	0312      	lsls	r2, r2, #12
     8c6:	40ba      	lsls	r2, r7
		while(tcc_module->SYNCBUSY.reg  &
     8c8:	68a3      	ldr	r3, [r4, #8]
     8ca:	421a      	tst	r2, r3
     8cc:	d1fc      	bne.n	8c8 <_tcc_set_compare_value+0x40>
		tcc_module->CCB[channel_index].reg = compare;
     8ce:	371c      	adds	r7, #28
     8d0:	00bf      	lsls	r7, r7, #2
     8d2:	513d      	str	r5, [r7, r4]
	return STATUS_OK;
     8d4:	2300      	movs	r3, #0
     8d6:	e7e4      	b.n	8a2 <_tcc_set_compare_value+0x1a>
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
     8d8:	2280      	movs	r2, #128	; 0x80
     8da:	0052      	lsls	r2, r2, #1
     8dc:	40ba      	lsls	r2, r7
     8de:	68a3      	ldr	r3, [r4, #8]
     8e0:	421a      	tst	r2, r3
     8e2:	d1fc      	bne.n	8de <_tcc_set_compare_value+0x56>
		tcc_module->CC[channel_index].reg = compare;
     8e4:	3710      	adds	r7, #16
     8e6:	00bf      	lsls	r7, r7, #2
     8e8:	19e4      	adds	r4, r4, r7
     8ea:	6065      	str	r5, [r4, #4]
	return STATUS_OK;
     8ec:	2300      	movs	r3, #0
     8ee:	e7d8      	b.n	8a2 <_tcc_set_compare_value+0x1a>
     8f0:	00000855 	.word	0x00000855
     8f4:	00002b00 	.word	0x00002b00
     8f8:	00002b08 	.word	0x00002b08

000008fc <tcc_get_config_defaults>:
{
     8fc:	b510      	push	{r4, lr}
     8fe:	0004      	movs	r4, r0
	uint8_t module_index = _tcc_get_inst_index(hw);
     900:	0008      	movs	r0, r1
     902:	4b4f      	ldr	r3, [pc, #316]	; (a40 <tcc_get_config_defaults+0x144>)
     904:	4798      	blx	r3
	config->counter.count                  = 0;
     906:	2300      	movs	r3, #0
     908:	6023      	str	r3, [r4, #0]
	config->counter.period                 = _tcc_maxs[module_index];
     90a:	0080      	lsls	r0, r0, #2
     90c:	4a4d      	ldr	r2, [pc, #308]	; (a44 <tcc_get_config_defaults+0x148>)
     90e:	5882      	ldr	r2, [r0, r2]
     910:	6062      	str	r2, [r4, #4]
	config->counter.clock_source           = GCLK_GENERATOR_0;
     912:	72a3      	strb	r3, [r4, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
     914:	72e3      	strb	r3, [r4, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
     916:	7323      	strb	r3, [r4, #12]
	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
     918:	7263      	strb	r3, [r4, #9]
	config->counter.oneshot                = false;
     91a:	7223      	strb	r3, [r4, #8]
	MREPEAT(TCC_NUM_CHANNELS,
     91c:	61e3      	str	r3, [r4, #28]
     91e:	6223      	str	r3, [r4, #32]
     920:	6263      	str	r3, [r4, #36]	; 0x24
     922:	62a3      	str	r3, [r4, #40]	; 0x28
	MREPEAT(TCC_NUM_CHANNELS,
     924:	7523      	strb	r3, [r4, #20]
     926:	7563      	strb	r3, [r4, #21]
     928:	75a3      	strb	r3, [r4, #22]
     92a:	75e3      	strb	r3, [r4, #23]
	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
     92c:	7623      	strb	r3, [r4, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
     92e:	7663      	strb	r3, [r4, #25]
	MREPEAT(TCC_NUM_CHANNELS,
     930:	7423      	strb	r3, [r4, #16]
     932:	7463      	strb	r3, [r4, #17]
     934:	74a3      	strb	r3, [r4, #18]
     936:	74e3      	strb	r3, [r4, #19]
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
     938:	222c      	movs	r2, #44	; 0x2c
     93a:	54a3      	strb	r3, [r4, r2]
     93c:	3201      	adds	r2, #1
     93e:	54a3      	strb	r3, [r4, r2]
     940:	3201      	adds	r2, #1
     942:	54a3      	strb	r3, [r4, r2]
     944:	3201      	adds	r2, #1
     946:	54a3      	strb	r3, [r4, r2]
     948:	3201      	adds	r2, #1
     94a:	54a3      	strb	r3, [r4, r2]
     94c:	3201      	adds	r2, #1
     94e:	54a3      	strb	r3, [r4, r2]
     950:	3201      	adds	r2, #1
     952:	54a3      	strb	r3, [r4, r2]
     954:	3201      	adds	r2, #1
     956:	54a3      	strb	r3, [r4, r2]
     958:	3201      	adds	r2, #1
     95a:	54a3      	strb	r3, [r4, r2]
     95c:	3201      	adds	r2, #1
     95e:	54a3      	strb	r3, [r4, r2]
     960:	3201      	adds	r2, #1
     962:	54a3      	strb	r3, [r4, r2]
     964:	3201      	adds	r2, #1
     966:	54a3      	strb	r3, [r4, r2]
     968:	3201      	adds	r2, #1
     96a:	54a3      	strb	r3, [r4, r2]
     96c:	3201      	adds	r2, #1
     96e:	54a3      	strb	r3, [r4, r2]
     970:	3201      	adds	r2, #1
     972:	54a3      	strb	r3, [r4, r2]
     974:	3201      	adds	r2, #1
     976:	54a3      	strb	r3, [r4, r2]
     978:	3201      	adds	r2, #1
     97a:	54a3      	strb	r3, [r4, r2]
     97c:	3201      	adds	r2, #1
     97e:	54a3      	strb	r3, [r4, r2]
     980:	3201      	adds	r2, #1
     982:	54a3      	strb	r3, [r4, r2]
     984:	3201      	adds	r2, #1
     986:	54a3      	strb	r3, [r4, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
     988:	3201      	adds	r2, #1
     98a:	54a3      	strb	r3, [r4, r2]
     98c:	3201      	adds	r2, #1
     98e:	54a3      	strb	r3, [r4, r2]
     990:	3201      	adds	r2, #1
     992:	54a3      	strb	r3, [r4, r2]
     994:	3201      	adds	r2, #1
     996:	54a3      	strb	r3, [r4, r2]
     998:	3201      	adds	r2, #1
     99a:	54a3      	strb	r3, [r4, r2]
     99c:	3201      	adds	r2, #1
     99e:	54a3      	strb	r3, [r4, r2]
     9a0:	3201      	adds	r2, #1
     9a2:	54a3      	strb	r3, [r4, r2]
     9a4:	3201      	adds	r2, #1
     9a6:	54a3      	strb	r3, [r4, r2]
     9a8:	3201      	adds	r2, #1
     9aa:	54a3      	strb	r3, [r4, r2]
     9ac:	3201      	adds	r2, #1
     9ae:	54a3      	strb	r3, [r4, r2]
     9b0:	3201      	adds	r2, #1
     9b2:	54a3      	strb	r3, [r4, r2]
     9b4:	3201      	adds	r2, #1
     9b6:	54a3      	strb	r3, [r4, r2]
     9b8:	3201      	adds	r2, #1
     9ba:	54a3      	strb	r3, [r4, r2]
     9bc:	3201      	adds	r2, #1
     9be:	54a3      	strb	r3, [r4, r2]
     9c0:	3201      	adds	r2, #1
     9c2:	54a3      	strb	r3, [r4, r2]
     9c4:	3201      	adds	r2, #1
     9c6:	54a3      	strb	r3, [r4, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
     9c8:	3201      	adds	r2, #1
     9ca:	54a3      	strb	r3, [r4, r2]
     9cc:	3201      	adds	r2, #1
     9ce:	54a3      	strb	r3, [r4, r2]
     9d0:	3201      	adds	r2, #1
     9d2:	54a3      	strb	r3, [r4, r2]
     9d4:	3201      	adds	r2, #1
     9d6:	54a3      	strb	r3, [r4, r2]
     9d8:	3201      	adds	r2, #1
     9da:	54a3      	strb	r3, [r4, r2]
     9dc:	3201      	adds	r2, #1
     9de:	54a3      	strb	r3, [r4, r2]
     9e0:	3201      	adds	r2, #1
     9e2:	54a3      	strb	r3, [r4, r2]
     9e4:	3201      	adds	r2, #1
     9e6:	54a3      	strb	r3, [r4, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
     9e8:	3241      	adds	r2, #65	; 0x41
     9ea:	54a3      	strb	r3, [r4, r2]
     9ec:	65a3      	str	r3, [r4, #88]	; 0x58
     9ee:	67a3      	str	r3, [r4, #120]	; 0x78
     9f0:	3201      	adds	r2, #1
     9f2:	54a3      	strb	r3, [r4, r2]
     9f4:	65e3      	str	r3, [r4, #92]	; 0x5c
     9f6:	67e3      	str	r3, [r4, #124]	; 0x7c
     9f8:	3201      	adds	r2, #1
     9fa:	54a3      	strb	r3, [r4, r2]
     9fc:	6623      	str	r3, [r4, #96]	; 0x60
     9fe:	3a1a      	subs	r2, #26
     a00:	50a3      	str	r3, [r4, r2]
     a02:	321b      	adds	r2, #27
     a04:	54a3      	strb	r3, [r4, r2]
     a06:	6663      	str	r3, [r4, #100]	; 0x64
     a08:	3a17      	subs	r2, #23
     a0a:	50a3      	str	r3, [r4, r2]
     a0c:	3218      	adds	r2, #24
     a0e:	54a3      	strb	r3, [r4, r2]
     a10:	66a3      	str	r3, [r4, #104]	; 0x68
     a12:	3a14      	subs	r2, #20
     a14:	50a3      	str	r3, [r4, r2]
     a16:	3215      	adds	r2, #21
     a18:	54a3      	strb	r3, [r4, r2]
     a1a:	66e3      	str	r3, [r4, #108]	; 0x6c
     a1c:	3a11      	subs	r2, #17
     a1e:	50a3      	str	r3, [r4, r2]
     a20:	3212      	adds	r2, #18
     a22:	54a3      	strb	r3, [r4, r2]
     a24:	6723      	str	r3, [r4, #112]	; 0x70
     a26:	3a0e      	subs	r2, #14
     a28:	50a3      	str	r3, [r4, r2]
     a2a:	320f      	adds	r2, #15
     a2c:	54a3      	strb	r3, [r4, r2]
     a2e:	6763      	str	r3, [r4, #116]	; 0x74
     a30:	3a0b      	subs	r2, #11
     a32:	50a3      	str	r3, [r4, r2]
	config->double_buffering_enabled  = true;
     a34:	2101      	movs	r1, #1
     a36:	320c      	adds	r2, #12
     a38:	54a1      	strb	r1, [r4, r2]
	config->run_in_standby            = false;
     a3a:	3201      	adds	r2, #1
     a3c:	54a3      	strb	r3, [r4, r2]
}
     a3e:	bd10      	pop	{r4, pc}
     a40:	00000855 	.word	0x00000855
     a44:	00002b08 	.word	0x00002b08

00000a48 <tcc_init>:
{
     a48:	b5f0      	push	{r4, r5, r6, r7, lr}
     a4a:	46de      	mov	lr, fp
     a4c:	4657      	mov	r7, sl
     a4e:	464e      	mov	r6, r9
     a50:	4645      	mov	r5, r8
     a52:	b5e0      	push	{r5, r6, r7, lr}
     a54:	b091      	sub	sp, #68	; 0x44
     a56:	9001      	str	r0, [sp, #4]
     a58:	000c      	movs	r4, r1
     a5a:	0015      	movs	r5, r2
	uint8_t module_index = _tcc_get_inst_index(hw);
     a5c:	0008      	movs	r0, r1
     a5e:	4bc3      	ldr	r3, [pc, #780]	; (d6c <tcc_init+0x324>)
     a60:	4798      	blx	r3
     a62:	0003      	movs	r3, r0
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     a64:	0001      	movs	r1, r0
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     a66:	48c2      	ldr	r0, [pc, #776]	; (d70 <tcc_init+0x328>)
     a68:	6a02      	ldr	r2, [r0, #32]
     a6a:	009e      	lsls	r6, r3, #2
     a6c:	4fc1      	ldr	r7, [pc, #772]	; (d74 <tcc_init+0x32c>)
     a6e:	59f7      	ldr	r7, [r6, r7]
     a70:	433a      	orrs	r2, r7
     a72:	6202      	str	r2, [r0, #32]
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
     a74:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
     a76:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
     a78:	0792      	lsls	r2, r2, #30
     a7a:	d506      	bpl.n	a8a <tcc_init+0x42>
}
     a7c:	b011      	add	sp, #68	; 0x44
     a7e:	bc3c      	pop	{r2, r3, r4, r5}
     a80:	4690      	mov	r8, r2
     a82:	4699      	mov	r9, r3
     a84:	46a2      	mov	sl, r4
     a86:	46ab      	mov	fp, r5
     a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
     a8a:	6822      	ldr	r2, [r4, #0]
     a8c:	2701      	movs	r7, #1
     a8e:	4017      	ands	r7, r2
     a90:	d1f4      	bne.n	a7c <tcc_init+0x34>
	uint32_t count_max  = _tcc_maxs[module_index];
     a92:	48b9      	ldr	r0, [pc, #740]	; (d78 <tcc_init+0x330>)
     a94:	5832      	ldr	r2, [r6, r0]
		return STATUS_ERR_INVALID_ARG;
     a96:	2017      	movs	r0, #23
	if ((config->counter.count > count_max)
     a98:	682e      	ldr	r6, [r5, #0]
     a9a:	42b2      	cmp	r2, r6
     a9c:	d3ee      	bcc.n	a7c <tcc_init+0x34>
		|| (config->counter.period > count_max)
     a9e:	686e      	ldr	r6, [r5, #4]
     aa0:	42b2      	cmp	r2, r6
     aa2:	d3eb      	bcc.n	a7c <tcc_init+0x34>
		if ((config->compare.match[i] > count_max)
     aa4:	69e8      	ldr	r0, [r5, #28]
     aa6:	4282      	cmp	r2, r0
     aa8:	d200      	bcs.n	aac <tcc_init+0x64>
     aaa:	e1b9      	b.n	e20 <tcc_init+0x3d8>
     aac:	6a28      	ldr	r0, [r5, #32]
     aae:	4282      	cmp	r2, r0
     ab0:	d200      	bcs.n	ab4 <tcc_init+0x6c>
     ab2:	e1b7      	b.n	e24 <tcc_init+0x3dc>
     ab4:	6a68      	ldr	r0, [r5, #36]	; 0x24
     ab6:	4282      	cmp	r2, r0
     ab8:	d200      	bcs.n	abc <tcc_init+0x74>
     aba:	e1b5      	b.n	e28 <tcc_init+0x3e0>
     abc:	6aa8      	ldr	r0, [r5, #40]	; 0x28
     abe:	4282      	cmp	r2, r0
     ac0:	d200      	bcs.n	ac4 <tcc_init+0x7c>
     ac2:	e1b3      	b.n	e2c <tcc_init+0x3e4>
     ac4:	2298      	movs	r2, #152	; 0x98
     ac6:	4694      	mov	ip, r2
     ac8:	44ac      	add	ip, r5
     aca:	4662      	mov	r2, ip
     acc:	9208      	str	r2, [sp, #32]
     ace:	2000      	movs	r0, #0
     ad0:	e003      	b.n	ada <tcc_init+0x92>
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
     ad2:	3001      	adds	r0, #1
     ad4:	3201      	adds	r2, #1
     ad6:	2808      	cmp	r0, #8
     ad8:	d008      	beq.n	aec <tcc_init+0xa4>
		if (!config->pins.enable_wave_out_pin[i]) {
     ada:	7816      	ldrb	r6, [r2, #0]
     adc:	2e00      	cmp	r6, #0
     ade:	d0f8      	beq.n	ad2 <tcc_init+0x8a>
		if (i >= _tcc_ow_nums[module_index]) {
     ae0:	4ea6      	ldr	r6, [pc, #664]	; (d7c <tcc_init+0x334>)
     ae2:	5c76      	ldrb	r6, [r6, r1]
     ae4:	4286      	cmp	r6, r0
     ae6:	dcf4      	bgt.n	ad2 <tcc_init+0x8a>
			return STATUS_ERR_INVALID_ARG;
     ae8:	2017      	movs	r0, #23
     aea:	e7c7      	b.n	a7c <tcc_init+0x34>
     aec:	2200      	movs	r2, #0
     aee:	9202      	str	r2, [sp, #8]
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
     af0:	2080      	movs	r0, #128	; 0x80
     af2:	0440      	lsls	r0, r0, #17
     af4:	4684      	mov	ip, r0
     af6:	e002      	b.n	afe <tcc_init+0xb6>
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
     af8:	3201      	adds	r2, #1
     afa:	2a04      	cmp	r2, #4
     afc:	d00e      	beq.n	b1c <tcc_init+0xd4>
		if (config->capture.channel_function[i] ==
     afe:	18a8      	adds	r0, r5, r2
     b00:	7c00      	ldrb	r0, [r0, #16]
     b02:	2801      	cmp	r0, #1
     b04:	d1f8      	bne.n	af8 <tcc_init+0xb0>
			if (i > _tcc_cc_nums[module_index]) {
     b06:	489e      	ldr	r0, [pc, #632]	; (d80 <tcc_init+0x338>)
     b08:	5c40      	ldrb	r0, [r0, r1]
     b0a:	4290      	cmp	r0, r2
     b0c:	da00      	bge.n	b10 <tcc_init+0xc8>
     b0e:	e18f      	b.n	e30 <tcc_init+0x3e8>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
     b10:	4660      	mov	r0, ip
     b12:	4090      	lsls	r0, r2
     b14:	9e02      	ldr	r6, [sp, #8]
     b16:	4306      	orrs	r6, r0
     b18:	9602      	str	r6, [sp, #8]
     b1a:	e7ed      	b.n	af8 <tcc_init+0xb0>
	if (config->run_in_standby) {
     b1c:	329d      	adds	r2, #157	; 0x9d
     b1e:	5caa      	ldrb	r2, [r5, r2]
     b20:	2a00      	cmp	r2, #0
     b22:	d004      	beq.n	b2e <tcc_init+0xe6>
		ctrla |= TCC_CTRLA_RUNSTDBY;
     b24:	2280      	movs	r2, #128	; 0x80
     b26:	0112      	lsls	r2, r2, #4
     b28:	9902      	ldr	r1, [sp, #8]
     b2a:	4311      	orrs	r1, r2
     b2c:	9102      	str	r1, [sp, #8]
	if (config->counter.oneshot) {
     b2e:	7a2a      	ldrb	r2, [r5, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
     b30:	1e51      	subs	r1, r2, #1
     b32:	418a      	sbcs	r2, r1
     b34:	0092      	lsls	r2, r2, #2
     b36:	9206      	str	r2, [sp, #24]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
     b38:	7a6a      	ldrb	r2, [r5, #9]
     b3a:	2a01      	cmp	r2, #1
     b3c:	d022      	beq.n	b84 <tcc_init+0x13c>
	uint8_t cc_num = _tcc_cc_nums[module_index];
     b3e:	4a90      	ldr	r2, [pc, #576]	; (d80 <tcc_init+0x338>)
     b40:	5cd2      	ldrb	r2, [r2, r3]
     b42:	0011      	movs	r1, r2
     b44:	9205      	str	r2, [sp, #20]
		if (cfg->capture_channel >= cc_num) {
     b46:	2235      	movs	r2, #53	; 0x35
     b48:	5caa      	ldrb	r2, [r5, r2]
     b4a:	428a      	cmp	r2, r1
     b4c:	d300      	bcc.n	b50 <tcc_init+0x108>
     b4e:	e179      	b.n	e44 <tcc_init+0x3fc>
		if (cfg->filter_value > 0xF) {
     b50:	212c      	movs	r1, #44	; 0x2c
     b52:	5c69      	ldrb	r1, [r5, r1]
     b54:	290f      	cmp	r1, #15
     b56:	d900      	bls.n	b5a <tcc_init+0x112>
     b58:	e174      	b.n	e44 <tcc_init+0x3fc>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
     b5a:	7b28      	ldrb	r0, [r5, #12]
     b5c:	900a      	str	r0, [sp, #40]	; 0x28
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
     b5e:	7ae8      	ldrb	r0, [r5, #11]
     b60:	900b      	str	r0, [sp, #44]	; 0x2c
     b62:	202d      	movs	r0, #45	; 0x2d
     b64:	4682      	mov	sl, r0
     b66:	44aa      	add	sl, r5
     b68:	2000      	movs	r0, #0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
     b6a:	9704      	str	r7, [sp, #16]
		value_buffer[i] = fault;
     b6c:	ae0e      	add	r6, sp, #56	; 0x38
     b6e:	9607      	str	r6, [sp, #28]
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
     b70:	26c0      	movs	r6, #192	; 0xc0
     b72:	0136      	lsls	r6, r6, #4
     b74:	46b1      	mov	r9, r6
     b76:	4684      	mov	ip, r0
     b78:	46a0      	mov	r8, r4
     b7a:	0028      	movs	r0, r5
     b7c:	4655      	mov	r5, sl
     b7e:	9309      	str	r3, [sp, #36]	; 0x24
     b80:	4682      	mov	sl, r0
     b82:	e035      	b.n	bf0 <tcc_init+0x1a8>
		ctrlb |= TCC_CTRLBSET_DIR;
     b84:	9906      	ldr	r1, [sp, #24]
     b86:	4311      	orrs	r1, r2
     b88:	9106      	str	r1, [sp, #24]
     b8a:	e7d8      	b.n	b3e <tcc_init+0xf6>
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
     b8c:	0292      	lsls	r2, r2, #10
     b8e:	464f      	mov	r7, r9
     b90:	403a      	ands	r2, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     b92:	430a      	orrs	r2, r1
				| TCC_FCTRLA_SRC(cfg->source)
     b94:	7919      	ldrb	r1, [r3, #4]
     b96:	468b      	mov	fp, r1
     b98:	2103      	movs	r1, #3
     b9a:	465f      	mov	r7, fp
     b9c:	4039      	ands	r1, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     b9e:	430a      	orrs	r2, r1
     ba0:	4316      	orrs	r6, r2
				| TCC_FCTRLA_BLANK(cfg->blanking)
     ba2:	795a      	ldrb	r2, [r3, #5]
     ba4:	0152      	lsls	r2, r2, #5
     ba6:	2160      	movs	r1, #96	; 0x60
     ba8:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     baa:	4332      	orrs	r2, r6
				| TCC_FCTRLA_HALT(cfg->halt_action)
     bac:	7999      	ldrb	r1, [r3, #6]
     bae:	0209      	lsls	r1, r1, #8
     bb0:	26c0      	movs	r6, #192	; 0xc0
     bb2:	00b6      	lsls	r6, r6, #2
     bb4:	400e      	ands	r6, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     bb6:	4316      	orrs	r6, r2
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
     bb8:	79da      	ldrb	r2, [r3, #7]
     bba:	0312      	lsls	r2, r2, #12
     bbc:	21e0      	movs	r1, #224	; 0xe0
     bbe:	01c9      	lsls	r1, r1, #7
     bc0:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     bc2:	4316      	orrs	r6, r2
     bc4:	4334      	orrs	r4, r6
     bc6:	9a03      	ldr	r2, [sp, #12]
     bc8:	4314      	orrs	r4, r2
     bca:	4320      	orrs	r0, r4
		value_buffer[i] = fault;
     bcc:	4662      	mov	r2, ip
     bce:	9907      	ldr	r1, [sp, #28]
     bd0:	5050      	str	r0, [r2, r1]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
     bd2:	2a04      	cmp	r2, #4
     bd4:	d02a      	beq.n	c2c <tcc_init+0x1e4>
		if (cfg->capture_channel >= cc_num) {
     bd6:	7c9a      	ldrb	r2, [r3, #18]
     bd8:	9905      	ldr	r1, [sp, #20]
     bda:	4291      	cmp	r1, r2
     bdc:	d800      	bhi.n	be0 <tcc_init+0x198>
     bde:	e131      	b.n	e44 <tcc_init+0x3fc>
		if (cfg->filter_value > 0xF) {
     be0:	7a59      	ldrb	r1, [r3, #9]
     be2:	350a      	adds	r5, #10
     be4:	2304      	movs	r3, #4
     be6:	469b      	mov	fp, r3
     be8:	44dc      	add	ip, fp
     bea:	290f      	cmp	r1, #15
     bec:	d900      	bls.n	bf0 <tcc_init+0x1a8>
     bee:	e129      	b.n	e44 <tcc_init+0x3fc>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     bf0:	0609      	lsls	r1, r1, #24
     bf2:	23f0      	movs	r3, #240	; 0xf0
     bf4:	051b      	lsls	r3, r3, #20
     bf6:	4019      	ands	r1, r3
     bf8:	002b      	movs	r3, r5
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
     bfa:	782e      	ldrb	r6, [r5, #0]
     bfc:	0436      	lsls	r6, r6, #16
     bfe:	20ff      	movs	r0, #255	; 0xff
     c00:	0400      	lsls	r0, r0, #16
     c02:	4006      	ands	r6, r0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
     c04:	7868      	ldrb	r0, [r5, #1]
     c06:	2480      	movs	r4, #128	; 0x80
     c08:	2800      	cmp	r0, #0
     c0a:	d100      	bne.n	c0e <tcc_init+0x1c6>
     c0c:	9c04      	ldr	r4, [sp, #16]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
     c0e:	7898      	ldrb	r0, [r3, #2]
     c10:	2708      	movs	r7, #8
     c12:	9703      	str	r7, [sp, #12]
     c14:	2800      	cmp	r0, #0
     c16:	d101      	bne.n	c1c <tcc_init+0x1d4>
     c18:	9804      	ldr	r0, [sp, #16]
     c1a:	9003      	str	r0, [sp, #12]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
     c1c:	78d8      	ldrb	r0, [r3, #3]
     c1e:	4683      	mov	fp, r0
     c20:	2010      	movs	r0, #16
     c22:	465f      	mov	r7, fp
     c24:	2f00      	cmp	r7, #0
     c26:	d1b1      	bne.n	b8c <tcc_init+0x144>
     c28:	9804      	ldr	r0, [sp, #16]
     c2a:	e7af      	b.n	b8c <tcc_init+0x144>
     c2c:	4644      	mov	r4, r8
     c2e:	4655      	mov	r5, sl
     c30:	9b09      	ldr	r3, [sp, #36]	; 0x24
	uint8_t ow_num = _tcc_ow_nums[module_index];
     c32:	4a52      	ldr	r2, [pc, #328]	; (d7c <tcc_init+0x334>)
     c34:	5cd2      	ldrb	r2, [r2, r3]
     c36:	4691      	mov	r9, r2
     c38:	4651      	mov	r1, sl
     c3a:	3150      	adds	r1, #80	; 0x50
     c3c:	4650      	mov	r0, sl
     c3e:	3041      	adds	r0, #65	; 0x41
	drvctrl = 0;
     c40:	2700      	movs	r7, #0
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
     c42:	2200      	movs	r2, #0
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
     c44:	2601      	movs	r6, #1
     c46:	46b2      	mov	sl, r6
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
     c48:	2602      	movs	r6, #2
     c4a:	36ff      	adds	r6, #255	; 0xff
     c4c:	46b3      	mov	fp, r6
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
     c4e:	2680      	movs	r6, #128	; 0x80
     c50:	0276      	lsls	r6, r6, #9
     c52:	46b0      	mov	r8, r6
     c54:	46a4      	mov	ip, r4
     c56:	001c      	movs	r4, r3
     c58:	464b      	mov	r3, r9
     c5a:	e00f      	b.n	c7c <tcc_init+0x234>
		if (config->wave_ext.non_recoverable_fault[i].output !=
     c5c:	7806      	ldrb	r6, [r0, #0]
     c5e:	2e00      	cmp	r6, #0
     c60:	d007      	beq.n	c72 <tcc_init+0x22a>
			if (i >= ow_num) {
     c62:	4293      	cmp	r3, r2
     c64:	d800      	bhi.n	c68 <tcc_init+0x220>
     c66:	e0e7      	b.n	e38 <tcc_init+0x3f0>
			if (config->wave_ext.non_recoverable_fault[i].output ==
     c68:	2e02      	cmp	r6, #2
     c6a:	d014      	beq.n	c96 <tcc_init+0x24e>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
     c6c:	4656      	mov	r6, sl
     c6e:	4096      	lsls	r6, r2
     c70:	4337      	orrs	r7, r6
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
     c72:	3201      	adds	r2, #1
     c74:	3101      	adds	r1, #1
     c76:	3002      	adds	r0, #2
     c78:	2a08      	cmp	r2, #8
     c7a:	d010      	beq.n	c9e <tcc_init+0x256>
		if (config->wave_ext.invert[i]) {
     c7c:	780e      	ldrb	r6, [r1, #0]
     c7e:	2e00      	cmp	r6, #0
     c80:	d0ec      	beq.n	c5c <tcc_init+0x214>
			if (i >= ow_num) {
     c82:	4293      	cmp	r3, r2
     c84:	d800      	bhi.n	c88 <tcc_init+0x240>
     c86:	e0d5      	b.n	e34 <tcc_init+0x3ec>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
     c88:	4646      	mov	r6, r8
     c8a:	4096      	lsls	r6, r2
     c8c:	4337      	orrs	r7, r6
		if (config->wave_ext.non_recoverable_fault[i].output !=
     c8e:	7806      	ldrb	r6, [r0, #0]
     c90:	2e00      	cmp	r6, #0
     c92:	d1e9      	bne.n	c68 <tcc_init+0x220>
     c94:	e7ed      	b.n	c72 <tcc_init+0x22a>
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
     c96:	465e      	mov	r6, fp
     c98:	4096      	lsls	r6, r2
     c9a:	4337      	orrs	r7, r6
     c9c:	e7e9      	b.n	c72 <tcc_init+0x22a>
     c9e:	4699      	mov	r9, r3
     ca0:	0023      	movs	r3, r4
     ca2:	4664      	mov	r4, ip
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
     ca4:	7e6a      	ldrb	r2, [r5, #25]
     ca6:	0112      	lsls	r2, r2, #4
     ca8:	2130      	movs	r1, #48	; 0x30
     caa:	4011      	ands	r1, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
     cac:	7e28      	ldrb	r0, [r5, #24]
     cae:	2207      	movs	r2, #7
     cb0:	4002      	ands	r2, r0
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
     cb2:	4311      	orrs	r1, r2
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
     cb4:	2200      	movs	r2, #0
			wave |= (TCC_WAVE_POL0 << n);
     cb6:	2080      	movs	r0, #128	; 0x80
     cb8:	0240      	lsls	r0, r0, #9
     cba:	000e      	movs	r6, r1
     cbc:	e002      	b.n	cc4 <tcc_init+0x27c>
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
     cbe:	3201      	adds	r2, #1
     cc0:	2a04      	cmp	r2, #4
     cc2:	d00b      	beq.n	cdc <tcc_init+0x294>
		if (wav_cfg->wave_polarity[n]) {
     cc4:	18a9      	adds	r1, r5, r2
     cc6:	7d09      	ldrb	r1, [r1, #20]
     cc8:	2900      	cmp	r1, #0
     cca:	d0f8      	beq.n	cbe <tcc_init+0x276>
			if (n >= cc_num) {
     ccc:	9905      	ldr	r1, [sp, #20]
     cce:	4291      	cmp	r1, r2
     cd0:	dc00      	bgt.n	cd4 <tcc_init+0x28c>
     cd2:	e0b3      	b.n	e3c <tcc_init+0x3f4>
			wave |= (TCC_WAVE_POL0 << n);
     cd4:	0001      	movs	r1, r0
     cd6:	4091      	lsls	r1, r2
     cd8:	430e      	orrs	r6, r1
     cda:	e7f0      	b.n	cbe <tcc_init+0x276>
     cdc:	46b2      	mov	sl, r6
     cde:	9801      	ldr	r0, [sp, #4]
     ce0:	0002      	movs	r2, r0
     ce2:	3204      	adds	r2, #4
     ce4:	3034      	adds	r0, #52	; 0x34
		module_inst->callback[i] = NULL;
     ce6:	2100      	movs	r1, #0
     ce8:	c202      	stmia	r2!, {r1}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     cea:	4282      	cmp	r2, r0
     cec:	d1fc      	bne.n	ce8 <tcc_init+0x2a0>
	module_inst->register_callback_mask = 0;
     cee:	2200      	movs	r2, #0
     cf0:	9801      	ldr	r0, [sp, #4]
     cf2:	6342      	str	r2, [r0, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
     cf4:	6382      	str	r2, [r0, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
     cf6:	0099      	lsls	r1, r3, #2
     cf8:	4a22      	ldr	r2, [pc, #136]	; (d84 <tcc_init+0x33c>)
     cfa:	5088      	str	r0, [r1, r2]
	module_inst->hw = hw;
     cfc:	6004      	str	r4, [r0, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
     cfe:	22a0      	movs	r2, #160	; 0xa0
     d00:	5ca9      	ldrb	r1, [r5, r2]
     d02:	3a64      	subs	r2, #100	; 0x64
     d04:	5481      	strb	r1, [r0, r2]
	gclk_chan_config.source_generator = config->counter.clock_source;
     d06:	a90d      	add	r1, sp, #52	; 0x34
     d08:	7aaa      	ldrb	r2, [r5, #10]
     d0a:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
     d0c:	4a1e      	ldr	r2, [pc, #120]	; (d88 <tcc_init+0x340>)
     d0e:	5cd6      	ldrb	r6, [r2, r3]
     d10:	0030      	movs	r0, r6
     d12:	4b1e      	ldr	r3, [pc, #120]	; (d8c <tcc_init+0x344>)
     d14:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
     d16:	0030      	movs	r0, r6
     d18:	4b1d      	ldr	r3, [pc, #116]	; (d90 <tcc_init+0x348>)
     d1a:	4798      	blx	r3
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
     d1c:	464b      	mov	r3, r9
     d1e:	2b00      	cmp	r3, #0
     d20:	dd3c      	ble.n	d9c <tcc_init+0x354>
     d22:	002e      	movs	r6, r5
     d24:	3658      	adds	r6, #88	; 0x58
     d26:	3398      	adds	r3, #152	; 0x98
     d28:	4698      	mov	r8, r3
     d2a:	44a8      	add	r8, r5
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     d2c:	2301      	movs	r3, #1
     d2e:	4699      	mov	r9, r3
		system_pinmux_pin_set_config(
     d30:	46ab      	mov	fp, r5
     d32:	4645      	mov	r5, r8
     d34:	46a0      	mov	r8, r4
     d36:	9c08      	ldr	r4, [sp, #32]
     d38:	e003      	b.n	d42 <tcc_init+0x2fa>
     d3a:	3401      	adds	r4, #1
     d3c:	3604      	adds	r6, #4
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
     d3e:	42ac      	cmp	r4, r5
     d40:	d02a      	beq.n	d98 <tcc_init+0x350>
		if (!config->pins.enable_wave_out_pin[i]) {
     d42:	7823      	ldrb	r3, [r4, #0]
     d44:	2b00      	cmp	r3, #0
     d46:	d0f8      	beq.n	d3a <tcc_init+0x2f2>
     d48:	ab0c      	add	r3, sp, #48	; 0x30
     d4a:	464a      	mov	r2, r9
     d4c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     d4e:	2300      	movs	r3, #0
     d50:	aa0c      	add	r2, sp, #48	; 0x30
     d52:	70d3      	strb	r3, [r2, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
     d54:	0013      	movs	r3, r2
     d56:	2220      	movs	r2, #32
     d58:	18b2      	adds	r2, r6, r2
     d5a:	7812      	ldrb	r2, [r2, #0]
     d5c:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     d5e:	464a      	mov	r2, r9
     d60:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
     d62:	7830      	ldrb	r0, [r6, #0]
     d64:	0019      	movs	r1, r3
     d66:	4b0b      	ldr	r3, [pc, #44]	; (d94 <tcc_init+0x34c>)
     d68:	4798      	blx	r3
     d6a:	e7e6      	b.n	d3a <tcc_init+0x2f2>
     d6c:	00000855 	.word	0x00000855
     d70:	40000400 	.word	0x40000400
     d74:	00002af4 	.word	0x00002af4
     d78:	00002b08 	.word	0x00002b08
     d7c:	00002b14 	.word	0x00002b14
     d80:	00002b00 	.word	0x00002b00
     d84:	20000168 	.word	0x20000168
     d88:	00002b04 	.word	0x00002b04
     d8c:	00001b29 	.word	0x00001b29
     d90:	00001a9d 	.word	0x00001a9d
     d94:	00001c21 	.word	0x00001c21
     d98:	4644      	mov	r4, r8
     d9a:	465d      	mov	r5, fp
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
     d9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     d9e:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
     da0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
     da2:	0212      	lsls	r2, r2, #8
     da4:	4313      	orrs	r3, r2
     da6:	9a02      	ldr	r2, [sp, #8]
     da8:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
     daa:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     dac:	2204      	movs	r2, #4
     dae:	68a3      	ldr	r3, [r4, #8]
     db0:	421a      	tst	r2, r3
     db2:	d1fc      	bne.n	dae <tcc_init+0x366>
	hw->CTRLBCLR.reg = 0xFF;
     db4:	23ff      	movs	r3, #255	; 0xff
     db6:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     db8:	2204      	movs	r2, #4
     dba:	68a3      	ldr	r3, [r4, #8]
     dbc:	421a      	tst	r2, r3
     dbe:	d1fc      	bne.n	dba <tcc_init+0x372>
	hw->CTRLBSET.reg = ctrlb;
     dc0:	466b      	mov	r3, sp
     dc2:	7e1b      	ldrb	r3, [r3, #24]
     dc4:	7163      	strb	r3, [r4, #5]
	hw->FCTRLA.reg = faults[0];
     dc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
     dc8:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
     dca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
     dcc:	6123      	str	r3, [r4, #16]
	hw->DRVCTRL.reg = drvctrl;
     dce:	61a7      	str	r7, [r4, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
     dd0:	4a1d      	ldr	r2, [pc, #116]	; (e48 <tcc_init+0x400>)
     dd2:	68a3      	ldr	r3, [r4, #8]
     dd4:	4213      	tst	r3, r2
     dd6:	d1fc      	bne.n	dd2 <tcc_init+0x38a>
	hw->WAVE.reg = waves[0];
     dd8:	4653      	mov	r3, sl
     dda:	63e3      	str	r3, [r4, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
     ddc:	2210      	movs	r2, #16
     dde:	68a3      	ldr	r3, [r4, #8]
     de0:	421a      	tst	r2, r3
     de2:	d1fc      	bne.n	dde <tcc_init+0x396>
	hw->COUNT.reg = config->counter.count;
     de4:	682b      	ldr	r3, [r5, #0]
     de6:	6363      	str	r3, [r4, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
     de8:	4a18      	ldr	r2, [pc, #96]	; (e4c <tcc_init+0x404>)
     dea:	68a3      	ldr	r3, [r4, #8]
     dec:	4213      	tst	r3, r2
     dee:	d1fc      	bne.n	dea <tcc_init+0x3a2>
	hw->PER.reg = (config->counter.period);
     df0:	686b      	ldr	r3, [r5, #4]
     df2:	6423      	str	r3, [r4, #64]	; 0x40
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
     df4:	9805      	ldr	r0, [sp, #20]
     df6:	2800      	cmp	r0, #0
     df8:	dd22      	ble.n	e40 <tcc_init+0x3f8>
     dfa:	351c      	adds	r5, #28
     dfc:	2100      	movs	r1, #0
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
     dfe:	4e14      	ldr	r6, [pc, #80]	; (e50 <tcc_init+0x408>)
     e00:	0032      	movs	r2, r6
     e02:	408a      	lsls	r2, r1
		while (hw->SYNCBUSY.reg & (
     e04:	68a3      	ldr	r3, [r4, #8]
     e06:	421a      	tst	r2, r3
     e08:	d1fc      	bne.n	e04 <tcc_init+0x3bc>
		hw->CC[i].reg = (config->compare.match[i]);
     e0a:	cd04      	ldmia	r5!, {r2}
     e0c:	000b      	movs	r3, r1
     e0e:	3310      	adds	r3, #16
     e10:	009b      	lsls	r3, r3, #2
     e12:	18e3      	adds	r3, r4, r3
     e14:	605a      	str	r2, [r3, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
     e16:	3101      	adds	r1, #1
     e18:	4288      	cmp	r0, r1
     e1a:	dcf1      	bgt.n	e00 <tcc_init+0x3b8>
	return STATUS_OK;
     e1c:	2000      	movs	r0, #0
     e1e:	e62d      	b.n	a7c <tcc_init+0x34>
			return STATUS_ERR_INVALID_ARG;
     e20:	2017      	movs	r0, #23
     e22:	e62b      	b.n	a7c <tcc_init+0x34>
     e24:	2017      	movs	r0, #23
     e26:	e629      	b.n	a7c <tcc_init+0x34>
     e28:	2017      	movs	r0, #23
     e2a:	e627      	b.n	a7c <tcc_init+0x34>
     e2c:	2017      	movs	r0, #23
     e2e:	e625      	b.n	a7c <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
     e30:	2017      	movs	r0, #23
     e32:	e623      	b.n	a7c <tcc_init+0x34>
			if (i >= ow_num) {
     e34:	2017      	movs	r0, #23
     e36:	e621      	b.n	a7c <tcc_init+0x34>
			if (i >= ow_num) {
     e38:	2017      	movs	r0, #23
     e3a:	e61f      	b.n	a7c <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
     e3c:	2017      	movs	r0, #23
     e3e:	e61d      	b.n	a7c <tcc_init+0x34>
	return STATUS_OK;
     e40:	2000      	movs	r0, #0
     e42:	e61b      	b.n	a7c <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
     e44:	2017      	movs	r0, #23
     e46:	e619      	b.n	a7c <tcc_init+0x34>
     e48:	00020040 	.word	0x00020040
     e4c:	00040080 	.word	0x00040080
     e50:	00080100 	.word	0x00080100

00000e54 <tcc_set_compare_value>:
 */
enum status_code tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare)
{
     e54:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);

	return _tcc_set_compare_value(module_inst, channel_index, compare,
     e56:	233c      	movs	r3, #60	; 0x3c
     e58:	5cc3      	ldrb	r3, [r0, r3]
     e5a:	4c01      	ldr	r4, [pc, #4]	; (e60 <tcc_set_compare_value+0xc>)
     e5c:	47a0      	blx	r4
			module_inst->double_buffering_enabled);
}
     e5e:	bd10      	pop	{r4, pc}
     e60:	00000889 	.word	0x00000889

00000e64 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
     e64:	b5f0      	push	{r4, r5, r6, r7, lr}
     e66:	46c6      	mov	lr, r8
     e68:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
     e6a:	0080      	lsls	r0, r0, #2
     e6c:	4b0e      	ldr	r3, [pc, #56]	; (ea8 <_tcc_interrupt_handler+0x44>)
     e6e:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
     e70:	683b      	ldr	r3, [r7, #0]
     e72:	6ade      	ldr	r6, [r3, #44]	; 0x2c
     e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     e78:	4013      	ands	r3, r2
     e7a:	401e      	ands	r6, r3
     e7c:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     e7e:	4b0b      	ldr	r3, [pc, #44]	; (eac <_tcc_interrupt_handler+0x48>)
     e80:	4698      	mov	r8, r3
     e82:	e002      	b.n	e8a <_tcc_interrupt_handler+0x26>
     e84:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     e86:	2c30      	cmp	r4, #48	; 0x30
     e88:	d00a      	beq.n	ea0 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     e8a:	4643      	mov	r3, r8
     e8c:	58e5      	ldr	r5, [r4, r3]
     e8e:	4235      	tst	r5, r6
     e90:	d0f8      	beq.n	e84 <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
     e92:	193b      	adds	r3, r7, r4
     e94:	685b      	ldr	r3, [r3, #4]
     e96:	0038      	movs	r0, r7
     e98:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
     e9a:	683b      	ldr	r3, [r7, #0]
     e9c:	62dd      	str	r5, [r3, #44]	; 0x2c
     e9e:	e7f1      	b.n	e84 <_tcc_interrupt_handler+0x20>
		}
	}
}
     ea0:	bc04      	pop	{r2}
     ea2:	4690      	mov	r8, r2
     ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ea6:	46c0      	nop			; (mov r8, r8)
     ea8:	20000168 	.word	0x20000168
     eac:	00002b18 	.word	0x00002b18

00000eb0 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
     eb0:	b510      	push	{r4, lr}
     eb2:	2000      	movs	r0, #0
     eb4:	4b01      	ldr	r3, [pc, #4]	; (ebc <TCC0_Handler+0xc>)
     eb6:	4798      	blx	r3
     eb8:	bd10      	pop	{r4, pc}
     eba:	46c0      	nop			; (mov r8, r8)
     ebc:	00000e65 	.word	0x00000e65

00000ec0 <TCC1_Handler>:
     ec0:	b510      	push	{r4, lr}
     ec2:	2001      	movs	r0, #1
     ec4:	4b01      	ldr	r3, [pc, #4]	; (ecc <TCC1_Handler+0xc>)
     ec6:	4798      	blx	r3
     ec8:	bd10      	pop	{r4, pc}
     eca:	46c0      	nop			; (mov r8, r8)
     ecc:	00000e65 	.word	0x00000e65

00000ed0 <TCC2_Handler>:
     ed0:	b510      	push	{r4, lr}
     ed2:	2002      	movs	r0, #2
     ed4:	4b01      	ldr	r3, [pc, #4]	; (edc <TCC2_Handler+0xc>)
     ed6:	4798      	blx	r3
     ed8:	bd10      	pop	{r4, pc}
     eda:	46c0      	nop			; (mov r8, r8)
     edc:	00000e65 	.word	0x00000e65

00000ee0 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
     ee2:	46de      	mov	lr, fp
     ee4:	4657      	mov	r7, sl
     ee6:	464e      	mov	r6, r9
     ee8:	4645      	mov	r5, r8
     eea:	b5e0      	push	{r5, r6, r7, lr}
     eec:	b091      	sub	sp, #68	; 0x44
     eee:	0005      	movs	r5, r0
     ef0:	000c      	movs	r4, r1
     ef2:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     ef4:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     ef6:	0008      	movs	r0, r1
     ef8:	4bbc      	ldr	r3, [pc, #752]	; (11ec <usart_init+0x30c>)
     efa:	4798      	blx	r3
     efc:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     efe:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     f00:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     f02:	07db      	lsls	r3, r3, #31
     f04:	d506      	bpl.n	f14 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     f06:	b011      	add	sp, #68	; 0x44
     f08:	bc3c      	pop	{r2, r3, r4, r5}
     f0a:	4690      	mov	r8, r2
     f0c:	4699      	mov	r9, r3
     f0e:	46a2      	mov	sl, r4
     f10:	46ab      	mov	fp, r5
     f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     f14:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     f16:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     f18:	079b      	lsls	r3, r3, #30
     f1a:	d4f4      	bmi.n	f06 <usart_init+0x26>
     f1c:	49b4      	ldr	r1, [pc, #720]	; (11f0 <usart_init+0x310>)
     f1e:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     f20:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     f22:	2301      	movs	r3, #1
     f24:	40bb      	lsls	r3, r7
     f26:	4303      	orrs	r3, r0
     f28:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     f2a:	a90f      	add	r1, sp, #60	; 0x3c
     f2c:	272d      	movs	r7, #45	; 0x2d
     f2e:	5df3      	ldrb	r3, [r6, r7]
     f30:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     f32:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     f34:	b2d3      	uxtb	r3, r2
     f36:	9302      	str	r3, [sp, #8]
     f38:	0018      	movs	r0, r3
     f3a:	4bae      	ldr	r3, [pc, #696]	; (11f4 <usart_init+0x314>)
     f3c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     f3e:	9802      	ldr	r0, [sp, #8]
     f40:	4bad      	ldr	r3, [pc, #692]	; (11f8 <usart_init+0x318>)
     f42:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     f44:	5df0      	ldrb	r0, [r6, r7]
     f46:	2100      	movs	r1, #0
     f48:	4bac      	ldr	r3, [pc, #688]	; (11fc <usart_init+0x31c>)
     f4a:	4798      	blx	r3
	module->character_size = config->character_size;
     f4c:	7af3      	ldrb	r3, [r6, #11]
     f4e:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     f50:	2324      	movs	r3, #36	; 0x24
     f52:	5cf3      	ldrb	r3, [r6, r3]
     f54:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     f56:	2325      	movs	r3, #37	; 0x25
     f58:	5cf3      	ldrb	r3, [r6, r3]
     f5a:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     f5c:	7ef3      	ldrb	r3, [r6, #27]
     f5e:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     f60:	7f33      	ldrb	r3, [r6, #28]
     f62:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     f64:	682b      	ldr	r3, [r5, #0]
     f66:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     f68:	0018      	movs	r0, r3
     f6a:	4ba0      	ldr	r3, [pc, #640]	; (11ec <usart_init+0x30c>)
     f6c:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     f6e:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     f70:	2200      	movs	r2, #0
     f72:	230e      	movs	r3, #14
     f74:	a906      	add	r1, sp, #24
     f76:	468c      	mov	ip, r1
     f78:	4463      	add	r3, ip
     f7a:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     f7c:	8a32      	ldrh	r2, [r6, #16]
     f7e:	9202      	str	r2, [sp, #8]
     f80:	2380      	movs	r3, #128	; 0x80
     f82:	01db      	lsls	r3, r3, #7
     f84:	429a      	cmp	r2, r3
     f86:	d100      	bne.n	f8a <usart_init+0xaa>
     f88:	e09e      	b.n	10c8 <usart_init+0x1e8>
     f8a:	d90f      	bls.n	fac <usart_init+0xcc>
     f8c:	23c0      	movs	r3, #192	; 0xc0
     f8e:	01db      	lsls	r3, r3, #7
     f90:	9a02      	ldr	r2, [sp, #8]
     f92:	429a      	cmp	r2, r3
     f94:	d100      	bne.n	f98 <usart_init+0xb8>
     f96:	e092      	b.n	10be <usart_init+0x1de>
     f98:	2380      	movs	r3, #128	; 0x80
     f9a:	021b      	lsls	r3, r3, #8
     f9c:	429a      	cmp	r2, r3
     f9e:	d000      	beq.n	fa2 <usart_init+0xc2>
     fa0:	e11f      	b.n	11e2 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     fa2:	2303      	movs	r3, #3
     fa4:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     fa6:	2300      	movs	r3, #0
     fa8:	9307      	str	r3, [sp, #28]
     faa:	e008      	b.n	fbe <usart_init+0xde>
	switch (config->sample_rate) {
     fac:	2380      	movs	r3, #128	; 0x80
     fae:	019b      	lsls	r3, r3, #6
     fb0:	429a      	cmp	r2, r3
     fb2:	d000      	beq.n	fb6 <usart_init+0xd6>
     fb4:	e115      	b.n	11e2 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     fb6:	2310      	movs	r3, #16
     fb8:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     fba:	3b0f      	subs	r3, #15
     fbc:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     fbe:	6833      	ldr	r3, [r6, #0]
     fc0:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     fc2:	68f3      	ldr	r3, [r6, #12]
     fc4:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
     fc6:	6973      	ldr	r3, [r6, #20]
     fc8:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     fca:	7e33      	ldrb	r3, [r6, #24]
     fcc:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     fce:	2326      	movs	r3, #38	; 0x26
     fd0:	5cf3      	ldrb	r3, [r6, r3]
     fd2:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     fd4:	6873      	ldr	r3, [r6, #4]
     fd6:	4699      	mov	r9, r3
	switch (transfer_mode)
     fd8:	2b00      	cmp	r3, #0
     fda:	d100      	bne.n	fde <usart_init+0xfe>
     fdc:	e0a0      	b.n	1120 <usart_init+0x240>
     fde:	2380      	movs	r3, #128	; 0x80
     fe0:	055b      	lsls	r3, r3, #21
     fe2:	4599      	cmp	r9, r3
     fe4:	d100      	bne.n	fe8 <usart_init+0x108>
     fe6:	e084      	b.n	10f2 <usart_init+0x212>
	if(config->encoding_format_enable) {
     fe8:	7e73      	ldrb	r3, [r6, #25]
     fea:	2b00      	cmp	r3, #0
     fec:	d002      	beq.n	ff4 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     fee:	7eb3      	ldrb	r3, [r6, #26]
     ff0:	4642      	mov	r2, r8
     ff2:	7393      	strb	r3, [r2, #14]
	SercomUsart *const usart_hw = &(module->hw->USART);
     ff4:	682a      	ldr	r2, [r5, #0]
     ff6:	9f02      	ldr	r7, [sp, #8]
	return (usart_hw->SYNCBUSY.reg);
     ff8:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     ffa:	2b00      	cmp	r3, #0
     ffc:	d1fc      	bne.n	ff8 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
     ffe:	330e      	adds	r3, #14
    1000:	aa06      	add	r2, sp, #24
    1002:	4694      	mov	ip, r2
    1004:	4463      	add	r3, ip
    1006:	881b      	ldrh	r3, [r3, #0]
    1008:	4642      	mov	r2, r8
    100a:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    100c:	9b05      	ldr	r3, [sp, #20]
    100e:	9a03      	ldr	r2, [sp, #12]
    1010:	4313      	orrs	r3, r2
    1012:	9a04      	ldr	r2, [sp, #16]
    1014:	4313      	orrs	r3, r2
    1016:	464a      	mov	r2, r9
    1018:	4313      	orrs	r3, r2
    101a:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    101c:	465b      	mov	r3, fp
    101e:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1020:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1022:	4653      	mov	r3, sl
    1024:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1026:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1028:	2327      	movs	r3, #39	; 0x27
    102a:	5cf3      	ldrb	r3, [r6, r3]
    102c:	2b00      	cmp	r3, #0
    102e:	d101      	bne.n	1034 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1030:	3304      	adds	r3, #4
    1032:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1034:	7e73      	ldrb	r3, [r6, #25]
    1036:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1038:	7f32      	ldrb	r2, [r6, #28]
    103a:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    103c:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    103e:	7f72      	ldrb	r2, [r6, #29]
    1040:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1042:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1044:	2224      	movs	r2, #36	; 0x24
    1046:	5cb2      	ldrb	r2, [r6, r2]
    1048:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    104a:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    104c:	2225      	movs	r2, #37	; 0x25
    104e:	5cb2      	ldrb	r2, [r6, r2]
    1050:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1052:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    1054:	7ab1      	ldrb	r1, [r6, #10]
    1056:	7af2      	ldrb	r2, [r6, #11]
    1058:	4311      	orrs	r1, r2
    105a:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    105c:	8933      	ldrh	r3, [r6, #8]
    105e:	2bff      	cmp	r3, #255	; 0xff
    1060:	d100      	bne.n	1064 <usart_init+0x184>
    1062:	e081      	b.n	1168 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1064:	2280      	movs	r2, #128	; 0x80
    1066:	0452      	lsls	r2, r2, #17
    1068:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    106a:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    106c:	232c      	movs	r3, #44	; 0x2c
    106e:	5cf3      	ldrb	r3, [r6, r3]
    1070:	2b00      	cmp	r3, #0
    1072:	d103      	bne.n	107c <usart_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1074:	4b62      	ldr	r3, [pc, #392]	; (1200 <usart_init+0x320>)
    1076:	789b      	ldrb	r3, [r3, #2]
    1078:	079b      	lsls	r3, r3, #30
    107a:	d501      	bpl.n	1080 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    107c:	2380      	movs	r3, #128	; 0x80
    107e:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1080:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1082:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1084:	2b00      	cmp	r3, #0
    1086:	d1fc      	bne.n	1082 <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    1088:	4643      	mov	r3, r8
    108a:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    108c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    108e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1090:	2b00      	cmp	r3, #0
    1092:	d1fc      	bne.n	108e <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    1094:	4643      	mov	r3, r8
    1096:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1098:	ab0e      	add	r3, sp, #56	; 0x38
    109a:	2280      	movs	r2, #128	; 0x80
    109c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    109e:	2200      	movs	r2, #0
    10a0:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    10a2:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    10a4:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    10a6:	6b33      	ldr	r3, [r6, #48]	; 0x30
    10a8:	930a      	str	r3, [sp, #40]	; 0x28
    10aa:	6b73      	ldr	r3, [r6, #52]	; 0x34
    10ac:	930b      	str	r3, [sp, #44]	; 0x2c
    10ae:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    10b0:	930c      	str	r3, [sp, #48]	; 0x30
    10b2:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    10b4:	9302      	str	r3, [sp, #8]
    10b6:	930d      	str	r3, [sp, #52]	; 0x34
    10b8:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    10ba:	ae0a      	add	r6, sp, #40	; 0x28
    10bc:	e063      	b.n	1186 <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    10be:	2308      	movs	r3, #8
    10c0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    10c2:	3b07      	subs	r3, #7
    10c4:	9307      	str	r3, [sp, #28]
    10c6:	e77a      	b.n	fbe <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    10c8:	6833      	ldr	r3, [r6, #0]
    10ca:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    10cc:	68f3      	ldr	r3, [r6, #12]
    10ce:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    10d0:	6973      	ldr	r3, [r6, #20]
    10d2:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    10d4:	7e33      	ldrb	r3, [r6, #24]
    10d6:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    10d8:	2326      	movs	r3, #38	; 0x26
    10da:	5cf3      	ldrb	r3, [r6, r3]
    10dc:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    10de:	6873      	ldr	r3, [r6, #4]
    10e0:	4699      	mov	r9, r3
	switch (transfer_mode)
    10e2:	2b00      	cmp	r3, #0
    10e4:	d018      	beq.n	1118 <usart_init+0x238>
    10e6:	2380      	movs	r3, #128	; 0x80
    10e8:	055b      	lsls	r3, r3, #21
    10ea:	4599      	cmp	r9, r3
    10ec:	d001      	beq.n	10f2 <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    10ee:	2000      	movs	r0, #0
    10f0:	e025      	b.n	113e <usart_init+0x25e>
			if (!config->use_external_clock) {
    10f2:	2327      	movs	r3, #39	; 0x27
    10f4:	5cf3      	ldrb	r3, [r6, r3]
    10f6:	2b00      	cmp	r3, #0
    10f8:	d000      	beq.n	10fc <usart_init+0x21c>
    10fa:	e775      	b.n	fe8 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    10fc:	6a33      	ldr	r3, [r6, #32]
    10fe:	001f      	movs	r7, r3
    1100:	b2c0      	uxtb	r0, r0
    1102:	4b40      	ldr	r3, [pc, #256]	; (1204 <usart_init+0x324>)
    1104:	4798      	blx	r3
    1106:	0001      	movs	r1, r0
    1108:	220e      	movs	r2, #14
    110a:	ab06      	add	r3, sp, #24
    110c:	469c      	mov	ip, r3
    110e:	4462      	add	r2, ip
    1110:	0038      	movs	r0, r7
    1112:	4b3d      	ldr	r3, [pc, #244]	; (1208 <usart_init+0x328>)
    1114:	4798      	blx	r3
    1116:	e012      	b.n	113e <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1118:	2308      	movs	r3, #8
    111a:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    111c:	2300      	movs	r3, #0
    111e:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1120:	2327      	movs	r3, #39	; 0x27
    1122:	5cf3      	ldrb	r3, [r6, r3]
    1124:	2b00      	cmp	r3, #0
    1126:	d00e      	beq.n	1146 <usart_init+0x266>
				status_code =
    1128:	9b06      	ldr	r3, [sp, #24]
    112a:	9300      	str	r3, [sp, #0]
    112c:	9b07      	ldr	r3, [sp, #28]
    112e:	220e      	movs	r2, #14
    1130:	a906      	add	r1, sp, #24
    1132:	468c      	mov	ip, r1
    1134:	4462      	add	r2, ip
    1136:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1138:	6a30      	ldr	r0, [r6, #32]
    113a:	4f34      	ldr	r7, [pc, #208]	; (120c <usart_init+0x32c>)
    113c:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    113e:	2800      	cmp	r0, #0
    1140:	d000      	beq.n	1144 <usart_init+0x264>
    1142:	e6e0      	b.n	f06 <usart_init+0x26>
    1144:	e750      	b.n	fe8 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    1146:	6a33      	ldr	r3, [r6, #32]
    1148:	001f      	movs	r7, r3
    114a:	b2c0      	uxtb	r0, r0
    114c:	4b2d      	ldr	r3, [pc, #180]	; (1204 <usart_init+0x324>)
    114e:	4798      	blx	r3
    1150:	0001      	movs	r1, r0
				status_code =
    1152:	9b06      	ldr	r3, [sp, #24]
    1154:	9300      	str	r3, [sp, #0]
    1156:	9b07      	ldr	r3, [sp, #28]
    1158:	220e      	movs	r2, #14
    115a:	a806      	add	r0, sp, #24
    115c:	4684      	mov	ip, r0
    115e:	4462      	add	r2, ip
    1160:	0038      	movs	r0, r7
    1162:	4f2a      	ldr	r7, [pc, #168]	; (120c <usart_init+0x32c>)
    1164:	47b8      	blx	r7
    1166:	e7ea      	b.n	113e <usart_init+0x25e>
		if(config->lin_slave_enable) {
    1168:	7ef3      	ldrb	r3, [r6, #27]
    116a:	2b00      	cmp	r3, #0
    116c:	d100      	bne.n	1170 <usart_init+0x290>
    116e:	e77d      	b.n	106c <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1170:	2380      	movs	r3, #128	; 0x80
    1172:	04db      	lsls	r3, r3, #19
    1174:	431f      	orrs	r7, r3
    1176:	e779      	b.n	106c <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1178:	0020      	movs	r0, r4
    117a:	4b25      	ldr	r3, [pc, #148]	; (1210 <usart_init+0x330>)
    117c:	4798      	blx	r3
    117e:	e007      	b.n	1190 <usart_init+0x2b0>
    1180:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1182:	2f04      	cmp	r7, #4
    1184:	d00d      	beq.n	11a2 <usart_init+0x2c2>
    1186:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1188:	00bb      	lsls	r3, r7, #2
    118a:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    118c:	2800      	cmp	r0, #0
    118e:	d0f3      	beq.n	1178 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    1190:	1c43      	adds	r3, r0, #1
    1192:	d0f5      	beq.n	1180 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1194:	a90e      	add	r1, sp, #56	; 0x38
    1196:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1198:	0c00      	lsrs	r0, r0, #16
    119a:	b2c0      	uxtb	r0, r0
    119c:	4b1d      	ldr	r3, [pc, #116]	; (1214 <usart_init+0x334>)
    119e:	4798      	blx	r3
    11a0:	e7ee      	b.n	1180 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    11a2:	2300      	movs	r3, #0
    11a4:	60eb      	str	r3, [r5, #12]
    11a6:	612b      	str	r3, [r5, #16]
    11a8:	616b      	str	r3, [r5, #20]
    11aa:	61ab      	str	r3, [r5, #24]
    11ac:	61eb      	str	r3, [r5, #28]
    11ae:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    11b0:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    11b2:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    11b4:	2200      	movs	r2, #0
    11b6:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    11b8:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    11ba:	3330      	adds	r3, #48	; 0x30
    11bc:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    11be:	3301      	adds	r3, #1
    11c0:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    11c2:	3301      	adds	r3, #1
    11c4:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    11c6:	3301      	adds	r3, #1
    11c8:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    11ca:	6828      	ldr	r0, [r5, #0]
    11cc:	4b07      	ldr	r3, [pc, #28]	; (11ec <usart_init+0x30c>)
    11ce:	4798      	blx	r3
    11d0:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    11d2:	4911      	ldr	r1, [pc, #68]	; (1218 <usart_init+0x338>)
    11d4:	4b11      	ldr	r3, [pc, #68]	; (121c <usart_init+0x33c>)
    11d6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    11d8:	00a4      	lsls	r4, r4, #2
    11da:	4b11      	ldr	r3, [pc, #68]	; (1220 <usart_init+0x340>)
    11dc:	50e5      	str	r5, [r4, r3]
	return status_code;
    11de:	2000      	movs	r0, #0
    11e0:	e691      	b.n	f06 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    11e2:	2310      	movs	r3, #16
    11e4:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    11e6:	2300      	movs	r3, #0
    11e8:	9307      	str	r3, [sp, #28]
    11ea:	e6e8      	b.n	fbe <usart_init+0xde>
    11ec:	00000451 	.word	0x00000451
    11f0:	40000400 	.word	0x40000400
    11f4:	00001b29 	.word	0x00001b29
    11f8:	00001a9d 	.word	0x00001a9d
    11fc:	0000028d 	.word	0x0000028d
    1200:	41002000 	.word	0x41002000
    1204:	00001b45 	.word	0x00001b45
    1208:	000001cf 	.word	0x000001cf
    120c:	000001f9 	.word	0x000001f9
    1210:	000002d9 	.word	0x000002d9
    1214:	00001c21 	.word	0x00001c21
    1218:	00001349 	.word	0x00001349
    121c:	000014e1 	.word	0x000014e1
    1220:	20000174 	.word	0x20000174

00001224 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1224:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1226:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1228:	2a00      	cmp	r2, #0
    122a:	d101      	bne.n	1230 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    122c:	0018      	movs	r0, r3
    122e:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1230:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1232:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1234:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1236:	2a00      	cmp	r2, #0
    1238:	d1f8      	bne.n	122c <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    123a:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    123c:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    123e:	2a00      	cmp	r2, #0
    1240:	d1fc      	bne.n	123c <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    1242:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1244:	2102      	movs	r1, #2
    1246:	7e1a      	ldrb	r2, [r3, #24]
    1248:	420a      	tst	r2, r1
    124a:	d0fc      	beq.n	1246 <usart_write_wait+0x22>
	return STATUS_OK;
    124c:	2300      	movs	r3, #0
    124e:	e7ed      	b.n	122c <usart_write_wait+0x8>

00001250 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1250:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1252:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    1254:	2a00      	cmp	r2, #0
    1256:	d101      	bne.n	125c <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    1258:	0018      	movs	r0, r3
    125a:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    125c:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    125e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1260:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    1262:	2a00      	cmp	r2, #0
    1264:	d1f8      	bne.n	1258 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1266:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1268:	7e10      	ldrb	r0, [r2, #24]
    126a:	0740      	lsls	r0, r0, #29
    126c:	d5f4      	bpl.n	1258 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    126e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1270:	2b00      	cmp	r3, #0
    1272:	d1fc      	bne.n	126e <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1274:	8b53      	ldrh	r3, [r2, #26]
    1276:	b2db      	uxtb	r3, r3
	if (error_code) {
    1278:	0698      	lsls	r0, r3, #26
    127a:	d01d      	beq.n	12b8 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    127c:	0798      	lsls	r0, r3, #30
    127e:	d503      	bpl.n	1288 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1280:	2302      	movs	r3, #2
    1282:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    1284:	3318      	adds	r3, #24
    1286:	e7e7      	b.n	1258 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1288:	0758      	lsls	r0, r3, #29
    128a:	d503      	bpl.n	1294 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    128c:	2304      	movs	r3, #4
    128e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1290:	331a      	adds	r3, #26
    1292:	e7e1      	b.n	1258 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1294:	07d8      	lsls	r0, r3, #31
    1296:	d503      	bpl.n	12a0 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1298:	2301      	movs	r3, #1
    129a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    129c:	3312      	adds	r3, #18
    129e:	e7db      	b.n	1258 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    12a0:	06d8      	lsls	r0, r3, #27
    12a2:	d503      	bpl.n	12ac <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    12a4:	2310      	movs	r3, #16
    12a6:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    12a8:	3332      	adds	r3, #50	; 0x32
    12aa:	e7d5      	b.n	1258 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    12ac:	069b      	lsls	r3, r3, #26
    12ae:	d503      	bpl.n	12b8 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    12b0:	2320      	movs	r3, #32
    12b2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    12b4:	3321      	adds	r3, #33	; 0x21
    12b6:	e7cf      	b.n	1258 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    12b8:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    12ba:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    12bc:	2300      	movs	r3, #0
    12be:	e7cb      	b.n	1258 <usart_read_wait+0x8>

000012c0 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    12c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12c2:	0004      	movs	r4, r0
    12c4:	000d      	movs	r5, r1
    12c6:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    12c8:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    12ca:	4b0f      	ldr	r3, [pc, #60]	; (1308 <_usart_read_buffer+0x48>)
    12cc:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    12ce:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    12d0:	b29b      	uxth	r3, r3
    12d2:	2b00      	cmp	r3, #0
    12d4:	d003      	beq.n	12de <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    12d6:	4b0d      	ldr	r3, [pc, #52]	; (130c <_usart_read_buffer+0x4c>)
    12d8:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    12da:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    12dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    12de:	85a6      	strh	r6, [r4, #44]	; 0x2c
    12e0:	4b0a      	ldr	r3, [pc, #40]	; (130c <_usart_read_buffer+0x4c>)
    12e2:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    12e4:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    12e6:	2205      	movs	r2, #5
    12e8:	2332      	movs	r3, #50	; 0x32
    12ea:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    12ec:	3b2e      	subs	r3, #46	; 0x2e
    12ee:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    12f0:	7a23      	ldrb	r3, [r4, #8]
    12f2:	2b00      	cmp	r3, #0
    12f4:	d001      	beq.n	12fa <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    12f6:	2320      	movs	r3, #32
    12f8:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    12fa:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    12fc:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    12fe:	2b00      	cmp	r3, #0
    1300:	d0ec      	beq.n	12dc <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    1302:	2308      	movs	r3, #8
    1304:	75bb      	strb	r3, [r7, #22]
    1306:	e7e9      	b.n	12dc <_usart_read_buffer+0x1c>
    1308:	00001619 	.word	0x00001619
    130c:	00001659 	.word	0x00001659

00001310 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1310:	1c93      	adds	r3, r2, #2
    1312:	009b      	lsls	r3, r3, #2
    1314:	18c3      	adds	r3, r0, r3
    1316:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    1318:	2130      	movs	r1, #48	; 0x30
    131a:	2301      	movs	r3, #1
    131c:	4093      	lsls	r3, r2
    131e:	001a      	movs	r2, r3
    1320:	5c43      	ldrb	r3, [r0, r1]
    1322:	4313      	orrs	r3, r2
    1324:	5443      	strb	r3, [r0, r1]
}
    1326:	4770      	bx	lr

00001328 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1328:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    132a:	2317      	movs	r3, #23
	if (length == 0) {
    132c:	2a00      	cmp	r2, #0
    132e:	d101      	bne.n	1334 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    1330:	0018      	movs	r0, r3
    1332:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    1334:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    1336:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    1338:	2c00      	cmp	r4, #0
    133a:	d0f9      	beq.n	1330 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    133c:	4b01      	ldr	r3, [pc, #4]	; (1344 <usart_read_buffer_job+0x1c>)
    133e:	4798      	blx	r3
    1340:	0003      	movs	r3, r0
    1342:	e7f5      	b.n	1330 <usart_read_buffer_job+0x8>
    1344:	000012c1 	.word	0x000012c1

00001348 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    134a:	0080      	lsls	r0, r0, #2
    134c:	4b62      	ldr	r3, [pc, #392]	; (14d8 <_usart_interrupt_handler+0x190>)
    134e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1350:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1352:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1354:	2b00      	cmp	r3, #0
    1356:	d1fc      	bne.n	1352 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1358:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    135a:	7da6      	ldrb	r6, [r4, #22]
    135c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    135e:	2330      	movs	r3, #48	; 0x30
    1360:	5ceb      	ldrb	r3, [r5, r3]
    1362:	2231      	movs	r2, #49	; 0x31
    1364:	5caf      	ldrb	r7, [r5, r2]
    1366:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1368:	07f3      	lsls	r3, r6, #31
    136a:	d522      	bpl.n	13b2 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    136c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    136e:	b29b      	uxth	r3, r3
    1370:	2b00      	cmp	r3, #0
    1372:	d01c      	beq.n	13ae <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1374:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1376:	7813      	ldrb	r3, [r2, #0]
    1378:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    137a:	1c51      	adds	r1, r2, #1
    137c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    137e:	7969      	ldrb	r1, [r5, #5]
    1380:	2901      	cmp	r1, #1
    1382:	d00e      	beq.n	13a2 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1384:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1386:	05db      	lsls	r3, r3, #23
    1388:	0ddb      	lsrs	r3, r3, #23
    138a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    138c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    138e:	3b01      	subs	r3, #1
    1390:	b29b      	uxth	r3, r3
    1392:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1394:	2b00      	cmp	r3, #0
    1396:	d10c      	bne.n	13b2 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1398:	3301      	adds	r3, #1
    139a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    139c:	3301      	adds	r3, #1
    139e:	75a3      	strb	r3, [r4, #22]
    13a0:	e007      	b.n	13b2 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    13a2:	7851      	ldrb	r1, [r2, #1]
    13a4:	0209      	lsls	r1, r1, #8
    13a6:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    13a8:	3202      	adds	r2, #2
    13aa:	62aa      	str	r2, [r5, #40]	; 0x28
    13ac:	e7eb      	b.n	1386 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    13ae:	2301      	movs	r3, #1
    13b0:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    13b2:	07b3      	lsls	r3, r6, #30
    13b4:	d506      	bpl.n	13c4 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    13b6:	2302      	movs	r3, #2
    13b8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    13ba:	2200      	movs	r2, #0
    13bc:	3331      	adds	r3, #49	; 0x31
    13be:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    13c0:	07fb      	lsls	r3, r7, #31
    13c2:	d41a      	bmi.n	13fa <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    13c4:	0773      	lsls	r3, r6, #29
    13c6:	d565      	bpl.n	1494 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    13c8:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    13ca:	b29b      	uxth	r3, r3
    13cc:	2b00      	cmp	r3, #0
    13ce:	d05f      	beq.n	1490 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    13d0:	8b63      	ldrh	r3, [r4, #26]
    13d2:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    13d4:	071a      	lsls	r2, r3, #28
    13d6:	d414      	bmi.n	1402 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    13d8:	223f      	movs	r2, #63	; 0x3f
    13da:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    13dc:	2b00      	cmp	r3, #0
    13de:	d034      	beq.n	144a <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    13e0:	079a      	lsls	r2, r3, #30
    13e2:	d511      	bpl.n	1408 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    13e4:	221a      	movs	r2, #26
    13e6:	2332      	movs	r3, #50	; 0x32
    13e8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    13ea:	3b30      	subs	r3, #48	; 0x30
    13ec:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    13ee:	077b      	lsls	r3, r7, #29
    13f0:	d550      	bpl.n	1494 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    13f2:	0028      	movs	r0, r5
    13f4:	696b      	ldr	r3, [r5, #20]
    13f6:	4798      	blx	r3
    13f8:	e04c      	b.n	1494 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    13fa:	0028      	movs	r0, r5
    13fc:	68eb      	ldr	r3, [r5, #12]
    13fe:	4798      	blx	r3
    1400:	e7e0      	b.n	13c4 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1402:	2237      	movs	r2, #55	; 0x37
    1404:	4013      	ands	r3, r2
    1406:	e7e9      	b.n	13dc <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1408:	075a      	lsls	r2, r3, #29
    140a:	d505      	bpl.n	1418 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    140c:	221e      	movs	r2, #30
    140e:	2332      	movs	r3, #50	; 0x32
    1410:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1412:	3b2e      	subs	r3, #46	; 0x2e
    1414:	8363      	strh	r3, [r4, #26]
    1416:	e7ea      	b.n	13ee <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1418:	07da      	lsls	r2, r3, #31
    141a:	d505      	bpl.n	1428 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    141c:	2213      	movs	r2, #19
    141e:	2332      	movs	r3, #50	; 0x32
    1420:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1422:	3b31      	subs	r3, #49	; 0x31
    1424:	8363      	strh	r3, [r4, #26]
    1426:	e7e2      	b.n	13ee <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1428:	06da      	lsls	r2, r3, #27
    142a:	d505      	bpl.n	1438 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    142c:	2242      	movs	r2, #66	; 0x42
    142e:	2332      	movs	r3, #50	; 0x32
    1430:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1432:	3b22      	subs	r3, #34	; 0x22
    1434:	8363      	strh	r3, [r4, #26]
    1436:	e7da      	b.n	13ee <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1438:	2220      	movs	r2, #32
    143a:	421a      	tst	r2, r3
    143c:	d0d7      	beq.n	13ee <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    143e:	3221      	adds	r2, #33	; 0x21
    1440:	2332      	movs	r3, #50	; 0x32
    1442:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1444:	3b12      	subs	r3, #18
    1446:	8363      	strh	r3, [r4, #26]
    1448:	e7d1      	b.n	13ee <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    144a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    144c:	05db      	lsls	r3, r3, #23
    144e:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1450:	b2da      	uxtb	r2, r3
    1452:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1454:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1456:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1458:	1c51      	adds	r1, r2, #1
    145a:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    145c:	7969      	ldrb	r1, [r5, #5]
    145e:	2901      	cmp	r1, #1
    1460:	d010      	beq.n	1484 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1462:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1464:	3b01      	subs	r3, #1
    1466:	b29b      	uxth	r3, r3
    1468:	85ab      	strh	r3, [r5, #44]	; 0x2c
    146a:	2b00      	cmp	r3, #0
    146c:	d112      	bne.n	1494 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    146e:	3304      	adds	r3, #4
    1470:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1472:	2200      	movs	r2, #0
    1474:	332e      	adds	r3, #46	; 0x2e
    1476:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1478:	07bb      	lsls	r3, r7, #30
    147a:	d50b      	bpl.n	1494 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    147c:	0028      	movs	r0, r5
    147e:	692b      	ldr	r3, [r5, #16]
    1480:	4798      	blx	r3
    1482:	e007      	b.n	1494 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1484:	0a1b      	lsrs	r3, r3, #8
    1486:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    1488:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    148a:	3301      	adds	r3, #1
    148c:	626b      	str	r3, [r5, #36]	; 0x24
    148e:	e7e8      	b.n	1462 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1490:	2304      	movs	r3, #4
    1492:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1494:	06f3      	lsls	r3, r6, #27
    1496:	d504      	bpl.n	14a2 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1498:	2310      	movs	r3, #16
    149a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    149c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    149e:	06fb      	lsls	r3, r7, #27
    14a0:	d40e      	bmi.n	14c0 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    14a2:	06b3      	lsls	r3, r6, #26
    14a4:	d504      	bpl.n	14b0 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    14a6:	2320      	movs	r3, #32
    14a8:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    14aa:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    14ac:	073b      	lsls	r3, r7, #28
    14ae:	d40b      	bmi.n	14c8 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    14b0:	0733      	lsls	r3, r6, #28
    14b2:	d504      	bpl.n	14be <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    14b4:	2308      	movs	r3, #8
    14b6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    14b8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    14ba:	06bb      	lsls	r3, r7, #26
    14bc:	d408      	bmi.n	14d0 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    14be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    14c0:	0028      	movs	r0, r5
    14c2:	69eb      	ldr	r3, [r5, #28]
    14c4:	4798      	blx	r3
    14c6:	e7ec      	b.n	14a2 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    14c8:	0028      	movs	r0, r5
    14ca:	69ab      	ldr	r3, [r5, #24]
    14cc:	4798      	blx	r3
    14ce:	e7ef      	b.n	14b0 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    14d0:	6a2b      	ldr	r3, [r5, #32]
    14d2:	0028      	movs	r0, r5
    14d4:	4798      	blx	r3
}
    14d6:	e7f2      	b.n	14be <_usart_interrupt_handler+0x176>
    14d8:	20000174 	.word	0x20000174

000014dc <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    14dc:	4770      	bx	lr
	...

000014e0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    14e0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    14e2:	4b0a      	ldr	r3, [pc, #40]	; (150c <_sercom_set_handler+0x2c>)
    14e4:	781b      	ldrb	r3, [r3, #0]
    14e6:	2b00      	cmp	r3, #0
    14e8:	d10c      	bne.n	1504 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    14ea:	4f09      	ldr	r7, [pc, #36]	; (1510 <_sercom_set_handler+0x30>)
    14ec:	4e09      	ldr	r6, [pc, #36]	; (1514 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    14ee:	4d0a      	ldr	r5, [pc, #40]	; (1518 <_sercom_set_handler+0x38>)
    14f0:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    14f2:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    14f4:	195a      	adds	r2, r3, r5
    14f6:	6014      	str	r4, [r2, #0]
    14f8:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    14fa:	2b18      	cmp	r3, #24
    14fc:	d1f9      	bne.n	14f2 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    14fe:	2201      	movs	r2, #1
    1500:	4b02      	ldr	r3, [pc, #8]	; (150c <_sercom_set_handler+0x2c>)
    1502:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1504:	0080      	lsls	r0, r0, #2
    1506:	4b02      	ldr	r3, [pc, #8]	; (1510 <_sercom_set_handler+0x30>)
    1508:	50c1      	str	r1, [r0, r3]
}
    150a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    150c:	2000008e 	.word	0x2000008e
    1510:	20000090 	.word	0x20000090
    1514:	000014dd 	.word	0x000014dd
    1518:	20000174 	.word	0x20000174

0000151c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    151c:	b500      	push	{lr}
    151e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1520:	2309      	movs	r3, #9
    1522:	466a      	mov	r2, sp
    1524:	7013      	strb	r3, [r2, #0]
    1526:	3301      	adds	r3, #1
    1528:	7053      	strb	r3, [r2, #1]
    152a:	3301      	adds	r3, #1
    152c:	7093      	strb	r3, [r2, #2]
    152e:	3301      	adds	r3, #1
    1530:	70d3      	strb	r3, [r2, #3]
    1532:	3301      	adds	r3, #1
    1534:	7113      	strb	r3, [r2, #4]
    1536:	3301      	adds	r3, #1
    1538:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    153a:	4b03      	ldr	r3, [pc, #12]	; (1548 <_sercom_get_interrupt_vector+0x2c>)
    153c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    153e:	466b      	mov	r3, sp
    1540:	5618      	ldrsb	r0, [r3, r0]
}
    1542:	b003      	add	sp, #12
    1544:	bd00      	pop	{pc}
    1546:	46c0      	nop			; (mov r8, r8)
    1548:	00000451 	.word	0x00000451

0000154c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    154c:	b510      	push	{r4, lr}
    154e:	4b02      	ldr	r3, [pc, #8]	; (1558 <SERCOM0_Handler+0xc>)
    1550:	681b      	ldr	r3, [r3, #0]
    1552:	2000      	movs	r0, #0
    1554:	4798      	blx	r3
    1556:	bd10      	pop	{r4, pc}
    1558:	20000090 	.word	0x20000090

0000155c <SERCOM1_Handler>:
    155c:	b510      	push	{r4, lr}
    155e:	4b02      	ldr	r3, [pc, #8]	; (1568 <SERCOM1_Handler+0xc>)
    1560:	685b      	ldr	r3, [r3, #4]
    1562:	2001      	movs	r0, #1
    1564:	4798      	blx	r3
    1566:	bd10      	pop	{r4, pc}
    1568:	20000090 	.word	0x20000090

0000156c <SERCOM2_Handler>:
    156c:	b510      	push	{r4, lr}
    156e:	4b02      	ldr	r3, [pc, #8]	; (1578 <SERCOM2_Handler+0xc>)
    1570:	689b      	ldr	r3, [r3, #8]
    1572:	2002      	movs	r0, #2
    1574:	4798      	blx	r3
    1576:	bd10      	pop	{r4, pc}
    1578:	20000090 	.word	0x20000090

0000157c <SERCOM3_Handler>:
    157c:	b510      	push	{r4, lr}
    157e:	4b02      	ldr	r3, [pc, #8]	; (1588 <SERCOM3_Handler+0xc>)
    1580:	68db      	ldr	r3, [r3, #12]
    1582:	2003      	movs	r0, #3
    1584:	4798      	blx	r3
    1586:	bd10      	pop	{r4, pc}
    1588:	20000090 	.word	0x20000090

0000158c <SERCOM4_Handler>:
    158c:	b510      	push	{r4, lr}
    158e:	4b02      	ldr	r3, [pc, #8]	; (1598 <SERCOM4_Handler+0xc>)
    1590:	691b      	ldr	r3, [r3, #16]
    1592:	2004      	movs	r0, #4
    1594:	4798      	blx	r3
    1596:	bd10      	pop	{r4, pc}
    1598:	20000090 	.word	0x20000090

0000159c <SERCOM5_Handler>:
    159c:	b510      	push	{r4, lr}
    159e:	4b02      	ldr	r3, [pc, #8]	; (15a8 <SERCOM5_Handler+0xc>)
    15a0:	695b      	ldr	r3, [r3, #20]
    15a2:	2005      	movs	r0, #5
    15a4:	4798      	blx	r3
    15a6:	bd10      	pop	{r4, pc}
    15a8:	20000090 	.word	0x20000090

000015ac <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    15ac:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    15ae:	2000      	movs	r0, #0
    15b0:	4b08      	ldr	r3, [pc, #32]	; (15d4 <delay_init+0x28>)
    15b2:	4798      	blx	r3
    15b4:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    15b6:	4c08      	ldr	r4, [pc, #32]	; (15d8 <delay_init+0x2c>)
    15b8:	21fa      	movs	r1, #250	; 0xfa
    15ba:	0089      	lsls	r1, r1, #2
    15bc:	47a0      	blx	r4
    15be:	4b07      	ldr	r3, [pc, #28]	; (15dc <delay_init+0x30>)
    15c0:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    15c2:	4907      	ldr	r1, [pc, #28]	; (15e0 <delay_init+0x34>)
    15c4:	0028      	movs	r0, r5
    15c6:	47a0      	blx	r4
    15c8:	4b06      	ldr	r3, [pc, #24]	; (15e4 <delay_init+0x38>)
    15ca:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    15cc:	2205      	movs	r2, #5
    15ce:	4b06      	ldr	r3, [pc, #24]	; (15e8 <delay_init+0x3c>)
    15d0:	601a      	str	r2, [r3, #0]
}
    15d2:	bd70      	pop	{r4, r5, r6, pc}
    15d4:	00001a11 	.word	0x00001a11
    15d8:	00001e51 	.word	0x00001e51
    15dc:	20000000 	.word	0x20000000
    15e0:	000f4240 	.word	0x000f4240
    15e4:	20000004 	.word	0x20000004
    15e8:	e000e010 	.word	0xe000e010

000015ec <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    15ec:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    15ee:	4b08      	ldr	r3, [pc, #32]	; (1610 <delay_cycles_ms+0x24>)
    15f0:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    15f2:	4a08      	ldr	r2, [pc, #32]	; (1614 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    15f4:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    15f6:	2180      	movs	r1, #128	; 0x80
    15f8:	0249      	lsls	r1, r1, #9
	while (n--) {
    15fa:	3801      	subs	r0, #1
    15fc:	d307      	bcc.n	160e <delay_cycles_ms+0x22>
	if (n > 0) {
    15fe:	2c00      	cmp	r4, #0
    1600:	d0fb      	beq.n	15fa <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
    1602:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1604:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1606:	6813      	ldr	r3, [r2, #0]
    1608:	420b      	tst	r3, r1
    160a:	d0fc      	beq.n	1606 <delay_cycles_ms+0x1a>
    160c:	e7f5      	b.n	15fa <delay_cycles_ms+0xe>
	}
}
    160e:	bd30      	pop	{r4, r5, pc}
    1610:	20000000 	.word	0x20000000
    1614:	e000e010 	.word	0xe000e010

00001618 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1618:	4b0c      	ldr	r3, [pc, #48]	; (164c <cpu_irq_enter_critical+0x34>)
    161a:	681b      	ldr	r3, [r3, #0]
    161c:	2b00      	cmp	r3, #0
    161e:	d106      	bne.n	162e <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1620:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1624:	2b00      	cmp	r3, #0
    1626:	d007      	beq.n	1638 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1628:	2200      	movs	r2, #0
    162a:	4b09      	ldr	r3, [pc, #36]	; (1650 <cpu_irq_enter_critical+0x38>)
    162c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    162e:	4a07      	ldr	r2, [pc, #28]	; (164c <cpu_irq_enter_critical+0x34>)
    1630:	6813      	ldr	r3, [r2, #0]
    1632:	3301      	adds	r3, #1
    1634:	6013      	str	r3, [r2, #0]
}
    1636:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    1638:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    163a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    163e:	2200      	movs	r2, #0
    1640:	4b04      	ldr	r3, [pc, #16]	; (1654 <cpu_irq_enter_critical+0x3c>)
    1642:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1644:	3201      	adds	r2, #1
    1646:	4b02      	ldr	r3, [pc, #8]	; (1650 <cpu_irq_enter_critical+0x38>)
    1648:	701a      	strb	r2, [r3, #0]
    164a:	e7f0      	b.n	162e <cpu_irq_enter_critical+0x16>
    164c:	200000a8 	.word	0x200000a8
    1650:	200000ac 	.word	0x200000ac
    1654:	20000008 	.word	0x20000008

00001658 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1658:	4b08      	ldr	r3, [pc, #32]	; (167c <cpu_irq_leave_critical+0x24>)
    165a:	681a      	ldr	r2, [r3, #0]
    165c:	3a01      	subs	r2, #1
    165e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1660:	681b      	ldr	r3, [r3, #0]
    1662:	2b00      	cmp	r3, #0
    1664:	d109      	bne.n	167a <cpu_irq_leave_critical+0x22>
    1666:	4b06      	ldr	r3, [pc, #24]	; (1680 <cpu_irq_leave_critical+0x28>)
    1668:	781b      	ldrb	r3, [r3, #0]
    166a:	2b00      	cmp	r3, #0
    166c:	d005      	beq.n	167a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    166e:	2201      	movs	r2, #1
    1670:	4b04      	ldr	r3, [pc, #16]	; (1684 <cpu_irq_leave_critical+0x2c>)
    1672:	701a      	strb	r2, [r3, #0]
    1674:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1678:	b662      	cpsie	i
	}
}
    167a:	4770      	bx	lr
    167c:	200000a8 	.word	0x200000a8
    1680:	200000ac 	.word	0x200000ac
    1684:	20000008 	.word	0x20000008

00001688 <system_board_init>:




void system_board_init(void)
{
    1688:	b5f0      	push	{r4, r5, r6, r7, lr}
    168a:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    168c:	ac01      	add	r4, sp, #4
    168e:	2501      	movs	r5, #1
    1690:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    1692:	2700      	movs	r7, #0
    1694:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1696:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1698:	0021      	movs	r1, r4
    169a:	2013      	movs	r0, #19
    169c:	4e06      	ldr	r6, [pc, #24]	; (16b8 <system_board_init+0x30>)
    169e:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    16a0:	2280      	movs	r2, #128	; 0x80
    16a2:	0312      	lsls	r2, r2, #12
    16a4:	4b05      	ldr	r3, [pc, #20]	; (16bc <system_board_init+0x34>)
    16a6:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    16a8:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    16aa:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    16ac:	0021      	movs	r1, r4
    16ae:	201c      	movs	r0, #28
    16b0:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
    16b2:	b003      	add	sp, #12
    16b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    16b6:	46c0      	nop			; (mov r8, r8)
    16b8:	000016c1 	.word	0x000016c1
    16bc:	41004400 	.word	0x41004400

000016c0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    16c0:	b500      	push	{lr}
    16c2:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    16c4:	ab01      	add	r3, sp, #4
    16c6:	2280      	movs	r2, #128	; 0x80
    16c8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    16ca:	780a      	ldrb	r2, [r1, #0]
    16cc:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    16ce:	784a      	ldrb	r2, [r1, #1]
    16d0:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    16d2:	788a      	ldrb	r2, [r1, #2]
    16d4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    16d6:	0019      	movs	r1, r3
    16d8:	4b01      	ldr	r3, [pc, #4]	; (16e0 <port_pin_set_config+0x20>)
    16da:	4798      	blx	r3
}
    16dc:	b003      	add	sp, #12
    16de:	bd00      	pop	{pc}
    16e0:	00001c21 	.word	0x00001c21

000016e4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    16e4:	b510      	push	{r4, lr}
	switch (clock_source) {
    16e6:	2808      	cmp	r0, #8
    16e8:	d803      	bhi.n	16f2 <system_clock_source_get_hz+0xe>
    16ea:	0080      	lsls	r0, r0, #2
    16ec:	4b1b      	ldr	r3, [pc, #108]	; (175c <system_clock_source_get_hz+0x78>)
    16ee:	581b      	ldr	r3, [r3, r0]
    16f0:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    16f2:	2000      	movs	r0, #0
    16f4:	e030      	b.n	1758 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    16f6:	4b1a      	ldr	r3, [pc, #104]	; (1760 <system_clock_source_get_hz+0x7c>)
    16f8:	6918      	ldr	r0, [r3, #16]
    16fa:	e02d      	b.n	1758 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    16fc:	4b19      	ldr	r3, [pc, #100]	; (1764 <system_clock_source_get_hz+0x80>)
    16fe:	6a1b      	ldr	r3, [r3, #32]
    1700:	059b      	lsls	r3, r3, #22
    1702:	0f9b      	lsrs	r3, r3, #30
    1704:	4818      	ldr	r0, [pc, #96]	; (1768 <system_clock_source_get_hz+0x84>)
    1706:	40d8      	lsrs	r0, r3
    1708:	e026      	b.n	1758 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    170a:	4b15      	ldr	r3, [pc, #84]	; (1760 <system_clock_source_get_hz+0x7c>)
    170c:	6958      	ldr	r0, [r3, #20]
    170e:	e023      	b.n	1758 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1710:	4b13      	ldr	r3, [pc, #76]	; (1760 <system_clock_source_get_hz+0x7c>)
    1712:	681b      	ldr	r3, [r3, #0]
			return 0;
    1714:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1716:	079b      	lsls	r3, r3, #30
    1718:	d51e      	bpl.n	1758 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    171a:	4912      	ldr	r1, [pc, #72]	; (1764 <system_clock_source_get_hz+0x80>)
    171c:	2210      	movs	r2, #16
    171e:	68cb      	ldr	r3, [r1, #12]
    1720:	421a      	tst	r2, r3
    1722:	d0fc      	beq.n	171e <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1724:	4b0e      	ldr	r3, [pc, #56]	; (1760 <system_clock_source_get_hz+0x7c>)
    1726:	681b      	ldr	r3, [r3, #0]
    1728:	075b      	lsls	r3, r3, #29
    172a:	d401      	bmi.n	1730 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    172c:	480f      	ldr	r0, [pc, #60]	; (176c <system_clock_source_get_hz+0x88>)
    172e:	e013      	b.n	1758 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1730:	2000      	movs	r0, #0
    1732:	4b0f      	ldr	r3, [pc, #60]	; (1770 <system_clock_source_get_hz+0x8c>)
    1734:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1736:	4b0a      	ldr	r3, [pc, #40]	; (1760 <system_clock_source_get_hz+0x7c>)
    1738:	689b      	ldr	r3, [r3, #8]
    173a:	041b      	lsls	r3, r3, #16
    173c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    173e:	4358      	muls	r0, r3
    1740:	e00a      	b.n	1758 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1742:	2350      	movs	r3, #80	; 0x50
    1744:	4a07      	ldr	r2, [pc, #28]	; (1764 <system_clock_source_get_hz+0x80>)
    1746:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1748:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    174a:	075b      	lsls	r3, r3, #29
    174c:	d504      	bpl.n	1758 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    174e:	4b04      	ldr	r3, [pc, #16]	; (1760 <system_clock_source_get_hz+0x7c>)
    1750:	68d8      	ldr	r0, [r3, #12]
    1752:	e001      	b.n	1758 <system_clock_source_get_hz+0x74>
		return 32768UL;
    1754:	2080      	movs	r0, #128	; 0x80
    1756:	0200      	lsls	r0, r0, #8
	}
}
    1758:	bd10      	pop	{r4, pc}
    175a:	46c0      	nop			; (mov r8, r8)
    175c:	00002b48 	.word	0x00002b48
    1760:	200000b0 	.word	0x200000b0
    1764:	40000800 	.word	0x40000800
    1768:	007a1200 	.word	0x007a1200
    176c:	02dc6c00 	.word	0x02dc6c00
    1770:	00001b45 	.word	0x00001b45

00001774 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1774:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1776:	490c      	ldr	r1, [pc, #48]	; (17a8 <system_clock_source_osc8m_set_config+0x34>)
    1778:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    177a:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    177c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    177e:	7840      	ldrb	r0, [r0, #1]
    1780:	2201      	movs	r2, #1
    1782:	4010      	ands	r0, r2
    1784:	0180      	lsls	r0, r0, #6
    1786:	2640      	movs	r6, #64	; 0x40
    1788:	43b3      	bics	r3, r6
    178a:	4303      	orrs	r3, r0
    178c:	402a      	ands	r2, r5
    178e:	01d2      	lsls	r2, r2, #7
    1790:	2080      	movs	r0, #128	; 0x80
    1792:	4383      	bics	r3, r0
    1794:	4313      	orrs	r3, r2
    1796:	2203      	movs	r2, #3
    1798:	4022      	ands	r2, r4
    179a:	0212      	lsls	r2, r2, #8
    179c:	4803      	ldr	r0, [pc, #12]	; (17ac <system_clock_source_osc8m_set_config+0x38>)
    179e:	4003      	ands	r3, r0
    17a0:	4313      	orrs	r3, r2
    17a2:	620b      	str	r3, [r1, #32]
}
    17a4:	bd70      	pop	{r4, r5, r6, pc}
    17a6:	46c0      	nop			; (mov r8, r8)
    17a8:	40000800 	.word	0x40000800
    17ac:	fffffcff 	.word	0xfffffcff

000017b0 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    17b0:	2808      	cmp	r0, #8
    17b2:	d803      	bhi.n	17bc <system_clock_source_enable+0xc>
    17b4:	0080      	lsls	r0, r0, #2
    17b6:	4b25      	ldr	r3, [pc, #148]	; (184c <system_clock_source_enable+0x9c>)
    17b8:	581b      	ldr	r3, [r3, r0]
    17ba:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    17bc:	2017      	movs	r0, #23
    17be:	e044      	b.n	184a <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    17c0:	4a23      	ldr	r2, [pc, #140]	; (1850 <system_clock_source_enable+0xa0>)
    17c2:	6a13      	ldr	r3, [r2, #32]
    17c4:	2102      	movs	r1, #2
    17c6:	430b      	orrs	r3, r1
    17c8:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    17ca:	2000      	movs	r0, #0
    17cc:	e03d      	b.n	184a <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    17ce:	4a20      	ldr	r2, [pc, #128]	; (1850 <system_clock_source_enable+0xa0>)
    17d0:	6993      	ldr	r3, [r2, #24]
    17d2:	2102      	movs	r1, #2
    17d4:	430b      	orrs	r3, r1
    17d6:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    17d8:	2000      	movs	r0, #0
		break;
    17da:	e036      	b.n	184a <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    17dc:	4a1c      	ldr	r2, [pc, #112]	; (1850 <system_clock_source_enable+0xa0>)
    17de:	8a13      	ldrh	r3, [r2, #16]
    17e0:	2102      	movs	r1, #2
    17e2:	430b      	orrs	r3, r1
    17e4:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    17e6:	2000      	movs	r0, #0
		break;
    17e8:	e02f      	b.n	184a <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    17ea:	4a19      	ldr	r2, [pc, #100]	; (1850 <system_clock_source_enable+0xa0>)
    17ec:	8a93      	ldrh	r3, [r2, #20]
    17ee:	2102      	movs	r1, #2
    17f0:	430b      	orrs	r3, r1
    17f2:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    17f4:	2000      	movs	r0, #0
		break;
    17f6:	e028      	b.n	184a <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    17f8:	4916      	ldr	r1, [pc, #88]	; (1854 <system_clock_source_enable+0xa4>)
    17fa:	680b      	ldr	r3, [r1, #0]
    17fc:	2202      	movs	r2, #2
    17fe:	4313      	orrs	r3, r2
    1800:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1802:	4b13      	ldr	r3, [pc, #76]	; (1850 <system_clock_source_enable+0xa0>)
    1804:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1806:	0019      	movs	r1, r3
    1808:	320e      	adds	r2, #14
    180a:	68cb      	ldr	r3, [r1, #12]
    180c:	421a      	tst	r2, r3
    180e:	d0fc      	beq.n	180a <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1810:	4a10      	ldr	r2, [pc, #64]	; (1854 <system_clock_source_enable+0xa4>)
    1812:	6891      	ldr	r1, [r2, #8]
    1814:	4b0e      	ldr	r3, [pc, #56]	; (1850 <system_clock_source_enable+0xa0>)
    1816:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1818:	6852      	ldr	r2, [r2, #4]
    181a:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    181c:	2200      	movs	r2, #0
    181e:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1820:	0019      	movs	r1, r3
    1822:	3210      	adds	r2, #16
    1824:	68cb      	ldr	r3, [r1, #12]
    1826:	421a      	tst	r2, r3
    1828:	d0fc      	beq.n	1824 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    182a:	4b0a      	ldr	r3, [pc, #40]	; (1854 <system_clock_source_enable+0xa4>)
    182c:	681b      	ldr	r3, [r3, #0]
    182e:	b29b      	uxth	r3, r3
    1830:	4a07      	ldr	r2, [pc, #28]	; (1850 <system_clock_source_enable+0xa0>)
    1832:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1834:	2000      	movs	r0, #0
    1836:	e008      	b.n	184a <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1838:	4905      	ldr	r1, [pc, #20]	; (1850 <system_clock_source_enable+0xa0>)
    183a:	2244      	movs	r2, #68	; 0x44
    183c:	5c8b      	ldrb	r3, [r1, r2]
    183e:	2002      	movs	r0, #2
    1840:	4303      	orrs	r3, r0
    1842:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1844:	2000      	movs	r0, #0
		break;
    1846:	e000      	b.n	184a <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1848:	2000      	movs	r0, #0
}
    184a:	4770      	bx	lr
    184c:	00002b6c 	.word	0x00002b6c
    1850:	40000800 	.word	0x40000800
    1854:	200000b0 	.word	0x200000b0

00001858 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1858:	b530      	push	{r4, r5, lr}
    185a:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    185c:	22c2      	movs	r2, #194	; 0xc2
    185e:	00d2      	lsls	r2, r2, #3
    1860:	4b1a      	ldr	r3, [pc, #104]	; (18cc <system_clock_init+0x74>)
    1862:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1864:	4a1a      	ldr	r2, [pc, #104]	; (18d0 <system_clock_init+0x78>)
    1866:	6853      	ldr	r3, [r2, #4]
    1868:	211e      	movs	r1, #30
    186a:	438b      	bics	r3, r1
    186c:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    186e:	2301      	movs	r3, #1
    1870:	466a      	mov	r2, sp
    1872:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1874:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1876:	4d17      	ldr	r5, [pc, #92]	; (18d4 <system_clock_init+0x7c>)
    1878:	b2e0      	uxtb	r0, r4
    187a:	4669      	mov	r1, sp
    187c:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    187e:	3401      	adds	r4, #1
    1880:	2c25      	cmp	r4, #37	; 0x25
    1882:	d1f9      	bne.n	1878 <system_clock_init+0x20>
	config->run_in_standby  = false;
    1884:	a803      	add	r0, sp, #12
    1886:	2400      	movs	r4, #0
    1888:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    188a:	2501      	movs	r5, #1
    188c:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    188e:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1890:	4b11      	ldr	r3, [pc, #68]	; (18d8 <system_clock_init+0x80>)
    1892:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1894:	2006      	movs	r0, #6
    1896:	4b11      	ldr	r3, [pc, #68]	; (18dc <system_clock_init+0x84>)
    1898:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    189a:	4b11      	ldr	r3, [pc, #68]	; (18e0 <system_clock_init+0x88>)
    189c:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    189e:	4b11      	ldr	r3, [pc, #68]	; (18e4 <system_clock_init+0x8c>)
    18a0:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    18a2:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    18a4:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    18a6:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    18a8:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    18aa:	466b      	mov	r3, sp
    18ac:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    18ae:	2306      	movs	r3, #6
    18b0:	466a      	mov	r2, sp
    18b2:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    18b4:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    18b6:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    18b8:	4669      	mov	r1, sp
    18ba:	2000      	movs	r0, #0
    18bc:	4b0a      	ldr	r3, [pc, #40]	; (18e8 <system_clock_init+0x90>)
    18be:	4798      	blx	r3
    18c0:	2000      	movs	r0, #0
    18c2:	4b0a      	ldr	r3, [pc, #40]	; (18ec <system_clock_init+0x94>)
    18c4:	4798      	blx	r3
#endif
}
    18c6:	b005      	add	sp, #20
    18c8:	bd30      	pop	{r4, r5, pc}
    18ca:	46c0      	nop			; (mov r8, r8)
    18cc:	40000800 	.word	0x40000800
    18d0:	41004000 	.word	0x41004000
    18d4:	00001b29 	.word	0x00001b29
    18d8:	00001775 	.word	0x00001775
    18dc:	000017b1 	.word	0x000017b1
    18e0:	000018f1 	.word	0x000018f1
    18e4:	40000400 	.word	0x40000400
    18e8:	00001915 	.word	0x00001915
    18ec:	000019cd 	.word	0x000019cd

000018f0 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    18f0:	4a06      	ldr	r2, [pc, #24]	; (190c <system_gclk_init+0x1c>)
    18f2:	6993      	ldr	r3, [r2, #24]
    18f4:	2108      	movs	r1, #8
    18f6:	430b      	orrs	r3, r1
    18f8:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    18fa:	2201      	movs	r2, #1
    18fc:	4b04      	ldr	r3, [pc, #16]	; (1910 <system_gclk_init+0x20>)
    18fe:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1900:	0019      	movs	r1, r3
    1902:	780b      	ldrb	r3, [r1, #0]
    1904:	4213      	tst	r3, r2
    1906:	d1fc      	bne.n	1902 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1908:	4770      	bx	lr
    190a:	46c0      	nop			; (mov r8, r8)
    190c:	40000400 	.word	0x40000400
    1910:	40000c00 	.word	0x40000c00

00001914 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1914:	b570      	push	{r4, r5, r6, lr}
    1916:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1918:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    191a:	780d      	ldrb	r5, [r1, #0]
    191c:	022d      	lsls	r5, r5, #8
    191e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1920:	784b      	ldrb	r3, [r1, #1]
    1922:	2b00      	cmp	r3, #0
    1924:	d002      	beq.n	192c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1926:	2380      	movs	r3, #128	; 0x80
    1928:	02db      	lsls	r3, r3, #11
    192a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    192c:	7a4b      	ldrb	r3, [r1, #9]
    192e:	2b00      	cmp	r3, #0
    1930:	d002      	beq.n	1938 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1932:	2380      	movs	r3, #128	; 0x80
    1934:	031b      	lsls	r3, r3, #12
    1936:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1938:	6848      	ldr	r0, [r1, #4]
    193a:	2801      	cmp	r0, #1
    193c:	d910      	bls.n	1960 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    193e:	1e43      	subs	r3, r0, #1
    1940:	4218      	tst	r0, r3
    1942:	d134      	bne.n	19ae <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1944:	2802      	cmp	r0, #2
    1946:	d930      	bls.n	19aa <system_gclk_gen_set_config+0x96>
    1948:	2302      	movs	r3, #2
    194a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    194c:	3201      	adds	r2, #1
						mask <<= 1) {
    194e:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1950:	4298      	cmp	r0, r3
    1952:	d8fb      	bhi.n	194c <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1954:	0212      	lsls	r2, r2, #8
    1956:	4332      	orrs	r2, r6
    1958:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    195a:	2380      	movs	r3, #128	; 0x80
    195c:	035b      	lsls	r3, r3, #13
    195e:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1960:	7a0b      	ldrb	r3, [r1, #8]
    1962:	2b00      	cmp	r3, #0
    1964:	d002      	beq.n	196c <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1966:	2380      	movs	r3, #128	; 0x80
    1968:	039b      	lsls	r3, r3, #14
    196a:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    196c:	4a13      	ldr	r2, [pc, #76]	; (19bc <system_gclk_gen_set_config+0xa8>)
    196e:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1970:	b25b      	sxtb	r3, r3
    1972:	2b00      	cmp	r3, #0
    1974:	dbfb      	blt.n	196e <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1976:	4b12      	ldr	r3, [pc, #72]	; (19c0 <system_gclk_gen_set_config+0xac>)
    1978:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    197a:	4b12      	ldr	r3, [pc, #72]	; (19c4 <system_gclk_gen_set_config+0xb0>)
    197c:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    197e:	4a0f      	ldr	r2, [pc, #60]	; (19bc <system_gclk_gen_set_config+0xa8>)
    1980:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1982:	b25b      	sxtb	r3, r3
    1984:	2b00      	cmp	r3, #0
    1986:	dbfb      	blt.n	1980 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1988:	4b0c      	ldr	r3, [pc, #48]	; (19bc <system_gclk_gen_set_config+0xa8>)
    198a:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    198c:	001a      	movs	r2, r3
    198e:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1990:	b25b      	sxtb	r3, r3
    1992:	2b00      	cmp	r3, #0
    1994:	dbfb      	blt.n	198e <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1996:	4a09      	ldr	r2, [pc, #36]	; (19bc <system_gclk_gen_set_config+0xa8>)
    1998:	6853      	ldr	r3, [r2, #4]
    199a:	2180      	movs	r1, #128	; 0x80
    199c:	0249      	lsls	r1, r1, #9
    199e:	400b      	ands	r3, r1
    19a0:	431d      	orrs	r5, r3
    19a2:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    19a4:	4b08      	ldr	r3, [pc, #32]	; (19c8 <system_gclk_gen_set_config+0xb4>)
    19a6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    19a8:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    19aa:	2200      	movs	r2, #0
    19ac:	e7d2      	b.n	1954 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    19ae:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    19b0:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    19b2:	2380      	movs	r3, #128	; 0x80
    19b4:	029b      	lsls	r3, r3, #10
    19b6:	431d      	orrs	r5, r3
    19b8:	e7d2      	b.n	1960 <system_gclk_gen_set_config+0x4c>
    19ba:	46c0      	nop			; (mov r8, r8)
    19bc:	40000c00 	.word	0x40000c00
    19c0:	00001619 	.word	0x00001619
    19c4:	40000c08 	.word	0x40000c08
    19c8:	00001659 	.word	0x00001659

000019cc <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    19cc:	b510      	push	{r4, lr}
    19ce:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19d0:	4a0b      	ldr	r2, [pc, #44]	; (1a00 <system_gclk_gen_enable+0x34>)
    19d2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    19d4:	b25b      	sxtb	r3, r3
    19d6:	2b00      	cmp	r3, #0
    19d8:	dbfb      	blt.n	19d2 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    19da:	4b0a      	ldr	r3, [pc, #40]	; (1a04 <system_gclk_gen_enable+0x38>)
    19dc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    19de:	4b0a      	ldr	r3, [pc, #40]	; (1a08 <system_gclk_gen_enable+0x3c>)
    19e0:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19e2:	4a07      	ldr	r2, [pc, #28]	; (1a00 <system_gclk_gen_enable+0x34>)
    19e4:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    19e6:	b25b      	sxtb	r3, r3
    19e8:	2b00      	cmp	r3, #0
    19ea:	dbfb      	blt.n	19e4 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    19ec:	4a04      	ldr	r2, [pc, #16]	; (1a00 <system_gclk_gen_enable+0x34>)
    19ee:	6851      	ldr	r1, [r2, #4]
    19f0:	2380      	movs	r3, #128	; 0x80
    19f2:	025b      	lsls	r3, r3, #9
    19f4:	430b      	orrs	r3, r1
    19f6:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    19f8:	4b04      	ldr	r3, [pc, #16]	; (1a0c <system_gclk_gen_enable+0x40>)
    19fa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    19fc:	bd10      	pop	{r4, pc}
    19fe:	46c0      	nop			; (mov r8, r8)
    1a00:	40000c00 	.word	0x40000c00
    1a04:	00001619 	.word	0x00001619
    1a08:	40000c04 	.word	0x40000c04
    1a0c:	00001659 	.word	0x00001659

00001a10 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1a10:	b570      	push	{r4, r5, r6, lr}
    1a12:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a14:	4a1a      	ldr	r2, [pc, #104]	; (1a80 <system_gclk_gen_get_hz+0x70>)
    1a16:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1a18:	b25b      	sxtb	r3, r3
    1a1a:	2b00      	cmp	r3, #0
    1a1c:	dbfb      	blt.n	1a16 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1a1e:	4b19      	ldr	r3, [pc, #100]	; (1a84 <system_gclk_gen_get_hz+0x74>)
    1a20:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a22:	4b19      	ldr	r3, [pc, #100]	; (1a88 <system_gclk_gen_get_hz+0x78>)
    1a24:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a26:	4a16      	ldr	r2, [pc, #88]	; (1a80 <system_gclk_gen_get_hz+0x70>)
    1a28:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1a2a:	b25b      	sxtb	r3, r3
    1a2c:	2b00      	cmp	r3, #0
    1a2e:	dbfb      	blt.n	1a28 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1a30:	4e13      	ldr	r6, [pc, #76]	; (1a80 <system_gclk_gen_get_hz+0x70>)
    1a32:	6870      	ldr	r0, [r6, #4]
    1a34:	04c0      	lsls	r0, r0, #19
    1a36:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1a38:	4b14      	ldr	r3, [pc, #80]	; (1a8c <system_gclk_gen_get_hz+0x7c>)
    1a3a:	4798      	blx	r3
    1a3c:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a3e:	4b12      	ldr	r3, [pc, #72]	; (1a88 <system_gclk_gen_get_hz+0x78>)
    1a40:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1a42:	6876      	ldr	r6, [r6, #4]
    1a44:	02f6      	lsls	r6, r6, #11
    1a46:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1a48:	4b11      	ldr	r3, [pc, #68]	; (1a90 <system_gclk_gen_get_hz+0x80>)
    1a4a:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a4c:	4a0c      	ldr	r2, [pc, #48]	; (1a80 <system_gclk_gen_get_hz+0x70>)
    1a4e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1a50:	b25b      	sxtb	r3, r3
    1a52:	2b00      	cmp	r3, #0
    1a54:	dbfb      	blt.n	1a4e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1a56:	4b0a      	ldr	r3, [pc, #40]	; (1a80 <system_gclk_gen_get_hz+0x70>)
    1a58:	689c      	ldr	r4, [r3, #8]
    1a5a:	0224      	lsls	r4, r4, #8
    1a5c:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1a5e:	4b0d      	ldr	r3, [pc, #52]	; (1a94 <system_gclk_gen_get_hz+0x84>)
    1a60:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1a62:	2e00      	cmp	r6, #0
    1a64:	d107      	bne.n	1a76 <system_gclk_gen_get_hz+0x66>
    1a66:	2c01      	cmp	r4, #1
    1a68:	d907      	bls.n	1a7a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1a6a:	0021      	movs	r1, r4
    1a6c:	0028      	movs	r0, r5
    1a6e:	4b0a      	ldr	r3, [pc, #40]	; (1a98 <system_gclk_gen_get_hz+0x88>)
    1a70:	4798      	blx	r3
    1a72:	0005      	movs	r5, r0
    1a74:	e001      	b.n	1a7a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1a76:	3401      	adds	r4, #1
    1a78:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1a7a:	0028      	movs	r0, r5
    1a7c:	bd70      	pop	{r4, r5, r6, pc}
    1a7e:	46c0      	nop			; (mov r8, r8)
    1a80:	40000c00 	.word	0x40000c00
    1a84:	00001619 	.word	0x00001619
    1a88:	40000c04 	.word	0x40000c04
    1a8c:	000016e5 	.word	0x000016e5
    1a90:	40000c08 	.word	0x40000c08
    1a94:	00001659 	.word	0x00001659
    1a98:	00001e51 	.word	0x00001e51

00001a9c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1a9c:	b510      	push	{r4, lr}
    1a9e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1aa0:	4b06      	ldr	r3, [pc, #24]	; (1abc <system_gclk_chan_enable+0x20>)
    1aa2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1aa4:	4b06      	ldr	r3, [pc, #24]	; (1ac0 <system_gclk_chan_enable+0x24>)
    1aa6:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1aa8:	4a06      	ldr	r2, [pc, #24]	; (1ac4 <system_gclk_chan_enable+0x28>)
    1aaa:	8853      	ldrh	r3, [r2, #2]
    1aac:	2180      	movs	r1, #128	; 0x80
    1aae:	01c9      	lsls	r1, r1, #7
    1ab0:	430b      	orrs	r3, r1
    1ab2:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1ab4:	4b04      	ldr	r3, [pc, #16]	; (1ac8 <system_gclk_chan_enable+0x2c>)
    1ab6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1ab8:	bd10      	pop	{r4, pc}
    1aba:	46c0      	nop			; (mov r8, r8)
    1abc:	00001619 	.word	0x00001619
    1ac0:	40000c02 	.word	0x40000c02
    1ac4:	40000c00 	.word	0x40000c00
    1ac8:	00001659 	.word	0x00001659

00001acc <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1acc:	b510      	push	{r4, lr}
    1ace:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1ad0:	4b0f      	ldr	r3, [pc, #60]	; (1b10 <system_gclk_chan_disable+0x44>)
    1ad2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1ad4:	4b0f      	ldr	r3, [pc, #60]	; (1b14 <system_gclk_chan_disable+0x48>)
    1ad6:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1ad8:	4a0f      	ldr	r2, [pc, #60]	; (1b18 <system_gclk_chan_disable+0x4c>)
    1ada:	8853      	ldrh	r3, [r2, #2]
    1adc:	051b      	lsls	r3, r3, #20
    1ade:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1ae0:	8853      	ldrh	r3, [r2, #2]
    1ae2:	490e      	ldr	r1, [pc, #56]	; (1b1c <system_gclk_chan_disable+0x50>)
    1ae4:	400b      	ands	r3, r1
    1ae6:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1ae8:	8853      	ldrh	r3, [r2, #2]
    1aea:	490d      	ldr	r1, [pc, #52]	; (1b20 <system_gclk_chan_disable+0x54>)
    1aec:	400b      	ands	r3, r1
    1aee:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1af0:	0011      	movs	r1, r2
    1af2:	2280      	movs	r2, #128	; 0x80
    1af4:	01d2      	lsls	r2, r2, #7
    1af6:	884b      	ldrh	r3, [r1, #2]
    1af8:	4213      	tst	r3, r2
    1afa:	d1fc      	bne.n	1af6 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1afc:	4906      	ldr	r1, [pc, #24]	; (1b18 <system_gclk_chan_disable+0x4c>)
    1afe:	884a      	ldrh	r2, [r1, #2]
    1b00:	0203      	lsls	r3, r0, #8
    1b02:	4806      	ldr	r0, [pc, #24]	; (1b1c <system_gclk_chan_disable+0x50>)
    1b04:	4002      	ands	r2, r0
    1b06:	4313      	orrs	r3, r2
    1b08:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1b0a:	4b06      	ldr	r3, [pc, #24]	; (1b24 <system_gclk_chan_disable+0x58>)
    1b0c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1b0e:	bd10      	pop	{r4, pc}
    1b10:	00001619 	.word	0x00001619
    1b14:	40000c02 	.word	0x40000c02
    1b18:	40000c00 	.word	0x40000c00
    1b1c:	fffff0ff 	.word	0xfffff0ff
    1b20:	ffffbfff 	.word	0xffffbfff
    1b24:	00001659 	.word	0x00001659

00001b28 <system_gclk_chan_set_config>:
{
    1b28:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1b2a:	780c      	ldrb	r4, [r1, #0]
    1b2c:	0224      	lsls	r4, r4, #8
    1b2e:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1b30:	4b02      	ldr	r3, [pc, #8]	; (1b3c <system_gclk_chan_set_config+0x14>)
    1b32:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1b34:	b2a4      	uxth	r4, r4
    1b36:	4b02      	ldr	r3, [pc, #8]	; (1b40 <system_gclk_chan_set_config+0x18>)
    1b38:	805c      	strh	r4, [r3, #2]
}
    1b3a:	bd10      	pop	{r4, pc}
    1b3c:	00001acd 	.word	0x00001acd
    1b40:	40000c00 	.word	0x40000c00

00001b44 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1b44:	b510      	push	{r4, lr}
    1b46:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1b48:	4b06      	ldr	r3, [pc, #24]	; (1b64 <system_gclk_chan_get_hz+0x20>)
    1b4a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1b4c:	4b06      	ldr	r3, [pc, #24]	; (1b68 <system_gclk_chan_get_hz+0x24>)
    1b4e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1b50:	4b06      	ldr	r3, [pc, #24]	; (1b6c <system_gclk_chan_get_hz+0x28>)
    1b52:	885c      	ldrh	r4, [r3, #2]
    1b54:	0524      	lsls	r4, r4, #20
    1b56:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1b58:	4b05      	ldr	r3, [pc, #20]	; (1b70 <system_gclk_chan_get_hz+0x2c>)
    1b5a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1b5c:	0020      	movs	r0, r4
    1b5e:	4b05      	ldr	r3, [pc, #20]	; (1b74 <system_gclk_chan_get_hz+0x30>)
    1b60:	4798      	blx	r3
}
    1b62:	bd10      	pop	{r4, pc}
    1b64:	00001619 	.word	0x00001619
    1b68:	40000c02 	.word	0x40000c02
    1b6c:	40000c00 	.word	0x40000c00
    1b70:	00001659 	.word	0x00001659
    1b74:	00001a11 	.word	0x00001a11

00001b78 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1b78:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1b7a:	78d3      	ldrb	r3, [r2, #3]
    1b7c:	2b00      	cmp	r3, #0
    1b7e:	d135      	bne.n	1bec <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1b80:	7813      	ldrb	r3, [r2, #0]
    1b82:	2b80      	cmp	r3, #128	; 0x80
    1b84:	d029      	beq.n	1bda <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1b86:	061b      	lsls	r3, r3, #24
    1b88:	2480      	movs	r4, #128	; 0x80
    1b8a:	0264      	lsls	r4, r4, #9
    1b8c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1b8e:	7854      	ldrb	r4, [r2, #1]
    1b90:	2502      	movs	r5, #2
    1b92:	43ac      	bics	r4, r5
    1b94:	d106      	bne.n	1ba4 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1b96:	7894      	ldrb	r4, [r2, #2]
    1b98:	2c00      	cmp	r4, #0
    1b9a:	d120      	bne.n	1bde <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1b9c:	2480      	movs	r4, #128	; 0x80
    1b9e:	02a4      	lsls	r4, r4, #10
    1ba0:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1ba2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1ba4:	7854      	ldrb	r4, [r2, #1]
    1ba6:	3c01      	subs	r4, #1
    1ba8:	2c01      	cmp	r4, #1
    1baa:	d91c      	bls.n	1be6 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1bac:	040d      	lsls	r5, r1, #16
    1bae:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1bb0:	24a0      	movs	r4, #160	; 0xa0
    1bb2:	05e4      	lsls	r4, r4, #23
    1bb4:	432c      	orrs	r4, r5
    1bb6:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1bb8:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1bba:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1bbc:	24d0      	movs	r4, #208	; 0xd0
    1bbe:	0624      	lsls	r4, r4, #24
    1bc0:	432c      	orrs	r4, r5
    1bc2:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1bc4:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1bc6:	78d4      	ldrb	r4, [r2, #3]
    1bc8:	2c00      	cmp	r4, #0
    1bca:	d122      	bne.n	1c12 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1bcc:	035b      	lsls	r3, r3, #13
    1bce:	d51c      	bpl.n	1c0a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1bd0:	7893      	ldrb	r3, [r2, #2]
    1bd2:	2b01      	cmp	r3, #1
    1bd4:	d01e      	beq.n	1c14 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1bd6:	6141      	str	r1, [r0, #20]
    1bd8:	e017      	b.n	1c0a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1bda:	2300      	movs	r3, #0
    1bdc:	e7d7      	b.n	1b8e <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1bde:	24c0      	movs	r4, #192	; 0xc0
    1be0:	02e4      	lsls	r4, r4, #11
    1be2:	4323      	orrs	r3, r4
    1be4:	e7dd      	b.n	1ba2 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1be6:	4c0d      	ldr	r4, [pc, #52]	; (1c1c <_system_pinmux_config+0xa4>)
    1be8:	4023      	ands	r3, r4
    1bea:	e7df      	b.n	1bac <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1bec:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1bee:	040c      	lsls	r4, r1, #16
    1bf0:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1bf2:	23a0      	movs	r3, #160	; 0xa0
    1bf4:	05db      	lsls	r3, r3, #23
    1bf6:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1bf8:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1bfa:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1bfc:	23d0      	movs	r3, #208	; 0xd0
    1bfe:	061b      	lsls	r3, r3, #24
    1c00:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c02:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1c04:	78d3      	ldrb	r3, [r2, #3]
    1c06:	2b00      	cmp	r3, #0
    1c08:	d103      	bne.n	1c12 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1c0a:	7853      	ldrb	r3, [r2, #1]
    1c0c:	3b01      	subs	r3, #1
    1c0e:	2b01      	cmp	r3, #1
    1c10:	d902      	bls.n	1c18 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1c12:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1c14:	6181      	str	r1, [r0, #24]
    1c16:	e7f8      	b.n	1c0a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1c18:	6081      	str	r1, [r0, #8]
}
    1c1a:	e7fa      	b.n	1c12 <_system_pinmux_config+0x9a>
    1c1c:	fffbffff 	.word	0xfffbffff

00001c20 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1c20:	b510      	push	{r4, lr}
    1c22:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c24:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c26:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1c28:	2900      	cmp	r1, #0
    1c2a:	d104      	bne.n	1c36 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1c2c:	0943      	lsrs	r3, r0, #5
    1c2e:	01db      	lsls	r3, r3, #7
    1c30:	4905      	ldr	r1, [pc, #20]	; (1c48 <system_pinmux_pin_set_config+0x28>)
    1c32:	468c      	mov	ip, r1
    1c34:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1c36:	241f      	movs	r4, #31
    1c38:	4020      	ands	r0, r4
    1c3a:	2101      	movs	r1, #1
    1c3c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1c3e:	0018      	movs	r0, r3
    1c40:	4b02      	ldr	r3, [pc, #8]	; (1c4c <system_pinmux_pin_set_config+0x2c>)
    1c42:	4798      	blx	r3
}
    1c44:	bd10      	pop	{r4, pc}
    1c46:	46c0      	nop			; (mov r8, r8)
    1c48:	41004400 	.word	0x41004400
    1c4c:	00001b79 	.word	0x00001b79

00001c50 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1c50:	4770      	bx	lr
	...

00001c54 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1c54:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1c56:	4b05      	ldr	r3, [pc, #20]	; (1c6c <system_init+0x18>)
    1c58:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1c5a:	4b05      	ldr	r3, [pc, #20]	; (1c70 <system_init+0x1c>)
    1c5c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1c5e:	4b05      	ldr	r3, [pc, #20]	; (1c74 <system_init+0x20>)
    1c60:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1c62:	4b05      	ldr	r3, [pc, #20]	; (1c78 <system_init+0x24>)
    1c64:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1c66:	4b05      	ldr	r3, [pc, #20]	; (1c7c <system_init+0x28>)
    1c68:	4798      	blx	r3
}
    1c6a:	bd10      	pop	{r4, pc}
    1c6c:	00001859 	.word	0x00001859
    1c70:	00001689 	.word	0x00001689
    1c74:	00001c51 	.word	0x00001c51
    1c78:	00001c51 	.word	0x00001c51
    1c7c:	00001c51 	.word	0x00001c51

00001c80 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1c80:	e7fe      	b.n	1c80 <Dummy_Handler>
	...

00001c84 <Reset_Handler>:
{
    1c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    1c86:	4a2a      	ldr	r2, [pc, #168]	; (1d30 <Reset_Handler+0xac>)
    1c88:	4b2a      	ldr	r3, [pc, #168]	; (1d34 <Reset_Handler+0xb0>)
    1c8a:	429a      	cmp	r2, r3
    1c8c:	d011      	beq.n	1cb2 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1c8e:	001a      	movs	r2, r3
    1c90:	4b29      	ldr	r3, [pc, #164]	; (1d38 <Reset_Handler+0xb4>)
    1c92:	429a      	cmp	r2, r3
    1c94:	d20d      	bcs.n	1cb2 <Reset_Handler+0x2e>
    1c96:	4a29      	ldr	r2, [pc, #164]	; (1d3c <Reset_Handler+0xb8>)
    1c98:	3303      	adds	r3, #3
    1c9a:	1a9b      	subs	r3, r3, r2
    1c9c:	089b      	lsrs	r3, r3, #2
    1c9e:	3301      	adds	r3, #1
    1ca0:	009b      	lsls	r3, r3, #2
    1ca2:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1ca4:	4823      	ldr	r0, [pc, #140]	; (1d34 <Reset_Handler+0xb0>)
    1ca6:	4922      	ldr	r1, [pc, #136]	; (1d30 <Reset_Handler+0xac>)
    1ca8:	588c      	ldr	r4, [r1, r2]
    1caa:	5084      	str	r4, [r0, r2]
    1cac:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1cae:	429a      	cmp	r2, r3
    1cb0:	d1fa      	bne.n	1ca8 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    1cb2:	4a23      	ldr	r2, [pc, #140]	; (1d40 <Reset_Handler+0xbc>)
    1cb4:	4b23      	ldr	r3, [pc, #140]	; (1d44 <Reset_Handler+0xc0>)
    1cb6:	429a      	cmp	r2, r3
    1cb8:	d20a      	bcs.n	1cd0 <Reset_Handler+0x4c>
    1cba:	43d3      	mvns	r3, r2
    1cbc:	4921      	ldr	r1, [pc, #132]	; (1d44 <Reset_Handler+0xc0>)
    1cbe:	185b      	adds	r3, r3, r1
    1cc0:	2103      	movs	r1, #3
    1cc2:	438b      	bics	r3, r1
    1cc4:	3304      	adds	r3, #4
    1cc6:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1cc8:	2100      	movs	r1, #0
    1cca:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1ccc:	4293      	cmp	r3, r2
    1cce:	d1fc      	bne.n	1cca <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1cd0:	4a1d      	ldr	r2, [pc, #116]	; (1d48 <Reset_Handler+0xc4>)
    1cd2:	21ff      	movs	r1, #255	; 0xff
    1cd4:	4b1d      	ldr	r3, [pc, #116]	; (1d4c <Reset_Handler+0xc8>)
    1cd6:	438b      	bics	r3, r1
    1cd8:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1cda:	39fd      	subs	r1, #253	; 0xfd
    1cdc:	2390      	movs	r3, #144	; 0x90
    1cde:	005b      	lsls	r3, r3, #1
    1ce0:	4a1b      	ldr	r2, [pc, #108]	; (1d50 <Reset_Handler+0xcc>)
    1ce2:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1ce4:	4a1b      	ldr	r2, [pc, #108]	; (1d54 <Reset_Handler+0xd0>)
    1ce6:	78d3      	ldrb	r3, [r2, #3]
    1ce8:	2503      	movs	r5, #3
    1cea:	43ab      	bics	r3, r5
    1cec:	2402      	movs	r4, #2
    1cee:	4323      	orrs	r3, r4
    1cf0:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1cf2:	78d3      	ldrb	r3, [r2, #3]
    1cf4:	270c      	movs	r7, #12
    1cf6:	43bb      	bics	r3, r7
    1cf8:	2608      	movs	r6, #8
    1cfa:	4333      	orrs	r3, r6
    1cfc:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1cfe:	4b16      	ldr	r3, [pc, #88]	; (1d58 <Reset_Handler+0xd4>)
    1d00:	7b98      	ldrb	r0, [r3, #14]
    1d02:	2230      	movs	r2, #48	; 0x30
    1d04:	4390      	bics	r0, r2
    1d06:	2220      	movs	r2, #32
    1d08:	4310      	orrs	r0, r2
    1d0a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1d0c:	7b99      	ldrb	r1, [r3, #14]
    1d0e:	43b9      	bics	r1, r7
    1d10:	4331      	orrs	r1, r6
    1d12:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1d14:	7b9a      	ldrb	r2, [r3, #14]
    1d16:	43aa      	bics	r2, r5
    1d18:	4322      	orrs	r2, r4
    1d1a:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1d1c:	4a0f      	ldr	r2, [pc, #60]	; (1d5c <Reset_Handler+0xd8>)
    1d1e:	6853      	ldr	r3, [r2, #4]
    1d20:	2180      	movs	r1, #128	; 0x80
    1d22:	430b      	orrs	r3, r1
    1d24:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1d26:	4b0e      	ldr	r3, [pc, #56]	; (1d60 <Reset_Handler+0xdc>)
    1d28:	4798      	blx	r3
        main();
    1d2a:	4b0e      	ldr	r3, [pc, #56]	; (1d64 <Reset_Handler+0xe0>)
    1d2c:	4798      	blx	r3
    1d2e:	e7fe      	b.n	1d2e <Reset_Handler+0xaa>
    1d30:	00002c30 	.word	0x00002c30
    1d34:	20000000 	.word	0x20000000
    1d38:	20000070 	.word	0x20000070
    1d3c:	20000004 	.word	0x20000004
    1d40:	20000070 	.word	0x20000070
    1d44:	20000190 	.word	0x20000190
    1d48:	e000ed00 	.word	0xe000ed00
    1d4c:	00000000 	.word	0x00000000
    1d50:	41007000 	.word	0x41007000
    1d54:	41005000 	.word	0x41005000
    1d58:	41004800 	.word	0x41004800
    1d5c:	41004000 	.word	0x41004000
    1d60:	00001fbd 	.word	0x00001fbd
    1d64:	00001e3d 	.word	0x00001e3d

00001d68 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1d68:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1d6a:	4a06      	ldr	r2, [pc, #24]	; (1d84 <_sbrk+0x1c>)
    1d6c:	6812      	ldr	r2, [r2, #0]
    1d6e:	2a00      	cmp	r2, #0
    1d70:	d004      	beq.n	1d7c <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1d72:	4a04      	ldr	r2, [pc, #16]	; (1d84 <_sbrk+0x1c>)
    1d74:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1d76:	18c3      	adds	r3, r0, r3
    1d78:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1d7a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1d7c:	4902      	ldr	r1, [pc, #8]	; (1d88 <_sbrk+0x20>)
    1d7e:	4a01      	ldr	r2, [pc, #4]	; (1d84 <_sbrk+0x1c>)
    1d80:	6011      	str	r1, [r2, #0]
    1d82:	e7f6      	b.n	1d72 <_sbrk+0xa>
    1d84:	200000c8 	.word	0x200000c8
    1d88:	20002190 	.word	0x20002190

00001d8c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    1d8c:	2001      	movs	r0, #1
    1d8e:	4240      	negs	r0, r0
    1d90:	4770      	bx	lr

00001d92 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    1d92:	2380      	movs	r3, #128	; 0x80
    1d94:	019b      	lsls	r3, r3, #6
    1d96:	604b      	str	r3, [r1, #4]

	return 0;
}
    1d98:	2000      	movs	r0, #0
    1d9a:	4770      	bx	lr

00001d9c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    1d9c:	2001      	movs	r0, #1
    1d9e:	4770      	bx	lr

00001da0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    1da0:	2000      	movs	r0, #0
    1da2:	4770      	bx	lr

00001da4 <setup>:
#include <asf.h>
#include "TheArtist.h"

void setup() {
    1da4:	b530      	push	{r4, r5, lr}
    1da6:	b083      	sub	sp, #12
	// [SYSTEM INITIALIZE]
	system_init();
    1da8:	4b15      	ldr	r3, [pc, #84]	; (1e00 <setup+0x5c>)
    1daa:	4798      	blx	r3
	delay_init(); 
    1dac:	4b15      	ldr	r3, [pc, #84]	; (1e04 <setup+0x60>)
    1dae:	4798      	blx	r3
	artist_usart_configure(&(artist_back.usart_instance));
    1db0:	4c15      	ldr	r4, [pc, #84]	; (1e08 <setup+0x64>)
    1db2:	0020      	movs	r0, r4
    1db4:	4b15      	ldr	r3, [pc, #84]	; (1e0c <setup+0x68>)
    1db6:	4798      	blx	r3
	artist_motor_configure(&(artist_back.motor_instance_1),
    1db8:	0020      	movs	r0, r4
    1dba:	3034      	adds	r0, #52	; 0x34
    1dbc:	2302      	movs	r3, #2
    1dbe:	9300      	str	r3, [sp, #0]
    1dc0:	2205      	movs	r2, #5
    1dc2:	2112      	movs	r1, #18
    1dc4:	4d12      	ldr	r5, [pc, #72]	; (1e10 <setup+0x6c>)
    1dc6:	47a8      	blx	r5
				CONF_ARTIST_MOTOR_1_PWM_PIN, CONF_ARTIST_MOTOR_1_PWM_MUX,
				CONF_ARTIST_MOTOR_1_PWM_CHANNEL, CONF_ARTIST_MOTOR_1_PWM_OUTPUT);
	artist_motor_configure(&(artist_back.motor_insntace_2),
    1dc8:	0020      	movs	r0, r4
    1dca:	303a      	adds	r0, #58	; 0x3a
    1dcc:	2303      	movs	r3, #3
    1dce:	9300      	str	r3, [sp, #0]
    1dd0:	2205      	movs	r2, #5
    1dd2:	2113      	movs	r1, #19
    1dd4:	47a8      	blx	r5
				CONF_ARTIST_MOTOR_2_PWM_PIN, CONF_ARTIST_MOTOR_2_PWM_MUX ,
				CONF_ARTIST_MOTOR_2_PWM_CHANNEL, CONF_ARTIST_MOTOR_2_PWM_OUTPUT); 
	artist_motor_pwm_configure(&artist_back);
    1dd6:	0020      	movs	r0, r4
    1dd8:	3840      	subs	r0, #64	; 0x40
    1dda:	4b0e      	ldr	r3, [pc, #56]	; (1e14 <setup+0x70>)
    1ddc:	4798      	blx	r3
	cpu_irq_enable();
    1dde:	2201      	movs	r2, #1
    1de0:	4b0d      	ldr	r3, [pc, #52]	; (1e18 <setup+0x74>)
    1de2:	701a      	strb	r2, [r3, #0]
    1de4:	f3bf 8f5f 	dmb	sy
    1de8:	b662      	cpsie	i
	system_interrupt_enable_global(); 
	
	// [SYSTEM INITIALIZE] 

	// [listen on RX buffer]
	usart_read_buffer_job(&(artist_back.usart_instance),
    1dea:	3204      	adds	r2, #4
    1dec:	490b      	ldr	r1, [pc, #44]	; (1e1c <setup+0x78>)
    1dee:	0020      	movs	r0, r4
    1df0:	4b0b      	ldr	r3, [pc, #44]	; (1e20 <setup+0x7c>)
    1df2:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	// ! [listen on RX buffer]
	
	printf("back node setup complete\n"); 
    1df4:	480b      	ldr	r0, [pc, #44]	; (1e24 <setup+0x80>)
    1df6:	4b0c      	ldr	r3, [pc, #48]	; (1e28 <setup+0x84>)
    1df8:	4798      	blx	r3
}
    1dfa:	b003      	add	sp, #12
    1dfc:	bd30      	pop	{r4, r5, pc}
    1dfe:	46c0      	nop			; (mov r8, r8)
    1e00:	00001c55 	.word	0x00001c55
    1e04:	000015ad 	.word	0x000015ad
    1e08:	20000120 	.word	0x20000120
    1e0c:	00000695 	.word	0x00000695
    1e10:	0000051d 	.word	0x0000051d
    1e14:	000007a1 	.word	0x000007a1
    1e18:	20000008 	.word	0x20000008
    1e1c:	20000160 	.word	0x20000160
    1e20:	00001329 	.word	0x00001329
    1e24:	00002b90 	.word	0x00002b90
    1e28:	000020d5 	.word	0x000020d5

00001e2c <loop>:

void loop() {
    1e2c:	b510      	push	{r4, lr}
	delay_ms(100); 
    1e2e:	2064      	movs	r0, #100	; 0x64
    1e30:	4b01      	ldr	r3, [pc, #4]	; (1e38 <loop+0xc>)
    1e32:	4798      	blx	r3
}
    1e34:	bd10      	pop	{r4, pc}
    1e36:	46c0      	nop			; (mov r8, r8)
    1e38:	000015ed 	.word	0x000015ed

00001e3c <main>:

int main (void)
{
    1e3c:	b510      	push	{r4, lr}
	setup (); 
    1e3e:	4b02      	ldr	r3, [pc, #8]	; (1e48 <main+0xc>)
    1e40:	4798      	blx	r3

	while(true)	loop();	
    1e42:	4c02      	ldr	r4, [pc, #8]	; (1e4c <main+0x10>)
    1e44:	47a0      	blx	r4
    1e46:	e7fd      	b.n	1e44 <main+0x8>
    1e48:	00001da5 	.word	0x00001da5
    1e4c:	00001e2d 	.word	0x00001e2d

00001e50 <__udivsi3>:
    1e50:	2200      	movs	r2, #0
    1e52:	0843      	lsrs	r3, r0, #1
    1e54:	428b      	cmp	r3, r1
    1e56:	d374      	bcc.n	1f42 <__udivsi3+0xf2>
    1e58:	0903      	lsrs	r3, r0, #4
    1e5a:	428b      	cmp	r3, r1
    1e5c:	d35f      	bcc.n	1f1e <__udivsi3+0xce>
    1e5e:	0a03      	lsrs	r3, r0, #8
    1e60:	428b      	cmp	r3, r1
    1e62:	d344      	bcc.n	1eee <__udivsi3+0x9e>
    1e64:	0b03      	lsrs	r3, r0, #12
    1e66:	428b      	cmp	r3, r1
    1e68:	d328      	bcc.n	1ebc <__udivsi3+0x6c>
    1e6a:	0c03      	lsrs	r3, r0, #16
    1e6c:	428b      	cmp	r3, r1
    1e6e:	d30d      	bcc.n	1e8c <__udivsi3+0x3c>
    1e70:	22ff      	movs	r2, #255	; 0xff
    1e72:	0209      	lsls	r1, r1, #8
    1e74:	ba12      	rev	r2, r2
    1e76:	0c03      	lsrs	r3, r0, #16
    1e78:	428b      	cmp	r3, r1
    1e7a:	d302      	bcc.n	1e82 <__udivsi3+0x32>
    1e7c:	1212      	asrs	r2, r2, #8
    1e7e:	0209      	lsls	r1, r1, #8
    1e80:	d065      	beq.n	1f4e <__udivsi3+0xfe>
    1e82:	0b03      	lsrs	r3, r0, #12
    1e84:	428b      	cmp	r3, r1
    1e86:	d319      	bcc.n	1ebc <__udivsi3+0x6c>
    1e88:	e000      	b.n	1e8c <__udivsi3+0x3c>
    1e8a:	0a09      	lsrs	r1, r1, #8
    1e8c:	0bc3      	lsrs	r3, r0, #15
    1e8e:	428b      	cmp	r3, r1
    1e90:	d301      	bcc.n	1e96 <__udivsi3+0x46>
    1e92:	03cb      	lsls	r3, r1, #15
    1e94:	1ac0      	subs	r0, r0, r3
    1e96:	4152      	adcs	r2, r2
    1e98:	0b83      	lsrs	r3, r0, #14
    1e9a:	428b      	cmp	r3, r1
    1e9c:	d301      	bcc.n	1ea2 <__udivsi3+0x52>
    1e9e:	038b      	lsls	r3, r1, #14
    1ea0:	1ac0      	subs	r0, r0, r3
    1ea2:	4152      	adcs	r2, r2
    1ea4:	0b43      	lsrs	r3, r0, #13
    1ea6:	428b      	cmp	r3, r1
    1ea8:	d301      	bcc.n	1eae <__udivsi3+0x5e>
    1eaa:	034b      	lsls	r3, r1, #13
    1eac:	1ac0      	subs	r0, r0, r3
    1eae:	4152      	adcs	r2, r2
    1eb0:	0b03      	lsrs	r3, r0, #12
    1eb2:	428b      	cmp	r3, r1
    1eb4:	d301      	bcc.n	1eba <__udivsi3+0x6a>
    1eb6:	030b      	lsls	r3, r1, #12
    1eb8:	1ac0      	subs	r0, r0, r3
    1eba:	4152      	adcs	r2, r2
    1ebc:	0ac3      	lsrs	r3, r0, #11
    1ebe:	428b      	cmp	r3, r1
    1ec0:	d301      	bcc.n	1ec6 <__udivsi3+0x76>
    1ec2:	02cb      	lsls	r3, r1, #11
    1ec4:	1ac0      	subs	r0, r0, r3
    1ec6:	4152      	adcs	r2, r2
    1ec8:	0a83      	lsrs	r3, r0, #10
    1eca:	428b      	cmp	r3, r1
    1ecc:	d301      	bcc.n	1ed2 <__udivsi3+0x82>
    1ece:	028b      	lsls	r3, r1, #10
    1ed0:	1ac0      	subs	r0, r0, r3
    1ed2:	4152      	adcs	r2, r2
    1ed4:	0a43      	lsrs	r3, r0, #9
    1ed6:	428b      	cmp	r3, r1
    1ed8:	d301      	bcc.n	1ede <__udivsi3+0x8e>
    1eda:	024b      	lsls	r3, r1, #9
    1edc:	1ac0      	subs	r0, r0, r3
    1ede:	4152      	adcs	r2, r2
    1ee0:	0a03      	lsrs	r3, r0, #8
    1ee2:	428b      	cmp	r3, r1
    1ee4:	d301      	bcc.n	1eea <__udivsi3+0x9a>
    1ee6:	020b      	lsls	r3, r1, #8
    1ee8:	1ac0      	subs	r0, r0, r3
    1eea:	4152      	adcs	r2, r2
    1eec:	d2cd      	bcs.n	1e8a <__udivsi3+0x3a>
    1eee:	09c3      	lsrs	r3, r0, #7
    1ef0:	428b      	cmp	r3, r1
    1ef2:	d301      	bcc.n	1ef8 <__udivsi3+0xa8>
    1ef4:	01cb      	lsls	r3, r1, #7
    1ef6:	1ac0      	subs	r0, r0, r3
    1ef8:	4152      	adcs	r2, r2
    1efa:	0983      	lsrs	r3, r0, #6
    1efc:	428b      	cmp	r3, r1
    1efe:	d301      	bcc.n	1f04 <__udivsi3+0xb4>
    1f00:	018b      	lsls	r3, r1, #6
    1f02:	1ac0      	subs	r0, r0, r3
    1f04:	4152      	adcs	r2, r2
    1f06:	0943      	lsrs	r3, r0, #5
    1f08:	428b      	cmp	r3, r1
    1f0a:	d301      	bcc.n	1f10 <__udivsi3+0xc0>
    1f0c:	014b      	lsls	r3, r1, #5
    1f0e:	1ac0      	subs	r0, r0, r3
    1f10:	4152      	adcs	r2, r2
    1f12:	0903      	lsrs	r3, r0, #4
    1f14:	428b      	cmp	r3, r1
    1f16:	d301      	bcc.n	1f1c <__udivsi3+0xcc>
    1f18:	010b      	lsls	r3, r1, #4
    1f1a:	1ac0      	subs	r0, r0, r3
    1f1c:	4152      	adcs	r2, r2
    1f1e:	08c3      	lsrs	r3, r0, #3
    1f20:	428b      	cmp	r3, r1
    1f22:	d301      	bcc.n	1f28 <__udivsi3+0xd8>
    1f24:	00cb      	lsls	r3, r1, #3
    1f26:	1ac0      	subs	r0, r0, r3
    1f28:	4152      	adcs	r2, r2
    1f2a:	0883      	lsrs	r3, r0, #2
    1f2c:	428b      	cmp	r3, r1
    1f2e:	d301      	bcc.n	1f34 <__udivsi3+0xe4>
    1f30:	008b      	lsls	r3, r1, #2
    1f32:	1ac0      	subs	r0, r0, r3
    1f34:	4152      	adcs	r2, r2
    1f36:	0843      	lsrs	r3, r0, #1
    1f38:	428b      	cmp	r3, r1
    1f3a:	d301      	bcc.n	1f40 <__udivsi3+0xf0>
    1f3c:	004b      	lsls	r3, r1, #1
    1f3e:	1ac0      	subs	r0, r0, r3
    1f40:	4152      	adcs	r2, r2
    1f42:	1a41      	subs	r1, r0, r1
    1f44:	d200      	bcs.n	1f48 <__udivsi3+0xf8>
    1f46:	4601      	mov	r1, r0
    1f48:	4152      	adcs	r2, r2
    1f4a:	4610      	mov	r0, r2
    1f4c:	4770      	bx	lr
    1f4e:	e7ff      	b.n	1f50 <__udivsi3+0x100>
    1f50:	b501      	push	{r0, lr}
    1f52:	2000      	movs	r0, #0
    1f54:	f000 f806 	bl	1f64 <__aeabi_idiv0>
    1f58:	bd02      	pop	{r1, pc}
    1f5a:	46c0      	nop			; (mov r8, r8)

00001f5c <__aeabi_uidivmod>:
    1f5c:	2900      	cmp	r1, #0
    1f5e:	d0f7      	beq.n	1f50 <__udivsi3+0x100>
    1f60:	e776      	b.n	1e50 <__udivsi3>
    1f62:	4770      	bx	lr

00001f64 <__aeabi_idiv0>:
    1f64:	4770      	bx	lr
    1f66:	46c0      	nop			; (mov r8, r8)

00001f68 <__aeabi_lmul>:
    1f68:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f6a:	46ce      	mov	lr, r9
    1f6c:	4647      	mov	r7, r8
    1f6e:	0415      	lsls	r5, r2, #16
    1f70:	0c2d      	lsrs	r5, r5, #16
    1f72:	002e      	movs	r6, r5
    1f74:	b580      	push	{r7, lr}
    1f76:	0407      	lsls	r7, r0, #16
    1f78:	0c14      	lsrs	r4, r2, #16
    1f7a:	0c3f      	lsrs	r7, r7, #16
    1f7c:	4699      	mov	r9, r3
    1f7e:	0c03      	lsrs	r3, r0, #16
    1f80:	437e      	muls	r6, r7
    1f82:	435d      	muls	r5, r3
    1f84:	4367      	muls	r7, r4
    1f86:	4363      	muls	r3, r4
    1f88:	197f      	adds	r7, r7, r5
    1f8a:	0c34      	lsrs	r4, r6, #16
    1f8c:	19e4      	adds	r4, r4, r7
    1f8e:	469c      	mov	ip, r3
    1f90:	42a5      	cmp	r5, r4
    1f92:	d903      	bls.n	1f9c <__aeabi_lmul+0x34>
    1f94:	2380      	movs	r3, #128	; 0x80
    1f96:	025b      	lsls	r3, r3, #9
    1f98:	4698      	mov	r8, r3
    1f9a:	44c4      	add	ip, r8
    1f9c:	464b      	mov	r3, r9
    1f9e:	4351      	muls	r1, r2
    1fa0:	4343      	muls	r3, r0
    1fa2:	0436      	lsls	r6, r6, #16
    1fa4:	0c36      	lsrs	r6, r6, #16
    1fa6:	0c25      	lsrs	r5, r4, #16
    1fa8:	0424      	lsls	r4, r4, #16
    1faa:	4465      	add	r5, ip
    1fac:	19a4      	adds	r4, r4, r6
    1fae:	1859      	adds	r1, r3, r1
    1fb0:	1949      	adds	r1, r1, r5
    1fb2:	0020      	movs	r0, r4
    1fb4:	bc0c      	pop	{r2, r3}
    1fb6:	4690      	mov	r8, r2
    1fb8:	4699      	mov	r9, r3
    1fba:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001fbc <__libc_init_array>:
    1fbc:	b570      	push	{r4, r5, r6, lr}
    1fbe:	2600      	movs	r6, #0
    1fc0:	4d0c      	ldr	r5, [pc, #48]	; (1ff4 <__libc_init_array+0x38>)
    1fc2:	4c0d      	ldr	r4, [pc, #52]	; (1ff8 <__libc_init_array+0x3c>)
    1fc4:	1b64      	subs	r4, r4, r5
    1fc6:	10a4      	asrs	r4, r4, #2
    1fc8:	42a6      	cmp	r6, r4
    1fca:	d109      	bne.n	1fe0 <__libc_init_array+0x24>
    1fcc:	2600      	movs	r6, #0
    1fce:	f000 fe1f 	bl	2c10 <_init>
    1fd2:	4d0a      	ldr	r5, [pc, #40]	; (1ffc <__libc_init_array+0x40>)
    1fd4:	4c0a      	ldr	r4, [pc, #40]	; (2000 <STACK_SIZE>)
    1fd6:	1b64      	subs	r4, r4, r5
    1fd8:	10a4      	asrs	r4, r4, #2
    1fda:	42a6      	cmp	r6, r4
    1fdc:	d105      	bne.n	1fea <__libc_init_array+0x2e>
    1fde:	bd70      	pop	{r4, r5, r6, pc}
    1fe0:	00b3      	lsls	r3, r6, #2
    1fe2:	58eb      	ldr	r3, [r5, r3]
    1fe4:	4798      	blx	r3
    1fe6:	3601      	adds	r6, #1
    1fe8:	e7ee      	b.n	1fc8 <__libc_init_array+0xc>
    1fea:	00b3      	lsls	r3, r6, #2
    1fec:	58eb      	ldr	r3, [r5, r3]
    1fee:	4798      	blx	r3
    1ff0:	3601      	adds	r6, #1
    1ff2:	e7f2      	b.n	1fda <__libc_init_array+0x1e>
    1ff4:	00002c1c 	.word	0x00002c1c
    1ff8:	00002c1c 	.word	0x00002c1c
    1ffc:	00002c1c 	.word	0x00002c1c
    2000:	00002c20 	.word	0x00002c20

00002004 <memset>:
    2004:	0003      	movs	r3, r0
    2006:	1882      	adds	r2, r0, r2
    2008:	4293      	cmp	r3, r2
    200a:	d100      	bne.n	200e <memset+0xa>
    200c:	4770      	bx	lr
    200e:	7019      	strb	r1, [r3, #0]
    2010:	3301      	adds	r3, #1
    2012:	e7f9      	b.n	2008 <memset+0x4>

00002014 <_puts_r>:
    2014:	b570      	push	{r4, r5, r6, lr}
    2016:	0005      	movs	r5, r0
    2018:	000e      	movs	r6, r1
    201a:	2800      	cmp	r0, #0
    201c:	d004      	beq.n	2028 <_puts_r+0x14>
    201e:	6983      	ldr	r3, [r0, #24]
    2020:	2b00      	cmp	r3, #0
    2022:	d101      	bne.n	2028 <_puts_r+0x14>
    2024:	f000 fada 	bl	25dc <__sinit>
    2028:	69ab      	ldr	r3, [r5, #24]
    202a:	68ac      	ldr	r4, [r5, #8]
    202c:	2b00      	cmp	r3, #0
    202e:	d102      	bne.n	2036 <_puts_r+0x22>
    2030:	0028      	movs	r0, r5
    2032:	f000 fad3 	bl	25dc <__sinit>
    2036:	4b24      	ldr	r3, [pc, #144]	; (20c8 <_puts_r+0xb4>)
    2038:	429c      	cmp	r4, r3
    203a:	d10f      	bne.n	205c <_puts_r+0x48>
    203c:	686c      	ldr	r4, [r5, #4]
    203e:	89a3      	ldrh	r3, [r4, #12]
    2040:	071b      	lsls	r3, r3, #28
    2042:	d502      	bpl.n	204a <_puts_r+0x36>
    2044:	6923      	ldr	r3, [r4, #16]
    2046:	2b00      	cmp	r3, #0
    2048:	d120      	bne.n	208c <_puts_r+0x78>
    204a:	0021      	movs	r1, r4
    204c:	0028      	movs	r0, r5
    204e:	f000 f957 	bl	2300 <__swsetup_r>
    2052:	2800      	cmp	r0, #0
    2054:	d01a      	beq.n	208c <_puts_r+0x78>
    2056:	2001      	movs	r0, #1
    2058:	4240      	negs	r0, r0
    205a:	bd70      	pop	{r4, r5, r6, pc}
    205c:	4b1b      	ldr	r3, [pc, #108]	; (20cc <_puts_r+0xb8>)
    205e:	429c      	cmp	r4, r3
    2060:	d101      	bne.n	2066 <_puts_r+0x52>
    2062:	68ac      	ldr	r4, [r5, #8]
    2064:	e7eb      	b.n	203e <_puts_r+0x2a>
    2066:	4b1a      	ldr	r3, [pc, #104]	; (20d0 <_puts_r+0xbc>)
    2068:	429c      	cmp	r4, r3
    206a:	d1e8      	bne.n	203e <_puts_r+0x2a>
    206c:	68ec      	ldr	r4, [r5, #12]
    206e:	e7e6      	b.n	203e <_puts_r+0x2a>
    2070:	3b01      	subs	r3, #1
    2072:	3601      	adds	r6, #1
    2074:	60a3      	str	r3, [r4, #8]
    2076:	2b00      	cmp	r3, #0
    2078:	da04      	bge.n	2084 <_puts_r+0x70>
    207a:	69a2      	ldr	r2, [r4, #24]
    207c:	4293      	cmp	r3, r2
    207e:	db16      	blt.n	20ae <_puts_r+0x9a>
    2080:	290a      	cmp	r1, #10
    2082:	d014      	beq.n	20ae <_puts_r+0x9a>
    2084:	6823      	ldr	r3, [r4, #0]
    2086:	1c5a      	adds	r2, r3, #1
    2088:	6022      	str	r2, [r4, #0]
    208a:	7019      	strb	r1, [r3, #0]
    208c:	7831      	ldrb	r1, [r6, #0]
    208e:	68a3      	ldr	r3, [r4, #8]
    2090:	2900      	cmp	r1, #0
    2092:	d1ed      	bne.n	2070 <_puts_r+0x5c>
    2094:	3b01      	subs	r3, #1
    2096:	60a3      	str	r3, [r4, #8]
    2098:	2b00      	cmp	r3, #0
    209a:	da0f      	bge.n	20bc <_puts_r+0xa8>
    209c:	0022      	movs	r2, r4
    209e:	310a      	adds	r1, #10
    20a0:	0028      	movs	r0, r5
    20a2:	f000 f8d7 	bl	2254 <__swbuf_r>
    20a6:	1c43      	adds	r3, r0, #1
    20a8:	d0d5      	beq.n	2056 <_puts_r+0x42>
    20aa:	200a      	movs	r0, #10
    20ac:	e7d5      	b.n	205a <_puts_r+0x46>
    20ae:	0022      	movs	r2, r4
    20b0:	0028      	movs	r0, r5
    20b2:	f000 f8cf 	bl	2254 <__swbuf_r>
    20b6:	1c43      	adds	r3, r0, #1
    20b8:	d1e8      	bne.n	208c <_puts_r+0x78>
    20ba:	e7cc      	b.n	2056 <_puts_r+0x42>
    20bc:	200a      	movs	r0, #10
    20be:	6823      	ldr	r3, [r4, #0]
    20c0:	1c5a      	adds	r2, r3, #1
    20c2:	6022      	str	r2, [r4, #0]
    20c4:	7018      	strb	r0, [r3, #0]
    20c6:	e7c8      	b.n	205a <_puts_r+0x46>
    20c8:	00002bd0 	.word	0x00002bd0
    20cc:	00002bf0 	.word	0x00002bf0
    20d0:	00002bb0 	.word	0x00002bb0

000020d4 <puts>:
    20d4:	b510      	push	{r4, lr}
    20d6:	4b03      	ldr	r3, [pc, #12]	; (20e4 <puts+0x10>)
    20d8:	0001      	movs	r1, r0
    20da:	6818      	ldr	r0, [r3, #0]
    20dc:	f7ff ff9a 	bl	2014 <_puts_r>
    20e0:	bd10      	pop	{r4, pc}
    20e2:	46c0      	nop			; (mov r8, r8)
    20e4:	2000000c 	.word	0x2000000c

000020e8 <setbuf>:
    20e8:	424a      	negs	r2, r1
    20ea:	414a      	adcs	r2, r1
    20ec:	2380      	movs	r3, #128	; 0x80
    20ee:	b510      	push	{r4, lr}
    20f0:	0052      	lsls	r2, r2, #1
    20f2:	00db      	lsls	r3, r3, #3
    20f4:	f000 f802 	bl	20fc <setvbuf>
    20f8:	bd10      	pop	{r4, pc}
	...

000020fc <setvbuf>:
    20fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    20fe:	001d      	movs	r5, r3
    2100:	4b4f      	ldr	r3, [pc, #316]	; (2240 <setvbuf+0x144>)
    2102:	b085      	sub	sp, #20
    2104:	681e      	ldr	r6, [r3, #0]
    2106:	0004      	movs	r4, r0
    2108:	000f      	movs	r7, r1
    210a:	9200      	str	r2, [sp, #0]
    210c:	2e00      	cmp	r6, #0
    210e:	d005      	beq.n	211c <setvbuf+0x20>
    2110:	69b3      	ldr	r3, [r6, #24]
    2112:	2b00      	cmp	r3, #0
    2114:	d102      	bne.n	211c <setvbuf+0x20>
    2116:	0030      	movs	r0, r6
    2118:	f000 fa60 	bl	25dc <__sinit>
    211c:	4b49      	ldr	r3, [pc, #292]	; (2244 <setvbuf+0x148>)
    211e:	429c      	cmp	r4, r3
    2120:	d150      	bne.n	21c4 <setvbuf+0xc8>
    2122:	6874      	ldr	r4, [r6, #4]
    2124:	9b00      	ldr	r3, [sp, #0]
    2126:	2b02      	cmp	r3, #2
    2128:	d005      	beq.n	2136 <setvbuf+0x3a>
    212a:	2b01      	cmp	r3, #1
    212c:	d900      	bls.n	2130 <setvbuf+0x34>
    212e:	e084      	b.n	223a <setvbuf+0x13e>
    2130:	2d00      	cmp	r5, #0
    2132:	da00      	bge.n	2136 <setvbuf+0x3a>
    2134:	e081      	b.n	223a <setvbuf+0x13e>
    2136:	0021      	movs	r1, r4
    2138:	0030      	movs	r0, r6
    213a:	f000 f9e1 	bl	2500 <_fflush_r>
    213e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    2140:	2900      	cmp	r1, #0
    2142:	d008      	beq.n	2156 <setvbuf+0x5a>
    2144:	0023      	movs	r3, r4
    2146:	3344      	adds	r3, #68	; 0x44
    2148:	4299      	cmp	r1, r3
    214a:	d002      	beq.n	2152 <setvbuf+0x56>
    214c:	0030      	movs	r0, r6
    214e:	f000 fb4b 	bl	27e8 <_free_r>
    2152:	2300      	movs	r3, #0
    2154:	6363      	str	r3, [r4, #52]	; 0x34
    2156:	2300      	movs	r3, #0
    2158:	61a3      	str	r3, [r4, #24]
    215a:	6063      	str	r3, [r4, #4]
    215c:	89a3      	ldrh	r3, [r4, #12]
    215e:	061b      	lsls	r3, r3, #24
    2160:	d503      	bpl.n	216a <setvbuf+0x6e>
    2162:	6921      	ldr	r1, [r4, #16]
    2164:	0030      	movs	r0, r6
    2166:	f000 fb3f 	bl	27e8 <_free_r>
    216a:	89a3      	ldrh	r3, [r4, #12]
    216c:	4a36      	ldr	r2, [pc, #216]	; (2248 <setvbuf+0x14c>)
    216e:	4013      	ands	r3, r2
    2170:	81a3      	strh	r3, [r4, #12]
    2172:	9b00      	ldr	r3, [sp, #0]
    2174:	2b02      	cmp	r3, #2
    2176:	d05a      	beq.n	222e <setvbuf+0x132>
    2178:	ab03      	add	r3, sp, #12
    217a:	aa02      	add	r2, sp, #8
    217c:	0021      	movs	r1, r4
    217e:	0030      	movs	r0, r6
    2180:	f000 fac2 	bl	2708 <__swhatbuf_r>
    2184:	89a3      	ldrh	r3, [r4, #12]
    2186:	4318      	orrs	r0, r3
    2188:	81a0      	strh	r0, [r4, #12]
    218a:	2d00      	cmp	r5, #0
    218c:	d124      	bne.n	21d8 <setvbuf+0xdc>
    218e:	9d02      	ldr	r5, [sp, #8]
    2190:	0028      	movs	r0, r5
    2192:	f000 fb1f 	bl	27d4 <malloc>
    2196:	9501      	str	r5, [sp, #4]
    2198:	1e07      	subs	r7, r0, #0
    219a:	d142      	bne.n	2222 <setvbuf+0x126>
    219c:	9b02      	ldr	r3, [sp, #8]
    219e:	9301      	str	r3, [sp, #4]
    21a0:	42ab      	cmp	r3, r5
    21a2:	d139      	bne.n	2218 <setvbuf+0x11c>
    21a4:	2001      	movs	r0, #1
    21a6:	4240      	negs	r0, r0
    21a8:	2302      	movs	r3, #2
    21aa:	89a2      	ldrh	r2, [r4, #12]
    21ac:	4313      	orrs	r3, r2
    21ae:	81a3      	strh	r3, [r4, #12]
    21b0:	2300      	movs	r3, #0
    21b2:	60a3      	str	r3, [r4, #8]
    21b4:	0023      	movs	r3, r4
    21b6:	3347      	adds	r3, #71	; 0x47
    21b8:	6023      	str	r3, [r4, #0]
    21ba:	6123      	str	r3, [r4, #16]
    21bc:	2301      	movs	r3, #1
    21be:	6163      	str	r3, [r4, #20]
    21c0:	b005      	add	sp, #20
    21c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21c4:	4b21      	ldr	r3, [pc, #132]	; (224c <setvbuf+0x150>)
    21c6:	429c      	cmp	r4, r3
    21c8:	d101      	bne.n	21ce <setvbuf+0xd2>
    21ca:	68b4      	ldr	r4, [r6, #8]
    21cc:	e7aa      	b.n	2124 <setvbuf+0x28>
    21ce:	4b20      	ldr	r3, [pc, #128]	; (2250 <setvbuf+0x154>)
    21d0:	429c      	cmp	r4, r3
    21d2:	d1a7      	bne.n	2124 <setvbuf+0x28>
    21d4:	68f4      	ldr	r4, [r6, #12]
    21d6:	e7a5      	b.n	2124 <setvbuf+0x28>
    21d8:	2f00      	cmp	r7, #0
    21da:	d0d9      	beq.n	2190 <setvbuf+0x94>
    21dc:	69b3      	ldr	r3, [r6, #24]
    21de:	2b00      	cmp	r3, #0
    21e0:	d102      	bne.n	21e8 <setvbuf+0xec>
    21e2:	0030      	movs	r0, r6
    21e4:	f000 f9fa 	bl	25dc <__sinit>
    21e8:	9b00      	ldr	r3, [sp, #0]
    21ea:	2b01      	cmp	r3, #1
    21ec:	d103      	bne.n	21f6 <setvbuf+0xfa>
    21ee:	89a3      	ldrh	r3, [r4, #12]
    21f0:	9a00      	ldr	r2, [sp, #0]
    21f2:	431a      	orrs	r2, r3
    21f4:	81a2      	strh	r2, [r4, #12]
    21f6:	2008      	movs	r0, #8
    21f8:	89a3      	ldrh	r3, [r4, #12]
    21fa:	6027      	str	r7, [r4, #0]
    21fc:	6127      	str	r7, [r4, #16]
    21fe:	6165      	str	r5, [r4, #20]
    2200:	4018      	ands	r0, r3
    2202:	d018      	beq.n	2236 <setvbuf+0x13a>
    2204:	2001      	movs	r0, #1
    2206:	4018      	ands	r0, r3
    2208:	2300      	movs	r3, #0
    220a:	4298      	cmp	r0, r3
    220c:	d011      	beq.n	2232 <setvbuf+0x136>
    220e:	426d      	negs	r5, r5
    2210:	60a3      	str	r3, [r4, #8]
    2212:	61a5      	str	r5, [r4, #24]
    2214:	0018      	movs	r0, r3
    2216:	e7d3      	b.n	21c0 <setvbuf+0xc4>
    2218:	9801      	ldr	r0, [sp, #4]
    221a:	f000 fadb 	bl	27d4 <malloc>
    221e:	1e07      	subs	r7, r0, #0
    2220:	d0c0      	beq.n	21a4 <setvbuf+0xa8>
    2222:	2380      	movs	r3, #128	; 0x80
    2224:	89a2      	ldrh	r2, [r4, #12]
    2226:	9d01      	ldr	r5, [sp, #4]
    2228:	4313      	orrs	r3, r2
    222a:	81a3      	strh	r3, [r4, #12]
    222c:	e7d6      	b.n	21dc <setvbuf+0xe0>
    222e:	2000      	movs	r0, #0
    2230:	e7ba      	b.n	21a8 <setvbuf+0xac>
    2232:	60a5      	str	r5, [r4, #8]
    2234:	e7c4      	b.n	21c0 <setvbuf+0xc4>
    2236:	60a0      	str	r0, [r4, #8]
    2238:	e7c2      	b.n	21c0 <setvbuf+0xc4>
    223a:	2001      	movs	r0, #1
    223c:	4240      	negs	r0, r0
    223e:	e7bf      	b.n	21c0 <setvbuf+0xc4>
    2240:	2000000c 	.word	0x2000000c
    2244:	00002bd0 	.word	0x00002bd0
    2248:	fffff35c 	.word	0xfffff35c
    224c:	00002bf0 	.word	0x00002bf0
    2250:	00002bb0 	.word	0x00002bb0

00002254 <__swbuf_r>:
    2254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2256:	0005      	movs	r5, r0
    2258:	000e      	movs	r6, r1
    225a:	0014      	movs	r4, r2
    225c:	2800      	cmp	r0, #0
    225e:	d004      	beq.n	226a <__swbuf_r+0x16>
    2260:	6983      	ldr	r3, [r0, #24]
    2262:	2b00      	cmp	r3, #0
    2264:	d101      	bne.n	226a <__swbuf_r+0x16>
    2266:	f000 f9b9 	bl	25dc <__sinit>
    226a:	4b22      	ldr	r3, [pc, #136]	; (22f4 <__swbuf_r+0xa0>)
    226c:	429c      	cmp	r4, r3
    226e:	d12d      	bne.n	22cc <__swbuf_r+0x78>
    2270:	686c      	ldr	r4, [r5, #4]
    2272:	69a3      	ldr	r3, [r4, #24]
    2274:	60a3      	str	r3, [r4, #8]
    2276:	89a3      	ldrh	r3, [r4, #12]
    2278:	071b      	lsls	r3, r3, #28
    227a:	d531      	bpl.n	22e0 <__swbuf_r+0x8c>
    227c:	6923      	ldr	r3, [r4, #16]
    227e:	2b00      	cmp	r3, #0
    2280:	d02e      	beq.n	22e0 <__swbuf_r+0x8c>
    2282:	6823      	ldr	r3, [r4, #0]
    2284:	6922      	ldr	r2, [r4, #16]
    2286:	b2f7      	uxtb	r7, r6
    2288:	1a98      	subs	r0, r3, r2
    228a:	6963      	ldr	r3, [r4, #20]
    228c:	b2f6      	uxtb	r6, r6
    228e:	4298      	cmp	r0, r3
    2290:	db05      	blt.n	229e <__swbuf_r+0x4a>
    2292:	0021      	movs	r1, r4
    2294:	0028      	movs	r0, r5
    2296:	f000 f933 	bl	2500 <_fflush_r>
    229a:	2800      	cmp	r0, #0
    229c:	d126      	bne.n	22ec <__swbuf_r+0x98>
    229e:	68a3      	ldr	r3, [r4, #8]
    22a0:	3001      	adds	r0, #1
    22a2:	3b01      	subs	r3, #1
    22a4:	60a3      	str	r3, [r4, #8]
    22a6:	6823      	ldr	r3, [r4, #0]
    22a8:	1c5a      	adds	r2, r3, #1
    22aa:	6022      	str	r2, [r4, #0]
    22ac:	701f      	strb	r7, [r3, #0]
    22ae:	6963      	ldr	r3, [r4, #20]
    22b0:	4298      	cmp	r0, r3
    22b2:	d004      	beq.n	22be <__swbuf_r+0x6a>
    22b4:	89a3      	ldrh	r3, [r4, #12]
    22b6:	07db      	lsls	r3, r3, #31
    22b8:	d51a      	bpl.n	22f0 <__swbuf_r+0x9c>
    22ba:	2e0a      	cmp	r6, #10
    22bc:	d118      	bne.n	22f0 <__swbuf_r+0x9c>
    22be:	0021      	movs	r1, r4
    22c0:	0028      	movs	r0, r5
    22c2:	f000 f91d 	bl	2500 <_fflush_r>
    22c6:	2800      	cmp	r0, #0
    22c8:	d012      	beq.n	22f0 <__swbuf_r+0x9c>
    22ca:	e00f      	b.n	22ec <__swbuf_r+0x98>
    22cc:	4b0a      	ldr	r3, [pc, #40]	; (22f8 <__swbuf_r+0xa4>)
    22ce:	429c      	cmp	r4, r3
    22d0:	d101      	bne.n	22d6 <__swbuf_r+0x82>
    22d2:	68ac      	ldr	r4, [r5, #8]
    22d4:	e7cd      	b.n	2272 <__swbuf_r+0x1e>
    22d6:	4b09      	ldr	r3, [pc, #36]	; (22fc <__swbuf_r+0xa8>)
    22d8:	429c      	cmp	r4, r3
    22da:	d1ca      	bne.n	2272 <__swbuf_r+0x1e>
    22dc:	68ec      	ldr	r4, [r5, #12]
    22de:	e7c8      	b.n	2272 <__swbuf_r+0x1e>
    22e0:	0021      	movs	r1, r4
    22e2:	0028      	movs	r0, r5
    22e4:	f000 f80c 	bl	2300 <__swsetup_r>
    22e8:	2800      	cmp	r0, #0
    22ea:	d0ca      	beq.n	2282 <__swbuf_r+0x2e>
    22ec:	2601      	movs	r6, #1
    22ee:	4276      	negs	r6, r6
    22f0:	0030      	movs	r0, r6
    22f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    22f4:	00002bd0 	.word	0x00002bd0
    22f8:	00002bf0 	.word	0x00002bf0
    22fc:	00002bb0 	.word	0x00002bb0

00002300 <__swsetup_r>:
    2300:	4b36      	ldr	r3, [pc, #216]	; (23dc <__swsetup_r+0xdc>)
    2302:	b570      	push	{r4, r5, r6, lr}
    2304:	681d      	ldr	r5, [r3, #0]
    2306:	0006      	movs	r6, r0
    2308:	000c      	movs	r4, r1
    230a:	2d00      	cmp	r5, #0
    230c:	d005      	beq.n	231a <__swsetup_r+0x1a>
    230e:	69ab      	ldr	r3, [r5, #24]
    2310:	2b00      	cmp	r3, #0
    2312:	d102      	bne.n	231a <__swsetup_r+0x1a>
    2314:	0028      	movs	r0, r5
    2316:	f000 f961 	bl	25dc <__sinit>
    231a:	4b31      	ldr	r3, [pc, #196]	; (23e0 <__swsetup_r+0xe0>)
    231c:	429c      	cmp	r4, r3
    231e:	d10f      	bne.n	2340 <__swsetup_r+0x40>
    2320:	686c      	ldr	r4, [r5, #4]
    2322:	230c      	movs	r3, #12
    2324:	5ee2      	ldrsh	r2, [r4, r3]
    2326:	b293      	uxth	r3, r2
    2328:	0719      	lsls	r1, r3, #28
    232a:	d42d      	bmi.n	2388 <__swsetup_r+0x88>
    232c:	06d9      	lsls	r1, r3, #27
    232e:	d411      	bmi.n	2354 <__swsetup_r+0x54>
    2330:	2309      	movs	r3, #9
    2332:	2001      	movs	r0, #1
    2334:	6033      	str	r3, [r6, #0]
    2336:	3337      	adds	r3, #55	; 0x37
    2338:	4313      	orrs	r3, r2
    233a:	81a3      	strh	r3, [r4, #12]
    233c:	4240      	negs	r0, r0
    233e:	bd70      	pop	{r4, r5, r6, pc}
    2340:	4b28      	ldr	r3, [pc, #160]	; (23e4 <__swsetup_r+0xe4>)
    2342:	429c      	cmp	r4, r3
    2344:	d101      	bne.n	234a <__swsetup_r+0x4a>
    2346:	68ac      	ldr	r4, [r5, #8]
    2348:	e7eb      	b.n	2322 <__swsetup_r+0x22>
    234a:	4b27      	ldr	r3, [pc, #156]	; (23e8 <__swsetup_r+0xe8>)
    234c:	429c      	cmp	r4, r3
    234e:	d1e8      	bne.n	2322 <__swsetup_r+0x22>
    2350:	68ec      	ldr	r4, [r5, #12]
    2352:	e7e6      	b.n	2322 <__swsetup_r+0x22>
    2354:	075b      	lsls	r3, r3, #29
    2356:	d513      	bpl.n	2380 <__swsetup_r+0x80>
    2358:	6b61      	ldr	r1, [r4, #52]	; 0x34
    235a:	2900      	cmp	r1, #0
    235c:	d008      	beq.n	2370 <__swsetup_r+0x70>
    235e:	0023      	movs	r3, r4
    2360:	3344      	adds	r3, #68	; 0x44
    2362:	4299      	cmp	r1, r3
    2364:	d002      	beq.n	236c <__swsetup_r+0x6c>
    2366:	0030      	movs	r0, r6
    2368:	f000 fa3e 	bl	27e8 <_free_r>
    236c:	2300      	movs	r3, #0
    236e:	6363      	str	r3, [r4, #52]	; 0x34
    2370:	2224      	movs	r2, #36	; 0x24
    2372:	89a3      	ldrh	r3, [r4, #12]
    2374:	4393      	bics	r3, r2
    2376:	81a3      	strh	r3, [r4, #12]
    2378:	2300      	movs	r3, #0
    237a:	6063      	str	r3, [r4, #4]
    237c:	6923      	ldr	r3, [r4, #16]
    237e:	6023      	str	r3, [r4, #0]
    2380:	2308      	movs	r3, #8
    2382:	89a2      	ldrh	r2, [r4, #12]
    2384:	4313      	orrs	r3, r2
    2386:	81a3      	strh	r3, [r4, #12]
    2388:	6923      	ldr	r3, [r4, #16]
    238a:	2b00      	cmp	r3, #0
    238c:	d10b      	bne.n	23a6 <__swsetup_r+0xa6>
    238e:	21a0      	movs	r1, #160	; 0xa0
    2390:	2280      	movs	r2, #128	; 0x80
    2392:	89a3      	ldrh	r3, [r4, #12]
    2394:	0089      	lsls	r1, r1, #2
    2396:	0092      	lsls	r2, r2, #2
    2398:	400b      	ands	r3, r1
    239a:	4293      	cmp	r3, r2
    239c:	d003      	beq.n	23a6 <__swsetup_r+0xa6>
    239e:	0021      	movs	r1, r4
    23a0:	0030      	movs	r0, r6
    23a2:	f000 f9d9 	bl	2758 <__smakebuf_r>
    23a6:	2301      	movs	r3, #1
    23a8:	89a2      	ldrh	r2, [r4, #12]
    23aa:	4013      	ands	r3, r2
    23ac:	d011      	beq.n	23d2 <__swsetup_r+0xd2>
    23ae:	2300      	movs	r3, #0
    23b0:	60a3      	str	r3, [r4, #8]
    23b2:	6963      	ldr	r3, [r4, #20]
    23b4:	425b      	negs	r3, r3
    23b6:	61a3      	str	r3, [r4, #24]
    23b8:	2000      	movs	r0, #0
    23ba:	6923      	ldr	r3, [r4, #16]
    23bc:	4283      	cmp	r3, r0
    23be:	d1be      	bne.n	233e <__swsetup_r+0x3e>
    23c0:	230c      	movs	r3, #12
    23c2:	5ee2      	ldrsh	r2, [r4, r3]
    23c4:	0613      	lsls	r3, r2, #24
    23c6:	d5ba      	bpl.n	233e <__swsetup_r+0x3e>
    23c8:	2340      	movs	r3, #64	; 0x40
    23ca:	4313      	orrs	r3, r2
    23cc:	81a3      	strh	r3, [r4, #12]
    23ce:	3801      	subs	r0, #1
    23d0:	e7b5      	b.n	233e <__swsetup_r+0x3e>
    23d2:	0792      	lsls	r2, r2, #30
    23d4:	d400      	bmi.n	23d8 <__swsetup_r+0xd8>
    23d6:	6963      	ldr	r3, [r4, #20]
    23d8:	60a3      	str	r3, [r4, #8]
    23da:	e7ed      	b.n	23b8 <__swsetup_r+0xb8>
    23dc:	2000000c 	.word	0x2000000c
    23e0:	00002bd0 	.word	0x00002bd0
    23e4:	00002bf0 	.word	0x00002bf0
    23e8:	00002bb0 	.word	0x00002bb0

000023ec <__sflush_r>:
    23ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    23ee:	898a      	ldrh	r2, [r1, #12]
    23f0:	0005      	movs	r5, r0
    23f2:	000c      	movs	r4, r1
    23f4:	0713      	lsls	r3, r2, #28
    23f6:	d460      	bmi.n	24ba <__sflush_r+0xce>
    23f8:	684b      	ldr	r3, [r1, #4]
    23fa:	2b00      	cmp	r3, #0
    23fc:	dc04      	bgt.n	2408 <__sflush_r+0x1c>
    23fe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    2400:	2b00      	cmp	r3, #0
    2402:	dc01      	bgt.n	2408 <__sflush_r+0x1c>
    2404:	2000      	movs	r0, #0
    2406:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    2408:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    240a:	2f00      	cmp	r7, #0
    240c:	d0fa      	beq.n	2404 <__sflush_r+0x18>
    240e:	2300      	movs	r3, #0
    2410:	682e      	ldr	r6, [r5, #0]
    2412:	602b      	str	r3, [r5, #0]
    2414:	2380      	movs	r3, #128	; 0x80
    2416:	015b      	lsls	r3, r3, #5
    2418:	401a      	ands	r2, r3
    241a:	d034      	beq.n	2486 <__sflush_r+0x9a>
    241c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    241e:	89a3      	ldrh	r3, [r4, #12]
    2420:	075b      	lsls	r3, r3, #29
    2422:	d506      	bpl.n	2432 <__sflush_r+0x46>
    2424:	6863      	ldr	r3, [r4, #4]
    2426:	1ac0      	subs	r0, r0, r3
    2428:	6b63      	ldr	r3, [r4, #52]	; 0x34
    242a:	2b00      	cmp	r3, #0
    242c:	d001      	beq.n	2432 <__sflush_r+0x46>
    242e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    2430:	1ac0      	subs	r0, r0, r3
    2432:	0002      	movs	r2, r0
    2434:	6a21      	ldr	r1, [r4, #32]
    2436:	2300      	movs	r3, #0
    2438:	0028      	movs	r0, r5
    243a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    243c:	47b8      	blx	r7
    243e:	89a1      	ldrh	r1, [r4, #12]
    2440:	1c43      	adds	r3, r0, #1
    2442:	d106      	bne.n	2452 <__sflush_r+0x66>
    2444:	682b      	ldr	r3, [r5, #0]
    2446:	2b1d      	cmp	r3, #29
    2448:	d831      	bhi.n	24ae <__sflush_r+0xc2>
    244a:	4a2c      	ldr	r2, [pc, #176]	; (24fc <__sflush_r+0x110>)
    244c:	40da      	lsrs	r2, r3
    244e:	07d3      	lsls	r3, r2, #31
    2450:	d52d      	bpl.n	24ae <__sflush_r+0xc2>
    2452:	2300      	movs	r3, #0
    2454:	6063      	str	r3, [r4, #4]
    2456:	6923      	ldr	r3, [r4, #16]
    2458:	6023      	str	r3, [r4, #0]
    245a:	04cb      	lsls	r3, r1, #19
    245c:	d505      	bpl.n	246a <__sflush_r+0x7e>
    245e:	1c43      	adds	r3, r0, #1
    2460:	d102      	bne.n	2468 <__sflush_r+0x7c>
    2462:	682b      	ldr	r3, [r5, #0]
    2464:	2b00      	cmp	r3, #0
    2466:	d100      	bne.n	246a <__sflush_r+0x7e>
    2468:	6560      	str	r0, [r4, #84]	; 0x54
    246a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    246c:	602e      	str	r6, [r5, #0]
    246e:	2900      	cmp	r1, #0
    2470:	d0c8      	beq.n	2404 <__sflush_r+0x18>
    2472:	0023      	movs	r3, r4
    2474:	3344      	adds	r3, #68	; 0x44
    2476:	4299      	cmp	r1, r3
    2478:	d002      	beq.n	2480 <__sflush_r+0x94>
    247a:	0028      	movs	r0, r5
    247c:	f000 f9b4 	bl	27e8 <_free_r>
    2480:	2000      	movs	r0, #0
    2482:	6360      	str	r0, [r4, #52]	; 0x34
    2484:	e7bf      	b.n	2406 <__sflush_r+0x1a>
    2486:	2301      	movs	r3, #1
    2488:	6a21      	ldr	r1, [r4, #32]
    248a:	0028      	movs	r0, r5
    248c:	47b8      	blx	r7
    248e:	1c43      	adds	r3, r0, #1
    2490:	d1c5      	bne.n	241e <__sflush_r+0x32>
    2492:	682b      	ldr	r3, [r5, #0]
    2494:	2b00      	cmp	r3, #0
    2496:	d0c2      	beq.n	241e <__sflush_r+0x32>
    2498:	2b1d      	cmp	r3, #29
    249a:	d001      	beq.n	24a0 <__sflush_r+0xb4>
    249c:	2b16      	cmp	r3, #22
    249e:	d101      	bne.n	24a4 <__sflush_r+0xb8>
    24a0:	602e      	str	r6, [r5, #0]
    24a2:	e7af      	b.n	2404 <__sflush_r+0x18>
    24a4:	2340      	movs	r3, #64	; 0x40
    24a6:	89a2      	ldrh	r2, [r4, #12]
    24a8:	4313      	orrs	r3, r2
    24aa:	81a3      	strh	r3, [r4, #12]
    24ac:	e7ab      	b.n	2406 <__sflush_r+0x1a>
    24ae:	2340      	movs	r3, #64	; 0x40
    24b0:	430b      	orrs	r3, r1
    24b2:	2001      	movs	r0, #1
    24b4:	81a3      	strh	r3, [r4, #12]
    24b6:	4240      	negs	r0, r0
    24b8:	e7a5      	b.n	2406 <__sflush_r+0x1a>
    24ba:	690f      	ldr	r7, [r1, #16]
    24bc:	2f00      	cmp	r7, #0
    24be:	d0a1      	beq.n	2404 <__sflush_r+0x18>
    24c0:	680b      	ldr	r3, [r1, #0]
    24c2:	600f      	str	r7, [r1, #0]
    24c4:	1bdb      	subs	r3, r3, r7
    24c6:	9301      	str	r3, [sp, #4]
    24c8:	2300      	movs	r3, #0
    24ca:	0792      	lsls	r2, r2, #30
    24cc:	d100      	bne.n	24d0 <__sflush_r+0xe4>
    24ce:	694b      	ldr	r3, [r1, #20]
    24d0:	60a3      	str	r3, [r4, #8]
    24d2:	9b01      	ldr	r3, [sp, #4]
    24d4:	2b00      	cmp	r3, #0
    24d6:	dc00      	bgt.n	24da <__sflush_r+0xee>
    24d8:	e794      	b.n	2404 <__sflush_r+0x18>
    24da:	9b01      	ldr	r3, [sp, #4]
    24dc:	003a      	movs	r2, r7
    24de:	6a21      	ldr	r1, [r4, #32]
    24e0:	0028      	movs	r0, r5
    24e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    24e4:	47b0      	blx	r6
    24e6:	2800      	cmp	r0, #0
    24e8:	dc03      	bgt.n	24f2 <__sflush_r+0x106>
    24ea:	2340      	movs	r3, #64	; 0x40
    24ec:	89a2      	ldrh	r2, [r4, #12]
    24ee:	4313      	orrs	r3, r2
    24f0:	e7df      	b.n	24b2 <__sflush_r+0xc6>
    24f2:	9b01      	ldr	r3, [sp, #4]
    24f4:	183f      	adds	r7, r7, r0
    24f6:	1a1b      	subs	r3, r3, r0
    24f8:	9301      	str	r3, [sp, #4]
    24fa:	e7ea      	b.n	24d2 <__sflush_r+0xe6>
    24fc:	20400001 	.word	0x20400001

00002500 <_fflush_r>:
    2500:	690b      	ldr	r3, [r1, #16]
    2502:	b570      	push	{r4, r5, r6, lr}
    2504:	0005      	movs	r5, r0
    2506:	000c      	movs	r4, r1
    2508:	2b00      	cmp	r3, #0
    250a:	d101      	bne.n	2510 <_fflush_r+0x10>
    250c:	2000      	movs	r0, #0
    250e:	bd70      	pop	{r4, r5, r6, pc}
    2510:	2800      	cmp	r0, #0
    2512:	d004      	beq.n	251e <_fflush_r+0x1e>
    2514:	6983      	ldr	r3, [r0, #24]
    2516:	2b00      	cmp	r3, #0
    2518:	d101      	bne.n	251e <_fflush_r+0x1e>
    251a:	f000 f85f 	bl	25dc <__sinit>
    251e:	4b0b      	ldr	r3, [pc, #44]	; (254c <_fflush_r+0x4c>)
    2520:	429c      	cmp	r4, r3
    2522:	d109      	bne.n	2538 <_fflush_r+0x38>
    2524:	686c      	ldr	r4, [r5, #4]
    2526:	220c      	movs	r2, #12
    2528:	5ea3      	ldrsh	r3, [r4, r2]
    252a:	2b00      	cmp	r3, #0
    252c:	d0ee      	beq.n	250c <_fflush_r+0xc>
    252e:	0021      	movs	r1, r4
    2530:	0028      	movs	r0, r5
    2532:	f7ff ff5b 	bl	23ec <__sflush_r>
    2536:	e7ea      	b.n	250e <_fflush_r+0xe>
    2538:	4b05      	ldr	r3, [pc, #20]	; (2550 <_fflush_r+0x50>)
    253a:	429c      	cmp	r4, r3
    253c:	d101      	bne.n	2542 <_fflush_r+0x42>
    253e:	68ac      	ldr	r4, [r5, #8]
    2540:	e7f1      	b.n	2526 <_fflush_r+0x26>
    2542:	4b04      	ldr	r3, [pc, #16]	; (2554 <_fflush_r+0x54>)
    2544:	429c      	cmp	r4, r3
    2546:	d1ee      	bne.n	2526 <_fflush_r+0x26>
    2548:	68ec      	ldr	r4, [r5, #12]
    254a:	e7ec      	b.n	2526 <_fflush_r+0x26>
    254c:	00002bd0 	.word	0x00002bd0
    2550:	00002bf0 	.word	0x00002bf0
    2554:	00002bb0 	.word	0x00002bb0

00002558 <_cleanup_r>:
    2558:	b510      	push	{r4, lr}
    255a:	4902      	ldr	r1, [pc, #8]	; (2564 <_cleanup_r+0xc>)
    255c:	f000 f8b2 	bl	26c4 <_fwalk_reent>
    2560:	bd10      	pop	{r4, pc}
    2562:	46c0      	nop			; (mov r8, r8)
    2564:	00002501 	.word	0x00002501

00002568 <std.isra.0>:
    2568:	2300      	movs	r3, #0
    256a:	b510      	push	{r4, lr}
    256c:	0004      	movs	r4, r0
    256e:	6003      	str	r3, [r0, #0]
    2570:	6043      	str	r3, [r0, #4]
    2572:	6083      	str	r3, [r0, #8]
    2574:	8181      	strh	r1, [r0, #12]
    2576:	6643      	str	r3, [r0, #100]	; 0x64
    2578:	81c2      	strh	r2, [r0, #14]
    257a:	6103      	str	r3, [r0, #16]
    257c:	6143      	str	r3, [r0, #20]
    257e:	6183      	str	r3, [r0, #24]
    2580:	0019      	movs	r1, r3
    2582:	2208      	movs	r2, #8
    2584:	305c      	adds	r0, #92	; 0x5c
    2586:	f7ff fd3d 	bl	2004 <memset>
    258a:	4b05      	ldr	r3, [pc, #20]	; (25a0 <std.isra.0+0x38>)
    258c:	6224      	str	r4, [r4, #32]
    258e:	6263      	str	r3, [r4, #36]	; 0x24
    2590:	4b04      	ldr	r3, [pc, #16]	; (25a4 <std.isra.0+0x3c>)
    2592:	62a3      	str	r3, [r4, #40]	; 0x28
    2594:	4b04      	ldr	r3, [pc, #16]	; (25a8 <std.isra.0+0x40>)
    2596:	62e3      	str	r3, [r4, #44]	; 0x2c
    2598:	4b04      	ldr	r3, [pc, #16]	; (25ac <std.isra.0+0x44>)
    259a:	6323      	str	r3, [r4, #48]	; 0x30
    259c:	bd10      	pop	{r4, pc}
    259e:	46c0      	nop			; (mov r8, r8)
    25a0:	0000295d 	.word	0x0000295d
    25a4:	00002985 	.word	0x00002985
    25a8:	000029bd 	.word	0x000029bd
    25ac:	000029e9 	.word	0x000029e9

000025b0 <__sfmoreglue>:
    25b0:	b570      	push	{r4, r5, r6, lr}
    25b2:	2568      	movs	r5, #104	; 0x68
    25b4:	1e4a      	subs	r2, r1, #1
    25b6:	4355      	muls	r5, r2
    25b8:	000e      	movs	r6, r1
    25ba:	0029      	movs	r1, r5
    25bc:	3174      	adds	r1, #116	; 0x74
    25be:	f000 f95d 	bl	287c <_malloc_r>
    25c2:	1e04      	subs	r4, r0, #0
    25c4:	d008      	beq.n	25d8 <__sfmoreglue+0x28>
    25c6:	2100      	movs	r1, #0
    25c8:	002a      	movs	r2, r5
    25ca:	6001      	str	r1, [r0, #0]
    25cc:	6046      	str	r6, [r0, #4]
    25ce:	300c      	adds	r0, #12
    25d0:	60a0      	str	r0, [r4, #8]
    25d2:	3268      	adds	r2, #104	; 0x68
    25d4:	f7ff fd16 	bl	2004 <memset>
    25d8:	0020      	movs	r0, r4
    25da:	bd70      	pop	{r4, r5, r6, pc}

000025dc <__sinit>:
    25dc:	6983      	ldr	r3, [r0, #24]
    25de:	b513      	push	{r0, r1, r4, lr}
    25e0:	0004      	movs	r4, r0
    25e2:	2b00      	cmp	r3, #0
    25e4:	d128      	bne.n	2638 <__sinit+0x5c>
    25e6:	6483      	str	r3, [r0, #72]	; 0x48
    25e8:	64c3      	str	r3, [r0, #76]	; 0x4c
    25ea:	6503      	str	r3, [r0, #80]	; 0x50
    25ec:	4b13      	ldr	r3, [pc, #76]	; (263c <__sinit+0x60>)
    25ee:	4a14      	ldr	r2, [pc, #80]	; (2640 <__sinit+0x64>)
    25f0:	681b      	ldr	r3, [r3, #0]
    25f2:	6282      	str	r2, [r0, #40]	; 0x28
    25f4:	9301      	str	r3, [sp, #4]
    25f6:	4298      	cmp	r0, r3
    25f8:	d101      	bne.n	25fe <__sinit+0x22>
    25fa:	2301      	movs	r3, #1
    25fc:	6183      	str	r3, [r0, #24]
    25fe:	0020      	movs	r0, r4
    2600:	f000 f820 	bl	2644 <__sfp>
    2604:	6060      	str	r0, [r4, #4]
    2606:	0020      	movs	r0, r4
    2608:	f000 f81c 	bl	2644 <__sfp>
    260c:	60a0      	str	r0, [r4, #8]
    260e:	0020      	movs	r0, r4
    2610:	f000 f818 	bl	2644 <__sfp>
    2614:	2200      	movs	r2, #0
    2616:	60e0      	str	r0, [r4, #12]
    2618:	2104      	movs	r1, #4
    261a:	6860      	ldr	r0, [r4, #4]
    261c:	f7ff ffa4 	bl	2568 <std.isra.0>
    2620:	2201      	movs	r2, #1
    2622:	2109      	movs	r1, #9
    2624:	68a0      	ldr	r0, [r4, #8]
    2626:	f7ff ff9f 	bl	2568 <std.isra.0>
    262a:	2202      	movs	r2, #2
    262c:	2112      	movs	r1, #18
    262e:	68e0      	ldr	r0, [r4, #12]
    2630:	f7ff ff9a 	bl	2568 <std.isra.0>
    2634:	2301      	movs	r3, #1
    2636:	61a3      	str	r3, [r4, #24]
    2638:	bd13      	pop	{r0, r1, r4, pc}
    263a:	46c0      	nop			; (mov r8, r8)
    263c:	00002bac 	.word	0x00002bac
    2640:	00002559 	.word	0x00002559

00002644 <__sfp>:
    2644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2646:	4b1e      	ldr	r3, [pc, #120]	; (26c0 <__sfp+0x7c>)
    2648:	0007      	movs	r7, r0
    264a:	681e      	ldr	r6, [r3, #0]
    264c:	69b3      	ldr	r3, [r6, #24]
    264e:	2b00      	cmp	r3, #0
    2650:	d102      	bne.n	2658 <__sfp+0x14>
    2652:	0030      	movs	r0, r6
    2654:	f7ff ffc2 	bl	25dc <__sinit>
    2658:	3648      	adds	r6, #72	; 0x48
    265a:	68b4      	ldr	r4, [r6, #8]
    265c:	6873      	ldr	r3, [r6, #4]
    265e:	3b01      	subs	r3, #1
    2660:	d504      	bpl.n	266c <__sfp+0x28>
    2662:	6833      	ldr	r3, [r6, #0]
    2664:	2b00      	cmp	r3, #0
    2666:	d007      	beq.n	2678 <__sfp+0x34>
    2668:	6836      	ldr	r6, [r6, #0]
    266a:	e7f6      	b.n	265a <__sfp+0x16>
    266c:	220c      	movs	r2, #12
    266e:	5ea5      	ldrsh	r5, [r4, r2]
    2670:	2d00      	cmp	r5, #0
    2672:	d00d      	beq.n	2690 <__sfp+0x4c>
    2674:	3468      	adds	r4, #104	; 0x68
    2676:	e7f2      	b.n	265e <__sfp+0x1a>
    2678:	2104      	movs	r1, #4
    267a:	0038      	movs	r0, r7
    267c:	f7ff ff98 	bl	25b0 <__sfmoreglue>
    2680:	6030      	str	r0, [r6, #0]
    2682:	2800      	cmp	r0, #0
    2684:	d1f0      	bne.n	2668 <__sfp+0x24>
    2686:	230c      	movs	r3, #12
    2688:	0004      	movs	r4, r0
    268a:	603b      	str	r3, [r7, #0]
    268c:	0020      	movs	r0, r4
    268e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2690:	2301      	movs	r3, #1
    2692:	0020      	movs	r0, r4
    2694:	425b      	negs	r3, r3
    2696:	81e3      	strh	r3, [r4, #14]
    2698:	3302      	adds	r3, #2
    269a:	81a3      	strh	r3, [r4, #12]
    269c:	6665      	str	r5, [r4, #100]	; 0x64
    269e:	6025      	str	r5, [r4, #0]
    26a0:	60a5      	str	r5, [r4, #8]
    26a2:	6065      	str	r5, [r4, #4]
    26a4:	6125      	str	r5, [r4, #16]
    26a6:	6165      	str	r5, [r4, #20]
    26a8:	61a5      	str	r5, [r4, #24]
    26aa:	2208      	movs	r2, #8
    26ac:	0029      	movs	r1, r5
    26ae:	305c      	adds	r0, #92	; 0x5c
    26b0:	f7ff fca8 	bl	2004 <memset>
    26b4:	6365      	str	r5, [r4, #52]	; 0x34
    26b6:	63a5      	str	r5, [r4, #56]	; 0x38
    26b8:	64a5      	str	r5, [r4, #72]	; 0x48
    26ba:	64e5      	str	r5, [r4, #76]	; 0x4c
    26bc:	e7e6      	b.n	268c <__sfp+0x48>
    26be:	46c0      	nop			; (mov r8, r8)
    26c0:	00002bac 	.word	0x00002bac

000026c4 <_fwalk_reent>:
    26c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    26c6:	0004      	movs	r4, r0
    26c8:	0007      	movs	r7, r0
    26ca:	2600      	movs	r6, #0
    26cc:	9101      	str	r1, [sp, #4]
    26ce:	3448      	adds	r4, #72	; 0x48
    26d0:	2c00      	cmp	r4, #0
    26d2:	d101      	bne.n	26d8 <_fwalk_reent+0x14>
    26d4:	0030      	movs	r0, r6
    26d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    26d8:	6863      	ldr	r3, [r4, #4]
    26da:	68a5      	ldr	r5, [r4, #8]
    26dc:	9300      	str	r3, [sp, #0]
    26de:	9b00      	ldr	r3, [sp, #0]
    26e0:	3b01      	subs	r3, #1
    26e2:	9300      	str	r3, [sp, #0]
    26e4:	d501      	bpl.n	26ea <_fwalk_reent+0x26>
    26e6:	6824      	ldr	r4, [r4, #0]
    26e8:	e7f2      	b.n	26d0 <_fwalk_reent+0xc>
    26ea:	89ab      	ldrh	r3, [r5, #12]
    26ec:	2b01      	cmp	r3, #1
    26ee:	d908      	bls.n	2702 <_fwalk_reent+0x3e>
    26f0:	220e      	movs	r2, #14
    26f2:	5eab      	ldrsh	r3, [r5, r2]
    26f4:	3301      	adds	r3, #1
    26f6:	d004      	beq.n	2702 <_fwalk_reent+0x3e>
    26f8:	0029      	movs	r1, r5
    26fa:	0038      	movs	r0, r7
    26fc:	9b01      	ldr	r3, [sp, #4]
    26fe:	4798      	blx	r3
    2700:	4306      	orrs	r6, r0
    2702:	3568      	adds	r5, #104	; 0x68
    2704:	e7eb      	b.n	26de <_fwalk_reent+0x1a>
	...

00002708 <__swhatbuf_r>:
    2708:	b570      	push	{r4, r5, r6, lr}
    270a:	000e      	movs	r6, r1
    270c:	001d      	movs	r5, r3
    270e:	230e      	movs	r3, #14
    2710:	5ec9      	ldrsh	r1, [r1, r3]
    2712:	b090      	sub	sp, #64	; 0x40
    2714:	0014      	movs	r4, r2
    2716:	2900      	cmp	r1, #0
    2718:	da07      	bge.n	272a <__swhatbuf_r+0x22>
    271a:	2300      	movs	r3, #0
    271c:	602b      	str	r3, [r5, #0]
    271e:	89b3      	ldrh	r3, [r6, #12]
    2720:	061b      	lsls	r3, r3, #24
    2722:	d411      	bmi.n	2748 <__swhatbuf_r+0x40>
    2724:	2380      	movs	r3, #128	; 0x80
    2726:	00db      	lsls	r3, r3, #3
    2728:	e00f      	b.n	274a <__swhatbuf_r+0x42>
    272a:	aa01      	add	r2, sp, #4
    272c:	f000 f988 	bl	2a40 <_fstat_r>
    2730:	2800      	cmp	r0, #0
    2732:	dbf2      	blt.n	271a <__swhatbuf_r+0x12>
    2734:	22f0      	movs	r2, #240	; 0xf0
    2736:	9b02      	ldr	r3, [sp, #8]
    2738:	0212      	lsls	r2, r2, #8
    273a:	4013      	ands	r3, r2
    273c:	4a05      	ldr	r2, [pc, #20]	; (2754 <__swhatbuf_r+0x4c>)
    273e:	189b      	adds	r3, r3, r2
    2740:	425a      	negs	r2, r3
    2742:	4153      	adcs	r3, r2
    2744:	602b      	str	r3, [r5, #0]
    2746:	e7ed      	b.n	2724 <__swhatbuf_r+0x1c>
    2748:	2340      	movs	r3, #64	; 0x40
    274a:	2000      	movs	r0, #0
    274c:	6023      	str	r3, [r4, #0]
    274e:	b010      	add	sp, #64	; 0x40
    2750:	bd70      	pop	{r4, r5, r6, pc}
    2752:	46c0      	nop			; (mov r8, r8)
    2754:	ffffe000 	.word	0xffffe000

00002758 <__smakebuf_r>:
    2758:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    275a:	2602      	movs	r6, #2
    275c:	898b      	ldrh	r3, [r1, #12]
    275e:	0005      	movs	r5, r0
    2760:	000c      	movs	r4, r1
    2762:	4233      	tst	r3, r6
    2764:	d006      	beq.n	2774 <__smakebuf_r+0x1c>
    2766:	0023      	movs	r3, r4
    2768:	3347      	adds	r3, #71	; 0x47
    276a:	6023      	str	r3, [r4, #0]
    276c:	6123      	str	r3, [r4, #16]
    276e:	2301      	movs	r3, #1
    2770:	6163      	str	r3, [r4, #20]
    2772:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    2774:	ab01      	add	r3, sp, #4
    2776:	466a      	mov	r2, sp
    2778:	f7ff ffc6 	bl	2708 <__swhatbuf_r>
    277c:	9900      	ldr	r1, [sp, #0]
    277e:	0007      	movs	r7, r0
    2780:	0028      	movs	r0, r5
    2782:	f000 f87b 	bl	287c <_malloc_r>
    2786:	2800      	cmp	r0, #0
    2788:	d106      	bne.n	2798 <__smakebuf_r+0x40>
    278a:	220c      	movs	r2, #12
    278c:	5ea3      	ldrsh	r3, [r4, r2]
    278e:	059a      	lsls	r2, r3, #22
    2790:	d4ef      	bmi.n	2772 <__smakebuf_r+0x1a>
    2792:	431e      	orrs	r6, r3
    2794:	81a6      	strh	r6, [r4, #12]
    2796:	e7e6      	b.n	2766 <__smakebuf_r+0xe>
    2798:	4b0d      	ldr	r3, [pc, #52]	; (27d0 <__smakebuf_r+0x78>)
    279a:	62ab      	str	r3, [r5, #40]	; 0x28
    279c:	2380      	movs	r3, #128	; 0x80
    279e:	89a2      	ldrh	r2, [r4, #12]
    27a0:	6020      	str	r0, [r4, #0]
    27a2:	4313      	orrs	r3, r2
    27a4:	81a3      	strh	r3, [r4, #12]
    27a6:	9b00      	ldr	r3, [sp, #0]
    27a8:	6120      	str	r0, [r4, #16]
    27aa:	6163      	str	r3, [r4, #20]
    27ac:	9b01      	ldr	r3, [sp, #4]
    27ae:	2b00      	cmp	r3, #0
    27b0:	d00a      	beq.n	27c8 <__smakebuf_r+0x70>
    27b2:	230e      	movs	r3, #14
    27b4:	5ee1      	ldrsh	r1, [r4, r3]
    27b6:	0028      	movs	r0, r5
    27b8:	f000 f954 	bl	2a64 <_isatty_r>
    27bc:	2800      	cmp	r0, #0
    27be:	d003      	beq.n	27c8 <__smakebuf_r+0x70>
    27c0:	2301      	movs	r3, #1
    27c2:	89a2      	ldrh	r2, [r4, #12]
    27c4:	4313      	orrs	r3, r2
    27c6:	81a3      	strh	r3, [r4, #12]
    27c8:	89a0      	ldrh	r0, [r4, #12]
    27ca:	4338      	orrs	r0, r7
    27cc:	81a0      	strh	r0, [r4, #12]
    27ce:	e7d0      	b.n	2772 <__smakebuf_r+0x1a>
    27d0:	00002559 	.word	0x00002559

000027d4 <malloc>:
    27d4:	b510      	push	{r4, lr}
    27d6:	4b03      	ldr	r3, [pc, #12]	; (27e4 <malloc+0x10>)
    27d8:	0001      	movs	r1, r0
    27da:	6818      	ldr	r0, [r3, #0]
    27dc:	f000 f84e 	bl	287c <_malloc_r>
    27e0:	bd10      	pop	{r4, pc}
    27e2:	46c0      	nop			; (mov r8, r8)
    27e4:	2000000c 	.word	0x2000000c

000027e8 <_free_r>:
    27e8:	b570      	push	{r4, r5, r6, lr}
    27ea:	0005      	movs	r5, r0
    27ec:	2900      	cmp	r1, #0
    27ee:	d010      	beq.n	2812 <_free_r+0x2a>
    27f0:	1f0c      	subs	r4, r1, #4
    27f2:	6823      	ldr	r3, [r4, #0]
    27f4:	2b00      	cmp	r3, #0
    27f6:	da00      	bge.n	27fa <_free_r+0x12>
    27f8:	18e4      	adds	r4, r4, r3
    27fa:	0028      	movs	r0, r5
    27fc:	f000 f958 	bl	2ab0 <__malloc_lock>
    2800:	4a1d      	ldr	r2, [pc, #116]	; (2878 <_free_r+0x90>)
    2802:	6813      	ldr	r3, [r2, #0]
    2804:	2b00      	cmp	r3, #0
    2806:	d105      	bne.n	2814 <_free_r+0x2c>
    2808:	6063      	str	r3, [r4, #4]
    280a:	6014      	str	r4, [r2, #0]
    280c:	0028      	movs	r0, r5
    280e:	f000 f950 	bl	2ab2 <__malloc_unlock>
    2812:	bd70      	pop	{r4, r5, r6, pc}
    2814:	42a3      	cmp	r3, r4
    2816:	d909      	bls.n	282c <_free_r+0x44>
    2818:	6821      	ldr	r1, [r4, #0]
    281a:	1860      	adds	r0, r4, r1
    281c:	4283      	cmp	r3, r0
    281e:	d1f3      	bne.n	2808 <_free_r+0x20>
    2820:	6818      	ldr	r0, [r3, #0]
    2822:	685b      	ldr	r3, [r3, #4]
    2824:	1841      	adds	r1, r0, r1
    2826:	6021      	str	r1, [r4, #0]
    2828:	e7ee      	b.n	2808 <_free_r+0x20>
    282a:	0013      	movs	r3, r2
    282c:	685a      	ldr	r2, [r3, #4]
    282e:	2a00      	cmp	r2, #0
    2830:	d001      	beq.n	2836 <_free_r+0x4e>
    2832:	42a2      	cmp	r2, r4
    2834:	d9f9      	bls.n	282a <_free_r+0x42>
    2836:	6819      	ldr	r1, [r3, #0]
    2838:	1858      	adds	r0, r3, r1
    283a:	42a0      	cmp	r0, r4
    283c:	d10b      	bne.n	2856 <_free_r+0x6e>
    283e:	6820      	ldr	r0, [r4, #0]
    2840:	1809      	adds	r1, r1, r0
    2842:	1858      	adds	r0, r3, r1
    2844:	6019      	str	r1, [r3, #0]
    2846:	4282      	cmp	r2, r0
    2848:	d1e0      	bne.n	280c <_free_r+0x24>
    284a:	6810      	ldr	r0, [r2, #0]
    284c:	6852      	ldr	r2, [r2, #4]
    284e:	1841      	adds	r1, r0, r1
    2850:	6019      	str	r1, [r3, #0]
    2852:	605a      	str	r2, [r3, #4]
    2854:	e7da      	b.n	280c <_free_r+0x24>
    2856:	42a0      	cmp	r0, r4
    2858:	d902      	bls.n	2860 <_free_r+0x78>
    285a:	230c      	movs	r3, #12
    285c:	602b      	str	r3, [r5, #0]
    285e:	e7d5      	b.n	280c <_free_r+0x24>
    2860:	6821      	ldr	r1, [r4, #0]
    2862:	1860      	adds	r0, r4, r1
    2864:	4282      	cmp	r2, r0
    2866:	d103      	bne.n	2870 <_free_r+0x88>
    2868:	6810      	ldr	r0, [r2, #0]
    286a:	6852      	ldr	r2, [r2, #4]
    286c:	1841      	adds	r1, r0, r1
    286e:	6021      	str	r1, [r4, #0]
    2870:	6062      	str	r2, [r4, #4]
    2872:	605c      	str	r4, [r3, #4]
    2874:	e7ca      	b.n	280c <_free_r+0x24>
    2876:	46c0      	nop			; (mov r8, r8)
    2878:	200000cc 	.word	0x200000cc

0000287c <_malloc_r>:
    287c:	2303      	movs	r3, #3
    287e:	b570      	push	{r4, r5, r6, lr}
    2880:	1ccd      	adds	r5, r1, #3
    2882:	439d      	bics	r5, r3
    2884:	3508      	adds	r5, #8
    2886:	0006      	movs	r6, r0
    2888:	2d0c      	cmp	r5, #12
    288a:	d21e      	bcs.n	28ca <_malloc_r+0x4e>
    288c:	250c      	movs	r5, #12
    288e:	42a9      	cmp	r1, r5
    2890:	d81d      	bhi.n	28ce <_malloc_r+0x52>
    2892:	0030      	movs	r0, r6
    2894:	f000 f90c 	bl	2ab0 <__malloc_lock>
    2898:	4a25      	ldr	r2, [pc, #148]	; (2930 <_malloc_r+0xb4>)
    289a:	6814      	ldr	r4, [r2, #0]
    289c:	0021      	movs	r1, r4
    289e:	2900      	cmp	r1, #0
    28a0:	d119      	bne.n	28d6 <_malloc_r+0x5a>
    28a2:	4c24      	ldr	r4, [pc, #144]	; (2934 <_malloc_r+0xb8>)
    28a4:	6823      	ldr	r3, [r4, #0]
    28a6:	2b00      	cmp	r3, #0
    28a8:	d103      	bne.n	28b2 <_malloc_r+0x36>
    28aa:	0030      	movs	r0, r6
    28ac:	f000 f844 	bl	2938 <_sbrk_r>
    28b0:	6020      	str	r0, [r4, #0]
    28b2:	0029      	movs	r1, r5
    28b4:	0030      	movs	r0, r6
    28b6:	f000 f83f 	bl	2938 <_sbrk_r>
    28ba:	1c43      	adds	r3, r0, #1
    28bc:	d12c      	bne.n	2918 <_malloc_r+0x9c>
    28be:	230c      	movs	r3, #12
    28c0:	0030      	movs	r0, r6
    28c2:	6033      	str	r3, [r6, #0]
    28c4:	f000 f8f5 	bl	2ab2 <__malloc_unlock>
    28c8:	e003      	b.n	28d2 <_malloc_r+0x56>
    28ca:	2d00      	cmp	r5, #0
    28cc:	dadf      	bge.n	288e <_malloc_r+0x12>
    28ce:	230c      	movs	r3, #12
    28d0:	6033      	str	r3, [r6, #0]
    28d2:	2000      	movs	r0, #0
    28d4:	bd70      	pop	{r4, r5, r6, pc}
    28d6:	680b      	ldr	r3, [r1, #0]
    28d8:	1b5b      	subs	r3, r3, r5
    28da:	d41a      	bmi.n	2912 <_malloc_r+0x96>
    28dc:	2b0b      	cmp	r3, #11
    28de:	d903      	bls.n	28e8 <_malloc_r+0x6c>
    28e0:	600b      	str	r3, [r1, #0]
    28e2:	18cc      	adds	r4, r1, r3
    28e4:	6025      	str	r5, [r4, #0]
    28e6:	e003      	b.n	28f0 <_malloc_r+0x74>
    28e8:	428c      	cmp	r4, r1
    28ea:	d10e      	bne.n	290a <_malloc_r+0x8e>
    28ec:	6863      	ldr	r3, [r4, #4]
    28ee:	6013      	str	r3, [r2, #0]
    28f0:	0030      	movs	r0, r6
    28f2:	f000 f8de 	bl	2ab2 <__malloc_unlock>
    28f6:	0020      	movs	r0, r4
    28f8:	2207      	movs	r2, #7
    28fa:	300b      	adds	r0, #11
    28fc:	1d23      	adds	r3, r4, #4
    28fe:	4390      	bics	r0, r2
    2900:	1ac3      	subs	r3, r0, r3
    2902:	d0e7      	beq.n	28d4 <_malloc_r+0x58>
    2904:	425a      	negs	r2, r3
    2906:	50e2      	str	r2, [r4, r3]
    2908:	e7e4      	b.n	28d4 <_malloc_r+0x58>
    290a:	684b      	ldr	r3, [r1, #4]
    290c:	6063      	str	r3, [r4, #4]
    290e:	000c      	movs	r4, r1
    2910:	e7ee      	b.n	28f0 <_malloc_r+0x74>
    2912:	000c      	movs	r4, r1
    2914:	6849      	ldr	r1, [r1, #4]
    2916:	e7c2      	b.n	289e <_malloc_r+0x22>
    2918:	2303      	movs	r3, #3
    291a:	1cc4      	adds	r4, r0, #3
    291c:	439c      	bics	r4, r3
    291e:	42a0      	cmp	r0, r4
    2920:	d0e0      	beq.n	28e4 <_malloc_r+0x68>
    2922:	1a21      	subs	r1, r4, r0
    2924:	0030      	movs	r0, r6
    2926:	f000 f807 	bl	2938 <_sbrk_r>
    292a:	1c43      	adds	r3, r0, #1
    292c:	d1da      	bne.n	28e4 <_malloc_r+0x68>
    292e:	e7c6      	b.n	28be <_malloc_r+0x42>
    2930:	200000cc 	.word	0x200000cc
    2934:	200000d0 	.word	0x200000d0

00002938 <_sbrk_r>:
    2938:	2300      	movs	r3, #0
    293a:	b570      	push	{r4, r5, r6, lr}
    293c:	4c06      	ldr	r4, [pc, #24]	; (2958 <_sbrk_r+0x20>)
    293e:	0005      	movs	r5, r0
    2940:	0008      	movs	r0, r1
    2942:	6023      	str	r3, [r4, #0]
    2944:	f7ff fa10 	bl	1d68 <_sbrk>
    2948:	1c43      	adds	r3, r0, #1
    294a:	d103      	bne.n	2954 <_sbrk_r+0x1c>
    294c:	6823      	ldr	r3, [r4, #0]
    294e:	2b00      	cmp	r3, #0
    2950:	d000      	beq.n	2954 <_sbrk_r+0x1c>
    2952:	602b      	str	r3, [r5, #0]
    2954:	bd70      	pop	{r4, r5, r6, pc}
    2956:	46c0      	nop			; (mov r8, r8)
    2958:	2000018c 	.word	0x2000018c

0000295c <__sread>:
    295c:	b570      	push	{r4, r5, r6, lr}
    295e:	000c      	movs	r4, r1
    2960:	250e      	movs	r5, #14
    2962:	5f49      	ldrsh	r1, [r1, r5]
    2964:	f000 f8a6 	bl	2ab4 <_read_r>
    2968:	2800      	cmp	r0, #0
    296a:	db03      	blt.n	2974 <__sread+0x18>
    296c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    296e:	181b      	adds	r3, r3, r0
    2970:	6563      	str	r3, [r4, #84]	; 0x54
    2972:	bd70      	pop	{r4, r5, r6, pc}
    2974:	89a3      	ldrh	r3, [r4, #12]
    2976:	4a02      	ldr	r2, [pc, #8]	; (2980 <__sread+0x24>)
    2978:	4013      	ands	r3, r2
    297a:	81a3      	strh	r3, [r4, #12]
    297c:	e7f9      	b.n	2972 <__sread+0x16>
    297e:	46c0      	nop			; (mov r8, r8)
    2980:	ffffefff 	.word	0xffffefff

00002984 <__swrite>:
    2984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2986:	001f      	movs	r7, r3
    2988:	898b      	ldrh	r3, [r1, #12]
    298a:	0005      	movs	r5, r0
    298c:	000c      	movs	r4, r1
    298e:	0016      	movs	r6, r2
    2990:	05db      	lsls	r3, r3, #23
    2992:	d505      	bpl.n	29a0 <__swrite+0x1c>
    2994:	230e      	movs	r3, #14
    2996:	5ec9      	ldrsh	r1, [r1, r3]
    2998:	2200      	movs	r2, #0
    299a:	2302      	movs	r3, #2
    299c:	f000 f874 	bl	2a88 <_lseek_r>
    29a0:	89a3      	ldrh	r3, [r4, #12]
    29a2:	4a05      	ldr	r2, [pc, #20]	; (29b8 <__swrite+0x34>)
    29a4:	0028      	movs	r0, r5
    29a6:	4013      	ands	r3, r2
    29a8:	81a3      	strh	r3, [r4, #12]
    29aa:	0032      	movs	r2, r6
    29ac:	230e      	movs	r3, #14
    29ae:	5ee1      	ldrsh	r1, [r4, r3]
    29b0:	003b      	movs	r3, r7
    29b2:	f000 f81f 	bl	29f4 <_write_r>
    29b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    29b8:	ffffefff 	.word	0xffffefff

000029bc <__sseek>:
    29bc:	b570      	push	{r4, r5, r6, lr}
    29be:	000c      	movs	r4, r1
    29c0:	250e      	movs	r5, #14
    29c2:	5f49      	ldrsh	r1, [r1, r5]
    29c4:	f000 f860 	bl	2a88 <_lseek_r>
    29c8:	89a3      	ldrh	r3, [r4, #12]
    29ca:	1c42      	adds	r2, r0, #1
    29cc:	d103      	bne.n	29d6 <__sseek+0x1a>
    29ce:	4a05      	ldr	r2, [pc, #20]	; (29e4 <__sseek+0x28>)
    29d0:	4013      	ands	r3, r2
    29d2:	81a3      	strh	r3, [r4, #12]
    29d4:	bd70      	pop	{r4, r5, r6, pc}
    29d6:	2280      	movs	r2, #128	; 0x80
    29d8:	0152      	lsls	r2, r2, #5
    29da:	4313      	orrs	r3, r2
    29dc:	81a3      	strh	r3, [r4, #12]
    29de:	6560      	str	r0, [r4, #84]	; 0x54
    29e0:	e7f8      	b.n	29d4 <__sseek+0x18>
    29e2:	46c0      	nop			; (mov r8, r8)
    29e4:	ffffefff 	.word	0xffffefff

000029e8 <__sclose>:
    29e8:	b510      	push	{r4, lr}
    29ea:	230e      	movs	r3, #14
    29ec:	5ec9      	ldrsh	r1, [r1, r3]
    29ee:	f000 f815 	bl	2a1c <_close_r>
    29f2:	bd10      	pop	{r4, pc}

000029f4 <_write_r>:
    29f4:	b570      	push	{r4, r5, r6, lr}
    29f6:	0005      	movs	r5, r0
    29f8:	0008      	movs	r0, r1
    29fa:	0011      	movs	r1, r2
    29fc:	2200      	movs	r2, #0
    29fe:	4c06      	ldr	r4, [pc, #24]	; (2a18 <_write_r+0x24>)
    2a00:	6022      	str	r2, [r4, #0]
    2a02:	001a      	movs	r2, r3
    2a04:	f7fd fd62 	bl	4cc <_write>
    2a08:	1c43      	adds	r3, r0, #1
    2a0a:	d103      	bne.n	2a14 <_write_r+0x20>
    2a0c:	6823      	ldr	r3, [r4, #0]
    2a0e:	2b00      	cmp	r3, #0
    2a10:	d000      	beq.n	2a14 <_write_r+0x20>
    2a12:	602b      	str	r3, [r5, #0]
    2a14:	bd70      	pop	{r4, r5, r6, pc}
    2a16:	46c0      	nop			; (mov r8, r8)
    2a18:	2000018c 	.word	0x2000018c

00002a1c <_close_r>:
    2a1c:	2300      	movs	r3, #0
    2a1e:	b570      	push	{r4, r5, r6, lr}
    2a20:	4c06      	ldr	r4, [pc, #24]	; (2a3c <_close_r+0x20>)
    2a22:	0005      	movs	r5, r0
    2a24:	0008      	movs	r0, r1
    2a26:	6023      	str	r3, [r4, #0]
    2a28:	f7ff f9b0 	bl	1d8c <_close>
    2a2c:	1c43      	adds	r3, r0, #1
    2a2e:	d103      	bne.n	2a38 <_close_r+0x1c>
    2a30:	6823      	ldr	r3, [r4, #0]
    2a32:	2b00      	cmp	r3, #0
    2a34:	d000      	beq.n	2a38 <_close_r+0x1c>
    2a36:	602b      	str	r3, [r5, #0]
    2a38:	bd70      	pop	{r4, r5, r6, pc}
    2a3a:	46c0      	nop			; (mov r8, r8)
    2a3c:	2000018c 	.word	0x2000018c

00002a40 <_fstat_r>:
    2a40:	2300      	movs	r3, #0
    2a42:	b570      	push	{r4, r5, r6, lr}
    2a44:	4c06      	ldr	r4, [pc, #24]	; (2a60 <_fstat_r+0x20>)
    2a46:	0005      	movs	r5, r0
    2a48:	0008      	movs	r0, r1
    2a4a:	0011      	movs	r1, r2
    2a4c:	6023      	str	r3, [r4, #0]
    2a4e:	f7ff f9a0 	bl	1d92 <_fstat>
    2a52:	1c43      	adds	r3, r0, #1
    2a54:	d103      	bne.n	2a5e <_fstat_r+0x1e>
    2a56:	6823      	ldr	r3, [r4, #0]
    2a58:	2b00      	cmp	r3, #0
    2a5a:	d000      	beq.n	2a5e <_fstat_r+0x1e>
    2a5c:	602b      	str	r3, [r5, #0]
    2a5e:	bd70      	pop	{r4, r5, r6, pc}
    2a60:	2000018c 	.word	0x2000018c

00002a64 <_isatty_r>:
    2a64:	2300      	movs	r3, #0
    2a66:	b570      	push	{r4, r5, r6, lr}
    2a68:	4c06      	ldr	r4, [pc, #24]	; (2a84 <_isatty_r+0x20>)
    2a6a:	0005      	movs	r5, r0
    2a6c:	0008      	movs	r0, r1
    2a6e:	6023      	str	r3, [r4, #0]
    2a70:	f7ff f994 	bl	1d9c <_isatty>
    2a74:	1c43      	adds	r3, r0, #1
    2a76:	d103      	bne.n	2a80 <_isatty_r+0x1c>
    2a78:	6823      	ldr	r3, [r4, #0]
    2a7a:	2b00      	cmp	r3, #0
    2a7c:	d000      	beq.n	2a80 <_isatty_r+0x1c>
    2a7e:	602b      	str	r3, [r5, #0]
    2a80:	bd70      	pop	{r4, r5, r6, pc}
    2a82:	46c0      	nop			; (mov r8, r8)
    2a84:	2000018c 	.word	0x2000018c

00002a88 <_lseek_r>:
    2a88:	b570      	push	{r4, r5, r6, lr}
    2a8a:	0005      	movs	r5, r0
    2a8c:	0008      	movs	r0, r1
    2a8e:	0011      	movs	r1, r2
    2a90:	2200      	movs	r2, #0
    2a92:	4c06      	ldr	r4, [pc, #24]	; (2aac <_lseek_r+0x24>)
    2a94:	6022      	str	r2, [r4, #0]
    2a96:	001a      	movs	r2, r3
    2a98:	f7ff f982 	bl	1da0 <_lseek>
    2a9c:	1c43      	adds	r3, r0, #1
    2a9e:	d103      	bne.n	2aa8 <_lseek_r+0x20>
    2aa0:	6823      	ldr	r3, [r4, #0]
    2aa2:	2b00      	cmp	r3, #0
    2aa4:	d000      	beq.n	2aa8 <_lseek_r+0x20>
    2aa6:	602b      	str	r3, [r5, #0]
    2aa8:	bd70      	pop	{r4, r5, r6, pc}
    2aaa:	46c0      	nop			; (mov r8, r8)
    2aac:	2000018c 	.word	0x2000018c

00002ab0 <__malloc_lock>:
    2ab0:	4770      	bx	lr

00002ab2 <__malloc_unlock>:
    2ab2:	4770      	bx	lr

00002ab4 <_read_r>:
    2ab4:	b570      	push	{r4, r5, r6, lr}
    2ab6:	0005      	movs	r5, r0
    2ab8:	0008      	movs	r0, r1
    2aba:	0011      	movs	r1, r2
    2abc:	2200      	movs	r2, #0
    2abe:	4c06      	ldr	r4, [pc, #24]	; (2ad8 <_read_r+0x24>)
    2ac0:	6022      	str	r2, [r4, #0]
    2ac2:	001a      	movs	r2, r3
    2ac4:	f7fd fce0 	bl	488 <_read>
    2ac8:	1c43      	adds	r3, r0, #1
    2aca:	d103      	bne.n	2ad4 <_read_r+0x20>
    2acc:	6823      	ldr	r3, [r4, #0]
    2ace:	2b00      	cmp	r3, #0
    2ad0:	d000      	beq.n	2ad4 <_read_r+0x20>
    2ad2:	602b      	str	r3, [r5, #0]
    2ad4:	bd70      	pop	{r4, r5, r6, pc}
    2ad6:	46c0      	nop			; (mov r8, r8)
    2ad8:	2000018c 	.word	0x2000018c
    2adc:	42000800 	.word	0x42000800
    2ae0:	42000c00 	.word	0x42000c00
    2ae4:	42001000 	.word	0x42001000
    2ae8:	42001400 	.word	0x42001400
    2aec:	42001800 	.word	0x42001800
    2af0:	42001c00 	.word	0x42001c00

00002af4 <_tcc_apbcmasks>:
    2af4:	00000100 00000200 00000400              ............

00002b00 <_tcc_cc_nums>:
    2b00:	00020204                                ....

00002b04 <_tcc_gclk_ids>:
    2b04:	001b1a1a                                ....

00002b08 <_tcc_maxs>:
    2b08:	00ffffff 00ffffff 0000ffff              ............

00002b14 <_tcc_ow_nums>:
    2b14:	00020408                                ....

00002b18 <_tcc_intflag>:
    2b18:	00000001 00000002 00000004 00000008     ................
    2b28:	00001000 00002000 00004000 00008000     ..... ...@......
    2b38:	00010000 00020000 00040000 00080000     ................
    2b48:	000016f6 000016f2 000016f2 00001754     ............T...
    2b58:	00001754 0000170a 000016fc 00001710     T...............
    2b68:	00001742 000017dc 000017bc 000017bc     B...............
    2b78:	00001848 000017ce 000017ea 000017c0     H...............
    2b88:	000017f8 00001838 6b636162 646f6e20     ....8...back nod
    2b98:	65732065 20707574 706d6f63 6574656c     e setup complete
    2ba8:	00000000                                ....

00002bac <_global_impure_ptr>:
    2bac:	20000010                                ... 

00002bb0 <__sf_fake_stderr>:
	...

00002bd0 <__sf_fake_stdin>:
	...

00002bf0 <__sf_fake_stdout>:
	...

00002c10 <_init>:
    2c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c12:	46c0      	nop			; (mov r8, r8)
    2c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2c16:	bc08      	pop	{r3}
    2c18:	469e      	mov	lr, r3
    2c1a:	4770      	bx	lr

00002c1c <__init_array_start>:
    2c1c:	000000dd 	.word	0x000000dd

00002c20 <_fini>:
    2c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c22:	46c0      	nop			; (mov r8, r8)
    2c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2c26:	bc08      	pop	{r3}
    2c28:	469e      	mov	lr, r3
    2c2a:	4770      	bx	lr

00002c2c <__fini_array_start>:
    2c2c:	000000b5 	.word	0x000000b5
