# MISP32_processor
A 5-stage pipelined MIPS32 processor implemented in Verilog, supporting R-type, I-type, load/store, branch, and HALT instructions. Includes register file, memory, branching logic, and realistic stage delays. Based on the NPTEL "Hardware Modeling Using Verilog" course.
