{"related:I72Vngajr3UJ:scholar.google.com/&scioq=vlsi+design&hl=en&as_sdt=0,5":[{"title":"Integrated complementary mos-type transistor structure and method of making same","url":"https://patents.google.com/patent/US3440503A/en","authors":["RC Gallagher","RC Gallagher IF Barditch"],"year":1969,"numCitations":12,"pdf":"https://patentimages.storage.googleapis.com/07/d8/c6/4e75f3bddcb45c/US3440503.pdf","citationUrl":"http://scholar.google.com/scholar?cites=8480175872187677987&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:I72Vngajr3UJ:scholar.google.com/&scioq=vlsi+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8480175872187677987&hl=en&as_sdt=0,5&scioq=vlsi+design","publication":"Google Patents","p":1,"exp":1596906118277},{"title":"Integrated complementary mos type transistor structure and method of making same","url":"https://patents.google.com/patent/US3447046A/en","authors":["JR Cricchi","JR Cricchi MH White","JR Cricchi MH White RM Mclouski"],"year":1969,"numCitations":13,"pdf":"https://patentimages.storage.googleapis.com/f3/f4/80/4ada587e8679fd/US3447046.pdf","citationUrl":"http://scholar.google.com/scholar?cites=112659517663263880&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:iLziAjw_kAEJ:scholar.google.com/&scioq=vlsi+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=112659517663263880&hl=en&as_sdt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Isolation technique for integrated circuits","url":"https://patents.google.com/patent/US3481801A/en","authors":["F Hugle"],"year":1969,"numCitations":16,"pdf":"https://patentimages.storage.googleapis.com/d5/eb/89/8a49f6cd7ffd46/US3481801.pdf","citationUrl":"http://scholar.google.com/scholar?cites=307266721558901966&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:zjTRjXShQwQJ:scholar.google.com/&scioq=vlsi+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=307266721558901966&hl=en&as_sdt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Integrated circuits using heavily doped surface region to prevent channels and methods for making","url":"https://patents.google.com/patent/US3456169A/en","authors":["T Klein"],"year":1969,"numCitations":18,"pdf":"https://patentimages.storage.googleapis.com/07/68/23/afcc3ea4d4a1ea/US3456169.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4167944092249186558&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:_mAzthGD1zkJ:scholar.google.com/&scioq=vlsi+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4167944092249186558&hl=en&as_sdt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Semiconductor device with internal channel stopper","url":"https://patents.google.com/patent/US3748545A/en","authors":["J Beale"],"year":1973,"numCitations":19,"pdf":"https://patentimages.storage.googleapis.com/a9/d1/86/42ee7e5075370b/US3748545.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12669153207509270434&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:oj-X2rff0a8J:scholar.google.com/&scioq=vlsi+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12669153207509270434&hl=en&as_sdt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Complementary field-effect transistors on common substrate by multiple epitaxy techniques","url":"https://patents.google.com/patent/US3518509A/en","authors":["R Cullis"],"year":1970,"numCitations":19,"pdf":"https://patentimages.storage.googleapis.com/25/d9/a3/93b3aced499842/US3518509.pdf","citationUrl":"http://scholar.google.com/scholar?cites=9939250385326173380&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:xOwHp5BP74kJ:scholar.google.com/&scioq=vlsi+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9939250385326173380&hl=en&as_sdt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Method of making field effect transistor device","url":"https://patents.google.com/patent/US3340598A/en","authors":["OW Hatcher"],"year":1967,"numCitations":16,"pdf":"https://patentimages.storage.googleapis.com/4d/7b/51/17dcebd97c56ae/US3340598.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11104612390051784546&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:YidwTSKCG5oJ:scholar.google.com/&scioq=vlsi+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11104612390051784546&hl=en&as_sdt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Principles of CMOS VLSI design: a systems perspective","url":"https://ui.adsabs.harvard.edu/abs/1985STIA...8547028W/abstract","authors":["NHE Weste","NHE Weste K Eshraghian"],"year":1985,"numCitations":5315,"citationUrl":"http://scholar.google.com/scholar?cites=1473406799329063607&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:t3Knc62XchQJ:scholar.google.com/&scioq=vlsi+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1473406799329063607&hl=en&as_sdt=0,5&scioq=vlsi+design","publication":"ui.adsabs.harvard.edu"},{"title":"CMOS logic array layout","url":"https://patents.google.com/patent/US4965651A/en","authors":["K Wagner"],"year":1990,"numCitations":42,"pdf":"https://patentimages.storage.googleapis.com/28/73/29/e1393d64839620/US4965651.pdf","citationUrl":"http://scholar.google.com/scholar?cites=17094752134345496029&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:3ZUDi37CPO0J:scholar.google.com/&scioq=vlsi+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17094752134345496029&hl=en&as_sdt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Insulated gate-field-effect transistor","url":"https://patents.google.com/patent/US3886583A/en","authors":["RC Wang"],"year":1975,"numCitations":12,"pdf":"https://patentimages.storage.googleapis.com/20/f1/dd/6cdcdeb7f09e6d/US3886583.pdf","citationUrl":"http://scholar.google.com/scholar?cites=16768566587395893669&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:pWk3snfqtegJ:scholar.google.com/&scioq=vlsi+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16768566587395893669&hl=en&as_sdt=0,5&scioq=vlsi+design","publication":"Google Patents"}]}