library ieee;
use ieee.std_logic_1164.all;

entity Exemplo1 is
	port(sw : in std_logic_vector(0 to 1);
		  ledr : out std_logic_vector(0 to 0));
end Exemplo1;

architecture logica of Exemplo1 is
begin
	ledr(0) <= sw(0) and sw(1);
end logica;
