
==============================================================================
XRT Build Version: 2.3.1301
       Build Date: 2019-10-25 03:04:42
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2.1) on Thu Dec  5 04:48:12 MST 2019
   Version:                2.3.1301
   Kernels:                jacobi2d_kernel
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          da03c3de-4a55-49de-8573-f3ea22749396
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   xdma
   Version:                201830.2
   Generated Version:      Vivado 2018.3 (SW Build: 2576915)
   Created:                Thu Jun 27 12:02:52 2019
   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.0
   Board Part:             xilinx.com:au250:part0:1.0
   Platform VBNV:          xilinx_u250_xdma_201830_2
   Static UUID:            6d0cbc7c-2f18-47c6-8877-51e729503014
   Feature ROM TimeStamp:  1561656294

Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 274 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: jacobi2d_kernel

Definition
----------
   Signature: jacobi2d_kernel (ap_uint<512>* var_output_0_0, ap_uint<512>* var_input_0_0, int64_t coalesced_data_num, int64_t tile_data_num, int32_t tile_num_dim_0, int32_t input_size_dim_0, int32_t input_size_dim_1)

Ports
-----
   Port:          m_axi_var_output_0_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_var_input_0_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        jacobi2d_kernel
   Base Address: 0x1800000

   Argument:          var_output_0_0
   Register Offset:   0x10
   Port:              m_axi_var_output_0_0
   Memory:            bank3 (MEM_DDR4)

   Argument:          var_input_0_0
   Register Offset:   0x1c
   Port:              m_axi_var_input_0_0
   Memory:            bank0 (MEM_DDR4)

   Argument:          coalesced_data_num
   Register Offset:   0x28
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          tile_data_num
   Register Offset:   0x34
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          tile_num_dim_0
   Register Offset:   0x40
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          input_size_dim_0
   Register Offset:   0x48
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          input_size_dim_1
   Register Offset:   0x50
   Port:              s_axi_control
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2.1 - Thu Dec  5 04:48:12 MST 2019 (SW BUILD: 2729669)
   Command Line:  v++ --link --output /home/users/veronica.grosso/AutoBridge/benchmarks/Stencil/1PE/vitis_run/jacobi2d_kernel_xilinx_u250_xdma_201830_2.xclbin --kernel jacobi2d_kernel --platform xilinx_u250_xdma_201830_2 --target hw --report_level 2 --temp_dir /home/users/veronica.grosso/AutoBridge/benchmarks/Stencil/1PE/vitis_run/jacobi2d_kernel_xilinx_u250_xdma_201830_2.temp --optimize 3 --connectivity.nk jacobi2d_kernel:1:jacobi2d_kernel --max_memory_ports jacobi2d_kernel --save-temps /home/users/veronica.grosso/AutoBridge/benchmarks/Stencil/1PE/soda_jacobi2d_iter1.xo --connectivity.sp jacobi2d_kernel.var_input_0_0:DDR[0] --connectivity.sp jacobi2d_kernel.var_output_0_0:DDR[3] --kernel_frequency 300 --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Default --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/AutoBridge/benchmarks/Stencil/1PE/constraint_ref.tcl 
   Options:       --link
                  --output /home/users/veronica.grosso/AutoBridge/benchmarks/Stencil/1PE/vitis_run/jacobi2d_kernel_xilinx_u250_xdma_201830_2.xclbin
                  --kernel jacobi2d_kernel
                  --platform xilinx_u250_xdma_201830_2
                  --target hw
                  --report_level 2
                  --temp_dir /home/users/veronica.grosso/AutoBridge/benchmarks/Stencil/1PE/vitis_run/jacobi2d_kernel_xilinx_u250_xdma_201830_2.temp
                  --optimize 3
                  --connectivity.nk jacobi2d_kernel:1:jacobi2d_kernel
                  --max_memory_ports jacobi2d_kernel
                  --save-temps /home/users/veronica.grosso/AutoBridge/benchmarks/Stencil/1PE/soda_jacobi2d_iter1.xo
                  --connectivity.sp jacobi2d_kernel.var_input_0_0:DDR[0]
                  --connectivity.sp jacobi2d_kernel.var_output_0_0:DDR[3]
                  --kernel_frequency 300
                  --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Default
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/AutoBridge/benchmarks/Stencil/1PE/constraint_ref.tcl 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
