# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 19 2024 22:47:02

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 40.44 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 47.31 MHz  | Target: 48.01 MHz  | 
Clock: clki     | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            58602       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        20830            -997        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_app        20840            5437        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_usb        20830            -308        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port               Setup Times  Clock Reference:Phase  
---------  -----------------------  -----------  ---------------------  
usb_dn:in  u_gb/GLOBALBUFFEROUTPUT  4073         clk_usb:R              
usb_dp:in  u_gb/GLOBALBUFFEROUTPUT  3569         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port               Clock to Out  Clock Reference:Phase  
----------  -----------------------  ------------  ---------------------  
usb_dn:out  u_gb/GLOBALBUFFEROUTPUT  17098         clk_usb:R              
usb_dp:out  u_gb/GLOBALBUFFEROUTPUT  17098         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port               Hold Times  Clock Reference:Phase  
---------  -----------------------  ----------  ---------------------  
usb_dn:in  u_gb/GLOBALBUFFEROUTPUT  -2473       clk_usb:R              
usb_dp:in  u_gb/GLOBALBUFFEROUTPUT  -2473       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port               Minimum Clock to Out  Clock Reference:Phase  
----------  -----------------------  --------------------  ---------------------  
usb_dn:out  u_gb/GLOBALBUFFEROUTPUT  11583                 clk_usb:R              
usb_dp:out  u_gb/GLOBALBUFFEROUTPUT  13357                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 40.44 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.out_data_q_5_LC_13_20_5/lcout
Path End         : u_app.mem_addr_q_6_LC_20_19_1/in1
Capture Clock    : u_app.mem_addr_q_6_LC_20_19_1/clk
Setup Constraint : 83330p
Path slack       : 58602p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5086
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             87356

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5086
+ Clock To Q                               1391
+ Data Path Delay                         22277
---------------------------------------   ----- 
End-of-path arrival time (ps)             28754
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_29_7/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__15219/I                                       Odrv4                          0                 0  RISE       1
I__15219/O                                       Odrv4                        596               596  RISE       1
I__15221/I                                       LocalMux                       0               596  RISE       1
I__15221/O                                       LocalMux                    1099              1695  RISE       1
I__15222/I                                       IoInMux                        0              1695  RISE       1
I__15222/O                                       IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     170
I__16468/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__16468/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__16469/I                                       GlobalMux                      0              3947  RISE       1
I__16469/O                                       GlobalMux                    252              4199  RISE       1
I__16520/I                                       ClkMux                         0              4199  RISE       1
I__16520/O                                       ClkMux                       887              5086  RISE       1
u_app.out_data_q_5_LC_13_20_5/clk                LogicCell40_SEQ_MODE_1000      0              5086  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.out_data_q_5_LC_13_20_5/lcout           LogicCell40_SEQ_MODE_1000   1391              6477  58602  RISE      18
I__15420/I                                    LocalMux                       0              6477  58602  RISE       1
I__15420/O                                    LocalMux                    1099              7576  58602  RISE       1
I__15424/I                                    InMux                          0              7576  58602  RISE       1
I__15424/O                                    InMux                        662              8238  58602  RISE       1
u_app.out_data_q_RNIV0MG_6_LC_14_19_7/in0     LogicCell40_SEQ_MODE_0000      0              8238  58602  RISE       1
u_app.out_data_q_RNIV0MG_6_LC_14_19_7/lcout   LogicCell40_SEQ_MODE_0000   1245              9483  58602  RISE       1
I__8696/I                                     LocalMux                       0              9483  58602  RISE       1
I__8696/O                                     LocalMux                    1099             10582  58602  RISE       1
I__8697/I                                     InMux                          0             10582  58602  RISE       1
I__8697/O                                     InMux                        662             11245  58602  RISE       1
u_app.out_data_q_RNISVB11_7_LC_14_19_6/in3    LogicCell40_SEQ_MODE_0000      0             11245  58602  RISE       1
u_app.out_data_q_RNISVB11_7_LC_14_19_6/lcout  LogicCell40_SEQ_MODE_0000    861             12106  58602  RISE       2
I__12694/I                                    Odrv12                         0             12106  58602  RISE       1
I__12694/O                                    Odrv12                      1073             13178  58602  RISE       1
I__12696/I                                    LocalMux                       0             13178  58602  RISE       1
I__12696/O                                    LocalMux                    1099             14278  58602  RISE       1
I__12698/I                                    InMux                          0             14278  58602  RISE       1
I__12698/O                                    InMux                        662             14940  58602  RISE       1
u_app.out_valid_q_RNIPJR13_LC_17_19_2/in0     LogicCell40_SEQ_MODE_0000      0             14940  58602  RISE       1
u_app.out_valid_q_RNIPJR13_LC_17_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             16185  58602  RISE       6
I__15488/I                                    Odrv4                          0             16185  58602  RISE       1
I__15488/O                                    Odrv4                        596             16781  58602  RISE       1
I__15491/I                                    Span4Mux_v                     0             16781  58602  RISE       1
I__15491/O                                    Span4Mux_v                   596             17377  58602  RISE       1
I__15497/I                                    LocalMux                       0             17377  58602  RISE       1
I__15497/O                                    LocalMux                    1099             18476  58602  RISE       1
I__15499/I                                    InMux                          0             18476  58602  RISE       1
I__15499/O                                    InMux                        662             19138  58602  RISE       1
u_app.state_q_RNIK0GQ4_1_LC_20_17_4/in3       LogicCell40_SEQ_MODE_0000      0             19138  58602  RISE       1
u_app.state_q_RNIK0GQ4_1_LC_20_17_4/lcout     LogicCell40_SEQ_MODE_0000    861             19999  58602  RISE       3
I__16942/I                                    LocalMux                       0             19999  58602  RISE       1
I__16942/O                                    LocalMux                    1099             21099  58602  RISE       1
I__16945/I                                    InMux                          0             21099  58602  RISE       1
I__16945/O                                    InMux                        662             21761  58602  RISE       1
I__16948/I                                    CascadeMux                     0             21761  58602  RISE       1
I__16948/O                                    CascadeMux                     0             21761  58602  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_21_17_0/in2       LogicCell40_SEQ_MODE_0000      0             21761  58602  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_21_17_0/carryout  LogicCell40_SEQ_MODE_0000    609             22370  58602  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_21_17_1/carryin   LogicCell40_SEQ_MODE_0000      0             22370  58602  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_21_17_1/carryout  LogicCell40_SEQ_MODE_0000    278             22648  58602  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_21_17_2/carryin   LogicCell40_SEQ_MODE_0000      0             22648  58602  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_21_17_2/carryout  LogicCell40_SEQ_MODE_0000    278             22926  58602  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_21_17_3/carryin   LogicCell40_SEQ_MODE_0000      0             22926  58602  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_21_17_3/carryout  LogicCell40_SEQ_MODE_0000    278             23204  58602  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_21_17_4/carryin   LogicCell40_SEQ_MODE_0000      0             23204  58602  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_21_17_4/carryout  LogicCell40_SEQ_MODE_0000    278             23483  58602  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_21_17_5/carryin   LogicCell40_SEQ_MODE_0000      0             23483  58602  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_21_17_5/carryout  LogicCell40_SEQ_MODE_0000    278             23761  58602  RISE       2
I__16078/I                                    InMux                          0             23761  58602  RISE       1
I__16078/O                                    InMux                        662             24423  58602  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_21_17_6/in3       LogicCell40_SEQ_MODE_0000      0             24423  58602  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_21_17_6/lcout     LogicCell40_SEQ_MODE_0000    861             25284  58602  RISE       1
I__16079/I                                    Odrv4                          0             25284  58602  RISE       1
I__16079/O                                    Odrv4                        596             25880  58602  RISE       1
I__16080/I                                    Span4Mux_h                     0             25880  58602  RISE       1
I__16080/O                                    Span4Mux_h                   517             26396  58602  RISE       1
I__16081/I                                    Span4Mux_v                     0             26396  58602  RISE       1
I__16081/O                                    Span4Mux_v                   596             26992  58602  RISE       1
I__16082/I                                    LocalMux                       0             26992  58602  RISE       1
I__16082/O                                    LocalMux                    1099             28092  58602  RISE       1
I__16083/I                                    InMux                          0             28092  58602  RISE       1
I__16083/O                                    InMux                        662             28754  58602  RISE       1
u_app.mem_addr_q_6_LC_20_19_1/in1             LogicCell40_SEQ_MODE_1000      0             28754  58602  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_29_7/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__15219/I                                       Odrv4                          0                 0  RISE       1
I__15219/O                                       Odrv4                        596               596  RISE       1
I__15221/I                                       LocalMux                       0               596  RISE       1
I__15221/O                                       LocalMux                    1099              1695  RISE       1
I__15222/I                                       IoInMux                        0              1695  RISE       1
I__15222/O                                       IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     170
I__16468/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__16468/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__16469/I                                       GlobalMux                      0              3947  RISE       1
I__16469/O                                       GlobalMux                    252              4199  RISE       1
I__16493/I                                       ClkMux                         0              4199  RISE       1
I__16493/O                                       ClkMux                       887              5086  RISE       1
u_app.mem_addr_q_6_LC_20_19_1/clk                LogicCell40_SEQ_MODE_1000      0              5086  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 47.31 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.rx_err_qq_LC_11_14_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_10_18_5/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_10_18_5/clk
Setup Constraint : 20830p
Path slack       : -308p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         19019
---------------------------------------   ----- 
End-of-path arrival time (ps)             21549
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                            ICE_GB                         0                 0  RISE     433
I__15060/I                                         gio2CtrlBuf                    0                 0  RISE       1
I__15060/O                                         gio2CtrlBuf                    0                 0  RISE       1
I__15061/I                                         GlobalMux                      0                 0  RISE       1
I__15061/O                                         GlobalMux                    252               252  RISE       1
I__15129/I                                         ClkMux                         0               252  RISE       1
I__15129/O                                         ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_err_qq_LC_11_14_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.rx_err_qq_LC_11_14_1/lcout                                       LogicCell40_SEQ_MODE_1000   1391              2530   -308  RISE      35
I__13125/I                                                                                LocalMux                       0              2530   -308  RISE       1
I__13125/O                                                                                LocalMux                    1099              3629   -308  RISE       1
I__13134/I                                                                                InMux                          0              3629   -308  RISE       1
I__13134/O                                                                                InMux                        662              4291   -308  RISE       1
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNI4IF11_1_LC_11_15_4/in1                             LogicCell40_SEQ_MODE_0000      0              4291   -308  RISE       1
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNI4IF11_1_LC_11_15_4/lcout                           LogicCell40_SEQ_MODE_0000   1179              5470   -308  RISE       4
I__5567/I                                                                                 Odrv12                         0              5470   -308  RISE       1
I__5567/O                                                                                 Odrv12                      1073              6543   -308  RISE       1
I__5569/I                                                                                 LocalMux                       0              6543   -308  RISE       1
I__5569/O                                                                                 LocalMux                    1099              7642   -308  RISE       1
I__5572/I                                                                                 InMux                          0              7642   -308  RISE       1
I__5572/O                                                                                 InMux                        662              8304   -308  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIP9H81_9_LC_11_19_4/in3                                     LogicCell40_SEQ_MODE_0000      0              8304   -308  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIP9H81_9_LC_11_19_4/lcout                                   LogicCell40_SEQ_MODE_0000    861              9165   -308  RISE       3
I__5451/I                                                                                 LocalMux                       0              9165   -308  RISE       1
I__5451/O                                                                                 LocalMux                    1099             10265   -308  RISE       1
I__5453/I                                                                                 InMux                          0             10265   -308  RISE       1
I__5453/O                                                                                 InMux                        662             10927   -308  RISE       1
u_usb_cdc.u_sie.in_req_q_RNIFE6O1_LC_11_19_2/in3                                          LogicCell40_SEQ_MODE_0000      0             10927   -308  RISE       1
u_usb_cdc.u_sie.in_req_q_RNIFE6O1_LC_11_19_2/lcout                                        LogicCell40_SEQ_MODE_0000    861             11788   -308  RISE       1
I__5467/I                                                                                 LocalMux                       0             11788   -308  RISE       1
I__5467/O                                                                                 LocalMux                    1099             12887   -308  RISE       1
I__5468/I                                                                                 InMux                          0             12887   -308  RISE       1
I__5468/O                                                                                 InMux                        662             13549   -308  RISE       1
u_usb_cdc.u_sie.in_req_q_RNIG5HNS_LC_10_19_3/in3                                          LogicCell40_SEQ_MODE_0000      0             13549   -308  RISE       1
u_usb_cdc.u_sie.in_req_q_RNIG5HNS_LC_10_19_3/ltout                                        LogicCell40_SEQ_MODE_0000    609             14158   -308  FALL       1
I__4348/I                                                                                 CascadeMux                     0             14158   -308  FALL       1
I__4348/O                                                                                 CascadeMux                     0             14158   -308  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNIN5SQ_LC_10_19_4/in2    LogicCell40_SEQ_MODE_0000      0             14158   -308  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNIN5SQ_LC_10_19_4/lcout  LogicCell40_SEQ_MODE_0000   1179             15337   -308  RISE       3
I__5430/I                                                                                 LocalMux                       0             15337   -308  RISE       1
I__5430/O                                                                                 LocalMux                    1099             16436   -308  RISE       1
I__5433/I                                                                                 InMux                          0             16436   -308  RISE       1
I__5433/O                                                                                 InMux                        662             17099   -308  RISE       1
I__5436/I                                                                                 CascadeMux                     0             17099   -308  RISE       1
I__5436/O                                                                                 CascadeMux                     0             17099   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_0_LC_11_18_0/in2        LogicCell40_SEQ_MODE_0000      0             17099   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_0_LC_11_18_0/carryout   LogicCell40_SEQ_MODE_0000    609             17708   -308  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_1_LC_11_18_1/carryin    LogicCell40_SEQ_MODE_0000      0             17708   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_1_LC_11_18_1/carryout   LogicCell40_SEQ_MODE_0000    278             17986   -308  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_2_LC_11_18_2/carryin    LogicCell40_SEQ_MODE_0000      0             17986   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_2_LC_11_18_2/carryout   LogicCell40_SEQ_MODE_0000    278             18264   -308  RISE       1
I__5421/I                                                                                 InMux                          0             18264   -308  RISE       1
I__5421/O                                                                                 InMux                        662             18926   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_3_LC_11_18_3/in3        LogicCell40_SEQ_MODE_0000      0             18926   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_3_LC_11_18_3/lcout      LogicCell40_SEQ_MODE_0000    861             19787   -308  RISE       1
I__5419/I                                                                                 LocalMux                       0             19787   -308  RISE       1
I__5419/O                                                                                 LocalMux                    1099             20887   -308  RISE       1
I__5420/I                                                                                 InMux                          0             20887   -308  RISE       1
I__5420/O                                                                                 InMux                        662             21549   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_10_18_5/in3              LogicCell40_SEQ_MODE_1010      0             21549   -308  RISE       1

Capture Clock Path
pin name                                                                      model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                                       ICE_GB                         0                 0  RISE     433
I__15060/I                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__15060/O                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__15061/I                                                                    GlobalMux                      0                 0  RISE       1
I__15061/O                                                                    GlobalMux                    252               252  RISE       1
I__15165/I                                                                    ClkMux                         0               252  RISE       1
I__15165/O                                                                    ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_10_18_5/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.rx_err_qq_LC_11_14_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_10_18_5/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_10_18_5/clk
Setup Constraint : 20830p
Path slack       : -308p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         19019
---------------------------------------   ----- 
End-of-path arrival time (ps)             21549
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                            ICE_GB                         0                 0  RISE     433
I__15060/I                                         gio2CtrlBuf                    0                 0  RISE       1
I__15060/O                                         gio2CtrlBuf                    0                 0  RISE       1
I__15061/I                                         GlobalMux                      0                 0  RISE       1
I__15061/O                                         GlobalMux                    252               252  RISE       1
I__15129/I                                         ClkMux                         0               252  RISE       1
I__15129/O                                         ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_err_qq_LC_11_14_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.rx_err_qq_LC_11_14_1/lcout                                       LogicCell40_SEQ_MODE_1000   1391              2530   -308  RISE      35
I__13125/I                                                                                LocalMux                       0              2530   -308  RISE       1
I__13125/O                                                                                LocalMux                    1099              3629   -308  RISE       1
I__13134/I                                                                                InMux                          0              3629   -308  RISE       1
I__13134/O                                                                                InMux                        662              4291   -308  RISE       1
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNI4IF11_1_LC_11_15_4/in1                             LogicCell40_SEQ_MODE_0000      0              4291   -308  RISE       1
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNI4IF11_1_LC_11_15_4/lcout                           LogicCell40_SEQ_MODE_0000   1179              5470   -308  RISE       4
I__5567/I                                                                                 Odrv12                         0              5470   -308  RISE       1
I__5567/O                                                                                 Odrv12                      1073              6543   -308  RISE       1
I__5569/I                                                                                 LocalMux                       0              6543   -308  RISE       1
I__5569/O                                                                                 LocalMux                    1099              7642   -308  RISE       1
I__5572/I                                                                                 InMux                          0              7642   -308  RISE       1
I__5572/O                                                                                 InMux                        662              8304   -308  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIP9H81_9_LC_11_19_4/in3                                     LogicCell40_SEQ_MODE_0000      0              8304   -308  RISE       1
u_usb_cdc.u_sie.phy_state_q_RNIP9H81_9_LC_11_19_4/lcout                                   LogicCell40_SEQ_MODE_0000    861              9165   -308  RISE       3
I__5451/I                                                                                 LocalMux                       0              9165   -308  RISE       1
I__5451/O                                                                                 LocalMux                    1099             10265   -308  RISE       1
I__5453/I                                                                                 InMux                          0             10265   -308  RISE       1
I__5453/O                                                                                 InMux                        662             10927   -308  RISE       1
u_usb_cdc.u_sie.in_req_q_RNIFE6O1_LC_11_19_2/in3                                          LogicCell40_SEQ_MODE_0000      0             10927   -308  RISE       1
u_usb_cdc.u_sie.in_req_q_RNIFE6O1_LC_11_19_2/lcout                                        LogicCell40_SEQ_MODE_0000    861             11788   -308  RISE       1
I__5467/I                                                                                 LocalMux                       0             11788   -308  RISE       1
I__5467/O                                                                                 LocalMux                    1099             12887   -308  RISE       1
I__5468/I                                                                                 InMux                          0             12887   -308  RISE       1
I__5468/O                                                                                 InMux                        662             13549   -308  RISE       1
u_usb_cdc.u_sie.in_req_q_RNIG5HNS_LC_10_19_3/in3                                          LogicCell40_SEQ_MODE_0000      0             13549   -308  RISE       1
u_usb_cdc.u_sie.in_req_q_RNIG5HNS_LC_10_19_3/ltout                                        LogicCell40_SEQ_MODE_0000    609             14158   -308  FALL       1
I__4348/I                                                                                 CascadeMux                     0             14158   -308  FALL       1
I__4348/O                                                                                 CascadeMux                     0             14158   -308  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNIN5SQ_LC_10_19_4/in2    LogicCell40_SEQ_MODE_0000      0             14158   -308  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_ready_i_keep_RNIN5SQ_LC_10_19_4/lcout  LogicCell40_SEQ_MODE_0000   1179             15337   -308  RISE       3
I__5430/I                                                                                 LocalMux                       0             15337   -308  RISE       1
I__5430/O                                                                                 LocalMux                    1099             16436   -308  RISE       1
I__5433/I                                                                                 InMux                          0             16436   -308  RISE       1
I__5433/O                                                                                 InMux                        662             17099   -308  RISE       1
I__5436/I                                                                                 CascadeMux                     0             17099   -308  RISE       1
I__5436/O                                                                                 CascadeMux                     0             17099   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_0_LC_11_18_0/in2        LogicCell40_SEQ_MODE_0000      0             17099   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_0_LC_11_18_0/carryout   LogicCell40_SEQ_MODE_0000    609             17708   -308  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_1_LC_11_18_1/carryin    LogicCell40_SEQ_MODE_0000      0             17708   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_1_LC_11_18_1/carryout   LogicCell40_SEQ_MODE_0000    278             17986   -308  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_2_LC_11_18_2/carryin    LogicCell40_SEQ_MODE_0000      0             17986   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_2_LC_11_18_2/carryout   LogicCell40_SEQ_MODE_0000    278             18264   -308  RISE       1
I__5421/I                                                                                 InMux                          0             18264   -308  RISE       1
I__5421/O                                                                                 InMux                        662             18926   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_3_LC_11_18_3/in3        LogicCell40_SEQ_MODE_0000      0             18926   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_RNO_0_3_LC_11_18_3/lcout      LogicCell40_SEQ_MODE_0000    861             19787   -308  RISE       1
I__5419/I                                                                                 LocalMux                       0             19787   -308  RISE       1
I__5419/O                                                                                 LocalMux                    1099             20887   -308  RISE       1
I__5420/I                                                                                 InMux                          0             20887   -308  RISE       1
I__5420/O                                                                                 InMux                        662             21549   -308  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_10_18_5/in3              LogicCell40_SEQ_MODE_1010      0             21549   -308  RISE       1

Capture Clock Path
pin name                                                                      model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                                       ICE_GB                         0                 0  RISE     433
I__15060/I                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__15060/O                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__15061/I                                                                    GlobalMux                      0                 0  RISE       1
I__15061/O                                                                    GlobalMux                    252               252  RISE       1
I__15165/I                                                                    ClkMux                         0               252  RISE       1
I__15165/O                                                                    ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.in_first_qq_3_LC_10_18_5/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_ready_q_LC_12_18_5/lcout
Path End         : u_app.mem_addr_q_6_LC_20_19_1/in1
Capture Clock    : u_app.mem_addr_q_6_LC_20_19_1/clk
Setup Constraint : 20840p
Path slack       : 5436p

Capture Clock Arrival Time (clk_app:R#2)   20840
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5086
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             24866

Launch Clock Arrival Time (clk_usb:R#4)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         16900
---------------------------------------   ----- 
End-of-path arrival time (ps)             19430
 
Launch Clock Path
pin name                                                                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                                                              ICE_GB                         0                 0  RISE     433
I__15060/I                                                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15060/O                                                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15061/I                                                                                           GlobalMux                      0                 0  RISE       1
I__15061/O                                                                                           GlobalMux                    252               252  RISE       1
I__15150/I                                                                                           ClkMux                         0               252  RISE       1
I__15150/O                                                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_ready_q_LC_12_18_5/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_ready_q_LC_12_18_5/lcout  LogicCell40_SEQ_MODE_1010   1391              2530   5437  RISE       4
I__12651/I                                                                                             Odrv4                          0              2530   5437  RISE       1
I__12651/O                                                                                             Odrv4                        596              3126   5437  RISE       1
I__12654/I                                                                                             Span4Mux_h                     0              3126   5437  RISE       1
I__12654/O                                                                                             Span4Mux_h                   517              3642   5437  RISE       1
I__12658/I                                                                                             Span4Mux_v                     0              3642   5437  RISE       1
I__12658/O                                                                                             Span4Mux_v                   596              4238   5437  RISE       1
I__12661/I                                                                                             LocalMux                       0              4238   5437  RISE       1
I__12661/O                                                                                             LocalMux                    1099              5338   5437  RISE       1
I__12664/I                                                                                             InMux                          0              5338   5437  RISE       1
I__12664/O                                                                                             InMux                        662              6000   5437  RISE       1
u_app.out_valid_q_RNIPJR13_LC_17_19_2/in3                                                              LogicCell40_SEQ_MODE_0000      0              6000   5437  RISE       1
u_app.out_valid_q_RNIPJR13_LC_17_19_2/lcout                                                            LogicCell40_SEQ_MODE_0000    861              6861   5437  RISE       6
I__15488/I                                                                                             Odrv4                          0              6861   5437  RISE       1
I__15488/O                                                                                             Odrv4                        596              7457   5437  RISE       1
I__15491/I                                                                                             Span4Mux_v                     0              7457   5437  RISE       1
I__15491/O                                                                                             Span4Mux_v                   596              8053   5437  RISE       1
I__15497/I                                                                                             LocalMux                       0              8053   5437  RISE       1
I__15497/O                                                                                             LocalMux                    1099              9152   5437  RISE       1
I__15499/I                                                                                             InMux                          0              9152   5437  RISE       1
I__15499/O                                                                                             InMux                        662              9814   5437  RISE       1
u_app.state_q_RNIK0GQ4_1_LC_20_17_4/in3                                                                LogicCell40_SEQ_MODE_0000      0              9814   5437  RISE       1
u_app.state_q_RNIK0GQ4_1_LC_20_17_4/lcout                                                              LogicCell40_SEQ_MODE_0000    861             10675   5437  RISE       3
I__16942/I                                                                                             LocalMux                       0             10675   5437  RISE       1
I__16942/O                                                                                             LocalMux                    1099             11774   5437  RISE       1
I__16945/I                                                                                             InMux                          0             11774   5437  RISE       1
I__16945/O                                                                                             InMux                        662             12437   5437  RISE       1
I__16948/I                                                                                             CascadeMux                     0             12437   5437  RISE       1
I__16948/O                                                                                             CascadeMux                     0             12437   5437  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_21_17_0/in2                                                                LogicCell40_SEQ_MODE_0000      0             12437   5437  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_21_17_0/carryout                                                           LogicCell40_SEQ_MODE_0000    609             13046   5437  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_21_17_1/carryin                                                            LogicCell40_SEQ_MODE_0000      0             13046   5437  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_21_17_1/carryout                                                           LogicCell40_SEQ_MODE_0000    278             13324   5437  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_21_17_2/carryin                                                            LogicCell40_SEQ_MODE_0000      0             13324   5437  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_21_17_2/carryout                                                           LogicCell40_SEQ_MODE_0000    278             13602   5437  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_21_17_3/carryin                                                            LogicCell40_SEQ_MODE_0000      0             13602   5437  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_21_17_3/carryout                                                           LogicCell40_SEQ_MODE_0000    278             13880   5437  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_21_17_4/carryin                                                            LogicCell40_SEQ_MODE_0000      0             13880   5437  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_21_17_4/carryout                                                           LogicCell40_SEQ_MODE_0000    278             14158   5437  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_21_17_5/carryin                                                            LogicCell40_SEQ_MODE_0000      0             14158   5437  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_21_17_5/carryout                                                           LogicCell40_SEQ_MODE_0000    278             14437   5437  RISE       2
I__16078/I                                                                                             InMux                          0             14437   5437  RISE       1
I__16078/O                                                                                             InMux                        662             15099   5437  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_21_17_6/in3                                                                LogicCell40_SEQ_MODE_0000      0             15099   5437  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_21_17_6/lcout                                                              LogicCell40_SEQ_MODE_0000    861             15960   5437  RISE       1
I__16079/I                                                                                             Odrv4                          0             15960   5437  RISE       1
I__16079/O                                                                                             Odrv4                        596             16556   5437  RISE       1
I__16080/I                                                                                             Span4Mux_h                     0             16556   5437  RISE       1
I__16080/O                                                                                             Span4Mux_h                   517             17072   5437  RISE       1
I__16081/I                                                                                             Span4Mux_v                     0             17072   5437  RISE       1
I__16081/O                                                                                             Span4Mux_v                   596             17668   5437  RISE       1
I__16082/I                                                                                             LocalMux                       0             17668   5437  RISE       1
I__16082/O                                                                                             LocalMux                    1099             18768   5437  RISE       1
I__16083/I                                                                                             InMux                          0             18768   5437  RISE       1
I__16083/O                                                                                             InMux                        662             19430   5437  RISE       1
u_app.mem_addr_q_6_LC_20_19_1/in1                                                                      LogicCell40_SEQ_MODE_1000      0             19430   5437  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_29_7/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__15219/I                                       Odrv4                          0                 0  RISE       1
I__15219/O                                       Odrv4                        596               596  RISE       1
I__15221/I                                       LocalMux                       0               596  RISE       1
I__15221/O                                       LocalMux                    1099              1695  RISE       1
I__15222/I                                       IoInMux                        0              1695  RISE       1
I__15222/O                                       IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     170
I__16468/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__16468/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__16469/I                                       GlobalMux                      0              3947  RISE       1
I__16469/O                                       GlobalMux                    252              4199  RISE       1
I__16493/I                                       ClkMux                         0              4199  RISE       1
I__16493/O                                       ClkMux                       887              5086  RISE       1
u_app.mem_addr_q_6_LC_20_19_1/clk                LogicCell40_SEQ_MODE_1000      0              5086  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_LC_13_21_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_8_11_3/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_8_11_3/clk
Setup Constraint : 20830p
Path slack       : -997p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5086
+ Clock To Q                               1391
+ Data Path Delay                         15761
---------------------------------------   ----- 
End-of-path arrival time (ps)             22238
 
Launch Clock Path
pin name                                                                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_29_7/lcout                                                              LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__15219/I                                                                                                Odrv4                          0                 0  RISE       1
I__15219/O                                                                                                Odrv4                        596               596  RISE       1
I__15221/I                                                                                                LocalMux                       0               596  RISE       1
I__15221/O                                                                                                LocalMux                    1099              1695  RISE       1
I__15222/I                                                                                                IoInMux                        0              1695  RISE       1
I__15222/O                                                                                                IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                                           ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                                                 ICE_GB                      1589              3947  RISE     170
I__16468/I                                                                                                gio2CtrlBuf                    0              3947  RISE       1
I__16468/O                                                                                                gio2CtrlBuf                    0              3947  RISE       1
I__16469/I                                                                                                GlobalMux                      0              3947  RISE       1
I__16469/O                                                                                                GlobalMux                    252              4199  RISE       1
I__16514/I                                                                                                ClkMux                         0              4199  RISE       1
I__16514/O                                                                                                ClkMux                       887              5086  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_LC_13_21_0/clk  LogicCell40_SEQ_MODE_1010      0              5086  RISE       1

Data path
pin name                                                                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_LC_13_21_0/lcout         LogicCell40_SEQ_MODE_1010   1391              6477   -997  RISE       2
I__7725/I                                                                                                          Odrv4                          0              6477   -997  RISE       1
I__7725/O                                                                                                          Odrv4                        596              7073   -997  RISE       1
I__7726/I                                                                                                          Span4Mux_h                     0              7073   -997  RISE       1
I__7726/O                                                                                                          Span4Mux_h                   517              7589   -997  RISE       1
I__7728/I                                                                                                          Span4Mux_v                     0              7589   -997  RISE       1
I__7728/O                                                                                                          Span4Mux_v                   596              8185   -997  RISE       1
I__7730/I                                                                                                          LocalMux                       0              8185   -997  RISE       1
I__7730/O                                                                                                          LocalMux                    1099              9284   -997  RISE       1
I__7732/I                                                                                                          InMux                          0              9284   -997  RISE       1
I__7732/O                                                                                                          InMux                        662              9947   -997  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_RNI7CGT_LC_7_20_0/in3    LogicCell40_SEQ_MODE_0000      0              9947   -997  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_RNI7CGT_LC_7_20_0/lcout  LogicCell40_SEQ_MODE_0000    861             10808   -997  RISE      12
I__3662/I                                                                                                          Odrv12                         0             10808   -997  RISE       1
I__3662/O                                                                                                          Odrv12                      1073             11880   -997  RISE       1
I__3666/I                                                                                                          LocalMux                       0             11880   -997  RISE       1
I__3666/O                                                                                                          LocalMux                    1099             12980   -997  RISE       1
I__3674/I                                                                                                          InMux                          0             12980   -997  RISE       1
I__3674/O                                                                                                          InMux                        662             13642   -997  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI7NKI1_1_LC_7_14_6/in3    LogicCell40_SEQ_MODE_0000      0             13642   -997  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI7NKI1_1_LC_7_14_6/ltout  LogicCell40_SEQ_MODE_0000    609             14251   -997  FALL       1
I__2318/I                                                                                                          CascadeMux                     0             14251   -997  FALL       1
I__2318/O                                                                                                          CascadeMux                     0             14251   -997  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNI550F4_3_LC_7_14_7/in2        LogicCell40_SEQ_MODE_0000      0             14251   -997  FALL       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNI550F4_3_LC_7_14_7/lcout      LogicCell40_SEQ_MODE_0000   1179             15430   -997  RISE       2
I__2840/I                                                                                                          LocalMux                       0             15430   -997  RISE       1
I__2840/O                                                                                                          LocalMux                    1099             16529   -997  RISE       1
I__2842/I                                                                                                          InMux                          0             16529   -997  RISE       1
I__2842/O                                                                                                          InMux                        662             17191   -997  RISE       1
I__2844/I                                                                                                          CascadeMux                     0             17191   -997  RISE       1
I__2844/O                                                                                                          CascadeMux                     0             17191   -997  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_0_LC_8_13_0/in2                 LogicCell40_SEQ_MODE_1010      0             17191   -997  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_0_LC_8_13_0/carryout            LogicCell40_SEQ_MODE_1010    609             17801   -997  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_1_LC_8_13_1/carryin             LogicCell40_SEQ_MODE_1010      0             17801   -997  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_1_LC_8_13_1/carryout            LogicCell40_SEQ_MODE_1010    278             18079   -997  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_2_LC_8_13_2/carryin             LogicCell40_SEQ_MODE_1010      0             18079   -997  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_2_LC_8_13_2/carryout            LogicCell40_SEQ_MODE_1010    278             18357   -997  RISE       1
I__2837/I                                                                                                          InMux                          0             18357   -997  RISE       1
I__2837/O                                                                                                          InMux                        662             19019   -997  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNO_0_3_LC_8_13_3/in3           LogicCell40_SEQ_MODE_0000      0             19019   -997  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNO_0_3_LC_8_13_3/lcout         LogicCell40_SEQ_MODE_0000    861             19880   -997  RISE       1
I__2834/I                                                                                                          Odrv4                          0             19880   -997  RISE       1
I__2834/O                                                                                                          Odrv4                        596             20476   -997  RISE       1
I__2835/I                                                                                                          LocalMux                       0             20476   -997  RISE       1
I__2835/O                                                                                                          LocalMux                    1099             21575   -997  RISE       1
I__2836/I                                                                                                          InMux                          0             21575   -997  RISE       1
I__2836/O                                                                                                          InMux                        662             22238   -997  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_8_11_3/in3                 LogicCell40_SEQ_MODE_1010      0             22238   -997  RISE       1

Capture Clock Path
pin name                                                                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                                                             ICE_GB                         0                 0  RISE     433
I__15060/I                                                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15060/O                                                                                          gio2CtrlBuf                    0                 0  RISE       1
I__15061/I                                                                                          GlobalMux                      0                 0  RISE       1
I__15061/O                                                                                          GlobalMux                    252               252  RISE       1
I__15134/I                                                                                          ClkMux                         0               252  RISE       1
I__15134/O                                                                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_8_11_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.out_data_q_5_LC_13_20_5/lcout
Path End         : u_app.mem_addr_q_6_LC_20_19_1/in1
Capture Clock    : u_app.mem_addr_q_6_LC_20_19_1/clk
Setup Constraint : 83330p
Path slack       : 58602p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5086
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             87356

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5086
+ Clock To Q                               1391
+ Data Path Delay                         22277
---------------------------------------   ----- 
End-of-path arrival time (ps)             28754
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_29_7/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__15219/I                                       Odrv4                          0                 0  RISE       1
I__15219/O                                       Odrv4                        596               596  RISE       1
I__15221/I                                       LocalMux                       0               596  RISE       1
I__15221/O                                       LocalMux                    1099              1695  RISE       1
I__15222/I                                       IoInMux                        0              1695  RISE       1
I__15222/O                                       IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     170
I__16468/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__16468/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__16469/I                                       GlobalMux                      0              3947  RISE       1
I__16469/O                                       GlobalMux                    252              4199  RISE       1
I__16520/I                                       ClkMux                         0              4199  RISE       1
I__16520/O                                       ClkMux                       887              5086  RISE       1
u_app.out_data_q_5_LC_13_20_5/clk                LogicCell40_SEQ_MODE_1000      0              5086  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.out_data_q_5_LC_13_20_5/lcout           LogicCell40_SEQ_MODE_1000   1391              6477  58602  RISE      18
I__15420/I                                    LocalMux                       0              6477  58602  RISE       1
I__15420/O                                    LocalMux                    1099              7576  58602  RISE       1
I__15424/I                                    InMux                          0              7576  58602  RISE       1
I__15424/O                                    InMux                        662              8238  58602  RISE       1
u_app.out_data_q_RNIV0MG_6_LC_14_19_7/in0     LogicCell40_SEQ_MODE_0000      0              8238  58602  RISE       1
u_app.out_data_q_RNIV0MG_6_LC_14_19_7/lcout   LogicCell40_SEQ_MODE_0000   1245              9483  58602  RISE       1
I__8696/I                                     LocalMux                       0              9483  58602  RISE       1
I__8696/O                                     LocalMux                    1099             10582  58602  RISE       1
I__8697/I                                     InMux                          0             10582  58602  RISE       1
I__8697/O                                     InMux                        662             11245  58602  RISE       1
u_app.out_data_q_RNISVB11_7_LC_14_19_6/in3    LogicCell40_SEQ_MODE_0000      0             11245  58602  RISE       1
u_app.out_data_q_RNISVB11_7_LC_14_19_6/lcout  LogicCell40_SEQ_MODE_0000    861             12106  58602  RISE       2
I__12694/I                                    Odrv12                         0             12106  58602  RISE       1
I__12694/O                                    Odrv12                      1073             13178  58602  RISE       1
I__12696/I                                    LocalMux                       0             13178  58602  RISE       1
I__12696/O                                    LocalMux                    1099             14278  58602  RISE       1
I__12698/I                                    InMux                          0             14278  58602  RISE       1
I__12698/O                                    InMux                        662             14940  58602  RISE       1
u_app.out_valid_q_RNIPJR13_LC_17_19_2/in0     LogicCell40_SEQ_MODE_0000      0             14940  58602  RISE       1
u_app.out_valid_q_RNIPJR13_LC_17_19_2/lcout   LogicCell40_SEQ_MODE_0000   1245             16185  58602  RISE       6
I__15488/I                                    Odrv4                          0             16185  58602  RISE       1
I__15488/O                                    Odrv4                        596             16781  58602  RISE       1
I__15491/I                                    Span4Mux_v                     0             16781  58602  RISE       1
I__15491/O                                    Span4Mux_v                   596             17377  58602  RISE       1
I__15497/I                                    LocalMux                       0             17377  58602  RISE       1
I__15497/O                                    LocalMux                    1099             18476  58602  RISE       1
I__15499/I                                    InMux                          0             18476  58602  RISE       1
I__15499/O                                    InMux                        662             19138  58602  RISE       1
u_app.state_q_RNIK0GQ4_1_LC_20_17_4/in3       LogicCell40_SEQ_MODE_0000      0             19138  58602  RISE       1
u_app.state_q_RNIK0GQ4_1_LC_20_17_4/lcout     LogicCell40_SEQ_MODE_0000    861             19999  58602  RISE       3
I__16942/I                                    LocalMux                       0             19999  58602  RISE       1
I__16942/O                                    LocalMux                    1099             21099  58602  RISE       1
I__16945/I                                    InMux                          0             21099  58602  RISE       1
I__16945/O                                    InMux                        662             21761  58602  RISE       1
I__16948/I                                    CascadeMux                     0             21761  58602  RISE       1
I__16948/O                                    CascadeMux                     0             21761  58602  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_21_17_0/in2       LogicCell40_SEQ_MODE_0000      0             21761  58602  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_21_17_0/carryout  LogicCell40_SEQ_MODE_0000    609             22370  58602  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_21_17_1/carryin   LogicCell40_SEQ_MODE_0000      0             22370  58602  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_21_17_1/carryout  LogicCell40_SEQ_MODE_0000    278             22648  58602  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_21_17_2/carryin   LogicCell40_SEQ_MODE_0000      0             22648  58602  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_21_17_2/carryout  LogicCell40_SEQ_MODE_0000    278             22926  58602  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_21_17_3/carryin   LogicCell40_SEQ_MODE_0000      0             22926  58602  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_21_17_3/carryout  LogicCell40_SEQ_MODE_0000    278             23204  58602  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_21_17_4/carryin   LogicCell40_SEQ_MODE_0000      0             23204  58602  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_21_17_4/carryout  LogicCell40_SEQ_MODE_0000    278             23483  58602  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_21_17_5/carryin   LogicCell40_SEQ_MODE_0000      0             23483  58602  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_21_17_5/carryout  LogicCell40_SEQ_MODE_0000    278             23761  58602  RISE       2
I__16078/I                                    InMux                          0             23761  58602  RISE       1
I__16078/O                                    InMux                        662             24423  58602  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_21_17_6/in3       LogicCell40_SEQ_MODE_0000      0             24423  58602  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_21_17_6/lcout     LogicCell40_SEQ_MODE_0000    861             25284  58602  RISE       1
I__16079/I                                    Odrv4                          0             25284  58602  RISE       1
I__16079/O                                    Odrv4                        596             25880  58602  RISE       1
I__16080/I                                    Span4Mux_h                     0             25880  58602  RISE       1
I__16080/O                                    Span4Mux_h                   517             26396  58602  RISE       1
I__16081/I                                    Span4Mux_v                     0             26396  58602  RISE       1
I__16081/O                                    Span4Mux_v                   596             26992  58602  RISE       1
I__16082/I                                    LocalMux                       0             26992  58602  RISE       1
I__16082/O                                    LocalMux                    1099             28092  58602  RISE       1
I__16083/I                                    InMux                          0             28092  58602  RISE       1
I__16083/O                                    InMux                        662             28754  58602  RISE       1
u_app.mem_addr_q_6_LC_20_19_1/in1             LogicCell40_SEQ_MODE_1000      0             28754  58602  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_18_29_7/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__15219/I                                       Odrv4                          0                 0  RISE       1
I__15219/O                                       Odrv4                        596               596  RISE       1
I__15221/I                                       LocalMux                       0               596  RISE       1
I__15221/O                                       LocalMux                    1099              1695  RISE       1
I__15222/I                                       IoInMux                        0              1695  RISE       1
I__15222/O                                       IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     170
I__16468/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__16468/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__16469/I                                       GlobalMux                      0              3947  RISE       1
I__16469/O                                       GlobalMux                    252              4199  RISE       1
I__16493/I                                       ClkMux                         0              4199  RISE       1
I__16493/O                                       ClkMux                       887              5086  RISE       1
u_app.mem_addr_q_6_LC_20_19_1/clk                LogicCell40_SEQ_MODE_1000      0              5086  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4073


Data Path Delay                3980
+ Setup Time                   1232
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4073

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__10986/I                                      Odrv4                      0      1000               RISE  1       
I__10986/O                                      Odrv4                      596    1596               RISE  1       
I__10987/I                                      IoSpan4Mux                 0      1596               RISE  1       
I__10987/O                                      IoSpan4Mux                 622    2219               RISE  1       
I__10988/I                                      LocalMux                   0      2219               RISE  1       
I__10988/O                                      LocalMux                   1099   3318               RISE  1       
I__10989/I                                      InMux                      0      3318               RISE  1       
I__10989/O                                      InMux                      662    3980               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_28_2/in0  LogicCell40_SEQ_MODE_1000  0      3980               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  433     
I__15060/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15060/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15061/I                                      GlobalMux                  0      0                  RISE  1       
I__15061/O                                      GlobalMux                  252    252                RISE  1       
I__15213/I                                      ClkMux                     0      252                RISE  1       
I__15213/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_28_2/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 3569


Data Path Delay                3980
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 3569

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__13343/I                                      Odrv4                      0      1000               RISE  1       
I__13343/O                                      Odrv4                      596    1596               RISE  1       
I__13344/I                                      IoSpan4Mux                 0      1596               RISE  1       
I__13344/O                                      IoSpan4Mux                 622    2219               RISE  1       
I__13345/I                                      LocalMux                   0      2219               RISE  1       
I__13345/O                                      LocalMux                   1099   3318               RISE  1       
I__13346/I                                      InMux                      0      3318               RISE  1       
I__13346/O                                      InMux                      662    3980               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_29_1/in3  LogicCell40_SEQ_MODE_1000  0      3980               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  433     
I__15060/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15060/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15061/I                                      GlobalMux                  0      0                  RISE  1       
I__15061/O                                      GlobalMux                  252    252                RISE  1       
I__15215/I                                      ClkMux                     0      252                RISE  1       
I__15215/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_29_1/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 17098


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             14568
---------------------------- ------
Clock To Out Delay            17098

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                               ICE_GB                     0      0                  RISE  433     
I__15060/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15060/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15061/I                                            GlobalMux                  0      0                  RISE  1       
I__15061/O                                            GlobalMux                  252    252                RISE  1       
I__15137/I                                            ClkMux                     0      252                RISE  1       
I__15137/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_11_15_2/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_11_15_2/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__6312/I                                                         LocalMux                   0      2530               RISE  1       
I__6312/O                                                         LocalMux                   1099   3629               RISE  1       
I__6320/I                                                         InMux                      0      3629               RISE  1       
I__6320/O                                                         InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_12_15_4/in1      LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_12_15_4/lcout    LogicCell40_SEQ_MODE_0000  1179   5470               RISE  3       
I__7089/I                                                         Odrv12                     0      5470               RISE  1       
I__7089/O                                                         Odrv12                     1073   6543               RISE  1       
I__7092/I                                                         Span12Mux_v                0      6543               RISE  1       
I__7092/O                                                         Span12Mux_v                980    7523               RISE  1       
I__7095/I                                                         LocalMux                   0      7523               RISE  1       
I__7095/O                                                         LocalMux                   1099   8622               RISE  1       
I__7098/I                                                         InMux                      0      8622               RISE  1       
I__7098/O                                                         InMux                      662    9284               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_12_26_4/in0    LogicCell40_SEQ_MODE_0000  0      9284               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_12_26_4/lcout  LogicCell40_SEQ_MODE_0000  1245   10529              RISE  2       
I__7079/I                                                         Odrv4                      0      10529              RISE  1       
I__7079/O                                                         Odrv4                      596    11125              RISE  1       
I__7080/I                                                         Span4Mux_s1_v              0      11125              RISE  1       
I__7080/O                                                         Span4Mux_s1_v              344    11470              RISE  1       
I__7081/I                                                         IoSpan4Mux                 0      11470              RISE  1       
I__7081/O                                                         IoSpan4Mux                 622    12092              RISE  1       
I__7082/I                                                         IoSpan4Mux                 0      12092              RISE  1       
I__7082/O                                                         IoSpan4Mux                 622    12715              RISE  1       
I__7083/I                                                         LocalMux                   0      12715              RISE  1       
I__7083/O                                                         LocalMux                   1099   13814              RISE  1       
I__7085/I                                                         IoInMux                    0      13814              RISE  1       
I__7085/O                                                         IoInMux                    662    14476              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      14476              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    15010              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      15010              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   17098              FALL  1       
usb_dn:out                                                        demo                       0      17098              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 17098


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             14568
---------------------------- ------
Clock To Out Delay            17098

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                               ICE_GB                     0      0                  RISE  433     
I__15060/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15060/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15061/I                                            GlobalMux                  0      0                  RISE  1       
I__15061/O                                            GlobalMux                  252    252                RISE  1       
I__15137/I                                            ClkMux                     0      252                RISE  1       
I__15137/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_11_15_2/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_11_15_2/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__6312/I                                                         LocalMux                   0      2530               RISE  1       
I__6312/O                                                         LocalMux                   1099   3629               RISE  1       
I__6320/I                                                         InMux                      0      3629               RISE  1       
I__6320/O                                                         InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_12_15_4/in1      LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_12_15_4/lcout    LogicCell40_SEQ_MODE_0000  1179   5470               RISE  3       
I__7089/I                                                         Odrv12                     0      5470               RISE  1       
I__7089/O                                                         Odrv12                     1073   6543               RISE  1       
I__7092/I                                                         Span12Mux_v                0      6543               RISE  1       
I__7092/O                                                         Span12Mux_v                980    7523               RISE  1       
I__7095/I                                                         LocalMux                   0      7523               RISE  1       
I__7095/O                                                         LocalMux                   1099   8622               RISE  1       
I__7098/I                                                         InMux                      0      8622               RISE  1       
I__7098/O                                                         InMux                      662    9284               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_12_26_4/in0    LogicCell40_SEQ_MODE_0000  0      9284               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_12_26_4/lcout  LogicCell40_SEQ_MODE_0000  1245   10529              RISE  2       
I__7079/I                                                         Odrv4                      0      10529              RISE  1       
I__7079/O                                                         Odrv4                      596    11125              RISE  1       
I__7080/I                                                         Span4Mux_s1_v              0      11125              RISE  1       
I__7080/O                                                         Span4Mux_s1_v              344    11470              RISE  1       
I__7081/I                                                         IoSpan4Mux                 0      11470              RISE  1       
I__7081/O                                                         IoSpan4Mux                 622    12092              RISE  1       
I__7082/I                                                         IoSpan4Mux                 0      12092              RISE  1       
I__7082/O                                                         IoSpan4Mux                 622    12715              RISE  1       
I__7084/I                                                         LocalMux                   0      12715              RISE  1       
I__7084/O                                                         LocalMux                   1099   13814              RISE  1       
I__7086/I                                                         IoInMux                    0      13814              RISE  1       
I__7086/O                                                         IoInMux                    662    14476              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      14476              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    15010              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      15010              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   17098              FALL  1       
usb_dp:out                                                        demo                       0      17098              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2473


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -3612
---------------------------- ------
Hold Time                     -2473

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__10986/I                                      Odrv4                      0      950                FALL  1       
I__10986/O                                      Odrv4                      649    1599               FALL  1       
I__10987/I                                      IoSpan4Mux                 0      1599               FALL  1       
I__10987/O                                      IoSpan4Mux                 742    2341               FALL  1       
I__10988/I                                      LocalMux                   0      2341               FALL  1       
I__10988/O                                      LocalMux                   768    3109               FALL  1       
I__10989/I                                      InMux                      0      3109               FALL  1       
I__10989/O                                      InMux                      503    3612               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_28_2/in0  LogicCell40_SEQ_MODE_1000  0      3612               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  433     
I__15060/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15060/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15061/I                                      GlobalMux                  0      0                  RISE  1       
I__15061/O                                      GlobalMux                  252    252                RISE  1       
I__15213/I                                      ClkMux                     0      252                RISE  1       
I__15213/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_28_2/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2473


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -3612
---------------------------- ------
Hold Time                     -2473

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__13343/I                                      Odrv4                      0      950                FALL  1       
I__13343/O                                      Odrv4                      649    1599               FALL  1       
I__13344/I                                      IoSpan4Mux                 0      1599               FALL  1       
I__13344/O                                      IoSpan4Mux                 742    2341               FALL  1       
I__13345/I                                      LocalMux                   0      2341               FALL  1       
I__13345/O                                      LocalMux                   768    3109               FALL  1       
I__13346/I                                      InMux                      0      3109               FALL  1       
I__13346/O                                      InMux                      503    3612               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_29_1/in3  LogicCell40_SEQ_MODE_1000  0      3612               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  433     
I__15060/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15060/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15061/I                                      GlobalMux                  0      0                  RISE  1       
I__15061/O                                      GlobalMux                  252    252                RISE  1       
I__15215/I                                      ClkMux                     0      252                RISE  1       
I__15215/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_29_1/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11583


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              9053
---------------------------- ------
Clock To Out Delay            11583

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                               ICE_GB                     0      0                  RISE  433     
I__15060/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15060/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15061/I                                            GlobalMux                  0      0                  RISE  1       
I__15061/O                                            GlobalMux                  252    252                RISE  1       
I__15130/I                                            ClkMux                     0      252                RISE  1       
I__15130/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_12_15_3/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_12_15_3/lcout       LogicCell40_SEQ_MODE_1010  1391   2530               FALL  13      
I__6289/I                                                    LocalMux                   0      2530               FALL  1       
I__6289/O                                                    LocalMux                   768    3298               FALL  1       
I__6300/I                                                    InMux                      0      3298               FALL  1       
I__6300/O                                                    InMux                      503    3801               FALL  1       
I__6306/I                                                    CascadeMux                 0      3801               FALL  1       
I__6306/O                                                    CascadeMux                 0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_12_15_1/in2    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_12_15_1/lcout  LogicCell40_SEQ_MODE_0000  1205   5006               FALL  1       
I__6124/I                                                    Odrv12                     0      5006               FALL  1       
I__6124/O                                                    Odrv12                     1232   6238               FALL  1       
I__6125/I                                                    Span12Mux_v                0      6238               FALL  1       
I__6125/O                                                    Span12Mux_v                1073   7311               FALL  1       
I__6126/I                                                    Span12Mux_s3_v             0      7311               FALL  1       
I__6126/O                                                    Span12Mux_s3_v             331    7642               FALL  1       
I__6127/I                                                    LocalMux                   0      7642               FALL  1       
I__6127/O                                                    LocalMux                   768    8410               FALL  1       
I__6128/I                                                    IoInMux                    0      8410               FALL  1       
I__6128/O                                                    IoInMux                    503    8914               FALL  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      8914               FALL  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    9669               RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      9669               RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   11583              RISE  1       
usb_dn:out                                                   demo                       0      11583              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 13357


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             10827
---------------------------- ------
Clock To Out Delay            13357

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                               ICE_GB                     0      0                  RISE  433     
I__15060/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15060/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15061/I                                            GlobalMux                  0      0                  RISE  1       
I__15061/O                                            GlobalMux                  252    252                RISE  1       
I__15130/I                                            ClkMux                     0      252                RISE  1       
I__15130/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_12_15_3/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_12_15_3/lcout     LogicCell40_SEQ_MODE_1010  1391   2530               FALL  13      
I__6289/I                                                  LocalMux                   0      2530               FALL  1       
I__6289/O                                                  LocalMux                   768    3298               FALL  1       
I__6301/I                                                  InMux                      0      3298               FALL  1       
I__6301/O                                                  InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_12_15_0/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_12_15_0/lcout  LogicCell40_SEQ_MODE_0000  861    4662               RISE  1       
I__6129/I                                                  Odrv12                     0      4662               RISE  1       
I__6129/O                                                  Odrv12                     1073   5735               RISE  1       
I__6130/I                                                  Span12Mux_v                0      5735               RISE  1       
I__6130/O                                                  Span12Mux_v                980    6715               RISE  1       
I__6131/I                                                  Span12Mux_h                0      6715               RISE  1       
I__6131/O                                                  Span12Mux_h                1073   7788               RISE  1       
I__6132/I                                                  Sp12to4                    0      7788               RISE  1       
I__6132/O                                                  Sp12to4                    596    8384               RISE  1       
I__6133/I                                                  Span4Mux_s3_v              0      8384               RISE  1       
I__6133/O                                                  Span4Mux_s3_v              543    8927               RISE  1       
I__6134/I                                                  LocalMux                   0      8927               RISE  1       
I__6134/O                                                  LocalMux                   1099   10026              RISE  1       
I__6135/I                                                  IoInMux                    0      10026              RISE  1       
I__6135/O                                                  IoInMux                    662    10688              RISE  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      10688              RISE  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    11443              RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      11443              RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   13357              RISE  1       
usb_dp:out                                                 demo                       0      13357              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

