Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  7 20:57:28 2022
| Host         : LAPTOP-JJGV2RN3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ssdcontroller_control_sets_placed.rpt
| Design       : ssdcontroller
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              23 |            6 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             128 |           54 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------+---------------------------+------------------+----------------+--------------+
|       Clock Signal      |       Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------+---------------------------+------------------+----------------+--------------+
|  slowclk_BUFG           |                          | reset_IBUF                |                1 |              3 |         3.00 |
|  clock_100Mhz_IBUF_BUFG |                          | reset_IBUF                |                5 |             20 |         4.00 |
|  clock_100Mhz_IBUF_BUFG |                          | slowclkcounter[0]_i_1_n_0 |                7 |             27 |         3.86 |
|  slowclk_BUFG           | rsv/pc/E[0]              | reset_IBUF                |               14 |             32 |         2.29 |
|  slowclk_BUFG           | rsv/pc/pcout_reg[0]_1[0] | reset_IBUF                |                8 |             32 |         4.00 |
|  slowclk_BUFG           | rsv/pc/pcout_reg[0]_3[0] | reset_IBUF                |               18 |             32 |         1.78 |
|  slowclk_BUFG           | rsv/pc/pcout_reg[0]_2[0] | reset_IBUF                |               14 |             32 |         2.29 |
+-------------------------+--------------------------+---------------------------+------------------+----------------+--------------+


