
kairos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009db0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08009f40  08009f40  0000af40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fa8  08009fa8  0000b098  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009fa8  08009fa8  0000afa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009fb0  08009fb0  0000b098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009fb0  08009fb0  0000afb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009fb4  08009fb4  0000afb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  08009fb8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b098  2**0
                  CONTENTS
 10 .bss          0000515c  20000098  20000098  0000b098  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200051f4  200051f4  0000b098  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002487a  00000000  00000000  0000b0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000478b  00000000  00000000  0002f942  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001da8  00000000  00000000  000340d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001734  00000000  00000000  00035e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025bed  00000000  00000000  000375ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021423  00000000  00000000  0005d199  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eea24  00000000  00000000  0007e5bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016cfe0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008258  00000000  00000000  0016d024  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  0017527c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000098 	.word	0x20000098
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009f28 	.word	0x08009f28

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	08009f28 	.word	0x08009f28

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <CAN_Bus_Init>:
#include "can.h"

static CAN_Config_t *g_can_config;

HAL_StatusTypeDef CAN_Bus_Init(CAN_Config_t *config) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b08c      	sub	sp, #48	@ 0x30
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  g_can_config = config;
 8000504:	4a57      	ldr	r2, [pc, #348]	@ (8000664 <CAN_Bus_Init+0x168>)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	6013      	str	r3, [r2, #0]
  config->hcan->Instance = config->instance;
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	687a      	ldr	r2, [r7, #4]
 8000510:	6852      	ldr	r2, [r2, #4]
 8000512:	601a      	str	r2, [r3, #0]

  // Настройка таймингов исходя из частоты 42МГц
  // Устанавливаем точку сэмплирования ~78% (TS1=10, TS2=3, +1 Sync = 14 TQ)
  config->hcan->Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2200      	movs	r2, #0
 800051a:	60da      	str	r2, [r3, #12]
  config->hcan->Init.TimeSeg1 = CAN_BS1_10TQ;
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8000524:	611a      	str	r2, [r3, #16]
  config->hcan->Init.TimeSeg2 = CAN_BS2_3TQ;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800052e:	615a      	str	r2, [r3, #20]

  switch (config->baud_rate) {
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	689b      	ldr	r3, [r3, #8]
 8000534:	4a4c      	ldr	r2, [pc, #304]	@ (8000668 <CAN_Bus_Init+0x16c>)
 8000536:	4293      	cmp	r3, r2
 8000538:	d00f      	beq.n	800055a <CAN_Bus_Init+0x5e>
 800053a:	4a4b      	ldr	r2, [pc, #300]	@ (8000668 <CAN_Bus_Init+0x16c>)
 800053c:	4293      	cmp	r3, r2
 800053e:	d820      	bhi.n	8000582 <CAN_Bus_Init+0x86>
 8000540:	4a4a      	ldr	r2, [pc, #296]	@ (800066c <CAN_Bus_Init+0x170>)
 8000542:	4293      	cmp	r3, r2
 8000544:	d00e      	beq.n	8000564 <CAN_Bus_Init+0x68>
 8000546:	4a49      	ldr	r2, [pc, #292]	@ (800066c <CAN_Bus_Init+0x170>)
 8000548:	4293      	cmp	r3, r2
 800054a:	d81a      	bhi.n	8000582 <CAN_Bus_Init+0x86>
 800054c:	4a48      	ldr	r2, [pc, #288]	@ (8000670 <CAN_Bus_Init+0x174>)
 800054e:	4293      	cmp	r3, r2
 8000550:	d012      	beq.n	8000578 <CAN_Bus_Init+0x7c>
 8000552:	4a48      	ldr	r2, [pc, #288]	@ (8000674 <CAN_Bus_Init+0x178>)
 8000554:	4293      	cmp	r3, r2
 8000556:	d00a      	beq.n	800056e <CAN_Bus_Init+0x72>
 8000558:	e013      	b.n	8000582 <CAN_Bus_Init+0x86>
    case 1000000: config->hcan->Init.Prescaler = 3;  break;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	2203      	movs	r2, #3
 8000560:	605a      	str	r2, [r3, #4]
 8000562:	e010      	b.n	8000586 <CAN_Bus_Init+0x8a>
    case 500000:  config->hcan->Init.Prescaler = 6;  break;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2206      	movs	r2, #6
 800056a:	605a      	str	r2, [r3, #4]
 800056c:	e00b      	b.n	8000586 <CAN_Bus_Init+0x8a>
    case 250000:  config->hcan->Init.Prescaler = 12; break;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	220c      	movs	r2, #12
 8000574:	605a      	str	r2, [r3, #4]
 8000576:	e006      	b.n	8000586 <CAN_Bus_Init+0x8a>
    case 125000:  config->hcan->Init.Prescaler = 24; break;
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	2218      	movs	r2, #24
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	e001      	b.n	8000586 <CAN_Bus_Init+0x8a>
    default:      return HAL_ERROR; // Неподдерживаемая скорость
 8000582:	2301      	movs	r3, #1
 8000584:	e06a      	b.n	800065c <CAN_Bus_Init+0x160>
  }

  config->hcan->Init.Mode = CAN_MODE_NORMAL;
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	2200      	movs	r2, #0
 800058c:	609a      	str	r2, [r3, #8]
  config->hcan->Init.TimeTriggeredMode = DISABLE;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	2200      	movs	r2, #0
 8000594:	761a      	strb	r2, [r3, #24]
  config->hcan->Init.AutoBusOff = DISABLE;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2200      	movs	r2, #0
 800059c:	765a      	strb	r2, [r3, #25]
  config->hcan->Init.AutoWakeUp = DISABLE;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2200      	movs	r2, #0
 80005a4:	769a      	strb	r2, [r3, #26]
  config->hcan->Init.AutoRetransmission = DISABLE;
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	2200      	movs	r2, #0
 80005ac:	76da      	strb	r2, [r3, #27]
  config->hcan->Init.ReceiveFifoLocked = DISABLE;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	2200      	movs	r2, #0
 80005b4:	771a      	strb	r2, [r3, #28]
  config->hcan->Init.TransmitFifoPriority = DISABLE;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	2200      	movs	r2, #0
 80005bc:	775a      	strb	r2, [r3, #29]

  if (HAL_CAN_Init(config->hcan) != HAL_OK) {
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4618      	mov	r0, r3
 80005c4:	f001 fe62 	bl	800228c <HAL_CAN_Init>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <CAN_Bus_Init+0xd6>
    return HAL_ERROR;
 80005ce:	2301      	movs	r3, #1
 80005d0:	e044      	b.n	800065c <CAN_Bus_Init+0x160>
  }

  if (config->rxQueue == NULL) {
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	695b      	ldr	r3, [r3, #20]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d107      	bne.n	80005ea <CAN_Bus_Init+0xee>
    config->rxQueue = osMessageQueueNew(10, sizeof(CAN_Message_t), NULL);
 80005da:	2200      	movs	r2, #0
 80005dc:	2114      	movs	r1, #20
 80005de:	200a      	movs	r0, #10
 80005e0:	f006 fc9c 	bl	8006f1c <osMessageQueueNew>
 80005e4:	4602      	mov	r2, r0
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	615a      	str	r2, [r3, #20]
  }

  CAN_FilterTypeDef filter;
  filter.FilterBank = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	61fb      	str	r3, [r7, #28]
  filter.FilterMode = CAN_FILTERMODE_IDMASK;
 80005ee:	2300      	movs	r3, #0
 80005f0:	623b      	str	r3, [r7, #32]
  filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80005f2:	2301      	movs	r3, #1
 80005f4:	627b      	str	r3, [r7, #36]	@ 0x24

  // Магия битов для фильтра (сдвиги для STD и EXT ID)
  filter.FilterIdHigh = (config->filter_id >> 13) & 0xFFFF;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	68db      	ldr	r3, [r3, #12]
 80005fa:	0b5b      	lsrs	r3, r3, #13
 80005fc:	b29b      	uxth	r3, r3
 80005fe:	60bb      	str	r3, [r7, #8]
  filter.FilterIdLow = (config->filter_id << 3) & 0xFFF8;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	00db      	lsls	r3, r3, #3
 8000606:	b29b      	uxth	r3, r3
 8000608:	60fb      	str	r3, [r7, #12]
  filter.FilterMaskIdHigh = (config->filter_mask >> 13) & 0xFFFF;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	691b      	ldr	r3, [r3, #16]
 800060e:	0b5b      	lsrs	r3, r3, #13
 8000610:	b29b      	uxth	r3, r3
 8000612:	613b      	str	r3, [r7, #16]
  filter.FilterMaskIdLow = (config->filter_mask << 3) & 0xFFF8;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	691b      	ldr	r3, [r3, #16]
 8000618:	00db      	lsls	r3, r3, #3
 800061a:	b29b      	uxth	r3, r3
 800061c:	617b      	str	r3, [r7, #20]

  filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 800061e:	2300      	movs	r3, #0
 8000620:	61bb      	str	r3, [r7, #24]
  filter.FilterActivation = ENABLE;
 8000622:	2301      	movs	r3, #1
 8000624:	62bb      	str	r3, [r7, #40]	@ 0x28
  filter.SlaveStartFilterBank = 14;
 8000626:	230e      	movs	r3, #14
 8000628:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_CAN_ConfigFilter(config->hcan, &filter) != HAL_OK) {
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f107 0208 	add.w	r2, r7, #8
 8000632:	4611      	mov	r1, r2
 8000634:	4618      	mov	r0, r3
 8000636:	f001 ff25 	bl	8002484 <HAL_CAN_ConfigFilter>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <CAN_Bus_Init+0x148>
    return HAL_ERROR;
 8000640:	2301      	movs	r3, #1
 8000642:	e00b      	b.n	800065c <CAN_Bus_Init+0x160>
  }

  HAL_CAN_Start(config->hcan);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4618      	mov	r0, r3
 800064a:	f001 fff9 	bl	8002640 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(config->hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2102      	movs	r1, #2
 8000654:	4618      	mov	r0, r3
 8000656:	f002 f959 	bl	800290c <HAL_CAN_ActivateNotification>

  return HAL_OK;
 800065a:	2300      	movs	r3, #0
}
 800065c:	4618      	mov	r0, r3
 800065e:	3730      	adds	r7, #48	@ 0x30
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	200000b4 	.word	0x200000b4
 8000668:	000f4240 	.word	0x000f4240
 800066c:	0007a120 	.word	0x0007a120
 8000670:	0001e848 	.word	0x0001e848
 8000674:	0003d090 	.word	0x0003d090

08000678 <HAL_CAN_RxFifo0MsgPendingCallback>:
osStatus_t CAN_Bus_Read(CAN_Config_t *config, CAN_Message_t *msg, uint32_t timeout) {
	return osMessageQueueGet(config->rxQueue, msg, NULL, timeout);
}

// Прерывание: вызывается при получении нового сообщения
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b08e      	sub	sp, #56	@ 0x38
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef header;
	CAN_Message_t msg;

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &header, msg.data) == HAL_OK) {
 8000680:	f107 0308 	add.w	r3, r7, #8
 8000684:	3309      	adds	r3, #9
 8000686:	f107 021c 	add.w	r2, r7, #28
 800068a:	2100      	movs	r1, #0
 800068c:	6878      	ldr	r0, [r7, #4]
 800068e:	f002 f81b 	bl	80026c8 <HAL_CAN_GetRxMessage>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d117      	bne.n	80006c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>
        // Определяем ID в зависимости от типа
		if (header.IDE == CAN_ID_STD) {
 8000698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800069a:	2b00      	cmp	r3, #0
 800069c:	d104      	bne.n	80006a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>
				msg.id = header.StdId;
 800069e:	69fb      	ldr	r3, [r7, #28]
 80006a0:	60bb      	str	r3, [r7, #8]
				msg.id_type = CAN_ID_STD;
 80006a2:	2300      	movs	r3, #0
 80006a4:	60fb      	str	r3, [r7, #12]
 80006a6:	e003      	b.n	80006b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
		} else {
				msg.id = header.ExtId;
 80006a8:	6a3b      	ldr	r3, [r7, #32]
 80006aa:	60bb      	str	r3, [r7, #8]
				msg.id_type = CAN_ID_EXT;
 80006ac:	2304      	movs	r3, #4
 80006ae:	60fb      	str	r3, [r7, #12]
		}

		msg.dlc = header.DLC;
 80006b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	743b      	strb	r3, [r7, #16]

    // Кладём в очередь. Из ISR используем NULL для таймаута
		osMessageQueuePut(g_can_config->rxQueue, &msg, 0, 0);
 80006b6:	4b06      	ldr	r3, [pc, #24]	@ (80006d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	6958      	ldr	r0, [r3, #20]
 80006bc:	f107 0108 	add.w	r1, r7, #8
 80006c0:	2300      	movs	r3, #0
 80006c2:	2200      	movs	r2, #0
 80006c4:	f006 fc9e 	bl	8007004 <osMessageQueuePut>
	}
}
 80006c8:	bf00      	nop
 80006ca:	3738      	adds	r7, #56	@ 0x38
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	200000b4 	.word	0x200000b4

080006d4 <RS485_Init>:
#include "rs485.h"

// Статическая переменная для поиска handle в прерываниях
static RS485_Handle *g_handle;

HAL_StatusTypeDef RS485_Init(RS485_Handle *handle) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
	g_handle = handle;
 80006dc:	4a26      	ldr	r2, [pc, #152]	@ (8000778 <RS485_Init+0xa4>)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	6013      	str	r3, [r2, #0]

	// 1. Создание семафоров CMSIS V2
	handle->txSem = osSemaphoreNew(1, 0, NULL);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2100      	movs	r1, #0
 80006e6:	2001      	movs	r0, #1
 80006e8:	f006 fb4b 	bl	8006d82 <osSemaphoreNew>
 80006ec:	4602      	mov	r2, r0
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	619a      	str	r2, [r3, #24]
	handle->rxSem = osSemaphoreNew(1, 0, NULL);
 80006f2:	2200      	movs	r2, #0
 80006f4:	2100      	movs	r1, #0
 80006f6:	2001      	movs	r0, #1
 80006f8:	f006 fb43 	bl	8006d82 <osSemaphoreNew>
 80006fc:	4602      	mov	r2, r0
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	61da      	str	r2, [r3, #28]

	// 2. Настройка параметров UART
	handle->huart->Instance = handle->instance;
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	6852      	ldr	r2, [r2, #4]
 800070a:	601a      	str	r2, [r3, #0]
	handle->huart->Init.BaudRate = handle->baud_rate;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	6912      	ldr	r2, [r2, #16]
 8000714:	605a      	str	r2, [r3, #4]
	handle->huart->Init.StopBits = handle->stop_bits;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	6952      	ldr	r2, [r2, #20]
 800071e:	60da      	str	r2, [r3, #12]
	// Остальные параметры обычно стандартные, но их тоже можно вынести в handle
	handle->huart->Init.WordLength = UART_WORDLENGTH_8B;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
	handle->huart->Init.Parity = UART_PARITY_NONE;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	2200      	movs	r2, #0
 800072e:	611a      	str	r2, [r3, #16]
	handle->huart->Init.Mode = UART_MODE_TX_RX;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	220c      	movs	r2, #12
 8000736:	615a      	str	r2, [r3, #20]
	handle->huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2200      	movs	r2, #0
 800073e:	619a      	str	r2, [r3, #24]
	handle->huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	2200      	movs	r2, #0
 8000746:	61da      	str	r2, [r3, #28]

	if (HAL_UART_Init(handle->huart) != HAL_OK) {
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4618      	mov	r0, r3
 800074e:	f005 fabf 	bl	8005cd0 <HAL_UART_Init>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <RS485_Init+0x88>
		return HAL_ERROR;
 8000758:	2301      	movs	r3, #1
 800075a:	e008      	b.n	800076e <RS485_Init+0x9a>
	}

	// Устанавливаем DE в режим приема
	HAL_GPIO_WritePin(handle->de_port, handle->de_pin, GPIO_PIN_RESET);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	6898      	ldr	r0, [r3, #8]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	899b      	ldrh	r3, [r3, #12]
 8000764:	2200      	movs	r2, #0
 8000766:	4619      	mov	r1, r3
 8000768:	f003 fd56 	bl	8004218 <HAL_GPIO_WritePin>

	return HAL_OK;
 800076c:	2300      	movs	r3, #0
}
 800076e:	4618      	mov	r0, r3
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	200000b8 	.word	0x200000b8

0800077c <HAL_UART_TxCpltCallback>:
    // Ожидаем заполнения буфера по DMA
	return osSemaphoreAcquire(handle->rxSem, timeout);
}

// Вызывается HAL по окончании передачи (прерывание TC)
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
	if (huart == g_handle->huart) {
 8000784:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <HAL_UART_TxCpltCallback+0x3c>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	687a      	ldr	r2, [r7, #4]
 800078c:	429a      	cmp	r2, r3
 800078e:	d10f      	bne.n	80007b0 <HAL_UART_TxCpltCallback+0x34>
			// Выключаем DE немедленно, как только ушел последний бит
		HAL_GPIO_WritePin(g_handle->de_port, g_handle->de_pin, GPIO_PIN_RESET);
 8000790:	4b09      	ldr	r3, [pc, #36]	@ (80007b8 <HAL_UART_TxCpltCallback+0x3c>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	6898      	ldr	r0, [r3, #8]
 8000796:	4b08      	ldr	r3, [pc, #32]	@ (80007b8 <HAL_UART_TxCpltCallback+0x3c>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	899b      	ldrh	r3, [r3, #12]
 800079c:	2200      	movs	r2, #0
 800079e:	4619      	mov	r1, r3
 80007a0:	f003 fd3a 	bl	8004218 <HAL_GPIO_WritePin>
		osSemaphoreRelease(g_handle->txSem);
 80007a4:	4b04      	ldr	r3, [pc, #16]	@ (80007b8 <HAL_UART_TxCpltCallback+0x3c>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	699b      	ldr	r3, [r3, #24]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f006 fb72 	bl	8006e94 <osSemaphoreRelease>
	}
}
 80007b0:	bf00      	nop
 80007b2:	3708      	adds	r7, #8
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	200000b8 	.word	0x200000b8

080007bc <HAL_UART_RxCpltCallback>:

// Вызывается HAL по окончании приема
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
	if (huart == g_handle->huart) {
 80007c4:	4b07      	ldr	r3, [pc, #28]	@ (80007e4 <HAL_UART_RxCpltCallback+0x28>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d105      	bne.n	80007dc <HAL_UART_RxCpltCallback+0x20>
		osSemaphoreRelease(g_handle->rxSem);
 80007d0:	4b04      	ldr	r3, [pc, #16]	@ (80007e4 <HAL_UART_RxCpltCallback+0x28>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	69db      	ldr	r3, [r3, #28]
 80007d6:	4618      	mov	r0, r3
 80007d8:	f006 fb5c 	bl	8006e94 <osSemaphoreRelease>
	}
}
 80007dc:	bf00      	nop
 80007de:	3708      	adds	r7, #8
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	200000b8 	.word	0x200000b8

080007e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ec:	f001 fa86 	bl	8001cfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007f0:	f000 f830 	bl	8000854 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f4:	f000 fc2a 	bl	800104c <MX_GPIO_Init>
  MX_DMA_Init();
 80007f8:	f000 fc00 	bl	8000ffc <MX_DMA_Init>
  MX_ADC1_Init();
 80007fc:	f000 f894 	bl	8000928 <MX_ADC1_Init>
  MX_CAN1_Init();
 8000800:	f000 f8e4 	bl	80009cc <MX_CAN1_Init>
  MX_DAC_Init();
 8000804:	f000 f8f2 	bl	80009ec <MX_DAC_Init>
  MX_ETH_Init();
 8000808:	f000 f924 	bl	8000a54 <MX_ETH_Init>
  MX_UART4_Init();
 800080c:	f000 fbe6 	bl	8000fdc <MX_UART4_Init>
  MX_I2C1_Init();
 8000810:	f000 f96e 	bl	8000af0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000814:	f000 f99a 	bl	8000b4c <MX_TIM1_Init>
  MX_TIM8_Init();
 8000818:	f000 fae8 	bl	8000dec <MX_TIM8_Init>
  MX_TIM9_Init();
 800081c:	f000 fb8e 	bl	8000f3c <MX_TIM9_Init>
  MX_TIM3_Init();
 8000820:	f000 fa3c 	bl	8000c9c <MX_TIM3_Init>
  MX_TIM5_Init();
 8000824:	f000 fa8e 	bl	8000d44 <MX_TIM5_Init>
  MX_TIM2_Init();
 8000828:	f000 f9e6 	bl	8000bf8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800082c:	f006 f9b2 	bl	8006b94 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000830:	4a05      	ldr	r2, [pc, #20]	@ (8000848 <main+0x60>)
 8000832:	2100      	movs	r1, #0
 8000834:	4805      	ldr	r0, [pc, #20]	@ (800084c <main+0x64>)
 8000836:	f006 f9f7 	bl	8006c28 <osThreadNew>
 800083a:	4603      	mov	r3, r0
 800083c:	4a04      	ldr	r2, [pc, #16]	@ (8000850 <main+0x68>)
 800083e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000840:	f006 f9cc 	bl	8006bdc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000844:	bf00      	nop
 8000846:	e7fd      	b.n	8000844 <main+0x5c>
 8000848:	08009f64 	.word	0x08009f64
 800084c:	0800119d 	.word	0x0800119d
 8000850:	20000674 	.word	0x20000674

08000854 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b094      	sub	sp, #80	@ 0x50
 8000858:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800085a:	f107 0320 	add.w	r3, r7, #32
 800085e:	2230      	movs	r2, #48	@ 0x30
 8000860:	2100      	movs	r1, #0
 8000862:	4618      	mov	r0, r3
 8000864:	f009 fa70 	bl	8009d48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000868:	f107 030c 	add.w	r3, r7, #12
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	605a      	str	r2, [r3, #4]
 8000872:	609a      	str	r2, [r3, #8]
 8000874:	60da      	str	r2, [r3, #12]
 8000876:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000878:	2300      	movs	r3, #0
 800087a:	60bb      	str	r3, [r7, #8]
 800087c:	4b28      	ldr	r3, [pc, #160]	@ (8000920 <SystemClock_Config+0xcc>)
 800087e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000880:	4a27      	ldr	r2, [pc, #156]	@ (8000920 <SystemClock_Config+0xcc>)
 8000882:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000886:	6413      	str	r3, [r2, #64]	@ 0x40
 8000888:	4b25      	ldr	r3, [pc, #148]	@ (8000920 <SystemClock_Config+0xcc>)
 800088a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800088c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000894:	2300      	movs	r3, #0
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	4b22      	ldr	r3, [pc, #136]	@ (8000924 <SystemClock_Config+0xd0>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a21      	ldr	r2, [pc, #132]	@ (8000924 <SystemClock_Config+0xd0>)
 800089e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008a2:	6013      	str	r3, [r2, #0]
 80008a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000924 <SystemClock_Config+0xd0>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008b0:	2301      	movs	r3, #1
 80008b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ba:	2302      	movs	r3, #2
 80008bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80008c4:	2319      	movs	r3, #25
 80008c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008c8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80008cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008ce:	2302      	movs	r3, #2
 80008d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008d2:	2304      	movs	r3, #4
 80008d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d6:	f107 0320 	add.w	r3, r7, #32
 80008da:	4618      	mov	r0, r3
 80008dc:	f003 fdfa 	bl	80044d4 <HAL_RCC_OscConfig>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <SystemClock_Config+0x96>
  {
    Error_Handler();
 80008e6:	f000 fc73 	bl	80011d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ea:	230f      	movs	r3, #15
 80008ec:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ee:	2302      	movs	r3, #2
 80008f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008f6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80008fc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000900:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000902:	f107 030c 	add.w	r3, r7, #12
 8000906:	2105      	movs	r1, #5
 8000908:	4618      	mov	r0, r3
 800090a:	f004 f85b 	bl	80049c4 <HAL_RCC_ClockConfig>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000914:	f000 fc5c 	bl	80011d0 <Error_Handler>
  }
}
 8000918:	bf00      	nop
 800091a:	3750      	adds	r7, #80	@ 0x50
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	40023800 	.word	0x40023800
 8000924:	40007000 	.word	0x40007000

08000928 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800092e:	463b      	mov	r3, r7
 8000930:	2200      	movs	r2, #0
 8000932:	601a      	str	r2, [r3, #0]
 8000934:	605a      	str	r2, [r3, #4]
 8000936:	609a      	str	r2, [r3, #8]
 8000938:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800093a:	4b21      	ldr	r3, [pc, #132]	@ (80009c0 <MX_ADC1_Init+0x98>)
 800093c:	4a21      	ldr	r2, [pc, #132]	@ (80009c4 <MX_ADC1_Init+0x9c>)
 800093e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000940:	4b1f      	ldr	r3, [pc, #124]	@ (80009c0 <MX_ADC1_Init+0x98>)
 8000942:	2200      	movs	r2, #0
 8000944:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000946:	4b1e      	ldr	r3, [pc, #120]	@ (80009c0 <MX_ADC1_Init+0x98>)
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800094c:	4b1c      	ldr	r3, [pc, #112]	@ (80009c0 <MX_ADC1_Init+0x98>)
 800094e:	2200      	movs	r2, #0
 8000950:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000952:	4b1b      	ldr	r3, [pc, #108]	@ (80009c0 <MX_ADC1_Init+0x98>)
 8000954:	2200      	movs	r2, #0
 8000956:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000958:	4b19      	ldr	r3, [pc, #100]	@ (80009c0 <MX_ADC1_Init+0x98>)
 800095a:	2200      	movs	r2, #0
 800095c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000960:	4b17      	ldr	r3, [pc, #92]	@ (80009c0 <MX_ADC1_Init+0x98>)
 8000962:	2200      	movs	r2, #0
 8000964:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000966:	4b16      	ldr	r3, [pc, #88]	@ (80009c0 <MX_ADC1_Init+0x98>)
 8000968:	4a17      	ldr	r2, [pc, #92]	@ (80009c8 <MX_ADC1_Init+0xa0>)
 800096a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800096c:	4b14      	ldr	r3, [pc, #80]	@ (80009c0 <MX_ADC1_Init+0x98>)
 800096e:	2200      	movs	r2, #0
 8000970:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000972:	4b13      	ldr	r3, [pc, #76]	@ (80009c0 <MX_ADC1_Init+0x98>)
 8000974:	2201      	movs	r2, #1
 8000976:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000978:	4b11      	ldr	r3, [pc, #68]	@ (80009c0 <MX_ADC1_Init+0x98>)
 800097a:	2200      	movs	r2, #0
 800097c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000980:	4b0f      	ldr	r3, [pc, #60]	@ (80009c0 <MX_ADC1_Init+0x98>)
 8000982:	2201      	movs	r2, #1
 8000984:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000986:	480e      	ldr	r0, [pc, #56]	@ (80009c0 <MX_ADC1_Init+0x98>)
 8000988:	f001 fa1e 	bl	8001dc8 <HAL_ADC_Init>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000992:	f000 fc1d 	bl	80011d0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000996:	2308      	movs	r3, #8
 8000998:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800099a:	2301      	movs	r3, #1
 800099c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800099e:	2300      	movs	r3, #0
 80009a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009a2:	463b      	mov	r3, r7
 80009a4:	4619      	mov	r1, r3
 80009a6:	4806      	ldr	r0, [pc, #24]	@ (80009c0 <MX_ADC1_Init+0x98>)
 80009a8:	f001 fa52 	bl	8001e50 <HAL_ADC_ConfigChannel>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80009b2:	f000 fc0d 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009b6:	bf00      	nop
 80009b8:	3710      	adds	r7, #16
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	20000234 	.word	0x20000234
 80009c4:	40012000 	.word	0x40012000
 80009c8:	0f000001 	.word	0x0f000001

080009cc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN1_Init 0 */
	// TODO Сделать конфигурацию CAN
  if (CAN_Bus_Init(&can_config) != HAL_OK) {
 80009d0:	4805      	ldr	r0, [pc, #20]	@ (80009e8 <MX_CAN1_Init+0x1c>)
 80009d2:	f7ff fd93 	bl	80004fc <CAN_Bus_Init>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d002      	beq.n	80009e2 <MX_CAN1_Init+0x16>
	  Error_Handler();
 80009dc:	f000 fbf8 	bl	80011d0 <Error_Handler>
  }
  return;
 80009e0:	bf00      	nop
 80009e2:	bf00      	nop
  }
  /* USER CODE BEGIN CAN1_Init 2 */
#endif
  /* USER CODE END CAN1_Init 2 */

}
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	20000020 	.word	0x20000020

080009ec <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80009f2:	463b      	mov	r3, r7
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80009fa:	4b14      	ldr	r3, [pc, #80]	@ (8000a4c <MX_DAC_Init+0x60>)
 80009fc:	4a14      	ldr	r2, [pc, #80]	@ (8000a50 <MX_DAC_Init+0x64>)
 80009fe:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000a00:	4812      	ldr	r0, [pc, #72]	@ (8000a4c <MX_DAC_Init+0x60>)
 8000a02:	f002 fabb 	bl	8002f7c <HAL_DAC_Init>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000a0c:	f000 fbe0 	bl	80011d0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000a10:	2300      	movs	r3, #0
 8000a12:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000a14:	2300      	movs	r3, #0
 8000a16:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000a18:	463b      	mov	r3, r7
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	480b      	ldr	r0, [pc, #44]	@ (8000a4c <MX_DAC_Init+0x60>)
 8000a20:	f002 fb2e 	bl	8003080 <HAL_DAC_ConfigChannel>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000a2a:	f000 fbd1 	bl	80011d0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000a2e:	463b      	mov	r3, r7
 8000a30:	2210      	movs	r2, #16
 8000a32:	4619      	mov	r1, r3
 8000a34:	4805      	ldr	r0, [pc, #20]	@ (8000a4c <MX_DAC_Init+0x60>)
 8000a36:	f002 fb23 	bl	8003080 <HAL_DAC_ConfigChannel>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8000a40:	f000 fbc6 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000a44:	bf00      	nop
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	200002a4 	.word	0x200002a4
 8000a50:	40007400 	.word	0x40007400

08000a54 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000a58:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad8 <MX_ETH_Init+0x84>)
 8000a5a:	4a20      	ldr	r2, [pc, #128]	@ (8000adc <MX_ETH_Init+0x88>)
 8000a5c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000a5e:	4b20      	ldr	r3, [pc, #128]	@ (8000ae0 <MX_ETH_Init+0x8c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000a64:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae0 <MX_ETH_Init+0x8c>)
 8000a66:	2280      	movs	r2, #128	@ 0x80
 8000a68:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae0 <MX_ETH_Init+0x8c>)
 8000a6c:	22e1      	movs	r2, #225	@ 0xe1
 8000a6e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000a70:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae0 <MX_ETH_Init+0x8c>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000a76:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae0 <MX_ETH_Init+0x8c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000a7c:	4b18      	ldr	r3, [pc, #96]	@ (8000ae0 <MX_ETH_Init+0x8c>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000a82:	4b15      	ldr	r3, [pc, #84]	@ (8000ad8 <MX_ETH_Init+0x84>)
 8000a84:	4a16      	ldr	r2, [pc, #88]	@ (8000ae0 <MX_ETH_Init+0x8c>)
 8000a86:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000a88:	4b13      	ldr	r3, [pc, #76]	@ (8000ad8 <MX_ETH_Init+0x84>)
 8000a8a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000a8e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000a90:	4b11      	ldr	r3, [pc, #68]	@ (8000ad8 <MX_ETH_Init+0x84>)
 8000a92:	4a14      	ldr	r2, [pc, #80]	@ (8000ae4 <MX_ETH_Init+0x90>)
 8000a94:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000a96:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <MX_ETH_Init+0x84>)
 8000a98:	4a13      	ldr	r2, [pc, #76]	@ (8000ae8 <MX_ETH_Init+0x94>)
 8000a9a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000a9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad8 <MX_ETH_Init+0x84>)
 8000a9e:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000aa2:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000aa4:	480c      	ldr	r0, [pc, #48]	@ (8000ad8 <MX_ETH_Init+0x84>)
 8000aa6:	f002 fecb 	bl	8003840 <HAL_ETH_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000ab0:	f000 fb8e 	bl	80011d0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000ab4:	2238      	movs	r2, #56	@ 0x38
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	480c      	ldr	r0, [pc, #48]	@ (8000aec <MX_ETH_Init+0x98>)
 8000aba:	f009 f945 	bl	8009d48 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000abe:	4b0b      	ldr	r3, [pc, #44]	@ (8000aec <MX_ETH_Init+0x98>)
 8000ac0:	2221      	movs	r2, #33	@ 0x21
 8000ac2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000ac4:	4b09      	ldr	r3, [pc, #36]	@ (8000aec <MX_ETH_Init+0x98>)
 8000ac6:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000aca:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000acc:	4b07      	ldr	r3, [pc, #28]	@ (8000aec <MX_ETH_Init+0x98>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	200002b8 	.word	0x200002b8
 8000adc:	40028000 	.word	0x40028000
 8000ae0:	20000678 	.word	0x20000678
 8000ae4:	20000194 	.word	0x20000194
 8000ae8:	200000f4 	.word	0x200000f4
 8000aec:	200000bc 	.word	0x200000bc

08000af0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000af4:	4b12      	ldr	r3, [pc, #72]	@ (8000b40 <MX_I2C1_Init+0x50>)
 8000af6:	4a13      	ldr	r2, [pc, #76]	@ (8000b44 <MX_I2C1_Init+0x54>)
 8000af8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000afa:	4b11      	ldr	r3, [pc, #68]	@ (8000b40 <MX_I2C1_Init+0x50>)
 8000afc:	4a12      	ldr	r2, [pc, #72]	@ (8000b48 <MX_I2C1_Init+0x58>)
 8000afe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b00:	4b0f      	ldr	r3, [pc, #60]	@ (8000b40 <MX_I2C1_Init+0x50>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b06:	4b0e      	ldr	r3, [pc, #56]	@ (8000b40 <MX_I2C1_Init+0x50>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b40 <MX_I2C1_Init+0x50>)
 8000b0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b12:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b14:	4b0a      	ldr	r3, [pc, #40]	@ (8000b40 <MX_I2C1_Init+0x50>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b1a:	4b09      	ldr	r3, [pc, #36]	@ (8000b40 <MX_I2C1_Init+0x50>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b20:	4b07      	ldr	r3, [pc, #28]	@ (8000b40 <MX_I2C1_Init+0x50>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b26:	4b06      	ldr	r3, [pc, #24]	@ (8000b40 <MX_I2C1_Init+0x50>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b2c:	4804      	ldr	r0, [pc, #16]	@ (8000b40 <MX_I2C1_Init+0x50>)
 8000b2e:	f003 fb8d 	bl	800424c <HAL_I2C_Init>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b38:	f000 fb4a 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b3c:	bf00      	nop
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	20000368 	.word	0x20000368
 8000b44:	40005400 	.word	0x40005400
 8000b48:	000186a0 	.word	0x000186a0

08000b4c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b088      	sub	sp, #32
 8000b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000b52:	f107 030c 	add.w	r3, r7, #12
 8000b56:	2200      	movs	r2, #0
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	605a      	str	r2, [r3, #4]
 8000b5c:	609a      	str	r2, [r3, #8]
 8000b5e:	60da      	str	r2, [r3, #12]
 8000b60:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b62:	1d3b      	adds	r3, r7, #4
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b6a:	4b21      	ldr	r3, [pc, #132]	@ (8000bf0 <MX_TIM1_Init+0xa4>)
 8000b6c:	4a21      	ldr	r2, [pc, #132]	@ (8000bf4 <MX_TIM1_Init+0xa8>)
 8000b6e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000b70:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf0 <MX_TIM1_Init+0xa4>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b76:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf0 <MX_TIM1_Init+0xa4>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000b7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf0 <MX_TIM1_Init+0xa4>)
 8000b7e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b82:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b84:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf0 <MX_TIM1_Init+0xa4>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b8a:	4b19      	ldr	r3, [pc, #100]	@ (8000bf0 <MX_TIM1_Init+0xa4>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b90:	4b17      	ldr	r3, [pc, #92]	@ (8000bf0 <MX_TIM1_Init+0xa4>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b96:	4816      	ldr	r0, [pc, #88]	@ (8000bf0 <MX_TIM1_Init+0xa4>)
 8000b98:	f004 f926 	bl	8004de8 <HAL_TIM_Base_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000ba2:	f000 fb15 	bl	80011d0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000ba6:	2307      	movs	r3, #7
 8000ba8:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000baa:	2350      	movs	r3, #80	@ 0x50
 8000bac:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000bb6:	f107 030c 	add.w	r3, r7, #12
 8000bba:	4619      	mov	r1, r3
 8000bbc:	480c      	ldr	r0, [pc, #48]	@ (8000bf0 <MX_TIM1_Init+0xa4>)
 8000bbe:	f004 fbd5 	bl	800536c <HAL_TIM_SlaveConfigSynchro>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8000bc8:	f000 fb02 	bl	80011d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4805      	ldr	r0, [pc, #20]	@ (8000bf0 <MX_TIM1_Init+0xa4>)
 8000bda:	f004 ff97 	bl	8005b0c <HAL_TIMEx_MasterConfigSynchronization>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000be4:	f000 faf4 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000be8:	bf00      	nop
 8000bea:	3720      	adds	r7, #32
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	200003bc 	.word	0x200003bc
 8000bf4:	40010000 	.word	0x40010000

08000bf8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b088      	sub	sp, #32
 8000bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000bfe:	f107 030c 	add.w	r3, r7, #12
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	605a      	str	r2, [r3, #4]
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	60da      	str	r2, [r3, #12]
 8000c0c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c0e:	1d3b      	adds	r3, r7, #4
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c16:	4b20      	ldr	r3, [pc, #128]	@ (8000c98 <MX_TIM2_Init+0xa0>)
 8000c18:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c1c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000c98 <MX_TIM2_Init+0xa0>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c24:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <MX_TIM2_Init+0xa0>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c98 <MX_TIM2_Init+0xa0>)
 8000c2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c30:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c32:	4b19      	ldr	r3, [pc, #100]	@ (8000c98 <MX_TIM2_Init+0xa0>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c38:	4b17      	ldr	r3, [pc, #92]	@ (8000c98 <MX_TIM2_Init+0xa0>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c3e:	4816      	ldr	r0, [pc, #88]	@ (8000c98 <MX_TIM2_Init+0xa0>)
 8000c40:	f004 f8d2 	bl	8004de8 <HAL_TIM_Base_Init>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000c4a:	f000 fac1 	bl	80011d0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000c4e:	2307      	movs	r3, #7
 8000c50:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000c52:	2350      	movs	r3, #80	@ 0x50
 8000c54:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000c56:	2300      	movs	r3, #0
 8000c58:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000c5e:	f107 030c 	add.w	r3, r7, #12
 8000c62:	4619      	mov	r1, r3
 8000c64:	480c      	ldr	r0, [pc, #48]	@ (8000c98 <MX_TIM2_Init+0xa0>)
 8000c66:	f004 fb81 	bl	800536c <HAL_TIM_SlaveConfigSynchro>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000c70:	f000 faae 	bl	80011d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c74:	2300      	movs	r3, #0
 8000c76:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c7c:	1d3b      	adds	r3, r7, #4
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4805      	ldr	r0, [pc, #20]	@ (8000c98 <MX_TIM2_Init+0xa0>)
 8000c82:	f004 ff43 	bl	8005b0c <HAL_TIMEx_MasterConfigSynchronization>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000c8c:	f000 faa0 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c90:	bf00      	nop
 8000c92:	3720      	adds	r7, #32
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	20000404 	.word	0x20000404

08000c9c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b088      	sub	sp, #32
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000ca2:	f107 030c 	add.w	r3, r7, #12
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	605a      	str	r2, [r3, #4]
 8000cac:	609a      	str	r2, [r3, #8]
 8000cae:	60da      	str	r2, [r3, #12]
 8000cb0:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb2:	1d3b      	adds	r3, r7, #4
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000cba:	4b20      	ldr	r3, [pc, #128]	@ (8000d3c <MX_TIM3_Init+0xa0>)
 8000cbc:	4a20      	ldr	r2, [pc, #128]	@ (8000d40 <MX_TIM3_Init+0xa4>)
 8000cbe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000cc0:	4b1e      	ldr	r3, [pc, #120]	@ (8000d3c <MX_TIM3_Init+0xa0>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cc6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d3c <MX_TIM3_Init+0xa0>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d3c <MX_TIM3_Init+0xa0>)
 8000cce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cd2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cd4:	4b19      	ldr	r3, [pc, #100]	@ (8000d3c <MX_TIM3_Init+0xa0>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cda:	4b18      	ldr	r3, [pc, #96]	@ (8000d3c <MX_TIM3_Init+0xa0>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ce0:	4816      	ldr	r0, [pc, #88]	@ (8000d3c <MX_TIM3_Init+0xa0>)
 8000ce2:	f004 f881 	bl	8004de8 <HAL_TIM_Base_Init>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000cec:	f000 fa70 	bl	80011d0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000cf0:	2307      	movs	r3, #7
 8000cf2:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000cf4:	2350      	movs	r3, #80	@ 0x50
 8000cf6:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000d00:	f107 030c 	add.w	r3, r7, #12
 8000d04:	4619      	mov	r1, r3
 8000d06:	480d      	ldr	r0, [pc, #52]	@ (8000d3c <MX_TIM3_Init+0xa0>)
 8000d08:	f004 fb30 	bl	800536c <HAL_TIM_SlaveConfigSynchro>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8000d12:	f000 fa5d 	bl	80011d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d16:	2300      	movs	r3, #0
 8000d18:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d1e:	1d3b      	adds	r3, r7, #4
 8000d20:	4619      	mov	r1, r3
 8000d22:	4806      	ldr	r0, [pc, #24]	@ (8000d3c <MX_TIM3_Init+0xa0>)
 8000d24:	f004 fef2 	bl	8005b0c <HAL_TIMEx_MasterConfigSynchronization>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000d2e:	f000 fa4f 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d32:	bf00      	nop
 8000d34:	3720      	adds	r7, #32
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	2000044c 	.word	0x2000044c
 8000d40:	40000400 	.word	0x40000400

08000d44 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b088      	sub	sp, #32
 8000d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000d4a:	f107 030c 	add.w	r3, r7, #12
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]
 8000d54:	609a      	str	r2, [r3, #8]
 8000d56:	60da      	str	r2, [r3, #12]
 8000d58:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000d62:	4b20      	ldr	r3, [pc, #128]	@ (8000de4 <MX_TIM5_Init+0xa0>)
 8000d64:	4a20      	ldr	r2, [pc, #128]	@ (8000de8 <MX_TIM5_Init+0xa4>)
 8000d66:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000d68:	4b1e      	ldr	r3, [pc, #120]	@ (8000de4 <MX_TIM5_Init+0xa0>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000de4 <MX_TIM5_Init+0xa0>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8000d74:	4b1b      	ldr	r3, [pc, #108]	@ (8000de4 <MX_TIM5_Init+0xa0>)
 8000d76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d7a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d7c:	4b19      	ldr	r3, [pc, #100]	@ (8000de4 <MX_TIM5_Init+0xa0>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d82:	4b18      	ldr	r3, [pc, #96]	@ (8000de4 <MX_TIM5_Init+0xa0>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000d88:	4816      	ldr	r0, [pc, #88]	@ (8000de4 <MX_TIM5_Init+0xa0>)
 8000d8a:	f004 f82d 	bl	8004de8 <HAL_TIM_Base_Init>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000d94:	f000 fa1c 	bl	80011d0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000d98:	2307      	movs	r3, #7
 8000d9a:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000d9c:	2350      	movs	r3, #80	@ 0x50
 8000d9e:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8000da8:	f107 030c 	add.w	r3, r7, #12
 8000dac:	4619      	mov	r1, r3
 8000dae:	480d      	ldr	r0, [pc, #52]	@ (8000de4 <MX_TIM5_Init+0xa0>)
 8000db0:	f004 fadc 	bl	800536c <HAL_TIM_SlaveConfigSynchro>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_TIM5_Init+0x7a>
  {
    Error_Handler();
 8000dba:	f000 fa09 	bl	80011d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000dc6:	1d3b      	adds	r3, r7, #4
 8000dc8:	4619      	mov	r1, r3
 8000dca:	4806      	ldr	r0, [pc, #24]	@ (8000de4 <MX_TIM5_Init+0xa0>)
 8000dcc:	f004 fe9e 	bl	8005b0c <HAL_TIMEx_MasterConfigSynchronization>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 8000dd6:	f000 f9fb 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000dda:	bf00      	nop
 8000ddc:	3720      	adds	r7, #32
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	20000494 	.word	0x20000494
 8000de8:	40000c00 	.word	0x40000c00

08000dec <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b092      	sub	sp, #72	@ 0x48
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000df2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000df6:	2200      	movs	r2, #0
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
 8000e0a:	611a      	str	r2, [r3, #16]
 8000e0c:	615a      	str	r2, [r3, #20]
 8000e0e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e10:	1d3b      	adds	r3, r7, #4
 8000e12:	2220      	movs	r2, #32
 8000e14:	2100      	movs	r1, #0
 8000e16:	4618      	mov	r0, r3
 8000e18:	f008 ff96 	bl	8009d48 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000e1c:	4b45      	ldr	r3, [pc, #276]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000e1e:	4a46      	ldr	r2, [pc, #280]	@ (8000f38 <MX_TIM8_Init+0x14c>)
 8000e20:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000e22:	4b44      	ldr	r3, [pc, #272]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e28:	4b42      	ldr	r3, [pc, #264]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8000e2e:	4b41      	ldr	r3, [pc, #260]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000e30:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e34:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e36:	4b3f      	ldr	r3, [pc, #252]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000e3c:	4b3d      	ldr	r3, [pc, #244]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e42:	4b3c      	ldr	r3, [pc, #240]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000e48:	483a      	ldr	r0, [pc, #232]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000e4a:	f004 f88d 	bl	8004f68 <HAL_TIM_PWM_Init>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8000e54:	f000 f9bc 	bl	80011d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000e60:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e64:	4619      	mov	r1, r3
 8000e66:	4833      	ldr	r0, [pc, #204]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000e68:	f004 fe50 	bl	8005b0c <HAL_TIMEx_MasterConfigSynchronization>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8000e72:	f000 f9ad 	bl	80011d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e76:	2360      	movs	r3, #96	@ 0x60
 8000e78:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e82:	2300      	movs	r3, #0
 8000e84:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e86:	2300      	movs	r3, #0
 8000e88:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e96:	2200      	movs	r2, #0
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4826      	ldr	r0, [pc, #152]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000e9c:	f004 f9a4 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8000ea6:	f000 f993 	bl	80011d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000eaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eae:	2204      	movs	r2, #4
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4820      	ldr	r0, [pc, #128]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000eb4:	f004 f998 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8000ebe:	f000 f987 	bl	80011d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ec2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec6:	2208      	movs	r2, #8
 8000ec8:	4619      	mov	r1, r3
 8000eca:	481a      	ldr	r0, [pc, #104]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000ecc:	f004 f98c 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8000ed6:	f000 f97b 	bl	80011d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000eda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ede:	220c      	movs	r2, #12
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4814      	ldr	r0, [pc, #80]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000ee4:	f004 f980 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_TIM8_Init+0x106>
  {
    Error_Handler();
 8000eee:	f000 f96f 	bl	80011d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f02:	2300      	movs	r3, #0
 8000f04:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f0a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000f10:	1d3b      	adds	r3, r7, #4
 8000f12:	4619      	mov	r1, r3
 8000f14:	4807      	ldr	r0, [pc, #28]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000f16:	f004 fe75 	bl	8005c04 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 8000f20:	f000 f956 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000f24:	4803      	ldr	r0, [pc, #12]	@ (8000f34 <MX_TIM8_Init+0x148>)
 8000f26:	f000 fca3 	bl	8001870 <HAL_TIM_MspPostInit>

}
 8000f2a:	bf00      	nop
 8000f2c:	3748      	adds	r7, #72	@ 0x48
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200004dc 	.word	0x200004dc
 8000f38:	40010400 	.word	0x40010400

08000f3c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b088      	sub	sp, #32
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	60da      	str	r2, [r3, #12]
 8000f4e:	611a      	str	r2, [r3, #16]
 8000f50:	615a      	str	r2, [r3, #20]
 8000f52:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8000f54:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd4 <MX_TIM9_Init+0x98>)
 8000f56:	4a20      	ldr	r2, [pc, #128]	@ (8000fd8 <MX_TIM9_Init+0x9c>)
 8000f58:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8000f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd4 <MX_TIM9_Init+0x98>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f60:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <MX_TIM9_Init+0x98>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8000f66:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd4 <MX_TIM9_Init+0x98>)
 8000f68:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f6c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f6e:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <MX_TIM9_Init+0x98>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f74:	4b17      	ldr	r3, [pc, #92]	@ (8000fd4 <MX_TIM9_Init+0x98>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8000f7a:	4816      	ldr	r0, [pc, #88]	@ (8000fd4 <MX_TIM9_Init+0x98>)
 8000f7c:	f003 fff4 	bl	8004f68 <HAL_TIM_PWM_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 8000f86:	f000 f923 	bl	80011d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f8a:	2360      	movs	r3, #96	@ 0x60
 8000f8c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f92:	2300      	movs	r3, #0
 8000f94:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f9a:	1d3b      	adds	r3, r7, #4
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	480c      	ldr	r0, [pc, #48]	@ (8000fd4 <MX_TIM9_Init+0x98>)
 8000fa2:	f004 f921 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8000fac:	f000 f910 	bl	80011d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fb0:	1d3b      	adds	r3, r7, #4
 8000fb2:	2204      	movs	r2, #4
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4807      	ldr	r0, [pc, #28]	@ (8000fd4 <MX_TIM9_Init+0x98>)
 8000fb8:	f004 f916 	bl	80051e8 <HAL_TIM_PWM_ConfigChannel>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8000fc2:	f000 f905 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8000fc6:	4803      	ldr	r0, [pc, #12]	@ (8000fd4 <MX_TIM9_Init+0x98>)
 8000fc8:	f000 fc52 	bl	8001870 <HAL_TIM_MspPostInit>

}
 8000fcc:	bf00      	nop
 8000fce:	3720      	adds	r7, #32
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20000524 	.word	0x20000524
 8000fd8:	40014000 	.word	0x40014000

08000fdc <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */
	// TODO Сделать инициализацию полей rs485 из конфигурации
	if (RS485_Init(&rs485) != HAL_OK){
 8000fe0:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <MX_UART4_Init+0x1c>)
 8000fe2:	f7ff fb77 	bl	80006d4 <RS485_Init>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d002      	beq.n	8000ff2 <MX_UART4_Init+0x16>
		Error_Handler();
 8000fec:	f000 f8f0 	bl	80011d0 <Error_Handler>
	}
	return;
 8000ff0:	bf00      	nop
 8000ff2:	bf00      	nop
  }
  /* USER CODE BEGIN UART4_Init 2 */
#endif
  /* USER CODE END UART4_Init 2 */

}
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	20000000 	.word	0x20000000

08000ffc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	607b      	str	r3, [r7, #4]
 8001006:	4b10      	ldr	r3, [pc, #64]	@ (8001048 <MX_DMA_Init+0x4c>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	4a0f      	ldr	r2, [pc, #60]	@ (8001048 <MX_DMA_Init+0x4c>)
 800100c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001010:	6313      	str	r3, [r2, #48]	@ 0x30
 8001012:	4b0d      	ldr	r3, [pc, #52]	@ (8001048 <MX_DMA_Init+0x4c>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800101e:	2200      	movs	r2, #0
 8001020:	2105      	movs	r1, #5
 8001022:	200d      	movs	r0, #13
 8001024:	f001 ff80 	bl	8002f28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001028:	200d      	movs	r0, #13
 800102a:	f001 ff99 	bl	8002f60 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 800102e:	2200      	movs	r2, #0
 8001030:	2105      	movs	r1, #5
 8001032:	200f      	movs	r0, #15
 8001034:	f001 ff78 	bl	8002f28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001038:	200f      	movs	r0, #15
 800103a:	f001 ff91 	bl	8002f60 <HAL_NVIC_EnableIRQ>

}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40023800 	.word	0x40023800

0800104c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b08c      	sub	sp, #48	@ 0x30
 8001050:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001052:	f107 031c 	add.w	r3, r7, #28
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	605a      	str	r2, [r3, #4]
 800105c:	609a      	str	r2, [r3, #8]
 800105e:	60da      	str	r2, [r3, #12]
 8001060:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	61bb      	str	r3, [r7, #24]
 8001066:	4b49      	ldr	r3, [pc, #292]	@ (800118c <MX_GPIO_Init+0x140>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	4a48      	ldr	r2, [pc, #288]	@ (800118c <MX_GPIO_Init+0x140>)
 800106c:	f043 0310 	orr.w	r3, r3, #16
 8001070:	6313      	str	r3, [r2, #48]	@ 0x30
 8001072:	4b46      	ldr	r3, [pc, #280]	@ (800118c <MX_GPIO_Init+0x140>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	f003 0310 	and.w	r3, r3, #16
 800107a:	61bb      	str	r3, [r7, #24]
 800107c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	617b      	str	r3, [r7, #20]
 8001082:	4b42      	ldr	r3, [pc, #264]	@ (800118c <MX_GPIO_Init+0x140>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001086:	4a41      	ldr	r2, [pc, #260]	@ (800118c <MX_GPIO_Init+0x140>)
 8001088:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800108c:	6313      	str	r3, [r2, #48]	@ 0x30
 800108e:	4b3f      	ldr	r3, [pc, #252]	@ (800118c <MX_GPIO_Init+0x140>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001096:	617b      	str	r3, [r7, #20]
 8001098:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
 800109e:	4b3b      	ldr	r3, [pc, #236]	@ (800118c <MX_GPIO_Init+0x140>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a2:	4a3a      	ldr	r2, [pc, #232]	@ (800118c <MX_GPIO_Init+0x140>)
 80010a4:	f043 0304 	orr.w	r3, r3, #4
 80010a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010aa:	4b38      	ldr	r3, [pc, #224]	@ (800118c <MX_GPIO_Init+0x140>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ae:	f003 0304 	and.w	r3, r3, #4
 80010b2:	613b      	str	r3, [r7, #16]
 80010b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	4b34      	ldr	r3, [pc, #208]	@ (800118c <MX_GPIO_Init+0x140>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	4a33      	ldr	r2, [pc, #204]	@ (800118c <MX_GPIO_Init+0x140>)
 80010c0:	f043 0301 	orr.w	r3, r3, #1
 80010c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c6:	4b31      	ldr	r3, [pc, #196]	@ (800118c <MX_GPIO_Init+0x140>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	4b2d      	ldr	r3, [pc, #180]	@ (800118c <MX_GPIO_Init+0x140>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	4a2c      	ldr	r2, [pc, #176]	@ (800118c <MX_GPIO_Init+0x140>)
 80010dc:	f043 0302 	orr.w	r3, r3, #2
 80010e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e2:	4b2a      	ldr	r3, [pc, #168]	@ (800118c <MX_GPIO_Init+0x140>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	f003 0302 	and.w	r3, r3, #2
 80010ea:	60bb      	str	r3, [r7, #8]
 80010ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	607b      	str	r3, [r7, #4]
 80010f2:	4b26      	ldr	r3, [pc, #152]	@ (800118c <MX_GPIO_Init+0x140>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f6:	4a25      	ldr	r2, [pc, #148]	@ (800118c <MX_GPIO_Init+0x140>)
 80010f8:	f043 0308 	orr.w	r3, r3, #8
 80010fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010fe:	4b23      	ldr	r3, [pc, #140]	@ (800118c <MX_GPIO_Init+0x140>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001102:	f003 0308 	and.w	r3, r3, #8
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_RS_TX_Pin|LED_RS_RX_Pin|LED_CAN_TX_Pin|LED_CAN_RX_Pin
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8001110:	481f      	ldr	r0, [pc, #124]	@ (8001190 <MX_GPIO_Init+0x144>)
 8001112:	f003 f881 	bl	8004218 <HAL_GPIO_WritePin>
                          |LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800111c:	481d      	ldr	r0, [pc, #116]	@ (8001194 <MX_GPIO_Init+0x148>)
 800111e:	f003 f87b 	bl	8004218 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DOUT0_Pin|DOUT1_Pin|DOUT2_Pin|DOUT3_Pin, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	210f      	movs	r1, #15
 8001126:	481c      	ldr	r0, [pc, #112]	@ (8001198 <MX_GPIO_Init+0x14c>)
 8001128:	f003 f876 	bl	8004218 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_RS_TX_Pin LED_RS_RX_Pin LED_CAN_TX_Pin LED_CAN_RX_Pin
                           LED1_Pin LED2_Pin LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED_RS_TX_Pin|LED_RS_RX_Pin|LED_CAN_TX_Pin|LED_CAN_RX_Pin
 800112c:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001130:	61fb      	str	r3, [r7, #28]
                          |LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001132:	2301      	movs	r3, #1
 8001134:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113a:	2300      	movs	r3, #0
 800113c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800113e:	f107 031c 	add.w	r3, r7, #28
 8001142:	4619      	mov	r1, r3
 8001144:	4812      	ldr	r0, [pc, #72]	@ (8001190 <MX_GPIO_Init+0x144>)
 8001146:	f002 fecb 	bl	8003ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DE_Pin */
  GPIO_InitStruct.Pin = RS485_DE_Pin;
 800114a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800114e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001150:	2301      	movs	r3, #1
 8001152:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001158:	2300      	movs	r3, #0
 800115a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RS485_DE_GPIO_Port, &GPIO_InitStruct);
 800115c:	f107 031c 	add.w	r3, r7, #28
 8001160:	4619      	mov	r1, r3
 8001162:	480c      	ldr	r0, [pc, #48]	@ (8001194 <MX_GPIO_Init+0x148>)
 8001164:	f002 febc 	bl	8003ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT0_Pin DOUT1_Pin DOUT2_Pin DOUT3_Pin */
  GPIO_InitStruct.Pin = DOUT0_Pin|DOUT1_Pin|DOUT2_Pin|DOUT3_Pin;
 8001168:	230f      	movs	r3, #15
 800116a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116c:	2301      	movs	r3, #1
 800116e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001174:	2300      	movs	r3, #0
 8001176:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001178:	f107 031c 	add.w	r3, r7, #28
 800117c:	4619      	mov	r1, r3
 800117e:	4806      	ldr	r0, [pc, #24]	@ (8001198 <MX_GPIO_Init+0x14c>)
 8001180:	f002 feae 	bl	8003ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001184:	bf00      	nop
 8001186:	3730      	adds	r7, #48	@ 0x30
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40023800 	.word	0x40023800
 8001190:	40021000 	.word	0x40021000
 8001194:	40020800 	.word	0x40020800
 8001198:	40020c00 	.word	0x40020c00

0800119c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80011a4:	2001      	movs	r0, #1
 80011a6:	f005 fdd1 	bl	8006d4c <osDelay>
 80011aa:	e7fb      	b.n	80011a4 <StartDefaultTask+0x8>

080011ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a04      	ldr	r2, [pc, #16]	@ (80011cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d101      	bne.n	80011c2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80011be:	f000 fdbf 	bl	8001d40 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40001000 	.word	0x40001000

080011d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011d4:	b672      	cpsid	i
}
 80011d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d8:	bf00      	nop
 80011da:	e7fd      	b.n	80011d8 <Error_Handler+0x8>

080011dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	607b      	str	r3, [r7, #4]
 80011e6:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <HAL_MspInit+0x54>)
 80011e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ea:	4a11      	ldr	r2, [pc, #68]	@ (8001230 <HAL_MspInit+0x54>)
 80011ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80011f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001230 <HAL_MspInit+0x54>)
 80011f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	603b      	str	r3, [r7, #0]
 8001202:	4b0b      	ldr	r3, [pc, #44]	@ (8001230 <HAL_MspInit+0x54>)
 8001204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001206:	4a0a      	ldr	r2, [pc, #40]	@ (8001230 <HAL_MspInit+0x54>)
 8001208:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800120c:	6413      	str	r3, [r2, #64]	@ 0x40
 800120e:	4b08      	ldr	r3, [pc, #32]	@ (8001230 <HAL_MspInit+0x54>)
 8001210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001216:	603b      	str	r3, [r7, #0]
 8001218:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	210f      	movs	r1, #15
 800121e:	f06f 0001 	mvn.w	r0, #1
 8001222:	f001 fe81 	bl	8002f28 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40023800 	.word	0x40023800

08001234 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08a      	sub	sp, #40	@ 0x28
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a24      	ldr	r2, [pc, #144]	@ (80012e4 <HAL_ADC_MspInit+0xb0>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d141      	bne.n	80012da <HAL_ADC_MspInit+0xa6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
 800125a:	4b23      	ldr	r3, [pc, #140]	@ (80012e8 <HAL_ADC_MspInit+0xb4>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800125e:	4a22      	ldr	r2, [pc, #136]	@ (80012e8 <HAL_ADC_MspInit+0xb4>)
 8001260:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001264:	6453      	str	r3, [r2, #68]	@ 0x44
 8001266:	4b20      	ldr	r3, [pc, #128]	@ (80012e8 <HAL_ADC_MspInit+0xb4>)
 8001268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800126e:	613b      	str	r3, [r7, #16]
 8001270:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	4b1c      	ldr	r3, [pc, #112]	@ (80012e8 <HAL_ADC_MspInit+0xb4>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	4a1b      	ldr	r2, [pc, #108]	@ (80012e8 <HAL_ADC_MspInit+0xb4>)
 800127c:	f043 0304 	orr.w	r3, r3, #4
 8001280:	6313      	str	r3, [r2, #48]	@ 0x30
 8001282:	4b19      	ldr	r3, [pc, #100]	@ (80012e8 <HAL_ADC_MspInit+0xb4>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	4b15      	ldr	r3, [pc, #84]	@ (80012e8 <HAL_ADC_MspInit+0xb4>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	4a14      	ldr	r2, [pc, #80]	@ (80012e8 <HAL_ADC_MspInit+0xb4>)
 8001298:	f043 0302 	orr.w	r3, r3, #2
 800129c:	6313      	str	r3, [r2, #48]	@ 0x30
 800129e:	4b12      	ldr	r3, [pc, #72]	@ (80012e8 <HAL_ADC_MspInit+0xb4>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	60bb      	str	r3, [r7, #8]
 80012a8:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012aa:	230c      	movs	r3, #12
 80012ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ae:	2303      	movs	r3, #3
 80012b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4619      	mov	r1, r3
 80012bc:	480b      	ldr	r0, [pc, #44]	@ (80012ec <HAL_ADC_MspInit+0xb8>)
 80012be:	f002 fe0f 	bl	8003ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012c2:	2303      	movs	r3, #3
 80012c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012c6:	2303      	movs	r3, #3
 80012c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	4619      	mov	r1, r3
 80012d4:	4806      	ldr	r0, [pc, #24]	@ (80012f0 <HAL_ADC_MspInit+0xbc>)
 80012d6:	f002 fe03 	bl	8003ee0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80012da:	bf00      	nop
 80012dc:	3728      	adds	r7, #40	@ 0x28
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	40012000 	.word	0x40012000
 80012e8:	40023800 	.word	0x40023800
 80012ec:	40020800 	.word	0x40020800
 80012f0:	40020400 	.word	0x40020400

080012f4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08a      	sub	sp, #40	@ 0x28
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fc:	f107 0314 	add.w	r3, r7, #20
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	605a      	str	r2, [r3, #4]
 8001306:	609a      	str	r2, [r3, #8]
 8001308:	60da      	str	r2, [r3, #12]
 800130a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a29      	ldr	r2, [pc, #164]	@ (80013b8 <HAL_CAN_MspInit+0xc4>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d14c      	bne.n	80013b0 <HAL_CAN_MspInit+0xbc>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001316:	2300      	movs	r3, #0
 8001318:	613b      	str	r3, [r7, #16]
 800131a:	4b28      	ldr	r3, [pc, #160]	@ (80013bc <HAL_CAN_MspInit+0xc8>)
 800131c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131e:	4a27      	ldr	r2, [pc, #156]	@ (80013bc <HAL_CAN_MspInit+0xc8>)
 8001320:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001324:	6413      	str	r3, [r2, #64]	@ 0x40
 8001326:	4b25      	ldr	r3, [pc, #148]	@ (80013bc <HAL_CAN_MspInit+0xc8>)
 8001328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800132a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800132e:	613b      	str	r3, [r7, #16]
 8001330:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	60fb      	str	r3, [r7, #12]
 8001336:	4b21      	ldr	r3, [pc, #132]	@ (80013bc <HAL_CAN_MspInit+0xc8>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133a:	4a20      	ldr	r2, [pc, #128]	@ (80013bc <HAL_CAN_MspInit+0xc8>)
 800133c:	f043 0302 	orr.w	r3, r3, #2
 8001340:	6313      	str	r3, [r2, #48]	@ 0x30
 8001342:	4b1e      	ldr	r3, [pc, #120]	@ (80013bc <HAL_CAN_MspInit+0xc8>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800134e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001352:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001354:	2302      	movs	r3, #2
 8001356:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135c:	2303      	movs	r3, #3
 800135e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001360:	2309      	movs	r3, #9
 8001362:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	4619      	mov	r1, r3
 800136a:	4815      	ldr	r0, [pc, #84]	@ (80013c0 <HAL_CAN_MspInit+0xcc>)
 800136c:	f002 fdb8 	bl	8003ee0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8001370:	2200      	movs	r2, #0
 8001372:	2105      	movs	r1, #5
 8001374:	2013      	movs	r0, #19
 8001376:	f001 fdd7 	bl	8002f28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800137a:	2013      	movs	r0, #19
 800137c:	f001 fdf0 	bl	8002f60 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001380:	2200      	movs	r2, #0
 8001382:	2105      	movs	r1, #5
 8001384:	2014      	movs	r0, #20
 8001386:	f001 fdcf 	bl	8002f28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800138a:	2014      	movs	r0, #20
 800138c:	f001 fde8 	bl	8002f60 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8001390:	2200      	movs	r2, #0
 8001392:	2105      	movs	r1, #5
 8001394:	2015      	movs	r0, #21
 8001396:	f001 fdc7 	bl	8002f28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800139a:	2015      	movs	r0, #21
 800139c:	f001 fde0 	bl	8002f60 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 80013a0:	2200      	movs	r2, #0
 80013a2:	2105      	movs	r1, #5
 80013a4:	2016      	movs	r0, #22
 80013a6:	f001 fdbf 	bl	8002f28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80013aa:	2016      	movs	r0, #22
 80013ac:	f001 fdd8 	bl	8002f60 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80013b0:	bf00      	nop
 80013b2:	3728      	adds	r7, #40	@ 0x28
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40006400 	.word	0x40006400
 80013bc:	40023800 	.word	0x40023800
 80013c0:	40020400 	.word	0x40020400

080013c4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b08a      	sub	sp, #40	@ 0x28
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
 80013da:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001450 <HAL_DAC_MspInit+0x8c>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d12f      	bne.n	8001446 <HAL_DAC_MspInit+0x82>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	613b      	str	r3, [r7, #16]
 80013ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001454 <HAL_DAC_MspInit+0x90>)
 80013ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ee:	4a19      	ldr	r2, [pc, #100]	@ (8001454 <HAL_DAC_MspInit+0x90>)
 80013f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80013f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80013f6:	4b17      	ldr	r3, [pc, #92]	@ (8001454 <HAL_DAC_MspInit+0x90>)
 80013f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80013fe:	613b      	str	r3, [r7, #16]
 8001400:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	4b13      	ldr	r3, [pc, #76]	@ (8001454 <HAL_DAC_MspInit+0x90>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140a:	4a12      	ldr	r2, [pc, #72]	@ (8001454 <HAL_DAC_MspInit+0x90>)
 800140c:	f043 0301 	orr.w	r3, r3, #1
 8001410:	6313      	str	r3, [r2, #48]	@ 0x30
 8001412:	4b10      	ldr	r3, [pc, #64]	@ (8001454 <HAL_DAC_MspInit+0x90>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = AOUT0_Pin|AOUT1_Pin;
 800141e:	2330      	movs	r3, #48	@ 0x30
 8001420:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001422:	2303      	movs	r3, #3
 8001424:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142a:	f107 0314 	add.w	r3, r7, #20
 800142e:	4619      	mov	r1, r3
 8001430:	4809      	ldr	r0, [pc, #36]	@ (8001458 <HAL_DAC_MspInit+0x94>)
 8001432:	f002 fd55 	bl	8003ee0 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	210f      	movs	r1, #15
 800143a:	2036      	movs	r0, #54	@ 0x36
 800143c:	f001 fd74 	bl	8002f28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001440:	2036      	movs	r0, #54	@ 0x36
 8001442:	f001 fd8d 	bl	8002f60 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8001446:	bf00      	nop
 8001448:	3728      	adds	r7, #40	@ 0x28
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40007400 	.word	0x40007400
 8001454:	40023800 	.word	0x40023800
 8001458:	40020000 	.word	0x40020000

0800145c <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b08e      	sub	sp, #56	@ 0x38
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001464:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a46      	ldr	r2, [pc, #280]	@ (8001594 <HAL_ETH_MspInit+0x138>)
 800147a:	4293      	cmp	r3, r2
 800147c:	f040 8085 	bne.w	800158a <HAL_ETH_MspInit+0x12e>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001480:	2300      	movs	r3, #0
 8001482:	623b      	str	r3, [r7, #32]
 8001484:	4b44      	ldr	r3, [pc, #272]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 8001486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001488:	4a43      	ldr	r2, [pc, #268]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 800148a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800148e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001490:	4b41      	ldr	r3, [pc, #260]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 8001492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001494:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001498:	623b      	str	r3, [r7, #32]
 800149a:	6a3b      	ldr	r3, [r7, #32]
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
 80014a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 80014a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a4:	4a3c      	ldr	r2, [pc, #240]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 80014a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80014aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ac:	4b3a      	ldr	r3, [pc, #232]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 80014ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014b4:	61fb      	str	r3, [r7, #28]
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	2300      	movs	r3, #0
 80014ba:	61bb      	str	r3, [r7, #24]
 80014bc:	4b36      	ldr	r3, [pc, #216]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 80014be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c0:	4a35      	ldr	r2, [pc, #212]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 80014c2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80014c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c8:	4b33      	ldr	r3, [pc, #204]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 80014ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80014d0:	61bb      	str	r3, [r7, #24]
 80014d2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
 80014d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 80014da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014dc:	4a2e      	ldr	r2, [pc, #184]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 80014de:	f043 0304 	orr.w	r3, r3, #4
 80014e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e4:	4b2c      	ldr	r3, [pc, #176]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 80014e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e8:	f003 0304 	and.w	r3, r3, #4
 80014ec:	617b      	str	r3, [r7, #20]
 80014ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f0:	2300      	movs	r3, #0
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	4b28      	ldr	r3, [pc, #160]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 80014f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f8:	4a27      	ldr	r2, [pc, #156]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 80014fa:	f043 0301 	orr.w	r3, r3, #1
 80014fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001500:	4b25      	ldr	r3, [pc, #148]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 8001502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001504:	f003 0301 	and.w	r3, r3, #1
 8001508:	613b      	str	r3, [r7, #16]
 800150a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800150c:	2300      	movs	r3, #0
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	4b21      	ldr	r3, [pc, #132]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 8001512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001514:	4a20      	ldr	r2, [pc, #128]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 8001516:	f043 0302 	orr.w	r3, r3, #2
 800151a:	6313      	str	r3, [r2, #48]	@ 0x30
 800151c:	4b1e      	ldr	r3, [pc, #120]	@ (8001598 <HAL_ETH_MspInit+0x13c>)
 800151e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001520:	f003 0302 	and.w	r3, r3, #2
 8001524:	60fb      	str	r3, [r7, #12]
 8001526:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001528:	2332      	movs	r3, #50	@ 0x32
 800152a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152c:	2302      	movs	r3, #2
 800152e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001534:	2303      	movs	r3, #3
 8001536:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001538:	230b      	movs	r3, #11
 800153a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800153c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001540:	4619      	mov	r1, r3
 8001542:	4816      	ldr	r0, [pc, #88]	@ (800159c <HAL_ETH_MspInit+0x140>)
 8001544:	f002 fccc 	bl	8003ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8001548:	2386      	movs	r3, #134	@ 0x86
 800154a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154c:	2302      	movs	r3, #2
 800154e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001550:	2300      	movs	r3, #0
 8001552:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001554:	2303      	movs	r3, #3
 8001556:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001558:	230b      	movs	r3, #11
 800155a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001560:	4619      	mov	r1, r3
 8001562:	480f      	ldr	r0, [pc, #60]	@ (80015a0 <HAL_ETH_MspInit+0x144>)
 8001564:	f002 fcbc 	bl	8003ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8001568:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800156c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156e:	2302      	movs	r3, #2
 8001570:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001572:	2300      	movs	r3, #0
 8001574:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001576:	2303      	movs	r3, #3
 8001578:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800157a:	230b      	movs	r3, #11
 800157c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001582:	4619      	mov	r1, r3
 8001584:	4807      	ldr	r0, [pc, #28]	@ (80015a4 <HAL_ETH_MspInit+0x148>)
 8001586:	f002 fcab 	bl	8003ee0 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 800158a:	bf00      	nop
 800158c:	3738      	adds	r7, #56	@ 0x38
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40028000 	.word	0x40028000
 8001598:	40023800 	.word	0x40023800
 800159c:	40020800 	.word	0x40020800
 80015a0:	40020000 	.word	0x40020000
 80015a4:	40020400 	.word	0x40020400

080015a8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b08a      	sub	sp, #40	@ 0x28
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b0:	f107 0314 	add.w	r3, r7, #20
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
 80015be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a19      	ldr	r2, [pc, #100]	@ (800162c <HAL_I2C_MspInit+0x84>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d12b      	bne.n	8001622 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	613b      	str	r3, [r7, #16]
 80015ce:	4b18      	ldr	r3, [pc, #96]	@ (8001630 <HAL_I2C_MspInit+0x88>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	4a17      	ldr	r2, [pc, #92]	@ (8001630 <HAL_I2C_MspInit+0x88>)
 80015d4:	f043 0302 	orr.w	r3, r3, #2
 80015d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015da:	4b15      	ldr	r3, [pc, #84]	@ (8001630 <HAL_I2C_MspInit+0x88>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	613b      	str	r3, [r7, #16]
 80015e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015e6:	23c0      	movs	r3, #192	@ 0xc0
 80015e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ea:	2312      	movs	r3, #18
 80015ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f2:	2303      	movs	r3, #3
 80015f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015f6:	2304      	movs	r3, #4
 80015f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015fa:	f107 0314 	add.w	r3, r7, #20
 80015fe:	4619      	mov	r1, r3
 8001600:	480c      	ldr	r0, [pc, #48]	@ (8001634 <HAL_I2C_MspInit+0x8c>)
 8001602:	f002 fc6d 	bl	8003ee0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	4b09      	ldr	r3, [pc, #36]	@ (8001630 <HAL_I2C_MspInit+0x88>)
 800160c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160e:	4a08      	ldr	r2, [pc, #32]	@ (8001630 <HAL_I2C_MspInit+0x88>)
 8001610:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001614:	6413      	str	r3, [r2, #64]	@ 0x40
 8001616:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <HAL_I2C_MspInit+0x88>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001622:	bf00      	nop
 8001624:	3728      	adds	r7, #40	@ 0x28
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40005400 	.word	0x40005400
 8001630:	40023800 	.word	0x40023800
 8001634:	40020400 	.word	0x40020400

08001638 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b090      	sub	sp, #64	@ 0x40
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001640:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
 800164e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a65      	ldr	r2, [pc, #404]	@ (80017ec <HAL_TIM_Base_MspInit+0x1b4>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d12d      	bne.n	80016b6 <HAL_TIM_Base_MspInit+0x7e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800165e:	4b64      	ldr	r3, [pc, #400]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 8001660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001662:	4a63      	ldr	r2, [pc, #396]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6453      	str	r3, [r2, #68]	@ 0x44
 800166a:	4b61      	ldr	r3, [pc, #388]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 800166c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001674:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	627b      	str	r3, [r7, #36]	@ 0x24
 800167a:	4b5d      	ldr	r3, [pc, #372]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	4a5c      	ldr	r2, [pc, #368]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	6313      	str	r3, [r2, #48]	@ 0x30
 8001686:	4b5a      	ldr	r3, [pc, #360]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DIN0_Pin;
 8001692:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001696:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001698:	2302      	movs	r3, #2
 800169a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	2300      	movs	r3, #0
 800169e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a0:	2300      	movs	r3, #0
 80016a2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80016a4:	2301      	movs	r3, #1
 80016a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(DIN0_GPIO_Port, &GPIO_InitStruct);
 80016a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016ac:	4619      	mov	r1, r3
 80016ae:	4851      	ldr	r0, [pc, #324]	@ (80017f4 <HAL_TIM_Base_MspInit+0x1bc>)
 80016b0:	f002 fc16 	bl	8003ee0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80016b4:	e095      	b.n	80017e2 <HAL_TIM_Base_MspInit+0x1aa>
  else if(htim_base->Instance==TIM2)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016be:	d12d      	bne.n	800171c <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016c0:	2300      	movs	r3, #0
 80016c2:	623b      	str	r3, [r7, #32]
 80016c4:	4b4a      	ldr	r3, [pc, #296]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 80016c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c8:	4a49      	ldr	r2, [pc, #292]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 80016ca:	f043 0301 	orr.w	r3, r3, #1
 80016ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80016d0:	4b47      	ldr	r3, [pc, #284]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 80016d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	623b      	str	r3, [r7, #32]
 80016da:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016dc:	2300      	movs	r3, #0
 80016de:	61fb      	str	r3, [r7, #28]
 80016e0:	4b43      	ldr	r3, [pc, #268]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 80016e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e4:	4a42      	ldr	r2, [pc, #264]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 80016e6:	f043 0301 	orr.w	r3, r3, #1
 80016ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ec:	4b40      	ldr	r3, [pc, #256]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 80016ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	61fb      	str	r3, [r7, #28]
 80016f6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80016f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fe:	2302      	movs	r3, #2
 8001700:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001706:	2300      	movs	r3, #0
 8001708:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800170a:	2301      	movs	r3, #1
 800170c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001712:	4619      	mov	r1, r3
 8001714:	4837      	ldr	r0, [pc, #220]	@ (80017f4 <HAL_TIM_Base_MspInit+0x1bc>)
 8001716:	f002 fbe3 	bl	8003ee0 <HAL_GPIO_Init>
}
 800171a:	e062      	b.n	80017e2 <HAL_TIM_Base_MspInit+0x1aa>
  else if(htim_base->Instance==TIM3)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a35      	ldr	r2, [pc, #212]	@ (80017f8 <HAL_TIM_Base_MspInit+0x1c0>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d12c      	bne.n	8001780 <HAL_TIM_Base_MspInit+0x148>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	61bb      	str	r3, [r7, #24]
 800172a:	4b31      	ldr	r3, [pc, #196]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172e:	4a30      	ldr	r2, [pc, #192]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 8001730:	f043 0302 	orr.w	r3, r3, #2
 8001734:	6413      	str	r3, [r2, #64]	@ 0x40
 8001736:	4b2e      	ldr	r3, [pc, #184]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	61bb      	str	r3, [r7, #24]
 8001740:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	4b2a      	ldr	r3, [pc, #168]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	4a29      	ldr	r2, [pc, #164]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 800174c:	f043 0301 	orr.w	r3, r3, #1
 8001750:	6313      	str	r3, [r2, #48]	@ 0x30
 8001752:	4b27      	ldr	r3, [pc, #156]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = DIN2_Pin;
 800175e:	2340      	movs	r3, #64	@ 0x40
 8001760:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001762:	2302      	movs	r3, #2
 8001764:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	2300      	movs	r3, #0
 8001768:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176a:	2300      	movs	r3, #0
 800176c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800176e:	2302      	movs	r3, #2
 8001770:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(DIN2_GPIO_Port, &GPIO_InitStruct);
 8001772:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001776:	4619      	mov	r1, r3
 8001778:	481e      	ldr	r0, [pc, #120]	@ (80017f4 <HAL_TIM_Base_MspInit+0x1bc>)
 800177a:	f002 fbb1 	bl	8003ee0 <HAL_GPIO_Init>
}
 800177e:	e030      	b.n	80017e2 <HAL_TIM_Base_MspInit+0x1aa>
  else if(htim_base->Instance==TIM5)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a1d      	ldr	r2, [pc, #116]	@ (80017fc <HAL_TIM_Base_MspInit+0x1c4>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d12b      	bne.n	80017e2 <HAL_TIM_Base_MspInit+0x1aa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	613b      	str	r3, [r7, #16]
 800178e:	4b18      	ldr	r3, [pc, #96]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 8001790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001792:	4a17      	ldr	r2, [pc, #92]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 8001794:	f043 0308 	orr.w	r3, r3, #8
 8001798:	6413      	str	r3, [r2, #64]	@ 0x40
 800179a:	4b15      	ldr	r3, [pc, #84]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 800179c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179e:	f003 0308 	and.w	r3, r3, #8
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	4a10      	ldr	r2, [pc, #64]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 80017b0:	f043 0301 	orr.w	r3, r3, #1
 80017b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b6:	4b0e      	ldr	r3, [pc, #56]	@ (80017f0 <HAL_TIM_Base_MspInit+0x1b8>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DIN3_Pin;
 80017c2:	2301      	movs	r3, #1
 80017c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c6:	2302      	movs	r3, #2
 80017c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ca:	2300      	movs	r3, #0
 80017cc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ce:	2300      	movs	r3, #0
 80017d0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80017d2:	2302      	movs	r3, #2
 80017d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(DIN3_GPIO_Port, &GPIO_InitStruct);
 80017d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017da:	4619      	mov	r1, r3
 80017dc:	4805      	ldr	r0, [pc, #20]	@ (80017f4 <HAL_TIM_Base_MspInit+0x1bc>)
 80017de:	f002 fb7f 	bl	8003ee0 <HAL_GPIO_Init>
}
 80017e2:	bf00      	nop
 80017e4:	3740      	adds	r7, #64	@ 0x40
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40010000 	.word	0x40010000
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40020000 	.word	0x40020000
 80017f8:	40000400 	.word	0x40000400
 80017fc:	40000c00 	.word	0x40000c00

08001800 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM8)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a15      	ldr	r2, [pc, #84]	@ (8001864 <HAL_TIM_PWM_MspInit+0x64>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d10e      	bne.n	8001830 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <HAL_TIM_PWM_MspInit+0x68>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181a:	4a13      	ldr	r2, [pc, #76]	@ (8001868 <HAL_TIM_PWM_MspInit+0x68>)
 800181c:	f043 0302 	orr.w	r3, r3, #2
 8001820:	6453      	str	r3, [r2, #68]	@ 0x44
 8001822:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <HAL_TIM_PWM_MspInit+0x68>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 800182e:	e012      	b.n	8001856 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM9)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a0d      	ldr	r2, [pc, #52]	@ (800186c <HAL_TIM_PWM_MspInit+0x6c>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d10d      	bne.n	8001856 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	60bb      	str	r3, [r7, #8]
 800183e:	4b0a      	ldr	r3, [pc, #40]	@ (8001868 <HAL_TIM_PWM_MspInit+0x68>)
 8001840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001842:	4a09      	ldr	r2, [pc, #36]	@ (8001868 <HAL_TIM_PWM_MspInit+0x68>)
 8001844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001848:	6453      	str	r3, [r2, #68]	@ 0x44
 800184a:	4b07      	ldr	r3, [pc, #28]	@ (8001868 <HAL_TIM_PWM_MspInit+0x68>)
 800184c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800184e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001852:	60bb      	str	r3, [r7, #8]
 8001854:	68bb      	ldr	r3, [r7, #8]
}
 8001856:	bf00      	nop
 8001858:	3714      	adds	r7, #20
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	40010400 	.word	0x40010400
 8001868:	40023800 	.word	0x40023800
 800186c:	40014000 	.word	0x40014000

08001870 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b08a      	sub	sp, #40	@ 0x28
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001878:	f107 0314 	add.w	r3, r7, #20
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a24      	ldr	r2, [pc, #144]	@ (8001920 <HAL_TIM_MspPostInit+0xb0>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d11f      	bne.n	80018d2 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	613b      	str	r3, [r7, #16]
 8001896:	4b23      	ldr	r3, [pc, #140]	@ (8001924 <HAL_TIM_MspPostInit+0xb4>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	4a22      	ldr	r2, [pc, #136]	@ (8001924 <HAL_TIM_MspPostInit+0xb4>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a2:	4b20      	ldr	r3, [pc, #128]	@ (8001924 <HAL_TIM_MspPostInit+0xb4>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	f003 0304 	and.w	r3, r3, #4
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	693b      	ldr	r3, [r7, #16]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = AIN_LED0_Pin|AIN_LED1_Pin|AIN_LED2_Pin|AIN_LED3_Pin;
 80018ae:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80018b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b4:	2302      	movs	r3, #2
 80018b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018bc:	2300      	movs	r3, #0
 80018be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80018c0:	2303      	movs	r3, #3
 80018c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018c4:	f107 0314 	add.w	r3, r7, #20
 80018c8:	4619      	mov	r1, r3
 80018ca:	4817      	ldr	r0, [pc, #92]	@ (8001928 <HAL_TIM_MspPostInit+0xb8>)
 80018cc:	f002 fb08 	bl	8003ee0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80018d0:	e022      	b.n	8001918 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM9)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a15      	ldr	r2, [pc, #84]	@ (800192c <HAL_TIM_MspPostInit+0xbc>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d11d      	bne.n	8001918 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80018dc:	2300      	movs	r3, #0
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	4b10      	ldr	r3, [pc, #64]	@ (8001924 <HAL_TIM_MspPostInit+0xb4>)
 80018e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e4:	4a0f      	ldr	r2, [pc, #60]	@ (8001924 <HAL_TIM_MspPostInit+0xb4>)
 80018e6:	f043 0310 	orr.w	r3, r3, #16
 80018ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001924 <HAL_TIM_MspPostInit+0xb4>)
 80018ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f0:	f003 0310 	and.w	r3, r3, #16
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AOUT_LED0_Pin|AOUT_LED1_Pin;
 80018f8:	2360      	movs	r3, #96	@ 0x60
 80018fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fc:	2302      	movs	r3, #2
 80018fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001904:	2300      	movs	r3, #0
 8001906:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001908:	2303      	movs	r3, #3
 800190a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	4619      	mov	r1, r3
 8001912:	4807      	ldr	r0, [pc, #28]	@ (8001930 <HAL_TIM_MspPostInit+0xc0>)
 8001914:	f002 fae4 	bl	8003ee0 <HAL_GPIO_Init>
}
 8001918:	bf00      	nop
 800191a:	3728      	adds	r7, #40	@ 0x28
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40010400 	.word	0x40010400
 8001924:	40023800 	.word	0x40023800
 8001928:	40020800 	.word	0x40020800
 800192c:	40014000 	.word	0x40014000
 8001930:	40021000 	.word	0x40021000

08001934 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08a      	sub	sp, #40	@ 0x28
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193c:	f107 0314 	add.w	r3, r7, #20
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a4c      	ldr	r2, [pc, #304]	@ (8001a84 <HAL_UART_MspInit+0x150>)
 8001952:	4293      	cmp	r3, r2
 8001954:	f040 8091 	bne.w	8001a7a <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001958:	2300      	movs	r3, #0
 800195a:	613b      	str	r3, [r7, #16]
 800195c:	4b4a      	ldr	r3, [pc, #296]	@ (8001a88 <HAL_UART_MspInit+0x154>)
 800195e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001960:	4a49      	ldr	r2, [pc, #292]	@ (8001a88 <HAL_UART_MspInit+0x154>)
 8001962:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001966:	6413      	str	r3, [r2, #64]	@ 0x40
 8001968:	4b47      	ldr	r3, [pc, #284]	@ (8001a88 <HAL_UART_MspInit+0x154>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001974:	2300      	movs	r3, #0
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	4b43      	ldr	r3, [pc, #268]	@ (8001a88 <HAL_UART_MspInit+0x154>)
 800197a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197c:	4a42      	ldr	r2, [pc, #264]	@ (8001a88 <HAL_UART_MspInit+0x154>)
 800197e:	f043 0304 	orr.w	r3, r3, #4
 8001982:	6313      	str	r3, [r2, #48]	@ 0x30
 8001984:	4b40      	ldr	r3, [pc, #256]	@ (8001a88 <HAL_UART_MspInit+0x154>)
 8001986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001988:	f003 0304 	and.w	r3, r3, #4
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001990:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001996:	2302      	movs	r3, #2
 8001998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199e:	2303      	movs	r3, #3
 80019a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80019a2:	2308      	movs	r3, #8
 80019a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019a6:	f107 0314 	add.w	r3, r7, #20
 80019aa:	4619      	mov	r1, r3
 80019ac:	4837      	ldr	r0, [pc, #220]	@ (8001a8c <HAL_UART_MspInit+0x158>)
 80019ae:	f002 fa97 	bl	8003ee0 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 80019b2:	4b37      	ldr	r3, [pc, #220]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 80019b4:	4a37      	ldr	r2, [pc, #220]	@ (8001a94 <HAL_UART_MspInit+0x160>)
 80019b6:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 80019b8:	4b35      	ldr	r3, [pc, #212]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 80019ba:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80019be:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019c0:	4b33      	ldr	r3, [pc, #204]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019c6:	4b32      	ldr	r3, [pc, #200]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019cc:	4b30      	ldr	r3, [pc, #192]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 80019ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019d2:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019da:	4b2d      	ldr	r3, [pc, #180]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 80019dc:	2200      	movs	r2, #0
 80019de:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80019e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019ec:	4b28      	ldr	r3, [pc, #160]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80019f2:	4827      	ldr	r0, [pc, #156]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 80019f4:	f001 fba8 	bl	8003148 <HAL_DMA_Init>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80019fe:	f7ff fbe7 	bl	80011d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a22      	ldr	r2, [pc, #136]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 8001a06:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001a08:	4a21      	ldr	r2, [pc, #132]	@ (8001a90 <HAL_UART_MspInit+0x15c>)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8001a0e:	4b22      	ldr	r3, [pc, #136]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a10:	4a22      	ldr	r2, [pc, #136]	@ (8001a9c <HAL_UART_MspInit+0x168>)
 8001a12:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8001a14:	4b20      	ldr	r3, [pc, #128]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a16:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a1a:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a1e:	2240      	movs	r2, #64	@ 0x40
 8001a20:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a22:	4b1d      	ldr	r3, [pc, #116]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a28:	4b1b      	ldr	r3, [pc, #108]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a2e:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a30:	4b19      	ldr	r3, [pc, #100]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a36:	4b18      	ldr	r3, [pc, #96]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8001a3c:	4b16      	ldr	r3, [pc, #88]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a42:	4b15      	ldr	r3, [pc, #84]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a48:	4b13      	ldr	r3, [pc, #76]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8001a4e:	4812      	ldr	r0, [pc, #72]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a50:	f001 fb7a 	bl	8003148 <HAL_DMA_Init>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001a5a:	f7ff fbb9 	bl	80011d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a0d      	ldr	r2, [pc, #52]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a62:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a64:	4a0c      	ldr	r2, [pc, #48]	@ (8001a98 <HAL_UART_MspInit+0x164>)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	2105      	movs	r1, #5
 8001a6e:	2034      	movs	r0, #52	@ 0x34
 8001a70:	f001 fa5a 	bl	8002f28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001a74:	2034      	movs	r0, #52	@ 0x34
 8001a76:	f001 fa73 	bl	8002f60 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8001a7a:	bf00      	nop
 8001a7c:	3728      	adds	r7, #40	@ 0x28
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40004c00 	.word	0x40004c00
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40020800 	.word	0x40020800
 8001a90:	200005b4 	.word	0x200005b4
 8001a94:	40026040 	.word	0x40026040
 8001a98:	20000614 	.word	0x20000614
 8001a9c:	40026070 	.word	0x40026070

08001aa0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08e      	sub	sp, #56	@ 0x38
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	4b33      	ldr	r3, [pc, #204]	@ (8001b84 <HAL_InitTick+0xe4>)
 8001ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab8:	4a32      	ldr	r2, [pc, #200]	@ (8001b84 <HAL_InitTick+0xe4>)
 8001aba:	f043 0310 	orr.w	r3, r3, #16
 8001abe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ac0:	4b30      	ldr	r3, [pc, #192]	@ (8001b84 <HAL_InitTick+0xe4>)
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac4:	f003 0310 	and.w	r3, r3, #16
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001acc:	f107 0210 	add.w	r2, r7, #16
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	4611      	mov	r1, r2
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f003 f954 	bl	8004d84 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001adc:	6a3b      	ldr	r3, [r7, #32]
 8001ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d103      	bne.n	8001aee <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001ae6:	f003 f925 	bl	8004d34 <HAL_RCC_GetPCLK1Freq>
 8001aea:	6378      	str	r0, [r7, #52]	@ 0x34
 8001aec:	e004      	b.n	8001af8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001aee:	f003 f921 	bl	8004d34 <HAL_RCC_GetPCLK1Freq>
 8001af2:	4603      	mov	r3, r0
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001afa:	4a23      	ldr	r2, [pc, #140]	@ (8001b88 <HAL_InitTick+0xe8>)
 8001afc:	fba2 2303 	umull	r2, r3, r2, r3
 8001b00:	0c9b      	lsrs	r3, r3, #18
 8001b02:	3b01      	subs	r3, #1
 8001b04:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001b06:	4b21      	ldr	r3, [pc, #132]	@ (8001b8c <HAL_InitTick+0xec>)
 8001b08:	4a21      	ldr	r2, [pc, #132]	@ (8001b90 <HAL_InitTick+0xf0>)
 8001b0a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001b0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b8c <HAL_InitTick+0xec>)
 8001b0e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b12:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001b14:	4a1d      	ldr	r2, [pc, #116]	@ (8001b8c <HAL_InitTick+0xec>)
 8001b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b18:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b8c <HAL_InitTick+0xec>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b20:	4b1a      	ldr	r3, [pc, #104]	@ (8001b8c <HAL_InitTick+0xec>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b26:	4b19      	ldr	r3, [pc, #100]	@ (8001b8c <HAL_InitTick+0xec>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001b2c:	4817      	ldr	r0, [pc, #92]	@ (8001b8c <HAL_InitTick+0xec>)
 8001b2e:	f003 f95b 	bl	8004de8 <HAL_TIM_Base_Init>
 8001b32:	4603      	mov	r3, r0
 8001b34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001b38:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d11b      	bne.n	8001b78 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001b40:	4812      	ldr	r0, [pc, #72]	@ (8001b8c <HAL_InitTick+0xec>)
 8001b42:	f003 f9a1 	bl	8004e88 <HAL_TIM_Base_Start_IT>
 8001b46:	4603      	mov	r3, r0
 8001b48:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001b4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d111      	bne.n	8001b78 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b54:	2036      	movs	r0, #54	@ 0x36
 8001b56:	f001 fa03 	bl	8002f60 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2b0f      	cmp	r3, #15
 8001b5e:	d808      	bhi.n	8001b72 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001b60:	2200      	movs	r2, #0
 8001b62:	6879      	ldr	r1, [r7, #4]
 8001b64:	2036      	movs	r0, #54	@ 0x36
 8001b66:	f001 f9df 	bl	8002f28 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b94 <HAL_InitTick+0xf4>)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6013      	str	r3, [r2, #0]
 8001b70:	e002      	b.n	8001b78 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001b78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3738      	adds	r7, #56	@ 0x38
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40023800 	.word	0x40023800
 8001b88:	431bde83 	.word	0x431bde83
 8001b8c:	20000680 	.word	0x20000680
 8001b90:	40001000 	.word	0x40001000
 8001b94:	2000003c 	.word	0x2000003c

08001b98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b9c:	bf00      	nop
 8001b9e:	e7fd      	b.n	8001b9c <NMI_Handler+0x4>

08001ba0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ba4:	bf00      	nop
 8001ba6:	e7fd      	b.n	8001ba4 <HardFault_Handler+0x4>

08001ba8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bac:	bf00      	nop
 8001bae:	e7fd      	b.n	8001bac <MemManage_Handler+0x4>

08001bb0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bb4:	bf00      	nop
 8001bb6:	e7fd      	b.n	8001bb4 <BusFault_Handler+0x4>

08001bb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bbc:	bf00      	nop
 8001bbe:	e7fd      	b.n	8001bbc <UsageFault_Handler+0x4>

08001bc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
	...

08001bd0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001bd4:	4802      	ldr	r0, [pc, #8]	@ (8001be0 <DMA1_Stream2_IRQHandler+0x10>)
 8001bd6:	f001 fbf7 	bl	80033c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	200005b4 	.word	0x200005b4

08001be4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001be8:	4802      	ldr	r0, [pc, #8]	@ (8001bf4 <DMA1_Stream4_IRQHandler+0x10>)
 8001bea:	f001 fbed 	bl	80033c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000614 	.word	0x20000614

08001bf8 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001bfc:	4802      	ldr	r0, [pc, #8]	@ (8001c08 <CAN1_TX_IRQHandler+0x10>)
 8001bfe:	f000 feab 	bl	8002958 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	2000027c 	.word	0x2000027c

08001c0c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001c10:	4802      	ldr	r0, [pc, #8]	@ (8001c1c <CAN1_RX0_IRQHandler+0x10>)
 8001c12:	f000 fea1 	bl	8002958 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	2000027c 	.word	0x2000027c

08001c20 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001c24:	4802      	ldr	r0, [pc, #8]	@ (8001c30 <CAN1_RX1_IRQHandler+0x10>)
 8001c26:	f000 fe97 	bl	8002958 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	2000027c 	.word	0x2000027c

08001c34 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001c38:	4802      	ldr	r0, [pc, #8]	@ (8001c44 <CAN1_SCE_IRQHandler+0x10>)
 8001c3a:	f000 fe8d 	bl	8002958 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	2000027c 	.word	0x2000027c

08001c48 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001c4c:	4802      	ldr	r0, [pc, #8]	@ (8001c58 <UART4_IRQHandler+0x10>)
 8001c4e:	f004 f88f 	bl	8005d70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	2000056c 	.word	0x2000056c

08001c5c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 8001c60:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <TIM6_DAC_IRQHandler+0x20>)
 8001c62:	791b      	ldrb	r3, [r3, #4]
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d002      	beq.n	8001c70 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 8001c6a:	4804      	ldr	r0, [pc, #16]	@ (8001c7c <TIM6_DAC_IRQHandler+0x20>)
 8001c6c:	f001 f9a8 	bl	8002fc0 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8001c70:	4803      	ldr	r0, [pc, #12]	@ (8001c80 <TIM6_DAC_IRQHandler+0x24>)
 8001c72:	f003 f9c8 	bl	8005006 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	200002a4 	.word	0x200002a4
 8001c80:	20000680 	.word	0x20000680

08001c84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c88:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <SystemInit+0x20>)
 8001c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ca4 <SystemInit+0x20>)
 8001c90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	e000ed00 	.word	0xe000ed00

08001ca8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ca8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ce0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001cac:	f7ff ffea 	bl	8001c84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cb0:	480c      	ldr	r0, [pc, #48]	@ (8001ce4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cb2:	490d      	ldr	r1, [pc, #52]	@ (8001ce8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cb4:	4a0d      	ldr	r2, [pc, #52]	@ (8001cec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cb8:	e002      	b.n	8001cc0 <LoopCopyDataInit>

08001cba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cbe:	3304      	adds	r3, #4

08001cc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cc4:	d3f9      	bcc.n	8001cba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cc8:	4c0a      	ldr	r4, [pc, #40]	@ (8001cf4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ccc:	e001      	b.n	8001cd2 <LoopFillZerobss>

08001cce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cd0:	3204      	adds	r2, #4

08001cd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cd4:	d3fb      	bcc.n	8001cce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cd6:	f008 f83f 	bl	8009d58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cda:	f7fe fd85 	bl	80007e8 <main>
  bx  lr    
 8001cde:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ce0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ce4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ce8:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8001cec:	08009fb8 	.word	0x08009fb8
  ldr r2, =_sbss
 8001cf0:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8001cf4:	200051f4 	.word	0x200051f4

08001cf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cf8:	e7fe      	b.n	8001cf8 <ADC_IRQHandler>
	...

08001cfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d00:	4b0e      	ldr	r3, [pc, #56]	@ (8001d3c <HAL_Init+0x40>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a0d      	ldr	r2, [pc, #52]	@ (8001d3c <HAL_Init+0x40>)
 8001d06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d3c <HAL_Init+0x40>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a0a      	ldr	r2, [pc, #40]	@ (8001d3c <HAL_Init+0x40>)
 8001d12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d18:	4b08      	ldr	r3, [pc, #32]	@ (8001d3c <HAL_Init+0x40>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a07      	ldr	r2, [pc, #28]	@ (8001d3c <HAL_Init+0x40>)
 8001d1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d24:	2003      	movs	r0, #3
 8001d26:	f001 f8f4 	bl	8002f12 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d2a:	200f      	movs	r0, #15
 8001d2c:	f7ff feb8 	bl	8001aa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d30:	f7ff fa54 	bl	80011dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40023c00 	.word	0x40023c00

08001d40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d44:	4b06      	ldr	r3, [pc, #24]	@ (8001d60 <HAL_IncTick+0x20>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	461a      	mov	r2, r3
 8001d4a:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <HAL_IncTick+0x24>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4413      	add	r3, r2
 8001d50:	4a04      	ldr	r2, [pc, #16]	@ (8001d64 <HAL_IncTick+0x24>)
 8001d52:	6013      	str	r3, [r2, #0]
}
 8001d54:	bf00      	nop
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	20000040 	.word	0x20000040
 8001d64:	200006c8 	.word	0x200006c8

08001d68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d6c:	4b03      	ldr	r3, [pc, #12]	@ (8001d7c <HAL_GetTick+0x14>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	200006c8 	.word	0x200006c8

08001d80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d88:	f7ff ffee 	bl	8001d68 <HAL_GetTick>
 8001d8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d98:	d005      	beq.n	8001da6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc4 <HAL_Delay+0x44>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	461a      	mov	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	4413      	add	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001da6:	bf00      	nop
 8001da8:	f7ff ffde 	bl	8001d68 <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d8f7      	bhi.n	8001da8 <HAL_Delay+0x28>
  {
  }
}
 8001db8:	bf00      	nop
 8001dba:	bf00      	nop
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000040 	.word	0x20000040

08001dc8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e033      	b.n	8001e46 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d109      	bne.n	8001dfa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7ff fa24 	bl	8001234 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfe:	f003 0310 	and.w	r3, r3, #16
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d118      	bne.n	8001e38 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e0e:	f023 0302 	bic.w	r3, r3, #2
 8001e12:	f043 0202 	orr.w	r2, r3, #2
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f000 f93a 	bl	8002094 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2a:	f023 0303 	bic.w	r3, r3, #3
 8001e2e:	f043 0201 	orr.w	r2, r3, #1
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e36:	e001      	b.n	8001e3c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
	...

08001e50 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d101      	bne.n	8001e6c <HAL_ADC_ConfigChannel+0x1c>
 8001e68:	2302      	movs	r3, #2
 8001e6a:	e105      	b.n	8002078 <HAL_ADC_ConfigChannel+0x228>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b09      	cmp	r3, #9
 8001e7a:	d925      	bls.n	8001ec8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68d9      	ldr	r1, [r3, #12]
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	461a      	mov	r2, r3
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	4413      	add	r3, r2
 8001e90:	3b1e      	subs	r3, #30
 8001e92:	2207      	movs	r2, #7
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	43da      	mvns	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	400a      	ands	r2, r1
 8001ea0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68d9      	ldr	r1, [r3, #12]
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	689a      	ldr	r2, [r3, #8]
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	4403      	add	r3, r0
 8001eba:	3b1e      	subs	r3, #30
 8001ebc:	409a      	lsls	r2, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	60da      	str	r2, [r3, #12]
 8001ec6:	e022      	b.n	8001f0e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	6919      	ldr	r1, [r3, #16]
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	4413      	add	r3, r2
 8001edc:	2207      	movs	r2, #7
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	43da      	mvns	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	400a      	ands	r2, r1
 8001eea:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	6919      	ldr	r1, [r3, #16]
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	689a      	ldr	r2, [r3, #8]
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	4618      	mov	r0, r3
 8001efe:	4603      	mov	r3, r0
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	4403      	add	r3, r0
 8001f04:	409a      	lsls	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	2b06      	cmp	r3, #6
 8001f14:	d824      	bhi.n	8001f60 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685a      	ldr	r2, [r3, #4]
 8001f20:	4613      	mov	r3, r2
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	4413      	add	r3, r2
 8001f26:	3b05      	subs	r3, #5
 8001f28:	221f      	movs	r2, #31
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	43da      	mvns	r2, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	400a      	ands	r2, r1
 8001f36:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	4618      	mov	r0, r3
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685a      	ldr	r2, [r3, #4]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	4413      	add	r3, r2
 8001f50:	3b05      	subs	r3, #5
 8001f52:	fa00 f203 	lsl.w	r2, r0, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f5e:	e04c      	b.n	8001ffa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	2b0c      	cmp	r3, #12
 8001f66:	d824      	bhi.n	8001fb2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685a      	ldr	r2, [r3, #4]
 8001f72:	4613      	mov	r3, r2
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	4413      	add	r3, r2
 8001f78:	3b23      	subs	r3, #35	@ 0x23
 8001f7a:	221f      	movs	r2, #31
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	43da      	mvns	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	400a      	ands	r2, r1
 8001f88:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	4618      	mov	r0, r3
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3b23      	subs	r3, #35	@ 0x23
 8001fa4:	fa00 f203 	lsl.w	r2, r0, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	430a      	orrs	r2, r1
 8001fae:	631a      	str	r2, [r3, #48]	@ 0x30
 8001fb0:	e023      	b.n	8001ffa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685a      	ldr	r2, [r3, #4]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4413      	add	r3, r2
 8001fc2:	3b41      	subs	r3, #65	@ 0x41
 8001fc4:	221f      	movs	r2, #31
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	43da      	mvns	r2, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	400a      	ands	r2, r1
 8001fd2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685a      	ldr	r2, [r3, #4]
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	4413      	add	r3, r2
 8001fec:	3b41      	subs	r3, #65	@ 0x41
 8001fee:	fa00 f203 	lsl.w	r2, r0, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ffa:	4b22      	ldr	r3, [pc, #136]	@ (8002084 <HAL_ADC_ConfigChannel+0x234>)
 8001ffc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a21      	ldr	r2, [pc, #132]	@ (8002088 <HAL_ADC_ConfigChannel+0x238>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d109      	bne.n	800201c <HAL_ADC_ConfigChannel+0x1cc>
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2b12      	cmp	r3, #18
 800200e:	d105      	bne.n	800201c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a19      	ldr	r2, [pc, #100]	@ (8002088 <HAL_ADC_ConfigChannel+0x238>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d123      	bne.n	800206e <HAL_ADC_ConfigChannel+0x21e>
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2b10      	cmp	r3, #16
 800202c:	d003      	beq.n	8002036 <HAL_ADC_ConfigChannel+0x1e6>
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2b11      	cmp	r3, #17
 8002034:	d11b      	bne.n	800206e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2b10      	cmp	r3, #16
 8002048:	d111      	bne.n	800206e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800204a:	4b10      	ldr	r3, [pc, #64]	@ (800208c <HAL_ADC_ConfigChannel+0x23c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a10      	ldr	r2, [pc, #64]	@ (8002090 <HAL_ADC_ConfigChannel+0x240>)
 8002050:	fba2 2303 	umull	r2, r3, r2, r3
 8002054:	0c9a      	lsrs	r2, r3, #18
 8002056:	4613      	mov	r3, r2
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	4413      	add	r3, r2
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002060:	e002      	b.n	8002068 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	3b01      	subs	r3, #1
 8002066:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1f9      	bne.n	8002062 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	3714      	adds	r7, #20
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr
 8002084:	40012300 	.word	0x40012300
 8002088:	40012000 	.word	0x40012000
 800208c:	20000038 	.word	0x20000038
 8002090:	431bde83 	.word	0x431bde83

08002094 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002094:	b480      	push	{r7}
 8002096:	b085      	sub	sp, #20
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800209c:	4b79      	ldr	r3, [pc, #484]	@ (8002284 <ADC_Init+0x1f0>)
 800209e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	431a      	orrs	r2, r3
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80020c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6859      	ldr	r1, [r3, #4]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	691b      	ldr	r3, [r3, #16]
 80020d4:	021a      	lsls	r2, r3, #8
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	685a      	ldr	r2, [r3, #4]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80020ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	6859      	ldr	r1, [r3, #4]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	430a      	orrs	r2, r1
 80020fe:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	689a      	ldr	r2, [r3, #8]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800210e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	6899      	ldr	r1, [r3, #8]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	68da      	ldr	r2, [r3, #12]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	430a      	orrs	r2, r1
 8002120:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002126:	4a58      	ldr	r2, [pc, #352]	@ (8002288 <ADC_Init+0x1f4>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d022      	beq.n	8002172 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	689a      	ldr	r2, [r3, #8]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800213a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6899      	ldr	r1, [r3, #8]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	430a      	orrs	r2, r1
 800214c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800215c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	6899      	ldr	r1, [r3, #8]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	430a      	orrs	r2, r1
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	e00f      	b.n	8002192 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002180:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	689a      	ldr	r2, [r3, #8]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002190:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f022 0202 	bic.w	r2, r2, #2
 80021a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6899      	ldr	r1, [r3, #8]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	7e1b      	ldrb	r3, [r3, #24]
 80021ac:	005a      	lsls	r2, r3, #1
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d01b      	beq.n	80021f8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	685a      	ldr	r2, [r3, #4]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021ce:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	685a      	ldr	r2, [r3, #4]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80021de:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6859      	ldr	r1, [r3, #4]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ea:	3b01      	subs	r3, #1
 80021ec:	035a      	lsls	r2, r3, #13
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	e007      	b.n	8002208 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002206:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002216:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	69db      	ldr	r3, [r3, #28]
 8002222:	3b01      	subs	r3, #1
 8002224:	051a      	lsls	r2, r3, #20
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	430a      	orrs	r2, r1
 800222c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800223c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6899      	ldr	r1, [r3, #8]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800224a:	025a      	lsls	r2, r3, #9
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	430a      	orrs	r2, r1
 8002252:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002262:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6899      	ldr	r1, [r3, #8]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	029a      	lsls	r2, r3, #10
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	430a      	orrs	r2, r1
 8002276:	609a      	str	r2, [r3, #8]
}
 8002278:	bf00      	nop
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	40012300 	.word	0x40012300
 8002288:	0f000001 	.word	0x0f000001

0800228c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e0ed      	b.n	800247a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d102      	bne.n	80022b0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7ff f822 	bl	80012f4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f042 0201 	orr.w	r2, r2, #1
 80022be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022c0:	f7ff fd52 	bl	8001d68 <HAL_GetTick>
 80022c4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80022c6:	e012      	b.n	80022ee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022c8:	f7ff fd4e 	bl	8001d68 <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b0a      	cmp	r3, #10
 80022d4:	d90b      	bls.n	80022ee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022da:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2205      	movs	r2, #5
 80022e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e0c5      	b.n	800247a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d0e5      	beq.n	80022c8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0202 	bic.w	r2, r2, #2
 800230a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800230c:	f7ff fd2c 	bl	8001d68 <HAL_GetTick>
 8002310:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002312:	e012      	b.n	800233a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002314:	f7ff fd28 	bl	8001d68 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b0a      	cmp	r3, #10
 8002320:	d90b      	bls.n	800233a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002326:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2205      	movs	r2, #5
 8002332:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e09f      	b.n	800247a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1e5      	bne.n	8002314 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	7e1b      	ldrb	r3, [r3, #24]
 800234c:	2b01      	cmp	r3, #1
 800234e:	d108      	bne.n	8002362 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	e007      	b.n	8002372 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002370:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	7e5b      	ldrb	r3, [r3, #25]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d108      	bne.n	800238c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	e007      	b.n	800239c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800239a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	7e9b      	ldrb	r3, [r3, #26]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d108      	bne.n	80023b6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 0220 	orr.w	r2, r2, #32
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	e007      	b.n	80023c6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f022 0220 	bic.w	r2, r2, #32
 80023c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	7edb      	ldrb	r3, [r3, #27]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d108      	bne.n	80023e0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 0210 	bic.w	r2, r2, #16
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	e007      	b.n	80023f0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f042 0210 	orr.w	r2, r2, #16
 80023ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	7f1b      	ldrb	r3, [r3, #28]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d108      	bne.n	800240a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f042 0208 	orr.w	r2, r2, #8
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	e007      	b.n	800241a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 0208 	bic.w	r2, r2, #8
 8002418:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	7f5b      	ldrb	r3, [r3, #29]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d108      	bne.n	8002434 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f042 0204 	orr.w	r2, r2, #4
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	e007      	b.n	8002444 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f022 0204 	bic.w	r2, r2, #4
 8002442:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689a      	ldr	r2, [r3, #8]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	431a      	orrs	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	431a      	orrs	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	695b      	ldr	r3, [r3, #20]
 8002458:	ea42 0103 	orr.w	r1, r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	1e5a      	subs	r2, r3, #1
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	430a      	orrs	r2, r1
 8002468:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002484:	b480      	push	{r7}
 8002486:	b087      	sub	sp, #28
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002494:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8002496:	7dfb      	ldrb	r3, [r7, #23]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d003      	beq.n	80024a4 <HAL_CAN_ConfigFilter+0x20>
 800249c:	7dfb      	ldrb	r3, [r7, #23]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	f040 80be 	bne.w	8002620 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80024a4:	4b65      	ldr	r3, [pc, #404]	@ (800263c <HAL_CAN_ConfigFilter+0x1b8>)
 80024a6:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80024ae:	f043 0201 	orr.w	r2, r3, #1
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80024be:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d2:	021b      	lsls	r3, r3, #8
 80024d4:	431a      	orrs	r2, r3
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	f003 031f 	and.w	r3, r3, #31
 80024e4:	2201      	movs	r2, #1
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	43db      	mvns	r3, r3
 80024f6:	401a      	ands	r2, r3
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	69db      	ldr	r3, [r3, #28]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d123      	bne.n	800254e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	43db      	mvns	r3, r3
 8002510:	401a      	ands	r2, r3
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002528:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	3248      	adds	r2, #72	@ 0x48
 800252e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002542:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002544:	6939      	ldr	r1, [r7, #16]
 8002546:	3348      	adds	r3, #72	@ 0x48
 8002548:	00db      	lsls	r3, r3, #3
 800254a:	440b      	add	r3, r1
 800254c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d122      	bne.n	800259c <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	431a      	orrs	r2, r3
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002576:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	3248      	adds	r2, #72	@ 0x48
 800257c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002590:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002592:	6939      	ldr	r1, [r7, #16]
 8002594:	3348      	adds	r3, #72	@ 0x48
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	440b      	add	r3, r1
 800259a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	699b      	ldr	r3, [r3, #24]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d109      	bne.n	80025b8 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	43db      	mvns	r3, r3
 80025ae:	401a      	ands	r2, r3
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80025b6:	e007      	b.n	80025c8 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	431a      	orrs	r2, r3
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	691b      	ldr	r3, [r3, #16]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d109      	bne.n	80025e4 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	43db      	mvns	r3, r3
 80025da:	401a      	ands	r2, r3
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80025e2:	e007      	b.n	80025f4 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	431a      	orrs	r2, r3
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d107      	bne.n	800260c <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	431a      	orrs	r2, r3
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002612:	f023 0201 	bic.w	r2, r3, #1
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800261c:	2300      	movs	r3, #0
 800261e:	e006      	b.n	800262e <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002624:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
  }
}
 800262e:	4618      	mov	r0, r3
 8002630:	371c      	adds	r7, #28
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	40006400 	.word	0x40006400

08002640 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800264e:	b2db      	uxtb	r3, r3
 8002650:	2b01      	cmp	r3, #1
 8002652:	d12e      	bne.n	80026b2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2202      	movs	r2, #2
 8002658:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0201 	bic.w	r2, r2, #1
 800266a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800266c:	f7ff fb7c 	bl	8001d68 <HAL_GetTick>
 8002670:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002672:	e012      	b.n	800269a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002674:	f7ff fb78 	bl	8001d68 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b0a      	cmp	r3, #10
 8002680:	d90b      	bls.n	800269a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002686:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2205      	movs	r2, #5
 8002692:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e012      	b.n	80026c0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f003 0301 	and.w	r3, r3, #1
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d1e5      	bne.n	8002674 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80026ae:	2300      	movs	r3, #0
 80026b0:	e006      	b.n	80026c0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
  }
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80026c8:	b480      	push	{r7}
 80026ca:	b087      	sub	sp, #28
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	60b9      	str	r1, [r7, #8]
 80026d2:	607a      	str	r2, [r7, #4]
 80026d4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026dc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80026de:	7dfb      	ldrb	r3, [r7, #23]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d003      	beq.n	80026ec <HAL_CAN_GetRxMessage+0x24>
 80026e4:	7dfb      	ldrb	r3, [r7, #23]
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	f040 8103 	bne.w	80028f2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d10e      	bne.n	8002710 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	f003 0303 	and.w	r3, r3, #3
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d116      	bne.n	800272e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002704:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e0f7      	b.n	8002900 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	f003 0303 	and.w	r3, r3, #3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d107      	bne.n	800272e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002722:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e0e8      	b.n	8002900 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	331b      	adds	r3, #27
 8002736:	011b      	lsls	r3, r3, #4
 8002738:	4413      	add	r3, r2
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0204 	and.w	r2, r3, #4
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d10c      	bne.n	8002766 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	331b      	adds	r3, #27
 8002754:	011b      	lsls	r3, r3, #4
 8002756:	4413      	add	r3, r2
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	0d5b      	lsrs	r3, r3, #21
 800275c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	e00b      	b.n	800277e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	331b      	adds	r3, #27
 800276e:	011b      	lsls	r3, r3, #4
 8002770:	4413      	add	r3, r2
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	08db      	lsrs	r3, r3, #3
 8002776:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	331b      	adds	r3, #27
 8002786:	011b      	lsls	r3, r3, #4
 8002788:	4413      	add	r3, r2
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0202 	and.w	r2, r3, #2
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	331b      	adds	r3, #27
 800279c:	011b      	lsls	r3, r3, #4
 800279e:	4413      	add	r3, r2
 80027a0:	3304      	adds	r3, #4
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0308 	and.w	r3, r3, #8
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d003      	beq.n	80027b4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2208      	movs	r2, #8
 80027b0:	611a      	str	r2, [r3, #16]
 80027b2:	e00b      	b.n	80027cc <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	331b      	adds	r3, #27
 80027bc:	011b      	lsls	r3, r3, #4
 80027be:	4413      	add	r3, r2
 80027c0:	3304      	adds	r3, #4
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 020f 	and.w	r2, r3, #15
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	331b      	adds	r3, #27
 80027d4:	011b      	lsls	r3, r3, #4
 80027d6:	4413      	add	r3, r2
 80027d8:	3304      	adds	r3, #4
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	0a1b      	lsrs	r3, r3, #8
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	331b      	adds	r3, #27
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	4413      	add	r3, r2
 80027f0:	3304      	adds	r3, #4
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	0c1b      	lsrs	r3, r3, #16
 80027f6:	b29a      	uxth	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	011b      	lsls	r3, r3, #4
 8002804:	4413      	add	r3, r2
 8002806:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	b2da      	uxtb	r2, r3
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	011b      	lsls	r3, r3, #4
 800281a:	4413      	add	r3, r2
 800281c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	0a1a      	lsrs	r2, r3, #8
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	3301      	adds	r3, #1
 8002828:	b2d2      	uxtb	r2, r2
 800282a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	011b      	lsls	r3, r3, #4
 8002834:	4413      	add	r3, r2
 8002836:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	0c1a      	lsrs	r2, r3, #16
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	3302      	adds	r3, #2
 8002842:	b2d2      	uxtb	r2, r2
 8002844:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	011b      	lsls	r3, r3, #4
 800284e:	4413      	add	r3, r2
 8002850:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	0e1a      	lsrs	r2, r3, #24
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	3303      	adds	r3, #3
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	4413      	add	r3, r2
 800286a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	3304      	adds	r3, #4
 8002874:	b2d2      	uxtb	r2, r2
 8002876:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	011b      	lsls	r3, r3, #4
 8002880:	4413      	add	r3, r2
 8002882:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	0a1a      	lsrs	r2, r3, #8
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	3305      	adds	r3, #5
 800288e:	b2d2      	uxtb	r2, r2
 8002890:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	011b      	lsls	r3, r3, #4
 800289a:	4413      	add	r3, r2
 800289c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	0c1a      	lsrs	r2, r3, #16
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	3306      	adds	r3, #6
 80028a8:	b2d2      	uxtb	r2, r2
 80028aa:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	011b      	lsls	r3, r3, #4
 80028b4:	4413      	add	r3, r2
 80028b6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	0e1a      	lsrs	r2, r3, #24
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	3307      	adds	r3, #7
 80028c2:	b2d2      	uxtb	r2, r2
 80028c4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d108      	bne.n	80028de <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	68da      	ldr	r2, [r3, #12]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f042 0220 	orr.w	r2, r2, #32
 80028da:	60da      	str	r2, [r3, #12]
 80028dc:	e007      	b.n	80028ee <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	691a      	ldr	r2, [r3, #16]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f042 0220 	orr.w	r2, r2, #32
 80028ec:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80028ee:	2300      	movs	r3, #0
 80028f0:	e006      	b.n	8002900 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
  }
}
 8002900:	4618      	mov	r0, r3
 8002902:	371c      	adds	r7, #28
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f893 3020 	ldrb.w	r3, [r3, #32]
 800291c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800291e:	7bfb      	ldrb	r3, [r7, #15]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d002      	beq.n	800292a <HAL_CAN_ActivateNotification+0x1e>
 8002924:	7bfb      	ldrb	r3, [r7, #15]
 8002926:	2b02      	cmp	r3, #2
 8002928:	d109      	bne.n	800293e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6959      	ldr	r1, [r3, #20]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	683a      	ldr	r2, [r7, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800293a:	2300      	movs	r3, #0
 800293c:	e006      	b.n	800294c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002942:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
  }
}
 800294c:	4618      	mov	r0, r3
 800294e:	3714      	adds	r7, #20
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b08a      	sub	sp, #40	@ 0x28
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002960:	2300      	movs	r3, #0
 8002962:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	691b      	ldr	r3, [r3, #16]
 800298a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002994:	6a3b      	ldr	r3, [r7, #32]
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	2b00      	cmp	r3, #0
 800299c:	d07c      	beq.n	8002a98 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d023      	beq.n	80029f0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2201      	movs	r2, #1
 80029ae:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d003      	beq.n	80029c2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 f983 	bl	8002cc6 <HAL_CAN_TxMailbox0CompleteCallback>
 80029c0:	e016      	b.n	80029f0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d004      	beq.n	80029d6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80029cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ce:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80029d4:	e00c      	b.n	80029f0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	f003 0308 	and.w	r3, r3, #8
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d004      	beq.n	80029ea <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80029e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80029e8:	e002      	b.n	80029f0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f989 	bl	8002d02 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d024      	beq.n	8002a44 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a02:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d003      	beq.n	8002a16 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f000 f963 	bl	8002cda <HAL_CAN_TxMailbox1CompleteCallback>
 8002a14:	e016      	b.n	8002a44 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d004      	beq.n	8002a2a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a22:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a26:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a28:	e00c      	b.n	8002a44 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d004      	beq.n	8002a3e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a3c:	e002      	b.n	8002a44 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 f969 	bl	8002d16 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d024      	beq.n	8002a98 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002a56:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d003      	beq.n	8002a6a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f000 f943 	bl	8002cee <HAL_CAN_TxMailbox2CompleteCallback>
 8002a68:	e016      	b.n	8002a98 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d004      	beq.n	8002a7e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a7c:	e00c      	b.n	8002a98 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d004      	beq.n	8002a92 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a90:	e002      	b.n	8002a98 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 f949 	bl	8002d2a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002a98:	6a3b      	ldr	r3, [r7, #32]
 8002a9a:	f003 0308 	and.w	r3, r3, #8
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00c      	beq.n	8002abc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	f003 0310 	and.w	r3, r3, #16
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d007      	beq.n	8002abc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ab2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2210      	movs	r2, #16
 8002aba:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002abc:	6a3b      	ldr	r3, [r7, #32]
 8002abe:	f003 0304 	and.w	r3, r3, #4
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00b      	beq.n	8002ade <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	f003 0308 	and.w	r3, r3, #8
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d006      	beq.n	8002ade <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2208      	movs	r2, #8
 8002ad6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f000 f930 	bl	8002d3e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002ade:	6a3b      	ldr	r3, [r7, #32]
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d009      	beq.n	8002afc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	f003 0303 	and.w	r3, r3, #3
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d002      	beq.n	8002afc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f7fd fdbe 	bl	8000678 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00c      	beq.n	8002b20 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	f003 0310 	and.w	r3, r3, #16
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d007      	beq.n	8002b20 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b16:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2210      	movs	r2, #16
 8002b1e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002b20:	6a3b      	ldr	r3, [r7, #32]
 8002b22:	f003 0320 	and.w	r3, r3, #32
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00b      	beq.n	8002b42 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	f003 0308 	and.w	r3, r3, #8
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d006      	beq.n	8002b42 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2208      	movs	r2, #8
 8002b3a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	f000 f912 	bl	8002d66 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002b42:	6a3b      	ldr	r3, [r7, #32]
 8002b44:	f003 0310 	and.w	r3, r3, #16
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d009      	beq.n	8002b60 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	f003 0303 	and.w	r3, r3, #3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d002      	beq.n	8002b60 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 f8f9 	bl	8002d52 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002b60:	6a3b      	ldr	r3, [r7, #32]
 8002b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d00b      	beq.n	8002b82 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	f003 0310 	and.w	r3, r3, #16
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d006      	beq.n	8002b82 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2210      	movs	r2, #16
 8002b7a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	f000 f8fc 	bl	8002d7a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002b82:	6a3b      	ldr	r3, [r7, #32]
 8002b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00b      	beq.n	8002ba4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	f003 0308 	and.w	r3, r3, #8
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d006      	beq.n	8002ba4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2208      	movs	r2, #8
 8002b9c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 f8f5 	bl	8002d8e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002ba4:	6a3b      	ldr	r3, [r7, #32]
 8002ba6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d07b      	beq.n	8002ca6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	f003 0304 	and.w	r3, r3, #4
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d072      	beq.n	8002c9e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002bb8:	6a3b      	ldr	r3, [r7, #32]
 8002bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d008      	beq.n	8002bd4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d003      	beq.n	8002bd4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bce:	f043 0301 	orr.w	r3, r3, #1
 8002bd2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002bd4:	6a3b      	ldr	r3, [r7, #32]
 8002bd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d008      	beq.n	8002bf0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d003      	beq.n	8002bf0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bea:	f043 0302 	orr.w	r3, r3, #2
 8002bee:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002bf0:	6a3b      	ldr	r3, [r7, #32]
 8002bf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d008      	beq.n	8002c0c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d003      	beq.n	8002c0c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c06:	f043 0304 	orr.w	r3, r3, #4
 8002c0a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c0c:	6a3b      	ldr	r3, [r7, #32]
 8002c0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d043      	beq.n	8002c9e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d03e      	beq.n	8002c9e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c26:	2b60      	cmp	r3, #96	@ 0x60
 8002c28:	d02b      	beq.n	8002c82 <HAL_CAN_IRQHandler+0x32a>
 8002c2a:	2b60      	cmp	r3, #96	@ 0x60
 8002c2c:	d82e      	bhi.n	8002c8c <HAL_CAN_IRQHandler+0x334>
 8002c2e:	2b50      	cmp	r3, #80	@ 0x50
 8002c30:	d022      	beq.n	8002c78 <HAL_CAN_IRQHandler+0x320>
 8002c32:	2b50      	cmp	r3, #80	@ 0x50
 8002c34:	d82a      	bhi.n	8002c8c <HAL_CAN_IRQHandler+0x334>
 8002c36:	2b40      	cmp	r3, #64	@ 0x40
 8002c38:	d019      	beq.n	8002c6e <HAL_CAN_IRQHandler+0x316>
 8002c3a:	2b40      	cmp	r3, #64	@ 0x40
 8002c3c:	d826      	bhi.n	8002c8c <HAL_CAN_IRQHandler+0x334>
 8002c3e:	2b30      	cmp	r3, #48	@ 0x30
 8002c40:	d010      	beq.n	8002c64 <HAL_CAN_IRQHandler+0x30c>
 8002c42:	2b30      	cmp	r3, #48	@ 0x30
 8002c44:	d822      	bhi.n	8002c8c <HAL_CAN_IRQHandler+0x334>
 8002c46:	2b10      	cmp	r3, #16
 8002c48:	d002      	beq.n	8002c50 <HAL_CAN_IRQHandler+0x2f8>
 8002c4a:	2b20      	cmp	r3, #32
 8002c4c:	d005      	beq.n	8002c5a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002c4e:	e01d      	b.n	8002c8c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c52:	f043 0308 	orr.w	r3, r3, #8
 8002c56:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c58:	e019      	b.n	8002c8e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5c:	f043 0310 	orr.w	r3, r3, #16
 8002c60:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c62:	e014      	b.n	8002c8e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c66:	f043 0320 	orr.w	r3, r3, #32
 8002c6a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c6c:	e00f      	b.n	8002c8e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c74:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c76:	e00a      	b.n	8002c8e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c7e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c80:	e005      	b.n	8002c8e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c88:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c8a:	e000      	b.n	8002c8e <HAL_CAN_IRQHandler+0x336>
            break;
 8002c8c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	699a      	ldr	r2, [r3, #24]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002c9c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2204      	movs	r2, #4
 8002ca4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d008      	beq.n	8002cbe <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f000 f872 	bl	8002da2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002cbe:	bf00      	nop
 8002cc0:	3728      	adds	r7, #40	@ 0x28
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	b083      	sub	sp, #12
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002cce:	bf00      	nop
 8002cd0:	370c      	adds	r7, #12
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr

08002cda <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b083      	sub	sp, #12
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b083      	sub	sp, #12
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002cf6:	bf00      	nop
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b083      	sub	sp, #12
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002d0a:	bf00      	nop
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr

08002d16 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b083      	sub	sp, #12
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr

08002d2a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	b083      	sub	sp, #12
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002d46:	bf00      	nop
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr

08002d52 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002d52:	b480      	push	{r7}
 8002d54:	b083      	sub	sp, #12
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b083      	sub	sp, #12
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002d6e:	bf00      	nop
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr

08002d7a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b083      	sub	sp, #12
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002d8e:	b480      	push	{r7}
 8002d90:	b083      	sub	sp, #12
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002d96:	bf00      	nop
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr

08002da2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002da2:	b480      	push	{r7}
 8002da4:	b083      	sub	sp, #12
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002daa:	bf00      	nop
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
	...

08002db8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f003 0307 	and.w	r3, r3, #7
 8002dc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8002dfc <__NVIC_SetPriorityGrouping+0x44>)
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dce:	68ba      	ldr	r2, [r7, #8]
 8002dd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002de0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002de4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002de8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dea:	4a04      	ldr	r2, [pc, #16]	@ (8002dfc <__NVIC_SetPriorityGrouping+0x44>)
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	60d3      	str	r3, [r2, #12]
}
 8002df0:	bf00      	nop
 8002df2:	3714      	adds	r7, #20
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	e000ed00 	.word	0xe000ed00

08002e00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e04:	4b04      	ldr	r3, [pc, #16]	@ (8002e18 <__NVIC_GetPriorityGrouping+0x18>)
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	0a1b      	lsrs	r3, r3, #8
 8002e0a:	f003 0307 	and.w	r3, r3, #7
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	e000ed00 	.word	0xe000ed00

08002e1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	db0b      	blt.n	8002e46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e2e:	79fb      	ldrb	r3, [r7, #7]
 8002e30:	f003 021f 	and.w	r2, r3, #31
 8002e34:	4907      	ldr	r1, [pc, #28]	@ (8002e54 <__NVIC_EnableIRQ+0x38>)
 8002e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3a:	095b      	lsrs	r3, r3, #5
 8002e3c:	2001      	movs	r0, #1
 8002e3e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	e000e100 	.word	0xe000e100

08002e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	6039      	str	r1, [r7, #0]
 8002e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	db0a      	blt.n	8002e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	b2da      	uxtb	r2, r3
 8002e70:	490c      	ldr	r1, [pc, #48]	@ (8002ea4 <__NVIC_SetPriority+0x4c>)
 8002e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e76:	0112      	lsls	r2, r2, #4
 8002e78:	b2d2      	uxtb	r2, r2
 8002e7a:	440b      	add	r3, r1
 8002e7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e80:	e00a      	b.n	8002e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	b2da      	uxtb	r2, r3
 8002e86:	4908      	ldr	r1, [pc, #32]	@ (8002ea8 <__NVIC_SetPriority+0x50>)
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	f003 030f 	and.w	r3, r3, #15
 8002e8e:	3b04      	subs	r3, #4
 8002e90:	0112      	lsls	r2, r2, #4
 8002e92:	b2d2      	uxtb	r2, r2
 8002e94:	440b      	add	r3, r1
 8002e96:	761a      	strb	r2, [r3, #24]
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr
 8002ea4:	e000e100 	.word	0xe000e100
 8002ea8:	e000ed00 	.word	0xe000ed00

08002eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b089      	sub	sp, #36	@ 0x24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f003 0307 	and.w	r3, r3, #7
 8002ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	f1c3 0307 	rsb	r3, r3, #7
 8002ec6:	2b04      	cmp	r3, #4
 8002ec8:	bf28      	it	cs
 8002eca:	2304      	movcs	r3, #4
 8002ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	3304      	adds	r3, #4
 8002ed2:	2b06      	cmp	r3, #6
 8002ed4:	d902      	bls.n	8002edc <NVIC_EncodePriority+0x30>
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	3b03      	subs	r3, #3
 8002eda:	e000      	b.n	8002ede <NVIC_EncodePriority+0x32>
 8002edc:	2300      	movs	r3, #0
 8002ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ee0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	43da      	mvns	r2, r3
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	401a      	ands	r2, r3
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ef4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	fa01 f303 	lsl.w	r3, r1, r3
 8002efe:	43d9      	mvns	r1, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f04:	4313      	orrs	r3, r2
         );
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3724      	adds	r7, #36	@ 0x24
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr

08002f12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f12:	b580      	push	{r7, lr}
 8002f14:	b082      	sub	sp, #8
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff ff4c 	bl	8002db8 <__NVIC_SetPriorityGrouping>
}
 8002f20:	bf00      	nop
 8002f22:	3708      	adds	r7, #8
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b086      	sub	sp, #24
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	4603      	mov	r3, r0
 8002f30:	60b9      	str	r1, [r7, #8]
 8002f32:	607a      	str	r2, [r7, #4]
 8002f34:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f36:	2300      	movs	r3, #0
 8002f38:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f3a:	f7ff ff61 	bl	8002e00 <__NVIC_GetPriorityGrouping>
 8002f3e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	68b9      	ldr	r1, [r7, #8]
 8002f44:	6978      	ldr	r0, [r7, #20]
 8002f46:	f7ff ffb1 	bl	8002eac <NVIC_EncodePriority>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f50:	4611      	mov	r1, r2
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff ff80 	bl	8002e58 <__NVIC_SetPriority>
}
 8002f58:	bf00      	nop
 8002f5a:	3718      	adds	r7, #24
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	4603      	mov	r3, r0
 8002f68:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7ff ff54 	bl	8002e1c <__NVIC_EnableIRQ>
}
 8002f74:	bf00      	nop
 8002f76:	3708      	adds	r7, #8
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e014      	b.n	8002fb8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	791b      	ldrb	r3, [r3, #4]
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d105      	bne.n	8002fa4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f7fe fa10 	bl	80013c4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2202      	movs	r2, #2
 8002fa8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3708      	adds	r7, #8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fd6:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d01d      	beq.n	800301e <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d018      	beq.n	800301e <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2204      	movs	r2, #4
 8002ff0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	f043 0201 	orr.w	r2, r3, #1
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003006:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003016:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f000 f827 	bl	800306c <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d01d      	beq.n	8003064 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d018      	beq.n	8003064 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2204      	movs	r2, #4
 8003036:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	f043 0202 	orr.w	r2, r3, #2
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800304c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800305c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 f867 	bl	8003132 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8003064:	bf00      	nop
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003080:	b480      	push	{r7}
 8003082:	b089      	sub	sp, #36	@ 0x24
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <HAL_DAC_ConfigChannel+0x1c>
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d101      	bne.n	80030a0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e042      	b.n	8003126 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	795b      	ldrb	r3, [r3, #5]
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d101      	bne.n	80030ac <HAL_DAC_ConfigChannel+0x2c>
 80030a8:	2302      	movs	r3, #2
 80030aa:	e03c      	b.n	8003126 <HAL_DAC_ConfigChannel+0xa6>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2201      	movs	r2, #1
 80030b0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2202      	movs	r2, #2
 80030b6:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f003 0310 	and.w	r3, r3, #16
 80030c6:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80030ca:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 80030ce:	43db      	mvns	r3, r3
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	4013      	ands	r3, r2
 80030d4:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	4313      	orrs	r3, r2
 80030e0:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f003 0310 	and.w	r3, r3, #16
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	fa02 f303 	lsl.w	r3, r2, r3
 80030ee:	69ba      	ldr	r2, [r7, #24]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6819      	ldr	r1, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f003 0310 	and.w	r3, r3, #16
 8003108:	22c0      	movs	r2, #192	@ 0xc0
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	43da      	mvns	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	400a      	ands	r2, r1
 8003116:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2201      	movs	r2, #1
 800311c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003124:	7ffb      	ldrb	r3, [r7, #31]
}
 8003126:	4618      	mov	r0, r3
 8003128:	3724      	adds	r7, #36	@ 0x24
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003132:	b480      	push	{r7}
 8003134:	b083      	sub	sp, #12
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800313a:	bf00      	nop
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
	...

08003148 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b086      	sub	sp, #24
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003150:	2300      	movs	r3, #0
 8003152:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003154:	f7fe fe08 	bl	8001d68 <HAL_GetTick>
 8003158:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d101      	bne.n	8003164 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e099      	b.n	8003298 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2202      	movs	r2, #2
 8003168:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f022 0201 	bic.w	r2, r2, #1
 8003182:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003184:	e00f      	b.n	80031a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003186:	f7fe fdef 	bl	8001d68 <HAL_GetTick>
 800318a:	4602      	mov	r2, r0
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	2b05      	cmp	r3, #5
 8003192:	d908      	bls.n	80031a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2220      	movs	r2, #32
 8003198:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2203      	movs	r2, #3
 800319e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e078      	b.n	8003298 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0301 	and.w	r3, r3, #1
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1e8      	bne.n	8003186 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	4b38      	ldr	r3, [pc, #224]	@ (80032a0 <HAL_DMA_Init+0x158>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	691b      	ldr	r3, [r3, #16]
 80031d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a1b      	ldr	r3, [r3, #32]
 80031f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031f2:	697a      	ldr	r2, [r7, #20]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fc:	2b04      	cmp	r3, #4
 80031fe:	d107      	bne.n	8003210 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003208:	4313      	orrs	r3, r2
 800320a:	697a      	ldr	r2, [r7, #20]
 800320c:	4313      	orrs	r3, r2
 800320e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	f023 0307 	bic.w	r3, r3, #7
 8003226:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322c:	697a      	ldr	r2, [r7, #20]
 800322e:	4313      	orrs	r3, r2
 8003230:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003236:	2b04      	cmp	r3, #4
 8003238:	d117      	bne.n	800326a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800323e:	697a      	ldr	r2, [r7, #20]
 8003240:	4313      	orrs	r3, r2
 8003242:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003248:	2b00      	cmp	r3, #0
 800324a:	d00e      	beq.n	800326a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f000 fa7b 	bl	8003748 <DMA_CheckFifoParam>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d008      	beq.n	800326a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2240      	movs	r2, #64	@ 0x40
 800325c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2201      	movs	r2, #1
 8003262:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003266:	2301      	movs	r3, #1
 8003268:	e016      	b.n	8003298 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	697a      	ldr	r2, [r7, #20]
 8003270:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f000 fa32 	bl	80036dc <DMA_CalcBaseAndBitshift>
 8003278:	4603      	mov	r3, r0
 800327a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003280:	223f      	movs	r2, #63	@ 0x3f
 8003282:	409a      	lsls	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2200      	movs	r2, #0
 800328c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3718      	adds	r7, #24
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	f010803f 	.word	0xf010803f

080032a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80032b2:	f7fe fd59 	bl	8001d68 <HAL_GetTick>
 80032b6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d008      	beq.n	80032d6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2280      	movs	r2, #128	@ 0x80
 80032c8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e052      	b.n	800337c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0216 	bic.w	r2, r2, #22
 80032e4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	695a      	ldr	r2, [r3, #20]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032f4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d103      	bne.n	8003306 <HAL_DMA_Abort+0x62>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003302:	2b00      	cmp	r3, #0
 8003304:	d007      	beq.n	8003316 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0208 	bic.w	r2, r2, #8
 8003314:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 0201 	bic.w	r2, r2, #1
 8003324:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003326:	e013      	b.n	8003350 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003328:	f7fe fd1e 	bl	8001d68 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b05      	cmp	r3, #5
 8003334:	d90c      	bls.n	8003350 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2220      	movs	r2, #32
 800333a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2203      	movs	r2, #3
 8003340:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e015      	b.n	800337c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1e4      	bne.n	8003328 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003362:	223f      	movs	r2, #63	@ 0x3f
 8003364:	409a      	lsls	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2201      	movs	r2, #1
 800336e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d004      	beq.n	80033a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2280      	movs	r2, #128	@ 0x80
 800339c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e00c      	b.n	80033bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2205      	movs	r2, #5
 80033a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 0201 	bic.w	r2, r2, #1
 80033b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80033d0:	2300      	movs	r3, #0
 80033d2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80033d4:	4b8e      	ldr	r3, [pc, #568]	@ (8003610 <HAL_DMA_IRQHandler+0x248>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a8e      	ldr	r2, [pc, #568]	@ (8003614 <HAL_DMA_IRQHandler+0x24c>)
 80033da:	fba2 2303 	umull	r2, r3, r2, r3
 80033de:	0a9b      	lsrs	r3, r3, #10
 80033e0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f2:	2208      	movs	r2, #8
 80033f4:	409a      	lsls	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	4013      	ands	r3, r2
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d01a      	beq.n	8003434 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b00      	cmp	r3, #0
 800340a:	d013      	beq.n	8003434 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 0204 	bic.w	r2, r2, #4
 800341a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003420:	2208      	movs	r2, #8
 8003422:	409a      	lsls	r2, r3
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800342c:	f043 0201 	orr.w	r2, r3, #1
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003438:	2201      	movs	r2, #1
 800343a:	409a      	lsls	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	4013      	ands	r3, r2
 8003440:	2b00      	cmp	r3, #0
 8003442:	d012      	beq.n	800346a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00b      	beq.n	800346a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003456:	2201      	movs	r2, #1
 8003458:	409a      	lsls	r2, r3
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003462:	f043 0202 	orr.w	r2, r3, #2
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800346e:	2204      	movs	r2, #4
 8003470:	409a      	lsls	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	4013      	ands	r3, r2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d012      	beq.n	80034a0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d00b      	beq.n	80034a0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348c:	2204      	movs	r2, #4
 800348e:	409a      	lsls	r2, r3
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003498:	f043 0204 	orr.w	r2, r3, #4
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a4:	2210      	movs	r2, #16
 80034a6:	409a      	lsls	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	4013      	ands	r3, r2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d043      	beq.n	8003538 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0308 	and.w	r3, r3, #8
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d03c      	beq.n	8003538 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c2:	2210      	movs	r2, #16
 80034c4:	409a      	lsls	r2, r3
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d018      	beq.n	800350a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d108      	bne.n	80034f8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d024      	beq.n	8003538 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	4798      	blx	r3
 80034f6:	e01f      	b.n	8003538 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d01b      	beq.n	8003538 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	4798      	blx	r3
 8003508:	e016      	b.n	8003538 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003514:	2b00      	cmp	r3, #0
 8003516:	d107      	bne.n	8003528 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 0208 	bic.w	r2, r2, #8
 8003526:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352c:	2b00      	cmp	r3, #0
 800352e:	d003      	beq.n	8003538 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353c:	2220      	movs	r2, #32
 800353e:	409a      	lsls	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	4013      	ands	r3, r2
 8003544:	2b00      	cmp	r3, #0
 8003546:	f000 808f 	beq.w	8003668 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0310 	and.w	r3, r3, #16
 8003554:	2b00      	cmp	r3, #0
 8003556:	f000 8087 	beq.w	8003668 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800355e:	2220      	movs	r2, #32
 8003560:	409a      	lsls	r2, r3
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800356c:	b2db      	uxtb	r3, r3
 800356e:	2b05      	cmp	r3, #5
 8003570:	d136      	bne.n	80035e0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0216 	bic.w	r2, r2, #22
 8003580:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	695a      	ldr	r2, [r3, #20]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003590:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003596:	2b00      	cmp	r3, #0
 8003598:	d103      	bne.n	80035a2 <HAL_DMA_IRQHandler+0x1da>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d007      	beq.n	80035b2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f022 0208 	bic.w	r2, r2, #8
 80035b0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b6:	223f      	movs	r2, #63	@ 0x3f
 80035b8:	409a      	lsls	r2, r3
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2201      	movs	r2, #1
 80035c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d07e      	beq.n	80036d4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	4798      	blx	r3
        }
        return;
 80035de:	e079      	b.n	80036d4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d01d      	beq.n	800362a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d10d      	bne.n	8003618 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003600:	2b00      	cmp	r3, #0
 8003602:	d031      	beq.n	8003668 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	4798      	blx	r3
 800360c:	e02c      	b.n	8003668 <HAL_DMA_IRQHandler+0x2a0>
 800360e:	bf00      	nop
 8003610:	20000038 	.word	0x20000038
 8003614:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800361c:	2b00      	cmp	r3, #0
 800361e:	d023      	beq.n	8003668 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	4798      	blx	r3
 8003628:	e01e      	b.n	8003668 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003634:	2b00      	cmp	r3, #0
 8003636:	d10f      	bne.n	8003658 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 0210 	bic.w	r2, r2, #16
 8003646:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800365c:	2b00      	cmp	r3, #0
 800365e:	d003      	beq.n	8003668 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800366c:	2b00      	cmp	r3, #0
 800366e:	d032      	beq.n	80036d6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	d022      	beq.n	80036c2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2205      	movs	r2, #5
 8003680:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 0201 	bic.w	r2, r2, #1
 8003692:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	3301      	adds	r3, #1
 8003698:	60bb      	str	r3, [r7, #8]
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	429a      	cmp	r2, r3
 800369e:	d307      	bcc.n	80036b0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1f2      	bne.n	8003694 <HAL_DMA_IRQHandler+0x2cc>
 80036ae:	e000      	b.n	80036b2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80036b0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d005      	beq.n	80036d6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	4798      	blx	r3
 80036d2:	e000      	b.n	80036d6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80036d4:	bf00      	nop
    }
  }
}
 80036d6:	3718      	adds	r7, #24
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	3b10      	subs	r3, #16
 80036ec:	4a14      	ldr	r2, [pc, #80]	@ (8003740 <DMA_CalcBaseAndBitshift+0x64>)
 80036ee:	fba2 2303 	umull	r2, r3, r2, r3
 80036f2:	091b      	lsrs	r3, r3, #4
 80036f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036f6:	4a13      	ldr	r2, [pc, #76]	@ (8003744 <DMA_CalcBaseAndBitshift+0x68>)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	4413      	add	r3, r2
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	461a      	mov	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2b03      	cmp	r3, #3
 8003708:	d909      	bls.n	800371e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003712:	f023 0303 	bic.w	r3, r3, #3
 8003716:	1d1a      	adds	r2, r3, #4
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	659a      	str	r2, [r3, #88]	@ 0x58
 800371c:	e007      	b.n	800372e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003726:	f023 0303 	bic.w	r3, r3, #3
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003732:	4618      	mov	r0, r3
 8003734:	3714      	adds	r7, #20
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	aaaaaaab 	.word	0xaaaaaaab
 8003744:	08009fa0 	.word	0x08009fa0

08003748 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003750:	2300      	movs	r3, #0
 8003752:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003758:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d11f      	bne.n	80037a2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	2b03      	cmp	r3, #3
 8003766:	d856      	bhi.n	8003816 <DMA_CheckFifoParam+0xce>
 8003768:	a201      	add	r2, pc, #4	@ (adr r2, 8003770 <DMA_CheckFifoParam+0x28>)
 800376a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800376e:	bf00      	nop
 8003770:	08003781 	.word	0x08003781
 8003774:	08003793 	.word	0x08003793
 8003778:	08003781 	.word	0x08003781
 800377c:	08003817 	.word	0x08003817
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003784:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d046      	beq.n	800381a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003790:	e043      	b.n	800381a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003796:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800379a:	d140      	bne.n	800381e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037a0:	e03d      	b.n	800381e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037aa:	d121      	bne.n	80037f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	2b03      	cmp	r3, #3
 80037b0:	d837      	bhi.n	8003822 <DMA_CheckFifoParam+0xda>
 80037b2:	a201      	add	r2, pc, #4	@ (adr r2, 80037b8 <DMA_CheckFifoParam+0x70>)
 80037b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b8:	080037c9 	.word	0x080037c9
 80037bc:	080037cf 	.word	0x080037cf
 80037c0:	080037c9 	.word	0x080037c9
 80037c4:	080037e1 	.word	0x080037e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	73fb      	strb	r3, [r7, #15]
      break;
 80037cc:	e030      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d025      	beq.n	8003826 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037de:	e022      	b.n	8003826 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80037e8:	d11f      	bne.n	800382a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037ee:	e01c      	b.n	800382a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d903      	bls.n	80037fe <DMA_CheckFifoParam+0xb6>
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2b03      	cmp	r3, #3
 80037fa:	d003      	beq.n	8003804 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80037fc:	e018      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
      break;
 8003802:	e015      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003808:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00e      	beq.n	800382e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	73fb      	strb	r3, [r7, #15]
      break;
 8003814:	e00b      	b.n	800382e <DMA_CheckFifoParam+0xe6>
      break;
 8003816:	bf00      	nop
 8003818:	e00a      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      break;
 800381a:	bf00      	nop
 800381c:	e008      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      break;
 800381e:	bf00      	nop
 8003820:	e006      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      break;
 8003822:	bf00      	nop
 8003824:	e004      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      break;
 8003826:	bf00      	nop
 8003828:	e002      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      break;   
 800382a:	bf00      	nop
 800382c:	e000      	b.n	8003830 <DMA_CheckFifoParam+0xe8>
      break;
 800382e:	bf00      	nop
    }
  } 
  
  return status; 
 8003830:	7bfb      	ldrb	r3, [r7, #15]
}
 8003832:	4618      	mov	r0, r3
 8003834:	3714      	adds	r7, #20
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop

08003840 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e08a      	b.n	8003968 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003858:	2b00      	cmp	r3, #0
 800385a:	d106      	bne.n	800386a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2220      	movs	r2, #32
 8003860:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f7fd fdf9 	bl	800145c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800386a:	2300      	movs	r3, #0
 800386c:	60bb      	str	r3, [r7, #8]
 800386e:	4b40      	ldr	r3, [pc, #256]	@ (8003970 <HAL_ETH_Init+0x130>)
 8003870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003872:	4a3f      	ldr	r2, [pc, #252]	@ (8003970 <HAL_ETH_Init+0x130>)
 8003874:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003878:	6453      	str	r3, [r2, #68]	@ 0x44
 800387a:	4b3d      	ldr	r3, [pc, #244]	@ (8003970 <HAL_ETH_Init+0x130>)
 800387c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003882:	60bb      	str	r3, [r7, #8]
 8003884:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003886:	4b3b      	ldr	r3, [pc, #236]	@ (8003974 <HAL_ETH_Init+0x134>)
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	4a3a      	ldr	r2, [pc, #232]	@ (8003974 <HAL_ETH_Init+0x134>)
 800388c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003890:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003892:	4b38      	ldr	r3, [pc, #224]	@ (8003974 <HAL_ETH_Init+0x134>)
 8003894:	685a      	ldr	r2, [r3, #4]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	4936      	ldr	r1, [pc, #216]	@ (8003974 <HAL_ETH_Init+0x134>)
 800389c:	4313      	orrs	r3, r2
 800389e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80038a0:	4b34      	ldr	r3, [pc, #208]	@ (8003974 <HAL_ETH_Init+0x134>)
 80038a2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	6812      	ldr	r2, [r2, #0]
 80038b2:	f043 0301 	orr.w	r3, r3, #1
 80038b6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80038ba:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038bc:	f7fe fa54 	bl	8001d68 <HAL_GetTick>
 80038c0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80038c2:	e011      	b.n	80038e8 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80038c4:	f7fe fa50 	bl	8001d68 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80038d2:	d909      	bls.n	80038e8 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2204      	movs	r2, #4
 80038d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	22e0      	movs	r2, #224	@ 0xe0
 80038e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e03f      	b.n	8003968 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d1e4      	bne.n	80038c4 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 f97a 	bl	8003bf4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f000 fa25 	bl	8003d50 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 fa7b 	bl	8003e02 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	461a      	mov	r2, r3
 8003912:	2100      	movs	r1, #0
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f000 f9e3 	bl	8003ce0 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8003928:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	6812      	ldr	r2, [r2, #0]
 8003936:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800393a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800393e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8003952:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2210      	movs	r2, #16
 8003962:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3710      	adds	r7, #16
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	40023800 	.word	0x40023800
 8003974:	40013800 	.word	0x40013800

08003978 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	4b53      	ldr	r3, [pc, #332]	@ (8003adc <ETH_SetMACConfig+0x164>)
 800398e:	4013      	ands	r3, r2
 8003990:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	7b9b      	ldrb	r3, [r3, #14]
 8003996:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003998:	683a      	ldr	r2, [r7, #0]
 800399a:	7c12      	ldrb	r2, [r2, #16]
 800399c:	2a00      	cmp	r2, #0
 800399e:	d102      	bne.n	80039a6 <ETH_SetMACConfig+0x2e>
 80039a0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80039a4:	e000      	b.n	80039a8 <ETH_SetMACConfig+0x30>
 80039a6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80039a8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80039aa:	683a      	ldr	r2, [r7, #0]
 80039ac:	7c52      	ldrb	r2, [r2, #17]
 80039ae:	2a00      	cmp	r2, #0
 80039b0:	d102      	bne.n	80039b8 <ETH_SetMACConfig+0x40>
 80039b2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80039b6:	e000      	b.n	80039ba <ETH_SetMACConfig+0x42>
 80039b8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80039ba:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80039c0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	7fdb      	ldrb	r3, [r3, #31]
 80039c6:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80039c8:	431a      	orrs	r2, r3
                        macconf->Speed |
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80039ce:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80039d0:	683a      	ldr	r2, [r7, #0]
 80039d2:	7f92      	ldrb	r2, [r2, #30]
 80039d4:	2a00      	cmp	r2, #0
 80039d6:	d102      	bne.n	80039de <ETH_SetMACConfig+0x66>
 80039d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80039dc:	e000      	b.n	80039e0 <ETH_SetMACConfig+0x68>
 80039de:	2200      	movs	r2, #0
                        macconf->Speed |
 80039e0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	7f1b      	ldrb	r3, [r3, #28]
 80039e6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80039e8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80039ee:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	791b      	ldrb	r3, [r3, #4]
 80039f4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80039f6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	f892 2020 	ldrb.w	r2, [r2, #32]
 80039fe:	2a00      	cmp	r2, #0
 8003a00:	d102      	bne.n	8003a08 <ETH_SetMACConfig+0x90>
 8003a02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a06:	e000      	b.n	8003a0a <ETH_SetMACConfig+0x92>
 8003a08:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003a0a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	7bdb      	ldrb	r3, [r3, #15]
 8003a10:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003a12:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003a18:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003a20:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003a22:	4313      	orrs	r3, r2
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003a3a:	2001      	movs	r0, #1
 8003a3c:	f7fe f9a0 	bl	8001d80 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	68fa      	ldr	r2, [r7, #12]
 8003a46:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	699b      	ldr	r3, [r3, #24]
 8003a4e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8003a56:	4013      	ands	r3, r2
 8003a58:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a5e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8003a66:	2a00      	cmp	r2, #0
 8003a68:	d101      	bne.n	8003a6e <ETH_SetMACConfig+0xf6>
 8003a6a:	2280      	movs	r2, #128	@ 0x80
 8003a6c:	e000      	b.n	8003a70 <ETH_SetMACConfig+0xf8>
 8003a6e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003a70:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003a76:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003a7e:	2a01      	cmp	r2, #1
 8003a80:	d101      	bne.n	8003a86 <ETH_SetMACConfig+0x10e>
 8003a82:	2208      	movs	r2, #8
 8003a84:	e000      	b.n	8003a88 <ETH_SetMACConfig+0x110>
 8003a86:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003a88:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003a90:	2a01      	cmp	r2, #1
 8003a92:	d101      	bne.n	8003a98 <ETH_SetMACConfig+0x120>
 8003a94:	2204      	movs	r2, #4
 8003a96:	e000      	b.n	8003a9a <ETH_SetMACConfig+0x122>
 8003a98:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003a9a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003aa2:	2a01      	cmp	r2, #1
 8003aa4:	d101      	bne.n	8003aaa <ETH_SetMACConfig+0x132>
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	e000      	b.n	8003aac <ETH_SetMACConfig+0x134>
 8003aaa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003aac:	4313      	orrs	r3, r2
 8003aae:	68fa      	ldr	r2, [r7, #12]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003ac4:	2001      	movs	r0, #1
 8003ac6:	f7fe f95b 	bl	8001d80 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68fa      	ldr	r2, [r7, #12]
 8003ad0:	619a      	str	r2, [r3, #24]
}
 8003ad2:	bf00      	nop
 8003ad4:	3710      	adds	r7, #16
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	fd20810f 	.word	0xfd20810f

08003ae0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003af2:	699b      	ldr	r3, [r3, #24]
 8003af4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003af6:	68fa      	ldr	r2, [r7, #12]
 8003af8:	4b3d      	ldr	r3, [pc, #244]	@ (8003bf0 <ETH_SetDMAConfig+0x110>)
 8003afa:	4013      	ands	r3, r2
 8003afc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	7b1b      	ldrb	r3, [r3, #12]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d102      	bne.n	8003b0c <ETH_SetDMAConfig+0x2c>
 8003b06:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003b0a:	e000      	b.n	8003b0e <ETH_SetDMAConfig+0x2e>
 8003b0c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	7b5b      	ldrb	r3, [r3, #13]
 8003b12:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003b14:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003b16:	683a      	ldr	r2, [r7, #0]
 8003b18:	7f52      	ldrb	r2, [r2, #29]
 8003b1a:	2a00      	cmp	r2, #0
 8003b1c:	d102      	bne.n	8003b24 <ETH_SetDMAConfig+0x44>
 8003b1e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003b22:	e000      	b.n	8003b26 <ETH_SetDMAConfig+0x46>
 8003b24:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003b26:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	7b9b      	ldrb	r3, [r3, #14]
 8003b2c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003b2e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003b34:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	7f1b      	ldrb	r3, [r3, #28]
 8003b3a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003b3c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	7f9b      	ldrb	r3, [r3, #30]
 8003b42:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003b44:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003b4a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b52:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003b54:	4313      	orrs	r3, r2
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b64:	461a      	mov	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b72:	699b      	ldr	r3, [r3, #24]
 8003b74:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b76:	2001      	movs	r0, #1
 8003b78:	f7fe f902 	bl	8001d80 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b84:	461a      	mov	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	791b      	ldrb	r3, [r3, #4]
 8003b8e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003b94:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003b9a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003ba0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003ba8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003baa:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003bb2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003bb8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	6812      	ldr	r2, [r2, #0]
 8003bbe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003bc2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003bc6:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003bd4:	2001      	movs	r0, #1
 8003bd6:	f7fe f8d3 	bl	8001d80 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003be2:	461a      	mov	r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6013      	str	r3, [r2, #0]
}
 8003be8:	bf00      	nop
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	f8de3f23 	.word	0xf8de3f23

08003bf4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b0a6      	sub	sp, #152	@ 0x98
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8003c02:	2301      	movs	r3, #1
 8003c04:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003c12:	2301      	movs	r3, #1
 8003c14:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8003c24:	2301      	movs	r3, #1
 8003c26:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003c30:	2300      	movs	r3, #0
 8003c32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003c36:	2300      	movs	r3, #0
 8003c38:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003c40:	2300      	movs	r3, #0
 8003c42:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003c44:	2300      	movs	r3, #0
 8003c46:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003c50:	2300      	movs	r3, #0
 8003c52:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003c56:	2300      	movs	r3, #0
 8003c58:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003c5c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003c60:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003c62:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003c66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003c6e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003c72:	4619      	mov	r1, r3
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f7ff fe7f 	bl	8003978 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003c82:	2301      	movs	r3, #1
 8003c84:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003c90:	2300      	movs	r3, #0
 8003c92:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003c96:	2300      	movs	r3, #0
 8003c98:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003caa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003cae:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003cb0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003cb4:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003cb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003cba:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003cca:	f107 0308 	add.w	r3, r7, #8
 8003cce:	4619      	mov	r1, r3
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7ff ff05 	bl	8003ae0 <ETH_SetDMAConfig>
}
 8003cd6:	bf00      	nop
 8003cd8:	3798      	adds	r7, #152	@ 0x98
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b087      	sub	sp, #28
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	3305      	adds	r3, #5
 8003cf0:	781b      	ldrb	r3, [r3, #0]
 8003cf2:	021b      	lsls	r3, r3, #8
 8003cf4:	687a      	ldr	r2, [r7, #4]
 8003cf6:	3204      	adds	r2, #4
 8003cf8:	7812      	ldrb	r2, [r2, #0]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003cfe:	68ba      	ldr	r2, [r7, #8]
 8003d00:	4b11      	ldr	r3, [pc, #68]	@ (8003d48 <ETH_MACAddressConfig+0x68>)
 8003d02:	4413      	add	r3, r2
 8003d04:	461a      	mov	r2, r3
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	3303      	adds	r3, #3
 8003d0e:	781b      	ldrb	r3, [r3, #0]
 8003d10:	061a      	lsls	r2, r3, #24
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	3302      	adds	r3, #2
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	041b      	lsls	r3, r3, #16
 8003d1a:	431a      	orrs	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	021b      	lsls	r3, r3, #8
 8003d24:	4313      	orrs	r3, r2
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	7812      	ldrb	r2, [r2, #0]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003d2e:	68ba      	ldr	r2, [r7, #8]
 8003d30:	4b06      	ldr	r3, [pc, #24]	@ (8003d4c <ETH_MACAddressConfig+0x6c>)
 8003d32:	4413      	add	r3, r2
 8003d34:	461a      	mov	r2, r3
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	6013      	str	r3, [r2, #0]
}
 8003d3a:	bf00      	nop
 8003d3c:	371c      	adds	r7, #28
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	40028040 	.word	0x40028040
 8003d4c:	40028044 	.word	0x40028044

08003d50 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003d58:	2300      	movs	r3, #0
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	e03e      	b.n	8003ddc <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	68d9      	ldr	r1, [r3, #12]
 8003d62:	68fa      	ldr	r2, [r7, #12]
 8003d64:	4613      	mov	r3, r2
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4413      	add	r3, r2
 8003d6a:	00db      	lsls	r3, r3, #3
 8003d6c:	440b      	add	r3, r1
 8003d6e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	2200      	movs	r2, #0
 8003d74:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	2200      	movs	r2, #0
 8003d86:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003d88:	68b9      	ldr	r1, [r7, #8]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	3206      	adds	r2, #6
 8003d90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d80c      	bhi.n	8003dc0 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	68d9      	ldr	r1, [r3, #12]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	1c5a      	adds	r2, r3, #1
 8003dae:	4613      	mov	r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	4413      	add	r3, r2
 8003db4:	00db      	lsls	r3, r3, #3
 8003db6:	440b      	add	r3, r1
 8003db8:	461a      	mov	r2, r3
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	60da      	str	r2, [r3, #12]
 8003dbe:	e004      	b.n	8003dca <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	3301      	adds	r3, #1
 8003dda:	60fb      	str	r3, [r7, #12]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2b03      	cmp	r3, #3
 8003de0:	d9bd      	bls.n	8003d5e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	68da      	ldr	r2, [r3, #12]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003df4:	611a      	str	r2, [r3, #16]
}
 8003df6:	bf00      	nop
 8003df8:	3714      	adds	r7, #20
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr

08003e02 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003e02:	b480      	push	{r7}
 8003e04:	b085      	sub	sp, #20
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	60fb      	str	r3, [r7, #12]
 8003e0e:	e048      	b.n	8003ea2 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6919      	ldr	r1, [r3, #16]
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	4613      	mov	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	4413      	add	r3, r2
 8003e1c:	00db      	lsls	r3, r3, #3
 8003e1e:	440b      	add	r3, r1
 8003e20:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	2200      	movs	r2, #0
 8003e26:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2200      	movs	r2, #0
 8003e32:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	2200      	movs	r2, #0
 8003e38:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	2200      	movs	r2, #0
 8003e44:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003e4c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003e66:	68b9      	ldr	r1, [r7, #8]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	3212      	adds	r2, #18
 8003e6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d80c      	bhi.n	8003e92 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6919      	ldr	r1, [r3, #16]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	1c5a      	adds	r2, r3, #1
 8003e80:	4613      	mov	r3, r2
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	4413      	add	r3, r2
 8003e86:	00db      	lsls	r3, r3, #3
 8003e88:	440b      	add	r3, r1
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	60da      	str	r2, [r3, #12]
 8003e90:	e004      	b.n	8003e9c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	461a      	mov	r2, r3
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	60fb      	str	r3, [r7, #12]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2b03      	cmp	r3, #3
 8003ea6:	d9b3      	bls.n	8003e10 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	691a      	ldr	r2, [r3, #16]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ed2:	60da      	str	r2, [r3, #12]
}
 8003ed4:	bf00      	nop
 8003ed6:	3714      	adds	r7, #20
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr

08003ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b089      	sub	sp, #36	@ 0x24
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003eea:	2300      	movs	r3, #0
 8003eec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	61fb      	str	r3, [r7, #28]
 8003efa:	e16b      	b.n	80041d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003efc:	2201      	movs	r2, #1
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	fa02 f303 	lsl.w	r3, r2, r3
 8003f04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	697a      	ldr	r2, [r7, #20]
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	f040 815a 	bne.w	80041ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f003 0303 	and.w	r3, r3, #3
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d005      	beq.n	8003f32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d130      	bne.n	8003f94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	005b      	lsls	r3, r3, #1
 8003f3c:	2203      	movs	r2, #3
 8003f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f42:	43db      	mvns	r3, r3
 8003f44:	69ba      	ldr	r2, [r7, #24]
 8003f46:	4013      	ands	r3, r2
 8003f48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	68da      	ldr	r2, [r3, #12]
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	69ba      	ldr	r2, [r7, #24]
 8003f60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f68:	2201      	movs	r2, #1
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f70:	43db      	mvns	r3, r3
 8003f72:	69ba      	ldr	r2, [r7, #24]
 8003f74:	4013      	ands	r3, r2
 8003f76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	091b      	lsrs	r3, r3, #4
 8003f7e:	f003 0201 	and.w	r2, r3, #1
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	fa02 f303 	lsl.w	r3, r2, r3
 8003f88:	69ba      	ldr	r2, [r7, #24]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f003 0303 	and.w	r3, r3, #3
 8003f9c:	2b03      	cmp	r3, #3
 8003f9e:	d017      	beq.n	8003fd0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	005b      	lsls	r3, r3, #1
 8003faa:	2203      	movs	r2, #3
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	43db      	mvns	r3, r3
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	689a      	ldr	r2, [r3, #8]
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc4:	69ba      	ldr	r2, [r7, #24]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	69ba      	ldr	r2, [r7, #24]
 8003fce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f003 0303 	and.w	r3, r3, #3
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d123      	bne.n	8004024 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	08da      	lsrs	r2, r3, #3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	3208      	adds	r2, #8
 8003fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	f003 0307 	and.w	r3, r3, #7
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	220f      	movs	r2, #15
 8003ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff8:	43db      	mvns	r3, r3
 8003ffa:	69ba      	ldr	r2, [r7, #24]
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	691a      	ldr	r2, [r3, #16]
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	f003 0307 	and.w	r3, r3, #7
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	fa02 f303 	lsl.w	r3, r2, r3
 8004010:	69ba      	ldr	r2, [r7, #24]
 8004012:	4313      	orrs	r3, r2
 8004014:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	08da      	lsrs	r2, r3, #3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	3208      	adds	r2, #8
 800401e:	69b9      	ldr	r1, [r7, #24]
 8004020:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	2203      	movs	r2, #3
 8004030:	fa02 f303 	lsl.w	r3, r2, r3
 8004034:	43db      	mvns	r3, r3
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	4013      	ands	r3, r2
 800403a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f003 0203 	and.w	r2, r3, #3
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	005b      	lsls	r3, r3, #1
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	69ba      	ldr	r2, [r7, #24]
 800404e:	4313      	orrs	r3, r2
 8004050:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	69ba      	ldr	r2, [r7, #24]
 8004056:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004060:	2b00      	cmp	r3, #0
 8004062:	f000 80b4 	beq.w	80041ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004066:	2300      	movs	r3, #0
 8004068:	60fb      	str	r3, [r7, #12]
 800406a:	4b60      	ldr	r3, [pc, #384]	@ (80041ec <HAL_GPIO_Init+0x30c>)
 800406c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800406e:	4a5f      	ldr	r2, [pc, #380]	@ (80041ec <HAL_GPIO_Init+0x30c>)
 8004070:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004074:	6453      	str	r3, [r2, #68]	@ 0x44
 8004076:	4b5d      	ldr	r3, [pc, #372]	@ (80041ec <HAL_GPIO_Init+0x30c>)
 8004078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800407a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800407e:	60fb      	str	r3, [r7, #12]
 8004080:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004082:	4a5b      	ldr	r2, [pc, #364]	@ (80041f0 <HAL_GPIO_Init+0x310>)
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	089b      	lsrs	r3, r3, #2
 8004088:	3302      	adds	r3, #2
 800408a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800408e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	f003 0303 	and.w	r3, r3, #3
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	220f      	movs	r2, #15
 800409a:	fa02 f303 	lsl.w	r3, r2, r3
 800409e:	43db      	mvns	r3, r3
 80040a0:	69ba      	ldr	r2, [r7, #24]
 80040a2:	4013      	ands	r3, r2
 80040a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a52      	ldr	r2, [pc, #328]	@ (80041f4 <HAL_GPIO_Init+0x314>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d02b      	beq.n	8004106 <HAL_GPIO_Init+0x226>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a51      	ldr	r2, [pc, #324]	@ (80041f8 <HAL_GPIO_Init+0x318>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d025      	beq.n	8004102 <HAL_GPIO_Init+0x222>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a50      	ldr	r2, [pc, #320]	@ (80041fc <HAL_GPIO_Init+0x31c>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d01f      	beq.n	80040fe <HAL_GPIO_Init+0x21e>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a4f      	ldr	r2, [pc, #316]	@ (8004200 <HAL_GPIO_Init+0x320>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d019      	beq.n	80040fa <HAL_GPIO_Init+0x21a>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a4e      	ldr	r2, [pc, #312]	@ (8004204 <HAL_GPIO_Init+0x324>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d013      	beq.n	80040f6 <HAL_GPIO_Init+0x216>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a4d      	ldr	r2, [pc, #308]	@ (8004208 <HAL_GPIO_Init+0x328>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d00d      	beq.n	80040f2 <HAL_GPIO_Init+0x212>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a4c      	ldr	r2, [pc, #304]	@ (800420c <HAL_GPIO_Init+0x32c>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d007      	beq.n	80040ee <HAL_GPIO_Init+0x20e>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a4b      	ldr	r2, [pc, #300]	@ (8004210 <HAL_GPIO_Init+0x330>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d101      	bne.n	80040ea <HAL_GPIO_Init+0x20a>
 80040e6:	2307      	movs	r3, #7
 80040e8:	e00e      	b.n	8004108 <HAL_GPIO_Init+0x228>
 80040ea:	2308      	movs	r3, #8
 80040ec:	e00c      	b.n	8004108 <HAL_GPIO_Init+0x228>
 80040ee:	2306      	movs	r3, #6
 80040f0:	e00a      	b.n	8004108 <HAL_GPIO_Init+0x228>
 80040f2:	2305      	movs	r3, #5
 80040f4:	e008      	b.n	8004108 <HAL_GPIO_Init+0x228>
 80040f6:	2304      	movs	r3, #4
 80040f8:	e006      	b.n	8004108 <HAL_GPIO_Init+0x228>
 80040fa:	2303      	movs	r3, #3
 80040fc:	e004      	b.n	8004108 <HAL_GPIO_Init+0x228>
 80040fe:	2302      	movs	r3, #2
 8004100:	e002      	b.n	8004108 <HAL_GPIO_Init+0x228>
 8004102:	2301      	movs	r3, #1
 8004104:	e000      	b.n	8004108 <HAL_GPIO_Init+0x228>
 8004106:	2300      	movs	r3, #0
 8004108:	69fa      	ldr	r2, [r7, #28]
 800410a:	f002 0203 	and.w	r2, r2, #3
 800410e:	0092      	lsls	r2, r2, #2
 8004110:	4093      	lsls	r3, r2
 8004112:	69ba      	ldr	r2, [r7, #24]
 8004114:	4313      	orrs	r3, r2
 8004116:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004118:	4935      	ldr	r1, [pc, #212]	@ (80041f0 <HAL_GPIO_Init+0x310>)
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	089b      	lsrs	r3, r3, #2
 800411e:	3302      	adds	r3, #2
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004126:	4b3b      	ldr	r3, [pc, #236]	@ (8004214 <HAL_GPIO_Init+0x334>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	43db      	mvns	r3, r3
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	4013      	ands	r3, r2
 8004134:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d003      	beq.n	800414a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	4313      	orrs	r3, r2
 8004148:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800414a:	4a32      	ldr	r2, [pc, #200]	@ (8004214 <HAL_GPIO_Init+0x334>)
 800414c:	69bb      	ldr	r3, [r7, #24]
 800414e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004150:	4b30      	ldr	r3, [pc, #192]	@ (8004214 <HAL_GPIO_Init+0x334>)
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	43db      	mvns	r3, r3
 800415a:	69ba      	ldr	r2, [r7, #24]
 800415c:	4013      	ands	r3, r2
 800415e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d003      	beq.n	8004174 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800416c:	69ba      	ldr	r2, [r7, #24]
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	4313      	orrs	r3, r2
 8004172:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004174:	4a27      	ldr	r2, [pc, #156]	@ (8004214 <HAL_GPIO_Init+0x334>)
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800417a:	4b26      	ldr	r3, [pc, #152]	@ (8004214 <HAL_GPIO_Init+0x334>)
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	43db      	mvns	r3, r3
 8004184:	69ba      	ldr	r2, [r7, #24]
 8004186:	4013      	ands	r3, r2
 8004188:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d003      	beq.n	800419e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004196:	69ba      	ldr	r2, [r7, #24]
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	4313      	orrs	r3, r2
 800419c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800419e:	4a1d      	ldr	r2, [pc, #116]	@ (8004214 <HAL_GPIO_Init+0x334>)
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004214 <HAL_GPIO_Init+0x334>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	43db      	mvns	r3, r3
 80041ae:	69ba      	ldr	r2, [r7, #24]
 80041b0:	4013      	ands	r3, r2
 80041b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d003      	beq.n	80041c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80041c0:	69ba      	ldr	r2, [r7, #24]
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80041c8:	4a12      	ldr	r2, [pc, #72]	@ (8004214 <HAL_GPIO_Init+0x334>)
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	3301      	adds	r3, #1
 80041d2:	61fb      	str	r3, [r7, #28]
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	2b0f      	cmp	r3, #15
 80041d8:	f67f ae90 	bls.w	8003efc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80041dc:	bf00      	nop
 80041de:	bf00      	nop
 80041e0:	3724      	adds	r7, #36	@ 0x24
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	40023800 	.word	0x40023800
 80041f0:	40013800 	.word	0x40013800
 80041f4:	40020000 	.word	0x40020000
 80041f8:	40020400 	.word	0x40020400
 80041fc:	40020800 	.word	0x40020800
 8004200:	40020c00 	.word	0x40020c00
 8004204:	40021000 	.word	0x40021000
 8004208:	40021400 	.word	0x40021400
 800420c:	40021800 	.word	0x40021800
 8004210:	40021c00 	.word	0x40021c00
 8004214:	40013c00 	.word	0x40013c00

08004218 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	460b      	mov	r3, r1
 8004222:	807b      	strh	r3, [r7, #2]
 8004224:	4613      	mov	r3, r2
 8004226:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004228:	787b      	ldrb	r3, [r7, #1]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d003      	beq.n	8004236 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800422e:	887a      	ldrh	r2, [r7, #2]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004234:	e003      	b.n	800423e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004236:	887b      	ldrh	r3, [r7, #2]
 8004238:	041a      	lsls	r2, r3, #16
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	619a      	str	r2, [r3, #24]
}
 800423e:	bf00      	nop
 8004240:	370c      	adds	r7, #12
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
	...

0800424c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d101      	bne.n	800425e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e12b      	b.n	80044b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004264:	b2db      	uxtb	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d106      	bne.n	8004278 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7fd f998 	bl	80015a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2224      	movs	r2, #36	@ 0x24
 800427c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f022 0201 	bic.w	r2, r2, #1
 800428e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800429e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80042ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80042b0:	f000 fd40 	bl	8004d34 <HAL_RCC_GetPCLK1Freq>
 80042b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	4a81      	ldr	r2, [pc, #516]	@ (80044c0 <HAL_I2C_Init+0x274>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d807      	bhi.n	80042d0 <HAL_I2C_Init+0x84>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	4a80      	ldr	r2, [pc, #512]	@ (80044c4 <HAL_I2C_Init+0x278>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	bf94      	ite	ls
 80042c8:	2301      	movls	r3, #1
 80042ca:	2300      	movhi	r3, #0
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	e006      	b.n	80042de <HAL_I2C_Init+0x92>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	4a7d      	ldr	r2, [pc, #500]	@ (80044c8 <HAL_I2C_Init+0x27c>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	bf94      	ite	ls
 80042d8:	2301      	movls	r3, #1
 80042da:	2300      	movhi	r3, #0
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d001      	beq.n	80042e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e0e7      	b.n	80044b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	4a78      	ldr	r2, [pc, #480]	@ (80044cc <HAL_I2C_Init+0x280>)
 80042ea:	fba2 2303 	umull	r2, r3, r2, r3
 80042ee:	0c9b      	lsrs	r3, r3, #18
 80042f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68ba      	ldr	r2, [r7, #8]
 8004302:	430a      	orrs	r2, r1
 8004304:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	6a1b      	ldr	r3, [r3, #32]
 800430c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	4a6a      	ldr	r2, [pc, #424]	@ (80044c0 <HAL_I2C_Init+0x274>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d802      	bhi.n	8004320 <HAL_I2C_Init+0xd4>
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	3301      	adds	r3, #1
 800431e:	e009      	b.n	8004334 <HAL_I2C_Init+0xe8>
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004326:	fb02 f303 	mul.w	r3, r2, r3
 800432a:	4a69      	ldr	r2, [pc, #420]	@ (80044d0 <HAL_I2C_Init+0x284>)
 800432c:	fba2 2303 	umull	r2, r3, r2, r3
 8004330:	099b      	lsrs	r3, r3, #6
 8004332:	3301      	adds	r3, #1
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	6812      	ldr	r2, [r2, #0]
 8004338:	430b      	orrs	r3, r1
 800433a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	69db      	ldr	r3, [r3, #28]
 8004342:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004346:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	495c      	ldr	r1, [pc, #368]	@ (80044c0 <HAL_I2C_Init+0x274>)
 8004350:	428b      	cmp	r3, r1
 8004352:	d819      	bhi.n	8004388 <HAL_I2C_Init+0x13c>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	1e59      	subs	r1, r3, #1
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	005b      	lsls	r3, r3, #1
 800435e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004362:	1c59      	adds	r1, r3, #1
 8004364:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004368:	400b      	ands	r3, r1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00a      	beq.n	8004384 <HAL_I2C_Init+0x138>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	1e59      	subs	r1, r3, #1
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	005b      	lsls	r3, r3, #1
 8004378:	fbb1 f3f3 	udiv	r3, r1, r3
 800437c:	3301      	adds	r3, #1
 800437e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004382:	e051      	b.n	8004428 <HAL_I2C_Init+0x1dc>
 8004384:	2304      	movs	r3, #4
 8004386:	e04f      	b.n	8004428 <HAL_I2C_Init+0x1dc>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d111      	bne.n	80043b4 <HAL_I2C_Init+0x168>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	1e58      	subs	r0, r3, #1
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6859      	ldr	r1, [r3, #4]
 8004398:	460b      	mov	r3, r1
 800439a:	005b      	lsls	r3, r3, #1
 800439c:	440b      	add	r3, r1
 800439e:	fbb0 f3f3 	udiv	r3, r0, r3
 80043a2:	3301      	adds	r3, #1
 80043a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	bf0c      	ite	eq
 80043ac:	2301      	moveq	r3, #1
 80043ae:	2300      	movne	r3, #0
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	e012      	b.n	80043da <HAL_I2C_Init+0x18e>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	1e58      	subs	r0, r3, #1
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6859      	ldr	r1, [r3, #4]
 80043bc:	460b      	mov	r3, r1
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	440b      	add	r3, r1
 80043c2:	0099      	lsls	r1, r3, #2
 80043c4:	440b      	add	r3, r1
 80043c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80043ca:	3301      	adds	r3, #1
 80043cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	bf0c      	ite	eq
 80043d4:	2301      	moveq	r3, #1
 80043d6:	2300      	movne	r3, #0
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <HAL_I2C_Init+0x196>
 80043de:	2301      	movs	r3, #1
 80043e0:	e022      	b.n	8004428 <HAL_I2C_Init+0x1dc>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10e      	bne.n	8004408 <HAL_I2C_Init+0x1bc>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	1e58      	subs	r0, r3, #1
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6859      	ldr	r1, [r3, #4]
 80043f2:	460b      	mov	r3, r1
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	440b      	add	r3, r1
 80043f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80043fc:	3301      	adds	r3, #1
 80043fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004402:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004406:	e00f      	b.n	8004428 <HAL_I2C_Init+0x1dc>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	1e58      	subs	r0, r3, #1
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6859      	ldr	r1, [r3, #4]
 8004410:	460b      	mov	r3, r1
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	440b      	add	r3, r1
 8004416:	0099      	lsls	r1, r3, #2
 8004418:	440b      	add	r3, r1
 800441a:	fbb0 f3f3 	udiv	r3, r0, r3
 800441e:	3301      	adds	r3, #1
 8004420:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004424:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004428:	6879      	ldr	r1, [r7, #4]
 800442a:	6809      	ldr	r1, [r1, #0]
 800442c:	4313      	orrs	r3, r2
 800442e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	69da      	ldr	r2, [r3, #28]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a1b      	ldr	r3, [r3, #32]
 8004442:	431a      	orrs	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	430a      	orrs	r2, r1
 800444a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004456:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6911      	ldr	r1, [r2, #16]
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	68d2      	ldr	r2, [r2, #12]
 8004462:	4311      	orrs	r1, r2
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	6812      	ldr	r2, [r2, #0]
 8004468:	430b      	orrs	r3, r1
 800446a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	695a      	ldr	r2, [r3, #20]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	431a      	orrs	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	430a      	orrs	r2, r1
 8004486:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f042 0201 	orr.w	r2, r2, #1
 8004496:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2220      	movs	r2, #32
 80044a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	000186a0 	.word	0x000186a0
 80044c4:	001e847f 	.word	0x001e847f
 80044c8:	003d08ff 	.word	0x003d08ff
 80044cc:	431bde83 	.word	0x431bde83
 80044d0:	10624dd3 	.word	0x10624dd3

080044d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e267      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d075      	beq.n	80045de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044f2:	4b88      	ldr	r3, [pc, #544]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f003 030c 	and.w	r3, r3, #12
 80044fa:	2b04      	cmp	r3, #4
 80044fc:	d00c      	beq.n	8004518 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044fe:	4b85      	ldr	r3, [pc, #532]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004506:	2b08      	cmp	r3, #8
 8004508:	d112      	bne.n	8004530 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800450a:	4b82      	ldr	r3, [pc, #520]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004512:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004516:	d10b      	bne.n	8004530 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004518:	4b7e      	ldr	r3, [pc, #504]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d05b      	beq.n	80045dc <HAL_RCC_OscConfig+0x108>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d157      	bne.n	80045dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e242      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004538:	d106      	bne.n	8004548 <HAL_RCC_OscConfig+0x74>
 800453a:	4b76      	ldr	r3, [pc, #472]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a75      	ldr	r2, [pc, #468]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004544:	6013      	str	r3, [r2, #0]
 8004546:	e01d      	b.n	8004584 <HAL_RCC_OscConfig+0xb0>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004550:	d10c      	bne.n	800456c <HAL_RCC_OscConfig+0x98>
 8004552:	4b70      	ldr	r3, [pc, #448]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a6f      	ldr	r2, [pc, #444]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004558:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800455c:	6013      	str	r3, [r2, #0]
 800455e:	4b6d      	ldr	r3, [pc, #436]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a6c      	ldr	r2, [pc, #432]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004564:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004568:	6013      	str	r3, [r2, #0]
 800456a:	e00b      	b.n	8004584 <HAL_RCC_OscConfig+0xb0>
 800456c:	4b69      	ldr	r3, [pc, #420]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a68      	ldr	r2, [pc, #416]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004572:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004576:	6013      	str	r3, [r2, #0]
 8004578:	4b66      	ldr	r3, [pc, #408]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a65      	ldr	r2, [pc, #404]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 800457e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004582:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d013      	beq.n	80045b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800458c:	f7fd fbec 	bl	8001d68 <HAL_GetTick>
 8004590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004592:	e008      	b.n	80045a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004594:	f7fd fbe8 	bl	8001d68 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	2b64      	cmp	r3, #100	@ 0x64
 80045a0:	d901      	bls.n	80045a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e207      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a6:	4b5b      	ldr	r3, [pc, #364]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d0f0      	beq.n	8004594 <HAL_RCC_OscConfig+0xc0>
 80045b2:	e014      	b.n	80045de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b4:	f7fd fbd8 	bl	8001d68 <HAL_GetTick>
 80045b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ba:	e008      	b.n	80045ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045bc:	f7fd fbd4 	bl	8001d68 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b64      	cmp	r3, #100	@ 0x64
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e1f3      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ce:	4b51      	ldr	r3, [pc, #324]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1f0      	bne.n	80045bc <HAL_RCC_OscConfig+0xe8>
 80045da:	e000      	b.n	80045de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d063      	beq.n	80046b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045ea:	4b4a      	ldr	r3, [pc, #296]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f003 030c 	and.w	r3, r3, #12
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d00b      	beq.n	800460e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045f6:	4b47      	ldr	r3, [pc, #284]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045fe:	2b08      	cmp	r3, #8
 8004600:	d11c      	bne.n	800463c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004602:	4b44      	ldr	r3, [pc, #272]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d116      	bne.n	800463c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800460e:	4b41      	ldr	r3, [pc, #260]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d005      	beq.n	8004626 <HAL_RCC_OscConfig+0x152>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	2b01      	cmp	r3, #1
 8004620:	d001      	beq.n	8004626 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e1c7      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004626:	4b3b      	ldr	r3, [pc, #236]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	00db      	lsls	r3, r3, #3
 8004634:	4937      	ldr	r1, [pc, #220]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004636:	4313      	orrs	r3, r2
 8004638:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800463a:	e03a      	b.n	80046b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d020      	beq.n	8004686 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004644:	4b34      	ldr	r3, [pc, #208]	@ (8004718 <HAL_RCC_OscConfig+0x244>)
 8004646:	2201      	movs	r2, #1
 8004648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800464a:	f7fd fb8d 	bl	8001d68 <HAL_GetTick>
 800464e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004650:	e008      	b.n	8004664 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004652:	f7fd fb89 	bl	8001d68 <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d901      	bls.n	8004664 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e1a8      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004664:	4b2b      	ldr	r3, [pc, #172]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0302 	and.w	r3, r3, #2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d0f0      	beq.n	8004652 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004670:	4b28      	ldr	r3, [pc, #160]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	00db      	lsls	r3, r3, #3
 800467e:	4925      	ldr	r1, [pc, #148]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 8004680:	4313      	orrs	r3, r2
 8004682:	600b      	str	r3, [r1, #0]
 8004684:	e015      	b.n	80046b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004686:	4b24      	ldr	r3, [pc, #144]	@ (8004718 <HAL_RCC_OscConfig+0x244>)
 8004688:	2200      	movs	r2, #0
 800468a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800468c:	f7fd fb6c 	bl	8001d68 <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004692:	e008      	b.n	80046a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004694:	f7fd fb68 	bl	8001d68 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e187      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046a6:	4b1b      	ldr	r3, [pc, #108]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1f0      	bne.n	8004694 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0308 	and.w	r3, r3, #8
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d036      	beq.n	800472c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d016      	beq.n	80046f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046c6:	4b15      	ldr	r3, [pc, #84]	@ (800471c <HAL_RCC_OscConfig+0x248>)
 80046c8:	2201      	movs	r2, #1
 80046ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046cc:	f7fd fb4c 	bl	8001d68 <HAL_GetTick>
 80046d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046d2:	e008      	b.n	80046e6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046d4:	f7fd fb48 	bl	8001d68 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d901      	bls.n	80046e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e167      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004714 <HAL_RCC_OscConfig+0x240>)
 80046e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d0f0      	beq.n	80046d4 <HAL_RCC_OscConfig+0x200>
 80046f2:	e01b      	b.n	800472c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046f4:	4b09      	ldr	r3, [pc, #36]	@ (800471c <HAL_RCC_OscConfig+0x248>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046fa:	f7fd fb35 	bl	8001d68 <HAL_GetTick>
 80046fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004700:	e00e      	b.n	8004720 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004702:	f7fd fb31 	bl	8001d68 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	2b02      	cmp	r3, #2
 800470e:	d907      	bls.n	8004720 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e150      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
 8004714:	40023800 	.word	0x40023800
 8004718:	42470000 	.word	0x42470000
 800471c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004720:	4b88      	ldr	r3, [pc, #544]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 8004722:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1ea      	bne.n	8004702 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0304 	and.w	r3, r3, #4
 8004734:	2b00      	cmp	r3, #0
 8004736:	f000 8097 	beq.w	8004868 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800473a:	2300      	movs	r3, #0
 800473c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800473e:	4b81      	ldr	r3, [pc, #516]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 8004740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d10f      	bne.n	800476a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800474a:	2300      	movs	r3, #0
 800474c:	60bb      	str	r3, [r7, #8]
 800474e:	4b7d      	ldr	r3, [pc, #500]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 8004750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004752:	4a7c      	ldr	r2, [pc, #496]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 8004754:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004758:	6413      	str	r3, [r2, #64]	@ 0x40
 800475a:	4b7a      	ldr	r3, [pc, #488]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 800475c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004762:	60bb      	str	r3, [r7, #8]
 8004764:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004766:	2301      	movs	r3, #1
 8004768:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800476a:	4b77      	ldr	r3, [pc, #476]	@ (8004948 <HAL_RCC_OscConfig+0x474>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004772:	2b00      	cmp	r3, #0
 8004774:	d118      	bne.n	80047a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004776:	4b74      	ldr	r3, [pc, #464]	@ (8004948 <HAL_RCC_OscConfig+0x474>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a73      	ldr	r2, [pc, #460]	@ (8004948 <HAL_RCC_OscConfig+0x474>)
 800477c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004780:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004782:	f7fd faf1 	bl	8001d68 <HAL_GetTick>
 8004786:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004788:	e008      	b.n	800479c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800478a:	f7fd faed 	bl	8001d68 <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b02      	cmp	r3, #2
 8004796:	d901      	bls.n	800479c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e10c      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800479c:	4b6a      	ldr	r3, [pc, #424]	@ (8004948 <HAL_RCC_OscConfig+0x474>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d0f0      	beq.n	800478a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d106      	bne.n	80047be <HAL_RCC_OscConfig+0x2ea>
 80047b0:	4b64      	ldr	r3, [pc, #400]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80047b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047b4:	4a63      	ldr	r2, [pc, #396]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80047b6:	f043 0301 	orr.w	r3, r3, #1
 80047ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80047bc:	e01c      	b.n	80047f8 <HAL_RCC_OscConfig+0x324>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	2b05      	cmp	r3, #5
 80047c4:	d10c      	bne.n	80047e0 <HAL_RCC_OscConfig+0x30c>
 80047c6:	4b5f      	ldr	r3, [pc, #380]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80047c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ca:	4a5e      	ldr	r2, [pc, #376]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80047cc:	f043 0304 	orr.w	r3, r3, #4
 80047d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80047d2:	4b5c      	ldr	r3, [pc, #368]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80047d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d6:	4a5b      	ldr	r2, [pc, #364]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80047d8:	f043 0301 	orr.w	r3, r3, #1
 80047dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80047de:	e00b      	b.n	80047f8 <HAL_RCC_OscConfig+0x324>
 80047e0:	4b58      	ldr	r3, [pc, #352]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80047e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e4:	4a57      	ldr	r2, [pc, #348]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80047e6:	f023 0301 	bic.w	r3, r3, #1
 80047ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80047ec:	4b55      	ldr	r3, [pc, #340]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80047ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047f0:	4a54      	ldr	r2, [pc, #336]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80047f2:	f023 0304 	bic.w	r3, r3, #4
 80047f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d015      	beq.n	800482c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004800:	f7fd fab2 	bl	8001d68 <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004806:	e00a      	b.n	800481e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004808:	f7fd faae 	bl	8001d68 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004816:	4293      	cmp	r3, r2
 8004818:	d901      	bls.n	800481e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e0cb      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800481e:	4b49      	ldr	r3, [pc, #292]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 8004820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b00      	cmp	r3, #0
 8004828:	d0ee      	beq.n	8004808 <HAL_RCC_OscConfig+0x334>
 800482a:	e014      	b.n	8004856 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800482c:	f7fd fa9c 	bl	8001d68 <HAL_GetTick>
 8004830:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004832:	e00a      	b.n	800484a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004834:	f7fd fa98 	bl	8001d68 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004842:	4293      	cmp	r3, r2
 8004844:	d901      	bls.n	800484a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e0b5      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800484a:	4b3e      	ldr	r3, [pc, #248]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 800484c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1ee      	bne.n	8004834 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004856:	7dfb      	ldrb	r3, [r7, #23]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d105      	bne.n	8004868 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800485c:	4b39      	ldr	r3, [pc, #228]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 800485e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004860:	4a38      	ldr	r2, [pc, #224]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 8004862:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004866:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 80a1 	beq.w	80049b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004872:	4b34      	ldr	r3, [pc, #208]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f003 030c 	and.w	r3, r3, #12
 800487a:	2b08      	cmp	r3, #8
 800487c:	d05c      	beq.n	8004938 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	2b02      	cmp	r3, #2
 8004884:	d141      	bne.n	800490a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004886:	4b31      	ldr	r3, [pc, #196]	@ (800494c <HAL_RCC_OscConfig+0x478>)
 8004888:	2200      	movs	r2, #0
 800488a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800488c:	f7fd fa6c 	bl	8001d68 <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004892:	e008      	b.n	80048a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004894:	f7fd fa68 	bl	8001d68 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e087      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048a6:	4b27      	ldr	r3, [pc, #156]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1f0      	bne.n	8004894 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	69da      	ldr	r2, [r3, #28]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	431a      	orrs	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c0:	019b      	lsls	r3, r3, #6
 80048c2:	431a      	orrs	r2, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c8:	085b      	lsrs	r3, r3, #1
 80048ca:	3b01      	subs	r3, #1
 80048cc:	041b      	lsls	r3, r3, #16
 80048ce:	431a      	orrs	r2, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d4:	061b      	lsls	r3, r3, #24
 80048d6:	491b      	ldr	r1, [pc, #108]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048dc:	4b1b      	ldr	r3, [pc, #108]	@ (800494c <HAL_RCC_OscConfig+0x478>)
 80048de:	2201      	movs	r2, #1
 80048e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e2:	f7fd fa41 	bl	8001d68 <HAL_GetTick>
 80048e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048e8:	e008      	b.n	80048fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ea:	f7fd fa3d 	bl	8001d68 <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d901      	bls.n	80048fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e05c      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048fc:	4b11      	ldr	r3, [pc, #68]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0f0      	beq.n	80048ea <HAL_RCC_OscConfig+0x416>
 8004908:	e054      	b.n	80049b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800490a:	4b10      	ldr	r3, [pc, #64]	@ (800494c <HAL_RCC_OscConfig+0x478>)
 800490c:	2200      	movs	r2, #0
 800490e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004910:	f7fd fa2a 	bl	8001d68 <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004918:	f7fd fa26 	bl	8001d68 <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b02      	cmp	r3, #2
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e045      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800492a:	4b06      	ldr	r3, [pc, #24]	@ (8004944 <HAL_RCC_OscConfig+0x470>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1f0      	bne.n	8004918 <HAL_RCC_OscConfig+0x444>
 8004936:	e03d      	b.n	80049b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	2b01      	cmp	r3, #1
 800493e:	d107      	bne.n	8004950 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e038      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
 8004944:	40023800 	.word	0x40023800
 8004948:	40007000 	.word	0x40007000
 800494c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004950:	4b1b      	ldr	r3, [pc, #108]	@ (80049c0 <HAL_RCC_OscConfig+0x4ec>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d028      	beq.n	80049b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004968:	429a      	cmp	r2, r3
 800496a:	d121      	bne.n	80049b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004976:	429a      	cmp	r2, r3
 8004978:	d11a      	bne.n	80049b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004980:	4013      	ands	r3, r2
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004986:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004988:	4293      	cmp	r3, r2
 800498a:	d111      	bne.n	80049b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004996:	085b      	lsrs	r3, r3, #1
 8004998:	3b01      	subs	r3, #1
 800499a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800499c:	429a      	cmp	r2, r3
 800499e:	d107      	bne.n	80049b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d001      	beq.n	80049b4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e000      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3718      	adds	r7, #24
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	40023800 	.word	0x40023800

080049c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d101      	bne.n	80049d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e0cc      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049d8:	4b68      	ldr	r3, [pc, #416]	@ (8004b7c <HAL_RCC_ClockConfig+0x1b8>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0307 	and.w	r3, r3, #7
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d90c      	bls.n	8004a00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049e6:	4b65      	ldr	r3, [pc, #404]	@ (8004b7c <HAL_RCC_ClockConfig+0x1b8>)
 80049e8:	683a      	ldr	r2, [r7, #0]
 80049ea:	b2d2      	uxtb	r2, r2
 80049ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ee:	4b63      	ldr	r3, [pc, #396]	@ (8004b7c <HAL_RCC_ClockConfig+0x1b8>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0307 	and.w	r3, r3, #7
 80049f6:	683a      	ldr	r2, [r7, #0]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d001      	beq.n	8004a00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e0b8      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0302 	and.w	r3, r3, #2
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d020      	beq.n	8004a4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0304 	and.w	r3, r3, #4
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d005      	beq.n	8004a24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a18:	4b59      	ldr	r3, [pc, #356]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	4a58      	ldr	r2, [pc, #352]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a22:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0308 	and.w	r3, r3, #8
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d005      	beq.n	8004a3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a30:	4b53      	ldr	r3, [pc, #332]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	4a52      	ldr	r2, [pc, #328]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a36:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a3c:	4b50      	ldr	r3, [pc, #320]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	494d      	ldr	r1, [pc, #308]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0301 	and.w	r3, r3, #1
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d044      	beq.n	8004ae4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d107      	bne.n	8004a72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a62:	4b47      	ldr	r3, [pc, #284]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d119      	bne.n	8004aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e07f      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d003      	beq.n	8004a82 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a7e:	2b03      	cmp	r3, #3
 8004a80:	d107      	bne.n	8004a92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a82:	4b3f      	ldr	r3, [pc, #252]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d109      	bne.n	8004aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e06f      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a92:	4b3b      	ldr	r3, [pc, #236]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0302 	and.w	r3, r3, #2
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d101      	bne.n	8004aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e067      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004aa2:	4b37      	ldr	r3, [pc, #220]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	f023 0203 	bic.w	r2, r3, #3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	4934      	ldr	r1, [pc, #208]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ab4:	f7fd f958 	bl	8001d68 <HAL_GetTick>
 8004ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aba:	e00a      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004abc:	f7fd f954 	bl	8001d68 <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e04f      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ad2:	4b2b      	ldr	r3, [pc, #172]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f003 020c 	and.w	r2, r3, #12
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d1eb      	bne.n	8004abc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ae4:	4b25      	ldr	r3, [pc, #148]	@ (8004b7c <HAL_RCC_ClockConfig+0x1b8>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0307 	and.w	r3, r3, #7
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d20c      	bcs.n	8004b0c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004af2:	4b22      	ldr	r3, [pc, #136]	@ (8004b7c <HAL_RCC_ClockConfig+0x1b8>)
 8004af4:	683a      	ldr	r2, [r7, #0]
 8004af6:	b2d2      	uxtb	r2, r2
 8004af8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004afa:	4b20      	ldr	r3, [pc, #128]	@ (8004b7c <HAL_RCC_ClockConfig+0x1b8>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 0307 	and.w	r3, r3, #7
 8004b02:	683a      	ldr	r2, [r7, #0]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d001      	beq.n	8004b0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e032      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0304 	and.w	r3, r3, #4
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d008      	beq.n	8004b2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b18:	4b19      	ldr	r3, [pc, #100]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	4916      	ldr	r1, [pc, #88]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0308 	and.w	r3, r3, #8
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d009      	beq.n	8004b4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b36:	4b12      	ldr	r3, [pc, #72]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	00db      	lsls	r3, r3, #3
 8004b44:	490e      	ldr	r1, [pc, #56]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b4a:	f000 f821 	bl	8004b90 <HAL_RCC_GetSysClockFreq>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	4b0b      	ldr	r3, [pc, #44]	@ (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	091b      	lsrs	r3, r3, #4
 8004b56:	f003 030f 	and.w	r3, r3, #15
 8004b5a:	490a      	ldr	r1, [pc, #40]	@ (8004b84 <HAL_RCC_ClockConfig+0x1c0>)
 8004b5c:	5ccb      	ldrb	r3, [r1, r3]
 8004b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b62:	4a09      	ldr	r2, [pc, #36]	@ (8004b88 <HAL_RCC_ClockConfig+0x1c4>)
 8004b64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b66:	4b09      	ldr	r3, [pc, #36]	@ (8004b8c <HAL_RCC_ClockConfig+0x1c8>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fc ff98 	bl	8001aa0 <HAL_InitTick>

  return HAL_OK;
 8004b70:	2300      	movs	r3, #0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	40023c00 	.word	0x40023c00
 8004b80:	40023800 	.word	0x40023800
 8004b84:	08009f88 	.word	0x08009f88
 8004b88:	20000038 	.word	0x20000038
 8004b8c:	2000003c 	.word	0x2000003c

08004b90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b94:	b090      	sub	sp, #64	@ 0x40
 8004b96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ba8:	4b59      	ldr	r3, [pc, #356]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f003 030c 	and.w	r3, r3, #12
 8004bb0:	2b08      	cmp	r3, #8
 8004bb2:	d00d      	beq.n	8004bd0 <HAL_RCC_GetSysClockFreq+0x40>
 8004bb4:	2b08      	cmp	r3, #8
 8004bb6:	f200 80a1 	bhi.w	8004cfc <HAL_RCC_GetSysClockFreq+0x16c>
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d002      	beq.n	8004bc4 <HAL_RCC_GetSysClockFreq+0x34>
 8004bbe:	2b04      	cmp	r3, #4
 8004bc0:	d003      	beq.n	8004bca <HAL_RCC_GetSysClockFreq+0x3a>
 8004bc2:	e09b      	b.n	8004cfc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bc4:	4b53      	ldr	r3, [pc, #332]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x184>)
 8004bc6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004bc8:	e09b      	b.n	8004d02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bca:	4b53      	ldr	r3, [pc, #332]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x188>)
 8004bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004bce:	e098      	b.n	8004d02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bd0:	4b4f      	ldr	r3, [pc, #316]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bd8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bda:	4b4d      	ldr	r3, [pc, #308]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d028      	beq.n	8004c38 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004be6:	4b4a      	ldr	r3, [pc, #296]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	099b      	lsrs	r3, r3, #6
 8004bec:	2200      	movs	r2, #0
 8004bee:	623b      	str	r3, [r7, #32]
 8004bf0:	627a      	str	r2, [r7, #36]	@ 0x24
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	4b47      	ldr	r3, [pc, #284]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x188>)
 8004bfc:	fb03 f201 	mul.w	r2, r3, r1
 8004c00:	2300      	movs	r3, #0
 8004c02:	fb00 f303 	mul.w	r3, r0, r3
 8004c06:	4413      	add	r3, r2
 8004c08:	4a43      	ldr	r2, [pc, #268]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x188>)
 8004c0a:	fba0 1202 	umull	r1, r2, r0, r2
 8004c0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c10:	460a      	mov	r2, r1
 8004c12:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004c14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c16:	4413      	add	r3, r2
 8004c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	61bb      	str	r3, [r7, #24]
 8004c20:	61fa      	str	r2, [r7, #28]
 8004c22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c26:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004c2a:	f7fb fad1 	bl	80001d0 <__aeabi_uldivmod>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	460b      	mov	r3, r1
 8004c32:	4613      	mov	r3, r2
 8004c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c36:	e053      	b.n	8004ce0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c38:	4b35      	ldr	r3, [pc, #212]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	099b      	lsrs	r3, r3, #6
 8004c3e:	2200      	movs	r2, #0
 8004c40:	613b      	str	r3, [r7, #16]
 8004c42:	617a      	str	r2, [r7, #20]
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004c4a:	f04f 0b00 	mov.w	fp, #0
 8004c4e:	4652      	mov	r2, sl
 8004c50:	465b      	mov	r3, fp
 8004c52:	f04f 0000 	mov.w	r0, #0
 8004c56:	f04f 0100 	mov.w	r1, #0
 8004c5a:	0159      	lsls	r1, r3, #5
 8004c5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c60:	0150      	lsls	r0, r2, #5
 8004c62:	4602      	mov	r2, r0
 8004c64:	460b      	mov	r3, r1
 8004c66:	ebb2 080a 	subs.w	r8, r2, sl
 8004c6a:	eb63 090b 	sbc.w	r9, r3, fp
 8004c6e:	f04f 0200 	mov.w	r2, #0
 8004c72:	f04f 0300 	mov.w	r3, #0
 8004c76:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004c7a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004c7e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004c82:	ebb2 0408 	subs.w	r4, r2, r8
 8004c86:	eb63 0509 	sbc.w	r5, r3, r9
 8004c8a:	f04f 0200 	mov.w	r2, #0
 8004c8e:	f04f 0300 	mov.w	r3, #0
 8004c92:	00eb      	lsls	r3, r5, #3
 8004c94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c98:	00e2      	lsls	r2, r4, #3
 8004c9a:	4614      	mov	r4, r2
 8004c9c:	461d      	mov	r5, r3
 8004c9e:	eb14 030a 	adds.w	r3, r4, sl
 8004ca2:	603b      	str	r3, [r7, #0]
 8004ca4:	eb45 030b 	adc.w	r3, r5, fp
 8004ca8:	607b      	str	r3, [r7, #4]
 8004caa:	f04f 0200 	mov.w	r2, #0
 8004cae:	f04f 0300 	mov.w	r3, #0
 8004cb2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cb6:	4629      	mov	r1, r5
 8004cb8:	028b      	lsls	r3, r1, #10
 8004cba:	4621      	mov	r1, r4
 8004cbc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cc0:	4621      	mov	r1, r4
 8004cc2:	028a      	lsls	r2, r1, #10
 8004cc4:	4610      	mov	r0, r2
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cca:	2200      	movs	r2, #0
 8004ccc:	60bb      	str	r3, [r7, #8]
 8004cce:	60fa      	str	r2, [r7, #12]
 8004cd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004cd4:	f7fb fa7c 	bl	80001d0 <__aeabi_uldivmod>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	460b      	mov	r3, r1
 8004cdc:	4613      	mov	r3, r2
 8004cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	0c1b      	lsrs	r3, r3, #16
 8004ce6:	f003 0303 	and.w	r3, r3, #3
 8004cea:	3301      	adds	r3, #1
 8004cec:	005b      	lsls	r3, r3, #1
 8004cee:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004cf0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004cfa:	e002      	b.n	8004d02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cfc:	4b05      	ldr	r3, [pc, #20]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x184>)
 8004cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004d00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3740      	adds	r7, #64	@ 0x40
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d0e:	bf00      	nop
 8004d10:	40023800 	.word	0x40023800
 8004d14:	00f42400 	.word	0x00f42400
 8004d18:	017d7840 	.word	0x017d7840

08004d1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d20:	4b03      	ldr	r3, [pc, #12]	@ (8004d30 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d22:	681b      	ldr	r3, [r3, #0]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	20000038 	.word	0x20000038

08004d34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d38:	f7ff fff0 	bl	8004d1c <HAL_RCC_GetHCLKFreq>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	4b05      	ldr	r3, [pc, #20]	@ (8004d54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	0a9b      	lsrs	r3, r3, #10
 8004d44:	f003 0307 	and.w	r3, r3, #7
 8004d48:	4903      	ldr	r1, [pc, #12]	@ (8004d58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d4a:	5ccb      	ldrb	r3, [r1, r3]
 8004d4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	40023800 	.word	0x40023800
 8004d58:	08009f98 	.word	0x08009f98

08004d5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d60:	f7ff ffdc 	bl	8004d1c <HAL_RCC_GetHCLKFreq>
 8004d64:	4602      	mov	r2, r0
 8004d66:	4b05      	ldr	r3, [pc, #20]	@ (8004d7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	0b5b      	lsrs	r3, r3, #13
 8004d6c:	f003 0307 	and.w	r3, r3, #7
 8004d70:	4903      	ldr	r1, [pc, #12]	@ (8004d80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d72:	5ccb      	ldrb	r3, [r1, r3]
 8004d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40023800 	.word	0x40023800
 8004d80:	08009f98 	.word	0x08009f98

08004d84 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	220f      	movs	r2, #15
 8004d92:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d94:	4b12      	ldr	r3, [pc, #72]	@ (8004de0 <HAL_RCC_GetClockConfig+0x5c>)
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f003 0203 	and.w	r2, r3, #3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004da0:	4b0f      	ldr	r3, [pc, #60]	@ (8004de0 <HAL_RCC_GetClockConfig+0x5c>)
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004dac:	4b0c      	ldr	r3, [pc, #48]	@ (8004de0 <HAL_RCC_GetClockConfig+0x5c>)
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004db8:	4b09      	ldr	r3, [pc, #36]	@ (8004de0 <HAL_RCC_GetClockConfig+0x5c>)
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	08db      	lsrs	r3, r3, #3
 8004dbe:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004dc6:	4b07      	ldr	r3, [pc, #28]	@ (8004de4 <HAL_RCC_GetClockConfig+0x60>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0207 	and.w	r2, r3, #7
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	601a      	str	r2, [r3, #0]
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	40023800 	.word	0x40023800
 8004de4:	40023c00 	.word	0x40023c00

08004de8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e041      	b.n	8004e7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d106      	bne.n	8004e14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f7fc fc12 	bl	8001638 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2202      	movs	r2, #2
 8004e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	3304      	adds	r3, #4
 8004e24:	4619      	mov	r1, r3
 8004e26:	4610      	mov	r0, r2
 8004e28:	f000 fb0a 	bl	8005440 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3708      	adds	r7, #8
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
	...

08004e88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d001      	beq.n	8004ea0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e04e      	b.n	8004f3e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2202      	movs	r2, #2
 8004ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68da      	ldr	r2, [r3, #12]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f042 0201 	orr.w	r2, r2, #1
 8004eb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a23      	ldr	r2, [pc, #140]	@ (8004f4c <HAL_TIM_Base_Start_IT+0xc4>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d022      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eca:	d01d      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a1f      	ldr	r2, [pc, #124]	@ (8004f50 <HAL_TIM_Base_Start_IT+0xc8>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d018      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a1e      	ldr	r2, [pc, #120]	@ (8004f54 <HAL_TIM_Base_Start_IT+0xcc>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d013      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a1c      	ldr	r2, [pc, #112]	@ (8004f58 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d00e      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a1b      	ldr	r2, [pc, #108]	@ (8004f5c <HAL_TIM_Base_Start_IT+0xd4>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d009      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a19      	ldr	r2, [pc, #100]	@ (8004f60 <HAL_TIM_Base_Start_IT+0xd8>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d004      	beq.n	8004f08 <HAL_TIM_Base_Start_IT+0x80>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a18      	ldr	r2, [pc, #96]	@ (8004f64 <HAL_TIM_Base_Start_IT+0xdc>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d111      	bne.n	8004f2c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	f003 0307 	and.w	r3, r3, #7
 8004f12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2b06      	cmp	r3, #6
 8004f18:	d010      	beq.n	8004f3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f042 0201 	orr.w	r2, r2, #1
 8004f28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f2a:	e007      	b.n	8004f3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f042 0201 	orr.w	r2, r2, #1
 8004f3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3714      	adds	r7, #20
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	40010000 	.word	0x40010000
 8004f50:	40000400 	.word	0x40000400
 8004f54:	40000800 	.word	0x40000800
 8004f58:	40000c00 	.word	0x40000c00
 8004f5c:	40010400 	.word	0x40010400
 8004f60:	40014000 	.word	0x40014000
 8004f64:	40001800 	.word	0x40001800

08004f68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d101      	bne.n	8004f7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e041      	b.n	8004ffe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d106      	bne.n	8004f94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f7fc fc36 	bl	8001800 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2202      	movs	r2, #2
 8004f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4610      	mov	r0, r2
 8004fa8:	f000 fa4a 	bl	8005440 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ffc:	2300      	movs	r3, #0
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3708      	adds	r7, #8
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}

08005006 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005006:	b580      	push	{r7, lr}
 8005008:	b084      	sub	sp, #16
 800500a:	af00      	add	r7, sp, #0
 800500c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	691b      	ldr	r3, [r3, #16]
 800501c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	f003 0302 	and.w	r3, r3, #2
 8005024:	2b00      	cmp	r3, #0
 8005026:	d020      	beq.n	800506a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f003 0302 	and.w	r3, r3, #2
 800502e:	2b00      	cmp	r3, #0
 8005030:	d01b      	beq.n	800506a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f06f 0202 	mvn.w	r2, #2
 800503a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	f003 0303 	and.w	r3, r3, #3
 800504c:	2b00      	cmp	r3, #0
 800504e:	d003      	beq.n	8005058 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f000 f9d7 	bl	8005404 <HAL_TIM_IC_CaptureCallback>
 8005056:	e005      	b.n	8005064 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f000 f9c9 	bl	80053f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 f9da 	bl	8005418 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	f003 0304 	and.w	r3, r3, #4
 8005070:	2b00      	cmp	r3, #0
 8005072:	d020      	beq.n	80050b6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f003 0304 	and.w	r3, r3, #4
 800507a:	2b00      	cmp	r3, #0
 800507c:	d01b      	beq.n	80050b6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f06f 0204 	mvn.w	r2, #4
 8005086:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2202      	movs	r2, #2
 800508c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	699b      	ldr	r3, [r3, #24]
 8005094:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005098:	2b00      	cmp	r3, #0
 800509a:	d003      	beq.n	80050a4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 f9b1 	bl	8005404 <HAL_TIM_IC_CaptureCallback>
 80050a2:	e005      	b.n	80050b0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 f9a3 	bl	80053f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 f9b4 	bl	8005418 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	f003 0308 	and.w	r3, r3, #8
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d020      	beq.n	8005102 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f003 0308 	and.w	r3, r3, #8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d01b      	beq.n	8005102 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f06f 0208 	mvn.w	r2, #8
 80050d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2204      	movs	r2, #4
 80050d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	69db      	ldr	r3, [r3, #28]
 80050e0:	f003 0303 	and.w	r3, r3, #3
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d003      	beq.n	80050f0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 f98b 	bl	8005404 <HAL_TIM_IC_CaptureCallback>
 80050ee:	e005      	b.n	80050fc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 f97d 	bl	80053f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f000 f98e 	bl	8005418 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	f003 0310 	and.w	r3, r3, #16
 8005108:	2b00      	cmp	r3, #0
 800510a:	d020      	beq.n	800514e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f003 0310 	and.w	r3, r3, #16
 8005112:	2b00      	cmp	r3, #0
 8005114:	d01b      	beq.n	800514e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f06f 0210 	mvn.w	r2, #16
 800511e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2208      	movs	r2, #8
 8005124:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	69db      	ldr	r3, [r3, #28]
 800512c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005130:	2b00      	cmp	r3, #0
 8005132:	d003      	beq.n	800513c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 f965 	bl	8005404 <HAL_TIM_IC_CaptureCallback>
 800513a:	e005      	b.n	8005148 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 f957 	bl	80053f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f968 	bl	8005418 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	f003 0301 	and.w	r3, r3, #1
 8005154:	2b00      	cmp	r3, #0
 8005156:	d00c      	beq.n	8005172 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d007      	beq.n	8005172 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f06f 0201 	mvn.w	r2, #1
 800516a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7fc f81d 	bl	80011ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00c      	beq.n	8005196 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005182:	2b00      	cmp	r3, #0
 8005184:	d007      	beq.n	8005196 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800518e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	f000 fd93 	bl	8005cbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00c      	beq.n	80051ba <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d007      	beq.n	80051ba <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 f939 	bl	800542c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	f003 0320 	and.w	r3, r3, #32
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d00c      	beq.n	80051de <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f003 0320 	and.w	r3, r3, #32
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d007      	beq.n	80051de <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f06f 0220 	mvn.w	r2, #32
 80051d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 fd65 	bl	8005ca8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051de:	bf00      	nop
 80051e0:	3710      	adds	r7, #16
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
	...

080051e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b086      	sub	sp, #24
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051f4:	2300      	movs	r3, #0
 80051f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d101      	bne.n	8005206 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005202:	2302      	movs	r3, #2
 8005204:	e0ae      	b.n	8005364 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2b0c      	cmp	r3, #12
 8005212:	f200 809f 	bhi.w	8005354 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005216:	a201      	add	r2, pc, #4	@ (adr r2, 800521c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800521c:	08005251 	.word	0x08005251
 8005220:	08005355 	.word	0x08005355
 8005224:	08005355 	.word	0x08005355
 8005228:	08005355 	.word	0x08005355
 800522c:	08005291 	.word	0x08005291
 8005230:	08005355 	.word	0x08005355
 8005234:	08005355 	.word	0x08005355
 8005238:	08005355 	.word	0x08005355
 800523c:	080052d3 	.word	0x080052d3
 8005240:	08005355 	.word	0x08005355
 8005244:	08005355 	.word	0x08005355
 8005248:	08005355 	.word	0x08005355
 800524c:	08005313 	.word	0x08005313
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68b9      	ldr	r1, [r7, #8]
 8005256:	4618      	mov	r0, r3
 8005258:	f000 f998 	bl	800558c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	699a      	ldr	r2, [r3, #24]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f042 0208 	orr.w	r2, r2, #8
 800526a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	699a      	ldr	r2, [r3, #24]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f022 0204 	bic.w	r2, r2, #4
 800527a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6999      	ldr	r1, [r3, #24]
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	691a      	ldr	r2, [r3, #16]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	430a      	orrs	r2, r1
 800528c:	619a      	str	r2, [r3, #24]
      break;
 800528e:	e064      	b.n	800535a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68b9      	ldr	r1, [r7, #8]
 8005296:	4618      	mov	r0, r3
 8005298:	f000 f9e8 	bl	800566c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	699a      	ldr	r2, [r3, #24]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	699a      	ldr	r2, [r3, #24]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6999      	ldr	r1, [r3, #24]
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	021a      	lsls	r2, r3, #8
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	430a      	orrs	r2, r1
 80052ce:	619a      	str	r2, [r3, #24]
      break;
 80052d0:	e043      	b.n	800535a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68b9      	ldr	r1, [r7, #8]
 80052d8:	4618      	mov	r0, r3
 80052da:	f000 fa3d 	bl	8005758 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	69da      	ldr	r2, [r3, #28]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f042 0208 	orr.w	r2, r2, #8
 80052ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69da      	ldr	r2, [r3, #28]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f022 0204 	bic.w	r2, r2, #4
 80052fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	69d9      	ldr	r1, [r3, #28]
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	691a      	ldr	r2, [r3, #16]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	430a      	orrs	r2, r1
 800530e:	61da      	str	r2, [r3, #28]
      break;
 8005310:	e023      	b.n	800535a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68b9      	ldr	r1, [r7, #8]
 8005318:	4618      	mov	r0, r3
 800531a:	f000 fa91 	bl	8005840 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	69da      	ldr	r2, [r3, #28]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800532c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	69da      	ldr	r2, [r3, #28]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800533c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	69d9      	ldr	r1, [r3, #28]
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	021a      	lsls	r2, r3, #8
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	430a      	orrs	r2, r1
 8005350:	61da      	str	r2, [r3, #28]
      break;
 8005352:	e002      	b.n	800535a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	75fb      	strb	r3, [r7, #23]
      break;
 8005358:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005362:	7dfb      	ldrb	r3, [r7, #23]
}
 8005364:	4618      	mov	r0, r3
 8005366:	3718      	adds	r7, #24
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b082      	sub	sp, #8
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800537c:	2b01      	cmp	r3, #1
 800537e:	d101      	bne.n	8005384 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005380:	2302      	movs	r3, #2
 8005382:	e031      	b.n	80053e8 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2202      	movs	r2, #2
 8005390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005394:	6839      	ldr	r1, [r7, #0]
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 faa8 	bl	80058ec <TIM_SlaveTimer_SetConfig>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d009      	beq.n	80053b6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2201      	movs	r2, #1
 80053a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e018      	b.n	80053e8 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68da      	ldr	r2, [r3, #12]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053c4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68da      	ldr	r2, [r3, #12]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80053d4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3708      	adds	r7, #8
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b083      	sub	sp, #12
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005420:	bf00      	nop
 8005422:	370c      	adds	r7, #12
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800542c:	b480      	push	{r7}
 800542e:	b083      	sub	sp, #12
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005434:	bf00      	nop
 8005436:	370c      	adds	r7, #12
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr

08005440 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005440:	b480      	push	{r7}
 8005442:	b085      	sub	sp, #20
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a43      	ldr	r2, [pc, #268]	@ (8005560 <TIM_Base_SetConfig+0x120>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d013      	beq.n	8005480 <TIM_Base_SetConfig+0x40>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800545e:	d00f      	beq.n	8005480 <TIM_Base_SetConfig+0x40>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a40      	ldr	r2, [pc, #256]	@ (8005564 <TIM_Base_SetConfig+0x124>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d00b      	beq.n	8005480 <TIM_Base_SetConfig+0x40>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a3f      	ldr	r2, [pc, #252]	@ (8005568 <TIM_Base_SetConfig+0x128>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d007      	beq.n	8005480 <TIM_Base_SetConfig+0x40>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a3e      	ldr	r2, [pc, #248]	@ (800556c <TIM_Base_SetConfig+0x12c>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d003      	beq.n	8005480 <TIM_Base_SetConfig+0x40>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4a3d      	ldr	r2, [pc, #244]	@ (8005570 <TIM_Base_SetConfig+0x130>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d108      	bne.n	8005492 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005486:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	4313      	orrs	r3, r2
 8005490:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4a32      	ldr	r2, [pc, #200]	@ (8005560 <TIM_Base_SetConfig+0x120>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d02b      	beq.n	80054f2 <TIM_Base_SetConfig+0xb2>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054a0:	d027      	beq.n	80054f2 <TIM_Base_SetConfig+0xb2>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a2f      	ldr	r2, [pc, #188]	@ (8005564 <TIM_Base_SetConfig+0x124>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d023      	beq.n	80054f2 <TIM_Base_SetConfig+0xb2>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a2e      	ldr	r2, [pc, #184]	@ (8005568 <TIM_Base_SetConfig+0x128>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d01f      	beq.n	80054f2 <TIM_Base_SetConfig+0xb2>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a2d      	ldr	r2, [pc, #180]	@ (800556c <TIM_Base_SetConfig+0x12c>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d01b      	beq.n	80054f2 <TIM_Base_SetConfig+0xb2>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a2c      	ldr	r2, [pc, #176]	@ (8005570 <TIM_Base_SetConfig+0x130>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d017      	beq.n	80054f2 <TIM_Base_SetConfig+0xb2>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a2b      	ldr	r2, [pc, #172]	@ (8005574 <TIM_Base_SetConfig+0x134>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d013      	beq.n	80054f2 <TIM_Base_SetConfig+0xb2>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a2a      	ldr	r2, [pc, #168]	@ (8005578 <TIM_Base_SetConfig+0x138>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d00f      	beq.n	80054f2 <TIM_Base_SetConfig+0xb2>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a29      	ldr	r2, [pc, #164]	@ (800557c <TIM_Base_SetConfig+0x13c>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d00b      	beq.n	80054f2 <TIM_Base_SetConfig+0xb2>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a28      	ldr	r2, [pc, #160]	@ (8005580 <TIM_Base_SetConfig+0x140>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d007      	beq.n	80054f2 <TIM_Base_SetConfig+0xb2>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a27      	ldr	r2, [pc, #156]	@ (8005584 <TIM_Base_SetConfig+0x144>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d003      	beq.n	80054f2 <TIM_Base_SetConfig+0xb2>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a26      	ldr	r2, [pc, #152]	@ (8005588 <TIM_Base_SetConfig+0x148>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d108      	bne.n	8005504 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	4313      	orrs	r3, r2
 8005502:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	695b      	ldr	r3, [r3, #20]
 800550e:	4313      	orrs	r3, r2
 8005510:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	689a      	ldr	r2, [r3, #8]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a0e      	ldr	r2, [pc, #56]	@ (8005560 <TIM_Base_SetConfig+0x120>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d003      	beq.n	8005532 <TIM_Base_SetConfig+0xf2>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a10      	ldr	r2, [pc, #64]	@ (8005570 <TIM_Base_SetConfig+0x130>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d103      	bne.n	800553a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	691a      	ldr	r2, [r3, #16]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f043 0204 	orr.w	r2, r3, #4
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2201      	movs	r2, #1
 800554a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	601a      	str	r2, [r3, #0]
}
 8005552:	bf00      	nop
 8005554:	3714      	adds	r7, #20
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	40010000 	.word	0x40010000
 8005564:	40000400 	.word	0x40000400
 8005568:	40000800 	.word	0x40000800
 800556c:	40000c00 	.word	0x40000c00
 8005570:	40010400 	.word	0x40010400
 8005574:	40014000 	.word	0x40014000
 8005578:	40014400 	.word	0x40014400
 800557c:	40014800 	.word	0x40014800
 8005580:	40001800 	.word	0x40001800
 8005584:	40001c00 	.word	0x40001c00
 8005588:	40002000 	.word	0x40002000

0800558c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800558c:	b480      	push	{r7}
 800558e:	b087      	sub	sp, #28
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
 8005594:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a1b      	ldr	r3, [r3, #32]
 800559a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a1b      	ldr	r3, [r3, #32]
 80055a0:	f023 0201 	bic.w	r2, r3, #1
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f023 0303 	bic.w	r3, r3, #3
 80055c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	f023 0302 	bic.w	r3, r3, #2
 80055d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	4313      	orrs	r3, r2
 80055de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	4a20      	ldr	r2, [pc, #128]	@ (8005664 <TIM_OC1_SetConfig+0xd8>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d003      	beq.n	80055f0 <TIM_OC1_SetConfig+0x64>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	4a1f      	ldr	r2, [pc, #124]	@ (8005668 <TIM_OC1_SetConfig+0xdc>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d10c      	bne.n	800560a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	f023 0308 	bic.w	r3, r3, #8
 80055f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	697a      	ldr	r2, [r7, #20]
 80055fe:	4313      	orrs	r3, r2
 8005600:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	f023 0304 	bic.w	r3, r3, #4
 8005608:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a15      	ldr	r2, [pc, #84]	@ (8005664 <TIM_OC1_SetConfig+0xd8>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d003      	beq.n	800561a <TIM_OC1_SetConfig+0x8e>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a14      	ldr	r2, [pc, #80]	@ (8005668 <TIM_OC1_SetConfig+0xdc>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d111      	bne.n	800563e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005620:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005628:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	695b      	ldr	r3, [r3, #20]
 800562e:	693a      	ldr	r2, [r7, #16]
 8005630:	4313      	orrs	r3, r2
 8005632:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	699b      	ldr	r3, [r3, #24]
 8005638:	693a      	ldr	r2, [r7, #16]
 800563a:	4313      	orrs	r3, r2
 800563c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	693a      	ldr	r2, [r7, #16]
 8005642:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	685a      	ldr	r2, [r3, #4]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	697a      	ldr	r2, [r7, #20]
 8005656:	621a      	str	r2, [r3, #32]
}
 8005658:	bf00      	nop
 800565a:	371c      	adds	r7, #28
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr
 8005664:	40010000 	.word	0x40010000
 8005668:	40010400 	.word	0x40010400

0800566c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800566c:	b480      	push	{r7}
 800566e:	b087      	sub	sp, #28
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a1b      	ldr	r3, [r3, #32]
 8005680:	f023 0210 	bic.w	r2, r3, #16
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	699b      	ldr	r3, [r3, #24]
 8005692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800569a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	021b      	lsls	r3, r3, #8
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	f023 0320 	bic.w	r3, r3, #32
 80056b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	011b      	lsls	r3, r3, #4
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a22      	ldr	r2, [pc, #136]	@ (8005750 <TIM_OC2_SetConfig+0xe4>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d003      	beq.n	80056d4 <TIM_OC2_SetConfig+0x68>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a21      	ldr	r2, [pc, #132]	@ (8005754 <TIM_OC2_SetConfig+0xe8>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d10d      	bne.n	80056f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	011b      	lsls	r3, r3, #4
 80056e2:	697a      	ldr	r2, [r7, #20]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4a17      	ldr	r2, [pc, #92]	@ (8005750 <TIM_OC2_SetConfig+0xe4>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d003      	beq.n	8005700 <TIM_OC2_SetConfig+0x94>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a16      	ldr	r2, [pc, #88]	@ (8005754 <TIM_OC2_SetConfig+0xe8>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d113      	bne.n	8005728 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005706:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800570e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	695b      	ldr	r3, [r3, #20]
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	693a      	ldr	r2, [r7, #16]
 8005718:	4313      	orrs	r3, r2
 800571a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	699b      	ldr	r3, [r3, #24]
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	693a      	ldr	r2, [r7, #16]
 8005724:	4313      	orrs	r3, r2
 8005726:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	693a      	ldr	r2, [r7, #16]
 800572c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	685a      	ldr	r2, [r3, #4]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	621a      	str	r2, [r3, #32]
}
 8005742:	bf00      	nop
 8005744:	371c      	adds	r7, #28
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr
 800574e:	bf00      	nop
 8005750:	40010000 	.word	0x40010000
 8005754:	40010400 	.word	0x40010400

08005758 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005758:	b480      	push	{r7}
 800575a:	b087      	sub	sp, #28
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a1b      	ldr	r3, [r3, #32]
 8005766:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6a1b      	ldr	r3, [r3, #32]
 800576c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	69db      	ldr	r3, [r3, #28]
 800577e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005786:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f023 0303 	bic.w	r3, r3, #3
 800578e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68fa      	ldr	r2, [r7, #12]
 8005796:	4313      	orrs	r3, r2
 8005798:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80057a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	021b      	lsls	r3, r3, #8
 80057a8:	697a      	ldr	r2, [r7, #20]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a21      	ldr	r2, [pc, #132]	@ (8005838 <TIM_OC3_SetConfig+0xe0>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d003      	beq.n	80057be <TIM_OC3_SetConfig+0x66>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a20      	ldr	r2, [pc, #128]	@ (800583c <TIM_OC3_SetConfig+0xe4>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d10d      	bne.n	80057da <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	021b      	lsls	r3, r3, #8
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a16      	ldr	r2, [pc, #88]	@ (8005838 <TIM_OC3_SetConfig+0xe0>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d003      	beq.n	80057ea <TIM_OC3_SetConfig+0x92>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a15      	ldr	r2, [pc, #84]	@ (800583c <TIM_OC3_SetConfig+0xe4>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d113      	bne.n	8005812 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	011b      	lsls	r3, r3, #4
 8005800:	693a      	ldr	r2, [r7, #16]
 8005802:	4313      	orrs	r3, r2
 8005804:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	699b      	ldr	r3, [r3, #24]
 800580a:	011b      	lsls	r3, r3, #4
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	4313      	orrs	r3, r2
 8005810:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	693a      	ldr	r2, [r7, #16]
 8005816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	68fa      	ldr	r2, [r7, #12]
 800581c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	685a      	ldr	r2, [r3, #4]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	621a      	str	r2, [r3, #32]
}
 800582c:	bf00      	nop
 800582e:	371c      	adds	r7, #28
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr
 8005838:	40010000 	.word	0x40010000
 800583c:	40010400 	.word	0x40010400

08005840 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005840:	b480      	push	{r7}
 8005842:	b087      	sub	sp, #28
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a1b      	ldr	r3, [r3, #32]
 8005854:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	69db      	ldr	r3, [r3, #28]
 8005866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800586e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005876:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	021b      	lsls	r3, r3, #8
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	4313      	orrs	r3, r2
 8005882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800588a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	031b      	lsls	r3, r3, #12
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	4313      	orrs	r3, r2
 8005896:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a12      	ldr	r2, [pc, #72]	@ (80058e4 <TIM_OC4_SetConfig+0xa4>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d003      	beq.n	80058a8 <TIM_OC4_SetConfig+0x68>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a11      	ldr	r2, [pc, #68]	@ (80058e8 <TIM_OC4_SetConfig+0xa8>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d109      	bne.n	80058bc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	019b      	lsls	r3, r3, #6
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68fa      	ldr	r2, [r7, #12]
 80058c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	621a      	str	r2, [r3, #32]
}
 80058d6:	bf00      	nop
 80058d8:	371c      	adds	r7, #28
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	40010000 	.word	0x40010000
 80058e8:	40010400 	.word	0x40010400

080058ec <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058f6:	2300      	movs	r3, #0
 80058f8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005908:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	693a      	ldr	r2, [r7, #16]
 8005910:	4313      	orrs	r3, r2
 8005912:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	f023 0307 	bic.w	r3, r3, #7
 800591a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	693a      	ldr	r2, [r7, #16]
 8005922:	4313      	orrs	r3, r2
 8005924:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	693a      	ldr	r2, [r7, #16]
 800592c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	2b70      	cmp	r3, #112	@ 0x70
 8005934:	d01a      	beq.n	800596c <TIM_SlaveTimer_SetConfig+0x80>
 8005936:	2b70      	cmp	r3, #112	@ 0x70
 8005938:	d860      	bhi.n	80059fc <TIM_SlaveTimer_SetConfig+0x110>
 800593a:	2b60      	cmp	r3, #96	@ 0x60
 800593c:	d054      	beq.n	80059e8 <TIM_SlaveTimer_SetConfig+0xfc>
 800593e:	2b60      	cmp	r3, #96	@ 0x60
 8005940:	d85c      	bhi.n	80059fc <TIM_SlaveTimer_SetConfig+0x110>
 8005942:	2b50      	cmp	r3, #80	@ 0x50
 8005944:	d046      	beq.n	80059d4 <TIM_SlaveTimer_SetConfig+0xe8>
 8005946:	2b50      	cmp	r3, #80	@ 0x50
 8005948:	d858      	bhi.n	80059fc <TIM_SlaveTimer_SetConfig+0x110>
 800594a:	2b40      	cmp	r3, #64	@ 0x40
 800594c:	d019      	beq.n	8005982 <TIM_SlaveTimer_SetConfig+0x96>
 800594e:	2b40      	cmp	r3, #64	@ 0x40
 8005950:	d854      	bhi.n	80059fc <TIM_SlaveTimer_SetConfig+0x110>
 8005952:	2b30      	cmp	r3, #48	@ 0x30
 8005954:	d055      	beq.n	8005a02 <TIM_SlaveTimer_SetConfig+0x116>
 8005956:	2b30      	cmp	r3, #48	@ 0x30
 8005958:	d850      	bhi.n	80059fc <TIM_SlaveTimer_SetConfig+0x110>
 800595a:	2b20      	cmp	r3, #32
 800595c:	d051      	beq.n	8005a02 <TIM_SlaveTimer_SetConfig+0x116>
 800595e:	2b20      	cmp	r3, #32
 8005960:	d84c      	bhi.n	80059fc <TIM_SlaveTimer_SetConfig+0x110>
 8005962:	2b00      	cmp	r3, #0
 8005964:	d04d      	beq.n	8005a02 <TIM_SlaveTimer_SetConfig+0x116>
 8005966:	2b10      	cmp	r3, #16
 8005968:	d04b      	beq.n	8005a02 <TIM_SlaveTimer_SetConfig+0x116>
 800596a:	e047      	b.n	80059fc <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800597c:	f000 f8a6 	bl	8005acc <TIM_ETR_SetConfig>
      break;
 8005980:	e040      	b.n	8005a04 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	2b05      	cmp	r3, #5
 8005988:	d101      	bne.n	800598e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e03b      	b.n	8005a06 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	6a1b      	ldr	r3, [r3, #32]
 8005994:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	6a1a      	ldr	r2, [r3, #32]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 0201 	bic.w	r2, r2, #1
 80059a4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80059b4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	691b      	ldr	r3, [r3, #16]
 80059ba:	011b      	lsls	r3, r3, #4
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	4313      	orrs	r3, r2
 80059c0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	621a      	str	r2, [r3, #32]
      break;
 80059d2:	e017      	b.n	8005a04 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059e0:	461a      	mov	r2, r3
 80059e2:	f000 f814 	bl	8005a0e <TIM_TI1_ConfigInputStage>
      break;
 80059e6:	e00d      	b.n	8005a04 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059f4:	461a      	mov	r2, r3
 80059f6:	f000 f839 	bl	8005a6c <TIM_TI2_ConfigInputStage>
      break;
 80059fa:	e003      	b.n	8005a04 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	75fb      	strb	r3, [r7, #23]
      break;
 8005a00:	e000      	b.n	8005a04 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8005a02:	bf00      	nop
  }

  return status;
 8005a04:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3718      	adds	r7, #24
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}

08005a0e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a0e:	b480      	push	{r7}
 8005a10:	b087      	sub	sp, #28
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	60f8      	str	r0, [r7, #12]
 8005a16:	60b9      	str	r1, [r7, #8]
 8005a18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
 8005a1e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6a1b      	ldr	r3, [r3, #32]
 8005a24:	f023 0201 	bic.w	r2, r3, #1
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	699b      	ldr	r3, [r3, #24]
 8005a30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a38:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	011b      	lsls	r3, r3, #4
 8005a3e:	693a      	ldr	r2, [r7, #16]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	f023 030a 	bic.w	r3, r3, #10
 8005a4a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a4c:	697a      	ldr	r2, [r7, #20]
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	697a      	ldr	r2, [r7, #20]
 8005a5e:	621a      	str	r2, [r3, #32]
}
 8005a60:	bf00      	nop
 8005a62:	371c      	adds	r7, #28
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b087      	sub	sp, #28
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6a1b      	ldr	r3, [r3, #32]
 8005a7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	f023 0210 	bic.w	r2, r3, #16
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	699b      	ldr	r3, [r3, #24]
 8005a8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	031b      	lsls	r3, r3, #12
 8005a9c:	693a      	ldr	r2, [r7, #16]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005aa8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	011b      	lsls	r3, r3, #4
 8005aae:	697a      	ldr	r2, [r7, #20]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	693a      	ldr	r2, [r7, #16]
 8005ab8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	697a      	ldr	r2, [r7, #20]
 8005abe:	621a      	str	r2, [r3, #32]
}
 8005ac0:	bf00      	nop
 8005ac2:	371c      	adds	r7, #28
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b087      	sub	sp, #28
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	60b9      	str	r1, [r7, #8]
 8005ad6:	607a      	str	r2, [r7, #4]
 8005ad8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ae6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	021a      	lsls	r2, r3, #8
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	431a      	orrs	r2, r3
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	697a      	ldr	r2, [r7, #20]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	697a      	ldr	r2, [r7, #20]
 8005afe:	609a      	str	r2, [r3, #8]
}
 8005b00:	bf00      	nop
 8005b02:	371c      	adds	r7, #28
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b085      	sub	sp, #20
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d101      	bne.n	8005b24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b20:	2302      	movs	r3, #2
 8005b22:	e05a      	b.n	8005bda <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2202      	movs	r2, #2
 8005b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a21      	ldr	r2, [pc, #132]	@ (8005be8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d022      	beq.n	8005bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b70:	d01d      	beq.n	8005bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a1d      	ldr	r2, [pc, #116]	@ (8005bec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d018      	beq.n	8005bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a1b      	ldr	r2, [pc, #108]	@ (8005bf0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d013      	beq.n	8005bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a1a      	ldr	r2, [pc, #104]	@ (8005bf4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d00e      	beq.n	8005bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a18      	ldr	r2, [pc, #96]	@ (8005bf8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d009      	beq.n	8005bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a17      	ldr	r2, [pc, #92]	@ (8005bfc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d004      	beq.n	8005bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a15      	ldr	r2, [pc, #84]	@ (8005c00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d10c      	bne.n	8005bc8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68ba      	ldr	r2, [r7, #8]
 8005bc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005bd8:	2300      	movs	r3, #0
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3714      	adds	r7, #20
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr
 8005be6:	bf00      	nop
 8005be8:	40010000 	.word	0x40010000
 8005bec:	40000400 	.word	0x40000400
 8005bf0:	40000800 	.word	0x40000800
 8005bf4:	40000c00 	.word	0x40000c00
 8005bf8:	40010400 	.word	0x40010400
 8005bfc:	40014000 	.word	0x40014000
 8005c00:	40001800 	.word	0x40001800

08005c04 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b085      	sub	sp, #20
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e03d      	b.n	8005c9c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	691b      	ldr	r3, [r3, #16]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	695b      	ldr	r3, [r3, #20]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	69db      	ldr	r3, [r3, #28]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	68fa      	ldr	r2, [r7, #12]
 8005c90:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3714      	adds	r7, #20
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cc4:	bf00      	nop
 8005cc6:	370c      	adds	r7, #12
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b082      	sub	sp, #8
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d101      	bne.n	8005ce2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e042      	b.n	8005d68 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d106      	bne.n	8005cfc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7fb fe1c 	bl	8001934 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2224      	movs	r2, #36	@ 0x24
 8005d00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	68da      	ldr	r2, [r3, #12]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 fc85 	bl	8006624 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	691a      	ldr	r2, [r3, #16]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	695a      	ldr	r2, [r3, #20]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68da      	ldr	r2, [r3, #12]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2220      	movs	r2, #32
 8005d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2220      	movs	r2, #32
 8005d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005d66:	2300      	movs	r3, #0
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3708      	adds	r7, #8
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b0ba      	sub	sp, #232	@ 0xe8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	695b      	ldr	r3, [r3, #20]
 8005d92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005d96:	2300      	movs	r3, #0
 8005d98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005da6:	f003 030f 	and.w	r3, r3, #15
 8005daa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005dae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d10f      	bne.n	8005dd6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dba:	f003 0320 	and.w	r3, r3, #32
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d009      	beq.n	8005dd6 <HAL_UART_IRQHandler+0x66>
 8005dc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dc6:	f003 0320 	and.w	r3, r3, #32
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d003      	beq.n	8005dd6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fb6a 	bl	80064a8 <UART_Receive_IT>
      return;
 8005dd4:	e273      	b.n	80062be <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005dd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	f000 80de 	beq.w	8005f9c <HAL_UART_IRQHandler+0x22c>
 8005de0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d106      	bne.n	8005dfa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005df0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	f000 80d1 	beq.w	8005f9c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d00b      	beq.n	8005e1e <HAL_UART_IRQHandler+0xae>
 8005e06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d005      	beq.n	8005e1e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e16:	f043 0201 	orr.w	r2, r3, #1
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e22:	f003 0304 	and.w	r3, r3, #4
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d00b      	beq.n	8005e42 <HAL_UART_IRQHandler+0xd2>
 8005e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e2e:	f003 0301 	and.w	r3, r3, #1
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d005      	beq.n	8005e42 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e3a:	f043 0202 	orr.w	r2, r3, #2
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e46:	f003 0302 	and.w	r3, r3, #2
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d00b      	beq.n	8005e66 <HAL_UART_IRQHandler+0xf6>
 8005e4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e52:	f003 0301 	and.w	r3, r3, #1
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d005      	beq.n	8005e66 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e5e:	f043 0204 	orr.w	r2, r3, #4
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e6a:	f003 0308 	and.w	r3, r3, #8
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d011      	beq.n	8005e96 <HAL_UART_IRQHandler+0x126>
 8005e72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e76:	f003 0320 	and.w	r3, r3, #32
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d105      	bne.n	8005e8a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e82:	f003 0301 	and.w	r3, r3, #1
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d005      	beq.n	8005e96 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e8e:	f043 0208 	orr.w	r2, r3, #8
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	f000 820a 	beq.w	80062b4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ea0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ea4:	f003 0320 	and.w	r3, r3, #32
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d008      	beq.n	8005ebe <HAL_UART_IRQHandler+0x14e>
 8005eac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005eb0:	f003 0320 	and.w	r3, r3, #32
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d002      	beq.n	8005ebe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 faf5 	bl	80064a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	695b      	ldr	r3, [r3, #20]
 8005ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ec8:	2b40      	cmp	r3, #64	@ 0x40
 8005eca:	bf0c      	ite	eq
 8005ecc:	2301      	moveq	r3, #1
 8005ece:	2300      	movne	r3, #0
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eda:	f003 0308 	and.w	r3, r3, #8
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d103      	bne.n	8005eea <HAL_UART_IRQHandler+0x17a>
 8005ee2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d04f      	beq.n	8005f8a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 fa00 	bl	80062f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005efa:	2b40      	cmp	r3, #64	@ 0x40
 8005efc:	d141      	bne.n	8005f82 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	3314      	adds	r3, #20
 8005f04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005f0c:	e853 3f00 	ldrex	r3, [r3]
 8005f10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005f14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	3314      	adds	r3, #20
 8005f26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005f2a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005f2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005f36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005f3a:	e841 2300 	strex	r3, r2, [r1]
 8005f3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005f42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d1d9      	bne.n	8005efe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d013      	beq.n	8005f7a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f56:	4a8a      	ldr	r2, [pc, #552]	@ (8006180 <HAL_UART_IRQHandler+0x410>)
 8005f58:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7fd fa10 	bl	8003384 <HAL_DMA_Abort_IT>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d016      	beq.n	8005f98 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f70:	687a      	ldr	r2, [r7, #4]
 8005f72:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005f74:	4610      	mov	r0, r2
 8005f76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f78:	e00e      	b.n	8005f98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 f9a2 	bl	80062c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f80:	e00a      	b.n	8005f98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 f99e 	bl	80062c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f88:	e006      	b.n	8005f98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f000 f99a 	bl	80062c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005f96:	e18d      	b.n	80062b4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f98:	bf00      	nop
    return;
 8005f9a:	e18b      	b.n	80062b4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	f040 8167 	bne.w	8006274 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005faa:	f003 0310 	and.w	r3, r3, #16
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f000 8160 	beq.w	8006274 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fb8:	f003 0310 	and.w	r3, r3, #16
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	f000 8159 	beq.w	8006274 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	60bb      	str	r3, [r7, #8]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	60bb      	str	r3, [r7, #8]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	60bb      	str	r3, [r7, #8]
 8005fd6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fe2:	2b40      	cmp	r3, #64	@ 0x40
 8005fe4:	f040 80ce 	bne.w	8006184 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ff4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f000 80a9 	beq.w	8006150 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006002:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006006:	429a      	cmp	r2, r3
 8006008:	f080 80a2 	bcs.w	8006150 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006012:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800601e:	f000 8088 	beq.w	8006132 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	330c      	adds	r3, #12
 8006028:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006030:	e853 3f00 	ldrex	r3, [r3]
 8006034:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006038:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800603c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006040:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	330c      	adds	r3, #12
 800604a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800604e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006052:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006056:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800605a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800605e:	e841 2300 	strex	r3, r2, [r1]
 8006062:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006066:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1d9      	bne.n	8006022 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	3314      	adds	r3, #20
 8006074:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006076:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006078:	e853 3f00 	ldrex	r3, [r3]
 800607c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800607e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006080:	f023 0301 	bic.w	r3, r3, #1
 8006084:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	3314      	adds	r3, #20
 800608e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006092:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006096:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006098:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800609a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800609e:	e841 2300 	strex	r3, r2, [r1]
 80060a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80060a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1e1      	bne.n	800606e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	3314      	adds	r3, #20
 80060b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80060b4:	e853 3f00 	ldrex	r3, [r3]
 80060b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80060ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80060bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	3314      	adds	r3, #20
 80060ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80060ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80060d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80060d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80060d6:	e841 2300 	strex	r3, r2, [r1]
 80060da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80060dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d1e3      	bne.n	80060aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2220      	movs	r2, #32
 80060e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	330c      	adds	r3, #12
 80060f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060fa:	e853 3f00 	ldrex	r3, [r3]
 80060fe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006100:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006102:	f023 0310 	bic.w	r3, r3, #16
 8006106:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	330c      	adds	r3, #12
 8006110:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006114:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006116:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006118:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800611a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800611c:	e841 2300 	strex	r3, r2, [r1]
 8006120:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006122:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006124:	2b00      	cmp	r3, #0
 8006126:	d1e3      	bne.n	80060f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800612c:	4618      	mov	r0, r3
 800612e:	f7fd f8b9 	bl	80032a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2202      	movs	r2, #2
 8006136:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006140:	b29b      	uxth	r3, r3
 8006142:	1ad3      	subs	r3, r2, r3
 8006144:	b29b      	uxth	r3, r3
 8006146:	4619      	mov	r1, r3
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 f8c5 	bl	80062d8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800614e:	e0b3      	b.n	80062b8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006154:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006158:	429a      	cmp	r2, r3
 800615a:	f040 80ad 	bne.w	80062b8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006162:	69db      	ldr	r3, [r3, #28]
 8006164:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006168:	f040 80a6 	bne.w	80062b8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2202      	movs	r2, #2
 8006170:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006176:	4619      	mov	r1, r3
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 f8ad 	bl	80062d8 <HAL_UARTEx_RxEventCallback>
      return;
 800617e:	e09b      	b.n	80062b8 <HAL_UART_IRQHandler+0x548>
 8006180:	080063b7 	.word	0x080063b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800618c:	b29b      	uxth	r3, r3
 800618e:	1ad3      	subs	r3, r2, r3
 8006190:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006198:	b29b      	uxth	r3, r3
 800619a:	2b00      	cmp	r3, #0
 800619c:	f000 808e 	beq.w	80062bc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80061a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	f000 8089 	beq.w	80062bc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	330c      	adds	r3, #12
 80061b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061b4:	e853 3f00 	ldrex	r3, [r3]
 80061b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80061ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	330c      	adds	r3, #12
 80061ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80061ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80061d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80061d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061d6:	e841 2300 	strex	r3, r2, [r1]
 80061da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80061dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d1e3      	bne.n	80061aa <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	3314      	adds	r3, #20
 80061e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ec:	e853 3f00 	ldrex	r3, [r3]
 80061f0:	623b      	str	r3, [r7, #32]
   return(result);
 80061f2:	6a3b      	ldr	r3, [r7, #32]
 80061f4:	f023 0301 	bic.w	r3, r3, #1
 80061f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	3314      	adds	r3, #20
 8006202:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006206:	633a      	str	r2, [r7, #48]	@ 0x30
 8006208:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800620c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800620e:	e841 2300 	strex	r3, r2, [r1]
 8006212:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006216:	2b00      	cmp	r3, #0
 8006218:	d1e3      	bne.n	80061e2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2220      	movs	r2, #32
 800621e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	330c      	adds	r3, #12
 800622e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	e853 3f00 	ldrex	r3, [r3]
 8006236:	60fb      	str	r3, [r7, #12]
   return(result);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f023 0310 	bic.w	r3, r3, #16
 800623e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	330c      	adds	r3, #12
 8006248:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800624c:	61fa      	str	r2, [r7, #28]
 800624e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006250:	69b9      	ldr	r1, [r7, #24]
 8006252:	69fa      	ldr	r2, [r7, #28]
 8006254:	e841 2300 	strex	r3, r2, [r1]
 8006258:	617b      	str	r3, [r7, #20]
   return(result);
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d1e3      	bne.n	8006228 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2202      	movs	r2, #2
 8006264:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006266:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800626a:	4619      	mov	r1, r3
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f000 f833 	bl	80062d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006272:	e023      	b.n	80062bc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006278:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800627c:	2b00      	cmp	r3, #0
 800627e:	d009      	beq.n	8006294 <HAL_UART_IRQHandler+0x524>
 8006280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006284:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006288:	2b00      	cmp	r3, #0
 800628a:	d003      	beq.n	8006294 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 f8a3 	bl	80063d8 <UART_Transmit_IT>
    return;
 8006292:	e014      	b.n	80062be <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800629c:	2b00      	cmp	r3, #0
 800629e:	d00e      	beq.n	80062be <HAL_UART_IRQHandler+0x54e>
 80062a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d008      	beq.n	80062be <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f000 f8e3 	bl	8006478 <UART_EndTransmit_IT>
    return;
 80062b2:	e004      	b.n	80062be <HAL_UART_IRQHandler+0x54e>
    return;
 80062b4:	bf00      	nop
 80062b6:	e002      	b.n	80062be <HAL_UART_IRQHandler+0x54e>
      return;
 80062b8:	bf00      	nop
 80062ba:	e000      	b.n	80062be <HAL_UART_IRQHandler+0x54e>
      return;
 80062bc:	bf00      	nop
  }
}
 80062be:	37e8      	adds	r7, #232	@ 0xe8
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80062cc:	bf00      	nop
 80062ce:	370c      	adds	r7, #12
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	460b      	mov	r3, r1
 80062e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b095      	sub	sp, #84	@ 0x54
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	330c      	adds	r3, #12
 80062fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006302:	e853 3f00 	ldrex	r3, [r3]
 8006306:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800630e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	330c      	adds	r3, #12
 8006316:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006318:	643a      	str	r2, [r7, #64]	@ 0x40
 800631a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800631e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006320:	e841 2300 	strex	r3, r2, [r1]
 8006324:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006328:	2b00      	cmp	r3, #0
 800632a:	d1e5      	bne.n	80062f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	3314      	adds	r3, #20
 8006332:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006334:	6a3b      	ldr	r3, [r7, #32]
 8006336:	e853 3f00 	ldrex	r3, [r3]
 800633a:	61fb      	str	r3, [r7, #28]
   return(result);
 800633c:	69fb      	ldr	r3, [r7, #28]
 800633e:	f023 0301 	bic.w	r3, r3, #1
 8006342:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	3314      	adds	r3, #20
 800634a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800634c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800634e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006350:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006352:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006354:	e841 2300 	strex	r3, r2, [r1]
 8006358:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800635a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635c:	2b00      	cmp	r3, #0
 800635e:	d1e5      	bne.n	800632c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006364:	2b01      	cmp	r3, #1
 8006366:	d119      	bne.n	800639c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	330c      	adds	r3, #12
 800636e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	e853 3f00 	ldrex	r3, [r3]
 8006376:	60bb      	str	r3, [r7, #8]
   return(result);
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	f023 0310 	bic.w	r3, r3, #16
 800637e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	330c      	adds	r3, #12
 8006386:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006388:	61ba      	str	r2, [r7, #24]
 800638a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800638c:	6979      	ldr	r1, [r7, #20]
 800638e:	69ba      	ldr	r2, [r7, #24]
 8006390:	e841 2300 	strex	r3, r2, [r1]
 8006394:	613b      	str	r3, [r7, #16]
   return(result);
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d1e5      	bne.n	8006368 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2220      	movs	r2, #32
 80063a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80063aa:	bf00      	nop
 80063ac:	3754      	adds	r7, #84	@ 0x54
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063b6:	b580      	push	{r7, lr}
 80063b8:	b084      	sub	sp, #16
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2200      	movs	r2, #0
 80063c8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	f7ff ff7a 	bl	80062c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063d0:	bf00      	nop
 80063d2:	3710      	adds	r7, #16
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80063d8:	b480      	push	{r7}
 80063da:	b085      	sub	sp, #20
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	2b21      	cmp	r3, #33	@ 0x21
 80063ea:	d13e      	bne.n	800646a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063f4:	d114      	bne.n	8006420 <UART_Transmit_IT+0x48>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d110      	bne.n	8006420 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	881b      	ldrh	r3, [r3, #0]
 8006408:	461a      	mov	r2, r3
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006412:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6a1b      	ldr	r3, [r3, #32]
 8006418:	1c9a      	adds	r2, r3, #2
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	621a      	str	r2, [r3, #32]
 800641e:	e008      	b.n	8006432 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6a1b      	ldr	r3, [r3, #32]
 8006424:	1c59      	adds	r1, r3, #1
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	6211      	str	r1, [r2, #32]
 800642a:	781a      	ldrb	r2, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006436:	b29b      	uxth	r3, r3
 8006438:	3b01      	subs	r3, #1
 800643a:	b29b      	uxth	r3, r3
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	4619      	mov	r1, r3
 8006440:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006442:	2b00      	cmp	r3, #0
 8006444:	d10f      	bne.n	8006466 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68da      	ldr	r2, [r3, #12]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006454:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68da      	ldr	r2, [r3, #12]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006464:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006466:	2300      	movs	r3, #0
 8006468:	e000      	b.n	800646c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800646a:	2302      	movs	r3, #2
  }
}
 800646c:	4618      	mov	r0, r3
 800646e:	3714      	adds	r7, #20
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68da      	ldr	r2, [r3, #12]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800648e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2220      	movs	r2, #32
 8006494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f7fa f96f 	bl	800077c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800649e:	2300      	movs	r3, #0
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3708      	adds	r7, #8
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b08c      	sub	sp, #48	@ 0x30
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80064b0:	2300      	movs	r3, #0
 80064b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80064b4:	2300      	movs	r3, #0
 80064b6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	2b22      	cmp	r3, #34	@ 0x22
 80064c2:	f040 80aa 	bne.w	800661a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064ce:	d115      	bne.n	80064fc <UART_Receive_IT+0x54>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	691b      	ldr	r3, [r3, #16]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d111      	bne.n	80064fc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064ea:	b29a      	uxth	r2, r3
 80064ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f4:	1c9a      	adds	r2, r3, #2
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80064fa:	e024      	b.n	8006546 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006500:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800650a:	d007      	beq.n	800651c <UART_Receive_IT+0x74>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10a      	bne.n	800652a <UART_Receive_IT+0x82>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	691b      	ldr	r3, [r3, #16]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d106      	bne.n	800652a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	b2da      	uxtb	r2, r3
 8006524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006526:	701a      	strb	r2, [r3, #0]
 8006528:	e008      	b.n	800653c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	b2db      	uxtb	r3, r3
 8006532:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006536:	b2da      	uxtb	r2, r3
 8006538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800653a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006540:	1c5a      	adds	r2, r3, #1
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800654a:	b29b      	uxth	r3, r3
 800654c:	3b01      	subs	r3, #1
 800654e:	b29b      	uxth	r3, r3
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	4619      	mov	r1, r3
 8006554:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006556:	2b00      	cmp	r3, #0
 8006558:	d15d      	bne.n	8006616 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68da      	ldr	r2, [r3, #12]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f022 0220 	bic.w	r2, r2, #32
 8006568:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68da      	ldr	r2, [r3, #12]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006578:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	695a      	ldr	r2, [r3, #20]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f022 0201 	bic.w	r2, r2, #1
 8006588:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2220      	movs	r2, #32
 800658e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800659c:	2b01      	cmp	r3, #1
 800659e:	d135      	bne.n	800660c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	330c      	adds	r3, #12
 80065ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	e853 3f00 	ldrex	r3, [r3]
 80065b4:	613b      	str	r3, [r7, #16]
   return(result);
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	f023 0310 	bic.w	r3, r3, #16
 80065bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	330c      	adds	r3, #12
 80065c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065c6:	623a      	str	r2, [r7, #32]
 80065c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ca:	69f9      	ldr	r1, [r7, #28]
 80065cc:	6a3a      	ldr	r2, [r7, #32]
 80065ce:	e841 2300 	strex	r3, r2, [r1]
 80065d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d1e5      	bne.n	80065a6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f003 0310 	and.w	r3, r3, #16
 80065e4:	2b10      	cmp	r3, #16
 80065e6:	d10a      	bne.n	80065fe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80065e8:	2300      	movs	r3, #0
 80065ea:	60fb      	str	r3, [r7, #12]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	60fb      	str	r3, [r7, #12]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	60fb      	str	r3, [r7, #12]
 80065fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006602:	4619      	mov	r1, r3
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f7ff fe67 	bl	80062d8 <HAL_UARTEx_RxEventCallback>
 800660a:	e002      	b.n	8006612 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f7fa f8d5 	bl	80007bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006612:	2300      	movs	r3, #0
 8006614:	e002      	b.n	800661c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006616:	2300      	movs	r3, #0
 8006618:	e000      	b.n	800661c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800661a:	2302      	movs	r3, #2
  }
}
 800661c:	4618      	mov	r0, r3
 800661e:	3730      	adds	r7, #48	@ 0x30
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}

08006624 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006624:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006628:	b0c0      	sub	sp, #256	@ 0x100
 800662a:	af00      	add	r7, sp, #0
 800662c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	691b      	ldr	r3, [r3, #16]
 8006638:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800663c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006640:	68d9      	ldr	r1, [r3, #12]
 8006642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	ea40 0301 	orr.w	r3, r0, r1
 800664c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800664e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006652:	689a      	ldr	r2, [r3, #8]
 8006654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006658:	691b      	ldr	r3, [r3, #16]
 800665a:	431a      	orrs	r2, r3
 800665c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006660:	695b      	ldr	r3, [r3, #20]
 8006662:	431a      	orrs	r2, r3
 8006664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006668:	69db      	ldr	r3, [r3, #28]
 800666a:	4313      	orrs	r3, r2
 800666c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800667c:	f021 010c 	bic.w	r1, r1, #12
 8006680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800668a:	430b      	orrs	r3, r1
 800668c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800668e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	695b      	ldr	r3, [r3, #20]
 8006696:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800669a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800669e:	6999      	ldr	r1, [r3, #24]
 80066a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	ea40 0301 	orr.w	r3, r0, r1
 80066aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	4b8f      	ldr	r3, [pc, #572]	@ (80068f0 <UART_SetConfig+0x2cc>)
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d005      	beq.n	80066c4 <UART_SetConfig+0xa0>
 80066b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	4b8d      	ldr	r3, [pc, #564]	@ (80068f4 <UART_SetConfig+0x2d0>)
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d104      	bne.n	80066ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066c4:	f7fe fb4a 	bl	8004d5c <HAL_RCC_GetPCLK2Freq>
 80066c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80066cc:	e003      	b.n	80066d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066ce:	f7fe fb31 	bl	8004d34 <HAL_RCC_GetPCLK1Freq>
 80066d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066da:	69db      	ldr	r3, [r3, #28]
 80066dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066e0:	f040 810c 	bne.w	80068fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066e8:	2200      	movs	r2, #0
 80066ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80066ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80066f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80066f6:	4622      	mov	r2, r4
 80066f8:	462b      	mov	r3, r5
 80066fa:	1891      	adds	r1, r2, r2
 80066fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80066fe:	415b      	adcs	r3, r3
 8006700:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006702:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006706:	4621      	mov	r1, r4
 8006708:	eb12 0801 	adds.w	r8, r2, r1
 800670c:	4629      	mov	r1, r5
 800670e:	eb43 0901 	adc.w	r9, r3, r1
 8006712:	f04f 0200 	mov.w	r2, #0
 8006716:	f04f 0300 	mov.w	r3, #0
 800671a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800671e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006722:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006726:	4690      	mov	r8, r2
 8006728:	4699      	mov	r9, r3
 800672a:	4623      	mov	r3, r4
 800672c:	eb18 0303 	adds.w	r3, r8, r3
 8006730:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006734:	462b      	mov	r3, r5
 8006736:	eb49 0303 	adc.w	r3, r9, r3
 800673a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800673e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800674a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800674e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006752:	460b      	mov	r3, r1
 8006754:	18db      	adds	r3, r3, r3
 8006756:	653b      	str	r3, [r7, #80]	@ 0x50
 8006758:	4613      	mov	r3, r2
 800675a:	eb42 0303 	adc.w	r3, r2, r3
 800675e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006760:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006764:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006768:	f7f9 fd32 	bl	80001d0 <__aeabi_uldivmod>
 800676c:	4602      	mov	r2, r0
 800676e:	460b      	mov	r3, r1
 8006770:	4b61      	ldr	r3, [pc, #388]	@ (80068f8 <UART_SetConfig+0x2d4>)
 8006772:	fba3 2302 	umull	r2, r3, r3, r2
 8006776:	095b      	lsrs	r3, r3, #5
 8006778:	011c      	lsls	r4, r3, #4
 800677a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800677e:	2200      	movs	r2, #0
 8006780:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006784:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006788:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800678c:	4642      	mov	r2, r8
 800678e:	464b      	mov	r3, r9
 8006790:	1891      	adds	r1, r2, r2
 8006792:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006794:	415b      	adcs	r3, r3
 8006796:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006798:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800679c:	4641      	mov	r1, r8
 800679e:	eb12 0a01 	adds.w	sl, r2, r1
 80067a2:	4649      	mov	r1, r9
 80067a4:	eb43 0b01 	adc.w	fp, r3, r1
 80067a8:	f04f 0200 	mov.w	r2, #0
 80067ac:	f04f 0300 	mov.w	r3, #0
 80067b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80067b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80067b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067bc:	4692      	mov	sl, r2
 80067be:	469b      	mov	fp, r3
 80067c0:	4643      	mov	r3, r8
 80067c2:	eb1a 0303 	adds.w	r3, sl, r3
 80067c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80067ca:	464b      	mov	r3, r9
 80067cc:	eb4b 0303 	adc.w	r3, fp, r3
 80067d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80067d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80067e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80067e8:	460b      	mov	r3, r1
 80067ea:	18db      	adds	r3, r3, r3
 80067ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80067ee:	4613      	mov	r3, r2
 80067f0:	eb42 0303 	adc.w	r3, r2, r3
 80067f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80067f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80067fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80067fe:	f7f9 fce7 	bl	80001d0 <__aeabi_uldivmod>
 8006802:	4602      	mov	r2, r0
 8006804:	460b      	mov	r3, r1
 8006806:	4611      	mov	r1, r2
 8006808:	4b3b      	ldr	r3, [pc, #236]	@ (80068f8 <UART_SetConfig+0x2d4>)
 800680a:	fba3 2301 	umull	r2, r3, r3, r1
 800680e:	095b      	lsrs	r3, r3, #5
 8006810:	2264      	movs	r2, #100	@ 0x64
 8006812:	fb02 f303 	mul.w	r3, r2, r3
 8006816:	1acb      	subs	r3, r1, r3
 8006818:	00db      	lsls	r3, r3, #3
 800681a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800681e:	4b36      	ldr	r3, [pc, #216]	@ (80068f8 <UART_SetConfig+0x2d4>)
 8006820:	fba3 2302 	umull	r2, r3, r3, r2
 8006824:	095b      	lsrs	r3, r3, #5
 8006826:	005b      	lsls	r3, r3, #1
 8006828:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800682c:	441c      	add	r4, r3
 800682e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006832:	2200      	movs	r2, #0
 8006834:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006838:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800683c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006840:	4642      	mov	r2, r8
 8006842:	464b      	mov	r3, r9
 8006844:	1891      	adds	r1, r2, r2
 8006846:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006848:	415b      	adcs	r3, r3
 800684a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800684c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006850:	4641      	mov	r1, r8
 8006852:	1851      	adds	r1, r2, r1
 8006854:	6339      	str	r1, [r7, #48]	@ 0x30
 8006856:	4649      	mov	r1, r9
 8006858:	414b      	adcs	r3, r1
 800685a:	637b      	str	r3, [r7, #52]	@ 0x34
 800685c:	f04f 0200 	mov.w	r2, #0
 8006860:	f04f 0300 	mov.w	r3, #0
 8006864:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006868:	4659      	mov	r1, fp
 800686a:	00cb      	lsls	r3, r1, #3
 800686c:	4651      	mov	r1, sl
 800686e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006872:	4651      	mov	r1, sl
 8006874:	00ca      	lsls	r2, r1, #3
 8006876:	4610      	mov	r0, r2
 8006878:	4619      	mov	r1, r3
 800687a:	4603      	mov	r3, r0
 800687c:	4642      	mov	r2, r8
 800687e:	189b      	adds	r3, r3, r2
 8006880:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006884:	464b      	mov	r3, r9
 8006886:	460a      	mov	r2, r1
 8006888:	eb42 0303 	adc.w	r3, r2, r3
 800688c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800689c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80068a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80068a4:	460b      	mov	r3, r1
 80068a6:	18db      	adds	r3, r3, r3
 80068a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068aa:	4613      	mov	r3, r2
 80068ac:	eb42 0303 	adc.w	r3, r2, r3
 80068b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80068b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80068ba:	f7f9 fc89 	bl	80001d0 <__aeabi_uldivmod>
 80068be:	4602      	mov	r2, r0
 80068c0:	460b      	mov	r3, r1
 80068c2:	4b0d      	ldr	r3, [pc, #52]	@ (80068f8 <UART_SetConfig+0x2d4>)
 80068c4:	fba3 1302 	umull	r1, r3, r3, r2
 80068c8:	095b      	lsrs	r3, r3, #5
 80068ca:	2164      	movs	r1, #100	@ 0x64
 80068cc:	fb01 f303 	mul.w	r3, r1, r3
 80068d0:	1ad3      	subs	r3, r2, r3
 80068d2:	00db      	lsls	r3, r3, #3
 80068d4:	3332      	adds	r3, #50	@ 0x32
 80068d6:	4a08      	ldr	r2, [pc, #32]	@ (80068f8 <UART_SetConfig+0x2d4>)
 80068d8:	fba2 2303 	umull	r2, r3, r2, r3
 80068dc:	095b      	lsrs	r3, r3, #5
 80068de:	f003 0207 	and.w	r2, r3, #7
 80068e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4422      	add	r2, r4
 80068ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80068ec:	e106      	b.n	8006afc <UART_SetConfig+0x4d8>
 80068ee:	bf00      	nop
 80068f0:	40011000 	.word	0x40011000
 80068f4:	40011400 	.word	0x40011400
 80068f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006900:	2200      	movs	r2, #0
 8006902:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006906:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800690a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800690e:	4642      	mov	r2, r8
 8006910:	464b      	mov	r3, r9
 8006912:	1891      	adds	r1, r2, r2
 8006914:	6239      	str	r1, [r7, #32]
 8006916:	415b      	adcs	r3, r3
 8006918:	627b      	str	r3, [r7, #36]	@ 0x24
 800691a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800691e:	4641      	mov	r1, r8
 8006920:	1854      	adds	r4, r2, r1
 8006922:	4649      	mov	r1, r9
 8006924:	eb43 0501 	adc.w	r5, r3, r1
 8006928:	f04f 0200 	mov.w	r2, #0
 800692c:	f04f 0300 	mov.w	r3, #0
 8006930:	00eb      	lsls	r3, r5, #3
 8006932:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006936:	00e2      	lsls	r2, r4, #3
 8006938:	4614      	mov	r4, r2
 800693a:	461d      	mov	r5, r3
 800693c:	4643      	mov	r3, r8
 800693e:	18e3      	adds	r3, r4, r3
 8006940:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006944:	464b      	mov	r3, r9
 8006946:	eb45 0303 	adc.w	r3, r5, r3
 800694a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800694e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800695a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800695e:	f04f 0200 	mov.w	r2, #0
 8006962:	f04f 0300 	mov.w	r3, #0
 8006966:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800696a:	4629      	mov	r1, r5
 800696c:	008b      	lsls	r3, r1, #2
 800696e:	4621      	mov	r1, r4
 8006970:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006974:	4621      	mov	r1, r4
 8006976:	008a      	lsls	r2, r1, #2
 8006978:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800697c:	f7f9 fc28 	bl	80001d0 <__aeabi_uldivmod>
 8006980:	4602      	mov	r2, r0
 8006982:	460b      	mov	r3, r1
 8006984:	4b60      	ldr	r3, [pc, #384]	@ (8006b08 <UART_SetConfig+0x4e4>)
 8006986:	fba3 2302 	umull	r2, r3, r3, r2
 800698a:	095b      	lsrs	r3, r3, #5
 800698c:	011c      	lsls	r4, r3, #4
 800698e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006992:	2200      	movs	r2, #0
 8006994:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006998:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800699c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80069a0:	4642      	mov	r2, r8
 80069a2:	464b      	mov	r3, r9
 80069a4:	1891      	adds	r1, r2, r2
 80069a6:	61b9      	str	r1, [r7, #24]
 80069a8:	415b      	adcs	r3, r3
 80069aa:	61fb      	str	r3, [r7, #28]
 80069ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069b0:	4641      	mov	r1, r8
 80069b2:	1851      	adds	r1, r2, r1
 80069b4:	6139      	str	r1, [r7, #16]
 80069b6:	4649      	mov	r1, r9
 80069b8:	414b      	adcs	r3, r1
 80069ba:	617b      	str	r3, [r7, #20]
 80069bc:	f04f 0200 	mov.w	r2, #0
 80069c0:	f04f 0300 	mov.w	r3, #0
 80069c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069c8:	4659      	mov	r1, fp
 80069ca:	00cb      	lsls	r3, r1, #3
 80069cc:	4651      	mov	r1, sl
 80069ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069d2:	4651      	mov	r1, sl
 80069d4:	00ca      	lsls	r2, r1, #3
 80069d6:	4610      	mov	r0, r2
 80069d8:	4619      	mov	r1, r3
 80069da:	4603      	mov	r3, r0
 80069dc:	4642      	mov	r2, r8
 80069de:	189b      	adds	r3, r3, r2
 80069e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80069e4:	464b      	mov	r3, r9
 80069e6:	460a      	mov	r2, r1
 80069e8:	eb42 0303 	adc.w	r3, r2, r3
 80069ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80069f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80069fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80069fc:	f04f 0200 	mov.w	r2, #0
 8006a00:	f04f 0300 	mov.w	r3, #0
 8006a04:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006a08:	4649      	mov	r1, r9
 8006a0a:	008b      	lsls	r3, r1, #2
 8006a0c:	4641      	mov	r1, r8
 8006a0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a12:	4641      	mov	r1, r8
 8006a14:	008a      	lsls	r2, r1, #2
 8006a16:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006a1a:	f7f9 fbd9 	bl	80001d0 <__aeabi_uldivmod>
 8006a1e:	4602      	mov	r2, r0
 8006a20:	460b      	mov	r3, r1
 8006a22:	4611      	mov	r1, r2
 8006a24:	4b38      	ldr	r3, [pc, #224]	@ (8006b08 <UART_SetConfig+0x4e4>)
 8006a26:	fba3 2301 	umull	r2, r3, r3, r1
 8006a2a:	095b      	lsrs	r3, r3, #5
 8006a2c:	2264      	movs	r2, #100	@ 0x64
 8006a2e:	fb02 f303 	mul.w	r3, r2, r3
 8006a32:	1acb      	subs	r3, r1, r3
 8006a34:	011b      	lsls	r3, r3, #4
 8006a36:	3332      	adds	r3, #50	@ 0x32
 8006a38:	4a33      	ldr	r2, [pc, #204]	@ (8006b08 <UART_SetConfig+0x4e4>)
 8006a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a3e:	095b      	lsrs	r3, r3, #5
 8006a40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a44:	441c      	add	r4, r3
 8006a46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a4e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006a50:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006a54:	4642      	mov	r2, r8
 8006a56:	464b      	mov	r3, r9
 8006a58:	1891      	adds	r1, r2, r2
 8006a5a:	60b9      	str	r1, [r7, #8]
 8006a5c:	415b      	adcs	r3, r3
 8006a5e:	60fb      	str	r3, [r7, #12]
 8006a60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a64:	4641      	mov	r1, r8
 8006a66:	1851      	adds	r1, r2, r1
 8006a68:	6039      	str	r1, [r7, #0]
 8006a6a:	4649      	mov	r1, r9
 8006a6c:	414b      	adcs	r3, r1
 8006a6e:	607b      	str	r3, [r7, #4]
 8006a70:	f04f 0200 	mov.w	r2, #0
 8006a74:	f04f 0300 	mov.w	r3, #0
 8006a78:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a7c:	4659      	mov	r1, fp
 8006a7e:	00cb      	lsls	r3, r1, #3
 8006a80:	4651      	mov	r1, sl
 8006a82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a86:	4651      	mov	r1, sl
 8006a88:	00ca      	lsls	r2, r1, #3
 8006a8a:	4610      	mov	r0, r2
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	4603      	mov	r3, r0
 8006a90:	4642      	mov	r2, r8
 8006a92:	189b      	adds	r3, r3, r2
 8006a94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006a96:	464b      	mov	r3, r9
 8006a98:	460a      	mov	r2, r1
 8006a9a:	eb42 0303 	adc.w	r3, r2, r3
 8006a9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	663b      	str	r3, [r7, #96]	@ 0x60
 8006aaa:	667a      	str	r2, [r7, #100]	@ 0x64
 8006aac:	f04f 0200 	mov.w	r2, #0
 8006ab0:	f04f 0300 	mov.w	r3, #0
 8006ab4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006ab8:	4649      	mov	r1, r9
 8006aba:	008b      	lsls	r3, r1, #2
 8006abc:	4641      	mov	r1, r8
 8006abe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ac2:	4641      	mov	r1, r8
 8006ac4:	008a      	lsls	r2, r1, #2
 8006ac6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006aca:	f7f9 fb81 	bl	80001d0 <__aeabi_uldivmod>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8006b08 <UART_SetConfig+0x4e4>)
 8006ad4:	fba3 1302 	umull	r1, r3, r3, r2
 8006ad8:	095b      	lsrs	r3, r3, #5
 8006ada:	2164      	movs	r1, #100	@ 0x64
 8006adc:	fb01 f303 	mul.w	r3, r1, r3
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	011b      	lsls	r3, r3, #4
 8006ae4:	3332      	adds	r3, #50	@ 0x32
 8006ae6:	4a08      	ldr	r2, [pc, #32]	@ (8006b08 <UART_SetConfig+0x4e4>)
 8006ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8006aec:	095b      	lsrs	r3, r3, #5
 8006aee:	f003 020f 	and.w	r2, r3, #15
 8006af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4422      	add	r2, r4
 8006afa:	609a      	str	r2, [r3, #8]
}
 8006afc:	bf00      	nop
 8006afe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006b02:	46bd      	mov	sp, r7
 8006b04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b08:	51eb851f 	.word	0x51eb851f

08006b0c <__NVIC_SetPriority>:
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b083      	sub	sp, #12
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	4603      	mov	r3, r0
 8006b14:	6039      	str	r1, [r7, #0]
 8006b16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	db0a      	blt.n	8006b36 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	b2da      	uxtb	r2, r3
 8006b24:	490c      	ldr	r1, [pc, #48]	@ (8006b58 <__NVIC_SetPriority+0x4c>)
 8006b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b2a:	0112      	lsls	r2, r2, #4
 8006b2c:	b2d2      	uxtb	r2, r2
 8006b2e:	440b      	add	r3, r1
 8006b30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006b34:	e00a      	b.n	8006b4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	b2da      	uxtb	r2, r3
 8006b3a:	4908      	ldr	r1, [pc, #32]	@ (8006b5c <__NVIC_SetPriority+0x50>)
 8006b3c:	79fb      	ldrb	r3, [r7, #7]
 8006b3e:	f003 030f 	and.w	r3, r3, #15
 8006b42:	3b04      	subs	r3, #4
 8006b44:	0112      	lsls	r2, r2, #4
 8006b46:	b2d2      	uxtb	r2, r2
 8006b48:	440b      	add	r3, r1
 8006b4a:	761a      	strb	r2, [r3, #24]
}
 8006b4c:	bf00      	nop
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr
 8006b58:	e000e100 	.word	0xe000e100
 8006b5c:	e000ed00 	.word	0xe000ed00

08006b60 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006b60:	b580      	push	{r7, lr}
 8006b62:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006b64:	4b05      	ldr	r3, [pc, #20]	@ (8006b7c <SysTick_Handler+0x1c>)
 8006b66:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006b68:	f002 f86e 	bl	8008c48 <xTaskGetSchedulerState>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d001      	beq.n	8006b76 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006b72:	f002 fe69 	bl	8009848 <xPortSysTickHandler>
  }
}
 8006b76:	bf00      	nop
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	e000e010 	.word	0xe000e010

08006b80 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006b80:	b580      	push	{r7, lr}
 8006b82:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006b84:	2100      	movs	r1, #0
 8006b86:	f06f 0004 	mvn.w	r0, #4
 8006b8a:	f7ff ffbf 	bl	8006b0c <__NVIC_SetPriority>
#endif
}
 8006b8e:	bf00      	nop
 8006b90:	bd80      	pop	{r7, pc}
	...

08006b94 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006b94:	b480      	push	{r7}
 8006b96:	b083      	sub	sp, #12
 8006b98:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b9a:	f3ef 8305 	mrs	r3, IPSR
 8006b9e:	603b      	str	r3, [r7, #0]
  return(result);
 8006ba0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d003      	beq.n	8006bae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006ba6:	f06f 0305 	mvn.w	r3, #5
 8006baa:	607b      	str	r3, [r7, #4]
 8006bac:	e00c      	b.n	8006bc8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006bae:	4b0a      	ldr	r3, [pc, #40]	@ (8006bd8 <osKernelInitialize+0x44>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d105      	bne.n	8006bc2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006bb6:	4b08      	ldr	r3, [pc, #32]	@ (8006bd8 <osKernelInitialize+0x44>)
 8006bb8:	2201      	movs	r2, #1
 8006bba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	607b      	str	r3, [r7, #4]
 8006bc0:	e002      	b.n	8006bc8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006bc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006bc6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006bc8:	687b      	ldr	r3, [r7, #4]
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	370c      	adds	r7, #12
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop
 8006bd8:	200006cc 	.word	0x200006cc

08006bdc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b082      	sub	sp, #8
 8006be0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006be2:	f3ef 8305 	mrs	r3, IPSR
 8006be6:	603b      	str	r3, [r7, #0]
  return(result);
 8006be8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d003      	beq.n	8006bf6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006bee:	f06f 0305 	mvn.w	r3, #5
 8006bf2:	607b      	str	r3, [r7, #4]
 8006bf4:	e010      	b.n	8006c18 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8006c24 <osKernelStart+0x48>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d109      	bne.n	8006c12 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006bfe:	f7ff ffbf 	bl	8006b80 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006c02:	4b08      	ldr	r3, [pc, #32]	@ (8006c24 <osKernelStart+0x48>)
 8006c04:	2202      	movs	r2, #2
 8006c06:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006c08:	f001 fbba 	bl	8008380 <vTaskStartScheduler>
      stat = osOK;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	607b      	str	r3, [r7, #4]
 8006c10:	e002      	b.n	8006c18 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006c12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006c16:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006c18:	687b      	ldr	r3, [r7, #4]
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3708      	adds	r7, #8
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	200006cc 	.word	0x200006cc

08006c28 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b08e      	sub	sp, #56	@ 0x38
 8006c2c:	af04      	add	r7, sp, #16
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006c34:	2300      	movs	r3, #0
 8006c36:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c38:	f3ef 8305 	mrs	r3, IPSR
 8006c3c:	617b      	str	r3, [r7, #20]
  return(result);
 8006c3e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d17e      	bne.n	8006d42 <osThreadNew+0x11a>
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d07b      	beq.n	8006d42 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006c4a:	2380      	movs	r3, #128	@ 0x80
 8006c4c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006c4e:	2318      	movs	r3, #24
 8006c50:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006c52:	2300      	movs	r3, #0
 8006c54:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006c56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006c5a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d045      	beq.n	8006cee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d002      	beq.n	8006c70 <osThreadNew+0x48>
        name = attr->name;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	699b      	ldr	r3, [r3, #24]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d002      	beq.n	8006c7e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	699b      	ldr	r3, [r3, #24]
 8006c7c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006c7e:	69fb      	ldr	r3, [r7, #28]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d008      	beq.n	8006c96 <osThreadNew+0x6e>
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	2b38      	cmp	r3, #56	@ 0x38
 8006c88:	d805      	bhi.n	8006c96 <osThreadNew+0x6e>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	f003 0301 	and.w	r3, r3, #1
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d001      	beq.n	8006c9a <osThreadNew+0x72>
        return (NULL);
 8006c96:	2300      	movs	r3, #0
 8006c98:	e054      	b.n	8006d44 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	695b      	ldr	r3, [r3, #20]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d003      	beq.n	8006caa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	089b      	lsrs	r3, r3, #2
 8006ca8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00e      	beq.n	8006cd0 <osThreadNew+0xa8>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	68db      	ldr	r3, [r3, #12]
 8006cb6:	2ba7      	cmp	r3, #167	@ 0xa7
 8006cb8:	d90a      	bls.n	8006cd0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d006      	beq.n	8006cd0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	695b      	ldr	r3, [r3, #20]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d002      	beq.n	8006cd0 <osThreadNew+0xa8>
        mem = 1;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	61bb      	str	r3, [r7, #24]
 8006cce:	e010      	b.n	8006cf2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	689b      	ldr	r3, [r3, #8]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d10c      	bne.n	8006cf2 <osThreadNew+0xca>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d108      	bne.n	8006cf2 <osThreadNew+0xca>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	691b      	ldr	r3, [r3, #16]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d104      	bne.n	8006cf2 <osThreadNew+0xca>
          mem = 0;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	61bb      	str	r3, [r7, #24]
 8006cec:	e001      	b.n	8006cf2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006cf2:	69bb      	ldr	r3, [r7, #24]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d110      	bne.n	8006d1a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006d00:	9202      	str	r2, [sp, #8]
 8006d02:	9301      	str	r3, [sp, #4]
 8006d04:	69fb      	ldr	r3, [r7, #28]
 8006d06:	9300      	str	r3, [sp, #0]
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	6a3a      	ldr	r2, [r7, #32]
 8006d0c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d0e:	68f8      	ldr	r0, [r7, #12]
 8006d10:	f001 f942 	bl	8007f98 <xTaskCreateStatic>
 8006d14:	4603      	mov	r3, r0
 8006d16:	613b      	str	r3, [r7, #16]
 8006d18:	e013      	b.n	8006d42 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d110      	bne.n	8006d42 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006d20:	6a3b      	ldr	r3, [r7, #32]
 8006d22:	b29a      	uxth	r2, r3
 8006d24:	f107 0310 	add.w	r3, r7, #16
 8006d28:	9301      	str	r3, [sp, #4]
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	9300      	str	r3, [sp, #0]
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	f001 f990 	bl	8008058 <xTaskCreate>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d001      	beq.n	8006d42 <osThreadNew+0x11a>
            hTask = NULL;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006d42:	693b      	ldr	r3, [r7, #16]
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3728      	adds	r7, #40	@ 0x28
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b084      	sub	sp, #16
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d54:	f3ef 8305 	mrs	r3, IPSR
 8006d58:	60bb      	str	r3, [r7, #8]
  return(result);
 8006d5a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d003      	beq.n	8006d68 <osDelay+0x1c>
    stat = osErrorISR;
 8006d60:	f06f 0305 	mvn.w	r3, #5
 8006d64:	60fb      	str	r3, [r7, #12]
 8006d66:	e007      	b.n	8006d78 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d002      	beq.n	8006d78 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f001 face 	bl	8008314 <vTaskDelay>
    }
  }

  return (stat);
 8006d78:	68fb      	ldr	r3, [r7, #12]
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	3710      	adds	r7, #16
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}

08006d82 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006d82:	b580      	push	{r7, lr}
 8006d84:	b08a      	sub	sp, #40	@ 0x28
 8006d86:	af02      	add	r7, sp, #8
 8006d88:	60f8      	str	r0, [r7, #12]
 8006d8a:	60b9      	str	r1, [r7, #8]
 8006d8c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d92:	f3ef 8305 	mrs	r3, IPSR
 8006d96:	613b      	str	r3, [r7, #16]
  return(result);
 8006d98:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d175      	bne.n	8006e8a <osSemaphoreNew+0x108>
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d072      	beq.n	8006e8a <osSemaphoreNew+0x108>
 8006da4:	68ba      	ldr	r2, [r7, #8]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d86e      	bhi.n	8006e8a <osSemaphoreNew+0x108>
    mem = -1;
 8006dac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006db0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d015      	beq.n	8006de4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d006      	beq.n	8006dce <osSemaphoreNew+0x4c>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	2b4f      	cmp	r3, #79	@ 0x4f
 8006dc6:	d902      	bls.n	8006dce <osSemaphoreNew+0x4c>
        mem = 1;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	61bb      	str	r3, [r7, #24]
 8006dcc:	e00c      	b.n	8006de8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d108      	bne.n	8006de8 <osSemaphoreNew+0x66>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	68db      	ldr	r3, [r3, #12]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d104      	bne.n	8006de8 <osSemaphoreNew+0x66>
          mem = 0;
 8006dde:	2300      	movs	r3, #0
 8006de0:	61bb      	str	r3, [r7, #24]
 8006de2:	e001      	b.n	8006de8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8006de4:	2300      	movs	r3, #0
 8006de6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006dee:	d04c      	beq.n	8006e8a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d128      	bne.n	8006e48 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8006df6:	69bb      	ldr	r3, [r7, #24]
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d10a      	bne.n	8006e12 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	2203      	movs	r2, #3
 8006e02:	9200      	str	r2, [sp, #0]
 8006e04:	2200      	movs	r2, #0
 8006e06:	2100      	movs	r1, #0
 8006e08:	2001      	movs	r0, #1
 8006e0a:	f000 faad 	bl	8007368 <xQueueGenericCreateStatic>
 8006e0e:	61f8      	str	r0, [r7, #28]
 8006e10:	e005      	b.n	8006e1e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8006e12:	2203      	movs	r2, #3
 8006e14:	2100      	movs	r1, #0
 8006e16:	2001      	movs	r0, #1
 8006e18:	f000 fb23 	bl	8007462 <xQueueGenericCreate>
 8006e1c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d022      	beq.n	8006e6a <osSemaphoreNew+0xe8>
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d01f      	beq.n	8006e6a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	2100      	movs	r1, #0
 8006e30:	69f8      	ldr	r0, [r7, #28]
 8006e32:	f000 fbe3 	bl	80075fc <xQueueGenericSend>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d016      	beq.n	8006e6a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8006e3c:	69f8      	ldr	r0, [r7, #28]
 8006e3e:	f000 feef 	bl	8007c20 <vQueueDelete>
            hSemaphore = NULL;
 8006e42:	2300      	movs	r3, #0
 8006e44:	61fb      	str	r3, [r7, #28]
 8006e46:	e010      	b.n	8006e6a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8006e48:	69bb      	ldr	r3, [r7, #24]
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d108      	bne.n	8006e60 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	461a      	mov	r2, r3
 8006e54:	68b9      	ldr	r1, [r7, #8]
 8006e56:	68f8      	ldr	r0, [r7, #12]
 8006e58:	f000 fb61 	bl	800751e <xQueueCreateCountingSemaphoreStatic>
 8006e5c:	61f8      	str	r0, [r7, #28]
 8006e5e:	e004      	b.n	8006e6a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006e60:	68b9      	ldr	r1, [r7, #8]
 8006e62:	68f8      	ldr	r0, [r7, #12]
 8006e64:	f000 fb94 	bl	8007590 <xQueueCreateCountingSemaphore>
 8006e68:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006e6a:	69fb      	ldr	r3, [r7, #28]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d00c      	beq.n	8006e8a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d003      	beq.n	8006e7e <osSemaphoreNew+0xfc>
          name = attr->name;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	617b      	str	r3, [r7, #20]
 8006e7c:	e001      	b.n	8006e82 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006e82:	6979      	ldr	r1, [r7, #20]
 8006e84:	69f8      	ldr	r0, [r7, #28]
 8006e86:	f000 ffff 	bl	8007e88 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006e8a:	69fb      	ldr	r3, [r7, #28]
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3720      	adds	r7, #32
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}

08006e94 <osSemaphoreRelease>:
  }

  return (stat);
}

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b086      	sub	sp, #24
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d103      	bne.n	8006eb2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8006eaa:	f06f 0303 	mvn.w	r3, #3
 8006eae:	617b      	str	r3, [r7, #20]
 8006eb0:	e02c      	b.n	8006f0c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006eb2:	f3ef 8305 	mrs	r3, IPSR
 8006eb6:	60fb      	str	r3, [r7, #12]
  return(result);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d01a      	beq.n	8006ef4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006ec2:	f107 0308 	add.w	r3, r7, #8
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	6938      	ldr	r0, [r7, #16]
 8006eca:	f000 fd37 	bl	800793c <xQueueGiveFromISR>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d003      	beq.n	8006edc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8006ed4:	f06f 0302 	mvn.w	r3, #2
 8006ed8:	617b      	str	r3, [r7, #20]
 8006eda:	e017      	b.n	8006f0c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d014      	beq.n	8006f0c <osSemaphoreRelease+0x78>
 8006ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8006f18 <osSemaphoreRelease+0x84>)
 8006ee4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ee8:	601a      	str	r2, [r3, #0]
 8006eea:	f3bf 8f4f 	dsb	sy
 8006eee:	f3bf 8f6f 	isb	sy
 8006ef2:	e00b      	b.n	8006f0c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	2100      	movs	r1, #0
 8006efa:	6938      	ldr	r0, [r7, #16]
 8006efc:	f000 fb7e 	bl	80075fc <xQueueGenericSend>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d002      	beq.n	8006f0c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8006f06:	f06f 0302 	mvn.w	r3, #2
 8006f0a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006f0c:	697b      	ldr	r3, [r7, #20]
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3718      	adds	r7, #24
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	e000ed04 	.word	0xe000ed04

08006f1c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b08a      	sub	sp, #40	@ 0x28
 8006f20:	af02      	add	r7, sp, #8
 8006f22:	60f8      	str	r0, [r7, #12]
 8006f24:	60b9      	str	r1, [r7, #8]
 8006f26:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f2c:	f3ef 8305 	mrs	r3, IPSR
 8006f30:	613b      	str	r3, [r7, #16]
  return(result);
 8006f32:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d15f      	bne.n	8006ff8 <osMessageQueueNew+0xdc>
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d05c      	beq.n	8006ff8 <osMessageQueueNew+0xdc>
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d059      	beq.n	8006ff8 <osMessageQueueNew+0xdc>
    mem = -1;
 8006f44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006f48:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d029      	beq.n	8006fa4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d012      	beq.n	8006f7e <osMessageQueueNew+0x62>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	68db      	ldr	r3, [r3, #12]
 8006f5c:	2b4f      	cmp	r3, #79	@ 0x4f
 8006f5e:	d90e      	bls.n	8006f7e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d00a      	beq.n	8006f7e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	695a      	ldr	r2, [r3, #20]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	68b9      	ldr	r1, [r7, #8]
 8006f70:	fb01 f303 	mul.w	r3, r1, r3
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d302      	bcc.n	8006f7e <osMessageQueueNew+0x62>
        mem = 1;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	61bb      	str	r3, [r7, #24]
 8006f7c:	e014      	b.n	8006fa8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d110      	bne.n	8006fa8 <osMessageQueueNew+0x8c>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d10c      	bne.n	8006fa8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d108      	bne.n	8006fa8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	695b      	ldr	r3, [r3, #20]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d104      	bne.n	8006fa8 <osMessageQueueNew+0x8c>
          mem = 0;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	61bb      	str	r3, [r7, #24]
 8006fa2:	e001      	b.n	8006fa8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006fa8:	69bb      	ldr	r3, [r7, #24]
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d10b      	bne.n	8006fc6 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	691a      	ldr	r2, [r3, #16]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	2100      	movs	r1, #0
 8006fb8:	9100      	str	r1, [sp, #0]
 8006fba:	68b9      	ldr	r1, [r7, #8]
 8006fbc:	68f8      	ldr	r0, [r7, #12]
 8006fbe:	f000 f9d3 	bl	8007368 <xQueueGenericCreateStatic>
 8006fc2:	61f8      	str	r0, [r7, #28]
 8006fc4:	e008      	b.n	8006fd8 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d105      	bne.n	8006fd8 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8006fcc:	2200      	movs	r2, #0
 8006fce:	68b9      	ldr	r1, [r7, #8]
 8006fd0:	68f8      	ldr	r0, [r7, #12]
 8006fd2:	f000 fa46 	bl	8007462 <xQueueGenericCreate>
 8006fd6:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00c      	beq.n	8006ff8 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d003      	beq.n	8006fec <osMessageQueueNew+0xd0>
        name = attr->name;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	617b      	str	r3, [r7, #20]
 8006fea:	e001      	b.n	8006ff0 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8006fec:	2300      	movs	r3, #0
 8006fee:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8006ff0:	6979      	ldr	r1, [r7, #20]
 8006ff2:	69f8      	ldr	r0, [r7, #28]
 8006ff4:	f000 ff48 	bl	8007e88 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006ff8:	69fb      	ldr	r3, [r7, #28]
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3720      	adds	r7, #32
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
	...

08007004 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007004:	b580      	push	{r7, lr}
 8007006:	b088      	sub	sp, #32
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	603b      	str	r3, [r7, #0]
 8007010:	4613      	mov	r3, r2
 8007012:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007018:	2300      	movs	r3, #0
 800701a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800701c:	f3ef 8305 	mrs	r3, IPSR
 8007020:	617b      	str	r3, [r7, #20]
  return(result);
 8007022:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007024:	2b00      	cmp	r3, #0
 8007026:	d028      	beq.n	800707a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d005      	beq.n	800703a <osMessageQueuePut+0x36>
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d002      	beq.n	800703a <osMessageQueuePut+0x36>
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d003      	beq.n	8007042 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800703a:	f06f 0303 	mvn.w	r3, #3
 800703e:	61fb      	str	r3, [r7, #28]
 8007040:	e038      	b.n	80070b4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8007042:	2300      	movs	r3, #0
 8007044:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007046:	f107 0210 	add.w	r2, r7, #16
 800704a:	2300      	movs	r3, #0
 800704c:	68b9      	ldr	r1, [r7, #8]
 800704e:	69b8      	ldr	r0, [r7, #24]
 8007050:	f000 fbd6 	bl	8007800 <xQueueGenericSendFromISR>
 8007054:	4603      	mov	r3, r0
 8007056:	2b01      	cmp	r3, #1
 8007058:	d003      	beq.n	8007062 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800705a:	f06f 0302 	mvn.w	r3, #2
 800705e:	61fb      	str	r3, [r7, #28]
 8007060:	e028      	b.n	80070b4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d025      	beq.n	80070b4 <osMessageQueuePut+0xb0>
 8007068:	4b15      	ldr	r3, [pc, #84]	@ (80070c0 <osMessageQueuePut+0xbc>)
 800706a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800706e:	601a      	str	r2, [r3, #0]
 8007070:	f3bf 8f4f 	dsb	sy
 8007074:	f3bf 8f6f 	isb	sy
 8007078:	e01c      	b.n	80070b4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d002      	beq.n	8007086 <osMessageQueuePut+0x82>
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d103      	bne.n	800708e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8007086:	f06f 0303 	mvn.w	r3, #3
 800708a:	61fb      	str	r3, [r7, #28]
 800708c:	e012      	b.n	80070b4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800708e:	2300      	movs	r3, #0
 8007090:	683a      	ldr	r2, [r7, #0]
 8007092:	68b9      	ldr	r1, [r7, #8]
 8007094:	69b8      	ldr	r0, [r7, #24]
 8007096:	f000 fab1 	bl	80075fc <xQueueGenericSend>
 800709a:	4603      	mov	r3, r0
 800709c:	2b01      	cmp	r3, #1
 800709e:	d009      	beq.n	80070b4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d003      	beq.n	80070ae <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80070a6:	f06f 0301 	mvn.w	r3, #1
 80070aa:	61fb      	str	r3, [r7, #28]
 80070ac:	e002      	b.n	80070b4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80070ae:	f06f 0302 	mvn.w	r3, #2
 80070b2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80070b4:	69fb      	ldr	r3, [r7, #28]
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	3720      	adds	r7, #32
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}
 80070be:	bf00      	nop
 80070c0:	e000ed04 	.word	0xe000ed04

080070c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80070c4:	b480      	push	{r7}
 80070c6:	b085      	sub	sp, #20
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	60b9      	str	r1, [r7, #8]
 80070ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	4a07      	ldr	r2, [pc, #28]	@ (80070f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80070d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	4a06      	ldr	r2, [pc, #24]	@ (80070f4 <vApplicationGetIdleTaskMemory+0x30>)
 80070da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2280      	movs	r2, #128	@ 0x80
 80070e0:	601a      	str	r2, [r3, #0]
}
 80070e2:	bf00      	nop
 80070e4:	3714      	adds	r7, #20
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop
 80070f0:	200006d0 	.word	0x200006d0
 80070f4:	20000778 	.word	0x20000778

080070f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80070f8:	b480      	push	{r7}
 80070fa:	b085      	sub	sp, #20
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	4a07      	ldr	r2, [pc, #28]	@ (8007124 <vApplicationGetTimerTaskMemory+0x2c>)
 8007108:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	4a06      	ldr	r2, [pc, #24]	@ (8007128 <vApplicationGetTimerTaskMemory+0x30>)
 800710e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007116:	601a      	str	r2, [r3, #0]
}
 8007118:	bf00      	nop
 800711a:	3714      	adds	r7, #20
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr
 8007124:	20000978 	.word	0x20000978
 8007128:	20000a20 	.word	0x20000a20

0800712c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f103 0208 	add.w	r2, r3, #8
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007144:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f103 0208 	add.w	r2, r3, #8
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f103 0208 	add.w	r2, r3, #8
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007160:	bf00      	nop
 8007162:	370c      	adds	r7, #12
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr

0800716c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800716c:	b480      	push	{r7}
 800716e:	b083      	sub	sp, #12
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800717a:	bf00      	nop
 800717c:	370c      	adds	r7, #12
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr

08007186 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007186:	b480      	push	{r7}
 8007188:	b085      	sub	sp, #20
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
 800718e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	68fa      	ldr	r2, [r7, #12]
 800719a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	689a      	ldr	r2, [r3, #8]
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	683a      	ldr	r2, [r7, #0]
 80071aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	683a      	ldr	r2, [r7, #0]
 80071b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	1c5a      	adds	r2, r3, #1
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	601a      	str	r2, [r3, #0]
}
 80071c2:	bf00      	nop
 80071c4:	3714      	adds	r7, #20
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr

080071ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80071ce:	b480      	push	{r7}
 80071d0:	b085      	sub	sp, #20
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]
 80071d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071e4:	d103      	bne.n	80071ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	60fb      	str	r3, [r7, #12]
 80071ec:	e00c      	b.n	8007208 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	3308      	adds	r3, #8
 80071f2:	60fb      	str	r3, [r7, #12]
 80071f4:	e002      	b.n	80071fc <vListInsert+0x2e>
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	60fb      	str	r3, [r7, #12]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	68ba      	ldr	r2, [r7, #8]
 8007204:	429a      	cmp	r2, r3
 8007206:	d2f6      	bcs.n	80071f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	685a      	ldr	r2, [r3, #4]
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	685b      	ldr	r3, [r3, #4]
 8007214:	683a      	ldr	r2, [r7, #0]
 8007216:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	68fa      	ldr	r2, [r7, #12]
 800721c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	683a      	ldr	r2, [r7, #0]
 8007222:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	687a      	ldr	r2, [r7, #4]
 8007228:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	1c5a      	adds	r2, r3, #1
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	601a      	str	r2, [r3, #0]
}
 8007234:	bf00      	nop
 8007236:	3714      	adds	r7, #20
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007240:	b480      	push	{r7}
 8007242:	b085      	sub	sp, #20
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	691b      	ldr	r3, [r3, #16]
 800724c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	6892      	ldr	r2, [r2, #8]
 8007256:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	6852      	ldr	r2, [r2, #4]
 8007260:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	429a      	cmp	r2, r3
 800726a:	d103      	bne.n	8007274 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	689a      	ldr	r2, [r3, #8]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2200      	movs	r2, #0
 8007278:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	1e5a      	subs	r2, r3, #1
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
}
 8007288:	4618      	mov	r0, r3
 800728a:	3714      	adds	r7, #20
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b084      	sub	sp, #16
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d10b      	bne.n	80072c0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80072a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ac:	f383 8811 	msr	BASEPRI, r3
 80072b0:	f3bf 8f6f 	isb	sy
 80072b4:	f3bf 8f4f 	dsb	sy
 80072b8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80072ba:	bf00      	nop
 80072bc:	bf00      	nop
 80072be:	e7fd      	b.n	80072bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80072c0:	f002 fa32 	bl	8009728 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072cc:	68f9      	ldr	r1, [r7, #12]
 80072ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80072d0:	fb01 f303 	mul.w	r3, r1, r3
 80072d4:	441a      	add	r2, r3
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2200      	movs	r2, #0
 80072de:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072f0:	3b01      	subs	r3, #1
 80072f2:	68f9      	ldr	r1, [r7, #12]
 80072f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80072f6:	fb01 f303 	mul.w	r3, r1, r3
 80072fa:	441a      	add	r2, r3
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	22ff      	movs	r2, #255	@ 0xff
 8007304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	22ff      	movs	r2, #255	@ 0xff
 800730c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d114      	bne.n	8007340 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d01a      	beq.n	8007354 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	3310      	adds	r3, #16
 8007322:	4618      	mov	r0, r3
 8007324:	f001 faca 	bl	80088bc <xTaskRemoveFromEventList>
 8007328:	4603      	mov	r3, r0
 800732a:	2b00      	cmp	r3, #0
 800732c:	d012      	beq.n	8007354 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800732e:	4b0d      	ldr	r3, [pc, #52]	@ (8007364 <xQueueGenericReset+0xd0>)
 8007330:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007334:	601a      	str	r2, [r3, #0]
 8007336:	f3bf 8f4f 	dsb	sy
 800733a:	f3bf 8f6f 	isb	sy
 800733e:	e009      	b.n	8007354 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	3310      	adds	r3, #16
 8007344:	4618      	mov	r0, r3
 8007346:	f7ff fef1 	bl	800712c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	3324      	adds	r3, #36	@ 0x24
 800734e:	4618      	mov	r0, r3
 8007350:	f7ff feec 	bl	800712c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007354:	f002 fa1a 	bl	800978c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007358:	2301      	movs	r3, #1
}
 800735a:	4618      	mov	r0, r3
 800735c:	3710      	adds	r7, #16
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
 8007362:	bf00      	nop
 8007364:	e000ed04 	.word	0xe000ed04

08007368 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007368:	b580      	push	{r7, lr}
 800736a:	b08e      	sub	sp, #56	@ 0x38
 800736c:	af02      	add	r7, sp, #8
 800736e:	60f8      	str	r0, [r7, #12]
 8007370:	60b9      	str	r1, [r7, #8]
 8007372:	607a      	str	r2, [r7, #4]
 8007374:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d10b      	bne.n	8007394 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800737c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007380:	f383 8811 	msr	BASEPRI, r3
 8007384:	f3bf 8f6f 	isb	sy
 8007388:	f3bf 8f4f 	dsb	sy
 800738c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800738e:	bf00      	nop
 8007390:	bf00      	nop
 8007392:	e7fd      	b.n	8007390 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10b      	bne.n	80073b2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800739a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800739e:	f383 8811 	msr	BASEPRI, r3
 80073a2:	f3bf 8f6f 	isb	sy
 80073a6:	f3bf 8f4f 	dsb	sy
 80073aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80073ac:	bf00      	nop
 80073ae:	bf00      	nop
 80073b0:	e7fd      	b.n	80073ae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d002      	beq.n	80073be <xQueueGenericCreateStatic+0x56>
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d001      	beq.n	80073c2 <xQueueGenericCreateStatic+0x5a>
 80073be:	2301      	movs	r3, #1
 80073c0:	e000      	b.n	80073c4 <xQueueGenericCreateStatic+0x5c>
 80073c2:	2300      	movs	r3, #0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d10b      	bne.n	80073e0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80073c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073cc:	f383 8811 	msr	BASEPRI, r3
 80073d0:	f3bf 8f6f 	isb	sy
 80073d4:	f3bf 8f4f 	dsb	sy
 80073d8:	623b      	str	r3, [r7, #32]
}
 80073da:	bf00      	nop
 80073dc:	bf00      	nop
 80073de:	e7fd      	b.n	80073dc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d102      	bne.n	80073ec <xQueueGenericCreateStatic+0x84>
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d101      	bne.n	80073f0 <xQueueGenericCreateStatic+0x88>
 80073ec:	2301      	movs	r3, #1
 80073ee:	e000      	b.n	80073f2 <xQueueGenericCreateStatic+0x8a>
 80073f0:	2300      	movs	r3, #0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d10b      	bne.n	800740e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80073f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073fa:	f383 8811 	msr	BASEPRI, r3
 80073fe:	f3bf 8f6f 	isb	sy
 8007402:	f3bf 8f4f 	dsb	sy
 8007406:	61fb      	str	r3, [r7, #28]
}
 8007408:	bf00      	nop
 800740a:	bf00      	nop
 800740c:	e7fd      	b.n	800740a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800740e:	2350      	movs	r3, #80	@ 0x50
 8007410:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	2b50      	cmp	r3, #80	@ 0x50
 8007416:	d00b      	beq.n	8007430 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800741c:	f383 8811 	msr	BASEPRI, r3
 8007420:	f3bf 8f6f 	isb	sy
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	61bb      	str	r3, [r7, #24]
}
 800742a:	bf00      	nop
 800742c:	bf00      	nop
 800742e:	e7fd      	b.n	800742c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007430:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007438:	2b00      	cmp	r3, #0
 800743a:	d00d      	beq.n	8007458 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800743c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800743e:	2201      	movs	r2, #1
 8007440:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007444:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800744a:	9300      	str	r3, [sp, #0]
 800744c:	4613      	mov	r3, r2
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	68b9      	ldr	r1, [r7, #8]
 8007452:	68f8      	ldr	r0, [r7, #12]
 8007454:	f000 f840 	bl	80074d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800745a:	4618      	mov	r0, r3
 800745c:	3730      	adds	r7, #48	@ 0x30
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}

08007462 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007462:	b580      	push	{r7, lr}
 8007464:	b08a      	sub	sp, #40	@ 0x28
 8007466:	af02      	add	r7, sp, #8
 8007468:	60f8      	str	r0, [r7, #12]
 800746a:	60b9      	str	r1, [r7, #8]
 800746c:	4613      	mov	r3, r2
 800746e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d10b      	bne.n	800748e <xQueueGenericCreate+0x2c>
	__asm volatile
 8007476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800747a:	f383 8811 	msr	BASEPRI, r3
 800747e:	f3bf 8f6f 	isb	sy
 8007482:	f3bf 8f4f 	dsb	sy
 8007486:	613b      	str	r3, [r7, #16]
}
 8007488:	bf00      	nop
 800748a:	bf00      	nop
 800748c:	e7fd      	b.n	800748a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	68ba      	ldr	r2, [r7, #8]
 8007492:	fb02 f303 	mul.w	r3, r2, r3
 8007496:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	3350      	adds	r3, #80	@ 0x50
 800749c:	4618      	mov	r0, r3
 800749e:	f002 fa65 	bl	800996c <pvPortMalloc>
 80074a2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d011      	beq.n	80074ce <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80074aa:	69bb      	ldr	r3, [r7, #24]
 80074ac:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	3350      	adds	r3, #80	@ 0x50
 80074b2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80074b4:	69bb      	ldr	r3, [r7, #24]
 80074b6:	2200      	movs	r2, #0
 80074b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80074bc:	79fa      	ldrb	r2, [r7, #7]
 80074be:	69bb      	ldr	r3, [r7, #24]
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	4613      	mov	r3, r2
 80074c4:	697a      	ldr	r2, [r7, #20]
 80074c6:	68b9      	ldr	r1, [r7, #8]
 80074c8:	68f8      	ldr	r0, [r7, #12]
 80074ca:	f000 f805 	bl	80074d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80074ce:	69bb      	ldr	r3, [r7, #24]
	}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3720      	adds	r7, #32
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	60b9      	str	r1, [r7, #8]
 80074e2:	607a      	str	r2, [r7, #4]
 80074e4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d103      	bne.n	80074f4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80074ec:	69bb      	ldr	r3, [r7, #24]
 80074ee:	69ba      	ldr	r2, [r7, #24]
 80074f0:	601a      	str	r2, [r3, #0]
 80074f2:	e002      	b.n	80074fa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	68fa      	ldr	r2, [r7, #12]
 80074fe:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007500:	69bb      	ldr	r3, [r7, #24]
 8007502:	68ba      	ldr	r2, [r7, #8]
 8007504:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007506:	2101      	movs	r1, #1
 8007508:	69b8      	ldr	r0, [r7, #24]
 800750a:	f7ff fec3 	bl	8007294 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800750e:	69bb      	ldr	r3, [r7, #24]
 8007510:	78fa      	ldrb	r2, [r7, #3]
 8007512:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007516:	bf00      	nop
 8007518:	3710      	adds	r7, #16
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}

0800751e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800751e:	b580      	push	{r7, lr}
 8007520:	b08a      	sub	sp, #40	@ 0x28
 8007522:	af02      	add	r7, sp, #8
 8007524:	60f8      	str	r0, [r7, #12]
 8007526:	60b9      	str	r1, [r7, #8]
 8007528:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d10b      	bne.n	8007548 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007534:	f383 8811 	msr	BASEPRI, r3
 8007538:	f3bf 8f6f 	isb	sy
 800753c:	f3bf 8f4f 	dsb	sy
 8007540:	61bb      	str	r3, [r7, #24]
}
 8007542:	bf00      	nop
 8007544:	bf00      	nop
 8007546:	e7fd      	b.n	8007544 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	429a      	cmp	r2, r3
 800754e:	d90b      	bls.n	8007568 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007554:	f383 8811 	msr	BASEPRI, r3
 8007558:	f3bf 8f6f 	isb	sy
 800755c:	f3bf 8f4f 	dsb	sy
 8007560:	617b      	str	r3, [r7, #20]
}
 8007562:	bf00      	nop
 8007564:	bf00      	nop
 8007566:	e7fd      	b.n	8007564 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007568:	2302      	movs	r3, #2
 800756a:	9300      	str	r3, [sp, #0]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	2100      	movs	r1, #0
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f7ff fef8 	bl	8007368 <xQueueGenericCreateStatic>
 8007578:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800757a:	69fb      	ldr	r3, [r7, #28]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d002      	beq.n	8007586 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007580:	69fb      	ldr	r3, [r7, #28]
 8007582:	68ba      	ldr	r2, [r7, #8]
 8007584:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007586:	69fb      	ldr	r3, [r7, #28]
	}
 8007588:	4618      	mov	r0, r3
 800758a:	3720      	adds	r7, #32
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007590:	b580      	push	{r7, lr}
 8007592:	b086      	sub	sp, #24
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d10b      	bne.n	80075b8 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80075a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a4:	f383 8811 	msr	BASEPRI, r3
 80075a8:	f3bf 8f6f 	isb	sy
 80075ac:	f3bf 8f4f 	dsb	sy
 80075b0:	613b      	str	r3, [r7, #16]
}
 80075b2:	bf00      	nop
 80075b4:	bf00      	nop
 80075b6:	e7fd      	b.n	80075b4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80075b8:	683a      	ldr	r2, [r7, #0]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	429a      	cmp	r2, r3
 80075be:	d90b      	bls.n	80075d8 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80075c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c4:	f383 8811 	msr	BASEPRI, r3
 80075c8:	f3bf 8f6f 	isb	sy
 80075cc:	f3bf 8f4f 	dsb	sy
 80075d0:	60fb      	str	r3, [r7, #12]
}
 80075d2:	bf00      	nop
 80075d4:	bf00      	nop
 80075d6:	e7fd      	b.n	80075d4 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80075d8:	2202      	movs	r2, #2
 80075da:	2100      	movs	r1, #0
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f7ff ff40 	bl	8007462 <xQueueGenericCreate>
 80075e2:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d002      	beq.n	80075f0 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	683a      	ldr	r2, [r7, #0]
 80075ee:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80075f0:	697b      	ldr	r3, [r7, #20]
	}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3718      	adds	r7, #24
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
	...

080075fc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b08e      	sub	sp, #56	@ 0x38
 8007600:	af00      	add	r7, sp, #0
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	607a      	str	r2, [r7, #4]
 8007608:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800760a:	2300      	movs	r3, #0
 800760c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007614:	2b00      	cmp	r3, #0
 8007616:	d10b      	bne.n	8007630 <xQueueGenericSend+0x34>
	__asm volatile
 8007618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800761c:	f383 8811 	msr	BASEPRI, r3
 8007620:	f3bf 8f6f 	isb	sy
 8007624:	f3bf 8f4f 	dsb	sy
 8007628:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800762a:	bf00      	nop
 800762c:	bf00      	nop
 800762e:	e7fd      	b.n	800762c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d103      	bne.n	800763e <xQueueGenericSend+0x42>
 8007636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800763a:	2b00      	cmp	r3, #0
 800763c:	d101      	bne.n	8007642 <xQueueGenericSend+0x46>
 800763e:	2301      	movs	r3, #1
 8007640:	e000      	b.n	8007644 <xQueueGenericSend+0x48>
 8007642:	2300      	movs	r3, #0
 8007644:	2b00      	cmp	r3, #0
 8007646:	d10b      	bne.n	8007660 <xQueueGenericSend+0x64>
	__asm volatile
 8007648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800764c:	f383 8811 	msr	BASEPRI, r3
 8007650:	f3bf 8f6f 	isb	sy
 8007654:	f3bf 8f4f 	dsb	sy
 8007658:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800765a:	bf00      	nop
 800765c:	bf00      	nop
 800765e:	e7fd      	b.n	800765c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	2b02      	cmp	r3, #2
 8007664:	d103      	bne.n	800766e <xQueueGenericSend+0x72>
 8007666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800766a:	2b01      	cmp	r3, #1
 800766c:	d101      	bne.n	8007672 <xQueueGenericSend+0x76>
 800766e:	2301      	movs	r3, #1
 8007670:	e000      	b.n	8007674 <xQueueGenericSend+0x78>
 8007672:	2300      	movs	r3, #0
 8007674:	2b00      	cmp	r3, #0
 8007676:	d10b      	bne.n	8007690 <xQueueGenericSend+0x94>
	__asm volatile
 8007678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800767c:	f383 8811 	msr	BASEPRI, r3
 8007680:	f3bf 8f6f 	isb	sy
 8007684:	f3bf 8f4f 	dsb	sy
 8007688:	623b      	str	r3, [r7, #32]
}
 800768a:	bf00      	nop
 800768c:	bf00      	nop
 800768e:	e7fd      	b.n	800768c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007690:	f001 fada 	bl	8008c48 <xTaskGetSchedulerState>
 8007694:	4603      	mov	r3, r0
 8007696:	2b00      	cmp	r3, #0
 8007698:	d102      	bne.n	80076a0 <xQueueGenericSend+0xa4>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d101      	bne.n	80076a4 <xQueueGenericSend+0xa8>
 80076a0:	2301      	movs	r3, #1
 80076a2:	e000      	b.n	80076a6 <xQueueGenericSend+0xaa>
 80076a4:	2300      	movs	r3, #0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d10b      	bne.n	80076c2 <xQueueGenericSend+0xc6>
	__asm volatile
 80076aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ae:	f383 8811 	msr	BASEPRI, r3
 80076b2:	f3bf 8f6f 	isb	sy
 80076b6:	f3bf 8f4f 	dsb	sy
 80076ba:	61fb      	str	r3, [r7, #28]
}
 80076bc:	bf00      	nop
 80076be:	bf00      	nop
 80076c0:	e7fd      	b.n	80076be <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80076c2:	f002 f831 	bl	8009728 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80076c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d302      	bcc.n	80076d8 <xQueueGenericSend+0xdc>
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	2b02      	cmp	r3, #2
 80076d6:	d129      	bne.n	800772c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80076d8:	683a      	ldr	r2, [r7, #0]
 80076da:	68b9      	ldr	r1, [r7, #8]
 80076dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80076de:	f000 fac3 	bl	8007c68 <prvCopyDataToQueue>
 80076e2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d010      	beq.n	800770e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ee:	3324      	adds	r3, #36	@ 0x24
 80076f0:	4618      	mov	r0, r3
 80076f2:	f001 f8e3 	bl	80088bc <xTaskRemoveFromEventList>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d013      	beq.n	8007724 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80076fc:	4b3f      	ldr	r3, [pc, #252]	@ (80077fc <xQueueGenericSend+0x200>)
 80076fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007702:	601a      	str	r2, [r3, #0]
 8007704:	f3bf 8f4f 	dsb	sy
 8007708:	f3bf 8f6f 	isb	sy
 800770c:	e00a      	b.n	8007724 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800770e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007710:	2b00      	cmp	r3, #0
 8007712:	d007      	beq.n	8007724 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007714:	4b39      	ldr	r3, [pc, #228]	@ (80077fc <xQueueGenericSend+0x200>)
 8007716:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800771a:	601a      	str	r2, [r3, #0]
 800771c:	f3bf 8f4f 	dsb	sy
 8007720:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007724:	f002 f832 	bl	800978c <vPortExitCritical>
				return pdPASS;
 8007728:	2301      	movs	r3, #1
 800772a:	e063      	b.n	80077f4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d103      	bne.n	800773a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007732:	f002 f82b 	bl	800978c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007736:	2300      	movs	r3, #0
 8007738:	e05c      	b.n	80077f4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800773a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800773c:	2b00      	cmp	r3, #0
 800773e:	d106      	bne.n	800774e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007740:	f107 0314 	add.w	r3, r7, #20
 8007744:	4618      	mov	r0, r3
 8007746:	f001 f91d 	bl	8008984 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800774a:	2301      	movs	r3, #1
 800774c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800774e:	f002 f81d 	bl	800978c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007752:	f000 fe85 	bl	8008460 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007756:	f001 ffe7 	bl	8009728 <vPortEnterCritical>
 800775a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800775c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007760:	b25b      	sxtb	r3, r3
 8007762:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007766:	d103      	bne.n	8007770 <xQueueGenericSend+0x174>
 8007768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800776a:	2200      	movs	r2, #0
 800776c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007772:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007776:	b25b      	sxtb	r3, r3
 8007778:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800777c:	d103      	bne.n	8007786 <xQueueGenericSend+0x18a>
 800777e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007780:	2200      	movs	r2, #0
 8007782:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007786:	f002 f801 	bl	800978c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800778a:	1d3a      	adds	r2, r7, #4
 800778c:	f107 0314 	add.w	r3, r7, #20
 8007790:	4611      	mov	r1, r2
 8007792:	4618      	mov	r0, r3
 8007794:	f001 f90c 	bl	80089b0 <xTaskCheckForTimeOut>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d124      	bne.n	80077e8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800779e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077a0:	f000 fb5a 	bl	8007e58 <prvIsQueueFull>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d018      	beq.n	80077dc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80077aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ac:	3310      	adds	r3, #16
 80077ae:	687a      	ldr	r2, [r7, #4]
 80077b0:	4611      	mov	r1, r2
 80077b2:	4618      	mov	r0, r3
 80077b4:	f001 f830 	bl	8008818 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80077b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077ba:	f000 fae5 	bl	8007d88 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80077be:	f000 fe5d 	bl	800847c <xTaskResumeAll>
 80077c2:	4603      	mov	r3, r0
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	f47f af7c 	bne.w	80076c2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80077ca:	4b0c      	ldr	r3, [pc, #48]	@ (80077fc <xQueueGenericSend+0x200>)
 80077cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077d0:	601a      	str	r2, [r3, #0]
 80077d2:	f3bf 8f4f 	dsb	sy
 80077d6:	f3bf 8f6f 	isb	sy
 80077da:	e772      	b.n	80076c2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80077dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077de:	f000 fad3 	bl	8007d88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80077e2:	f000 fe4b 	bl	800847c <xTaskResumeAll>
 80077e6:	e76c      	b.n	80076c2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80077e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077ea:	f000 facd 	bl	8007d88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80077ee:	f000 fe45 	bl	800847c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80077f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3738      	adds	r7, #56	@ 0x38
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	e000ed04 	.word	0xe000ed04

08007800 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b090      	sub	sp, #64	@ 0x40
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	607a      	str	r2, [r7, #4]
 800780c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007814:	2b00      	cmp	r3, #0
 8007816:	d10b      	bne.n	8007830 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800781c:	f383 8811 	msr	BASEPRI, r3
 8007820:	f3bf 8f6f 	isb	sy
 8007824:	f3bf 8f4f 	dsb	sy
 8007828:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800782a:	bf00      	nop
 800782c:	bf00      	nop
 800782e:	e7fd      	b.n	800782c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d103      	bne.n	800783e <xQueueGenericSendFromISR+0x3e>
 8007836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800783a:	2b00      	cmp	r3, #0
 800783c:	d101      	bne.n	8007842 <xQueueGenericSendFromISR+0x42>
 800783e:	2301      	movs	r3, #1
 8007840:	e000      	b.n	8007844 <xQueueGenericSendFromISR+0x44>
 8007842:	2300      	movs	r3, #0
 8007844:	2b00      	cmp	r3, #0
 8007846:	d10b      	bne.n	8007860 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800784c:	f383 8811 	msr	BASEPRI, r3
 8007850:	f3bf 8f6f 	isb	sy
 8007854:	f3bf 8f4f 	dsb	sy
 8007858:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800785a:	bf00      	nop
 800785c:	bf00      	nop
 800785e:	e7fd      	b.n	800785c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	2b02      	cmp	r3, #2
 8007864:	d103      	bne.n	800786e <xQueueGenericSendFromISR+0x6e>
 8007866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800786a:	2b01      	cmp	r3, #1
 800786c:	d101      	bne.n	8007872 <xQueueGenericSendFromISR+0x72>
 800786e:	2301      	movs	r3, #1
 8007870:	e000      	b.n	8007874 <xQueueGenericSendFromISR+0x74>
 8007872:	2300      	movs	r3, #0
 8007874:	2b00      	cmp	r3, #0
 8007876:	d10b      	bne.n	8007890 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800787c:	f383 8811 	msr	BASEPRI, r3
 8007880:	f3bf 8f6f 	isb	sy
 8007884:	f3bf 8f4f 	dsb	sy
 8007888:	623b      	str	r3, [r7, #32]
}
 800788a:	bf00      	nop
 800788c:	bf00      	nop
 800788e:	e7fd      	b.n	800788c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007890:	f002 f82a 	bl	80098e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007894:	f3ef 8211 	mrs	r2, BASEPRI
 8007898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789c:	f383 8811 	msr	BASEPRI, r3
 80078a0:	f3bf 8f6f 	isb	sy
 80078a4:	f3bf 8f4f 	dsb	sy
 80078a8:	61fa      	str	r2, [r7, #28]
 80078aa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80078ac:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80078ae:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80078b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d302      	bcc.n	80078c2 <xQueueGenericSendFromISR+0xc2>
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	2b02      	cmp	r3, #2
 80078c0:	d12f      	bne.n	8007922 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80078c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80078d2:	683a      	ldr	r2, [r7, #0]
 80078d4:	68b9      	ldr	r1, [r7, #8]
 80078d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80078d8:	f000 f9c6 	bl	8007c68 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80078dc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80078e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80078e4:	d112      	bne.n	800790c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d016      	beq.n	800791c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078f0:	3324      	adds	r3, #36	@ 0x24
 80078f2:	4618      	mov	r0, r3
 80078f4:	f000 ffe2 	bl	80088bc <xTaskRemoveFromEventList>
 80078f8:	4603      	mov	r3, r0
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00e      	beq.n	800791c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d00b      	beq.n	800791c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	601a      	str	r2, [r3, #0]
 800790a:	e007      	b.n	800791c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800790c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007910:	3301      	adds	r3, #1
 8007912:	b2db      	uxtb	r3, r3
 8007914:	b25a      	sxtb	r2, r3
 8007916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007918:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800791c:	2301      	movs	r3, #1
 800791e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007920:	e001      	b.n	8007926 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007922:	2300      	movs	r3, #0
 8007924:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007928:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007930:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007934:	4618      	mov	r0, r3
 8007936:	3740      	adds	r7, #64	@ 0x40
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b08e      	sub	sp, #56	@ 0x38
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800794a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800794c:	2b00      	cmp	r3, #0
 800794e:	d10b      	bne.n	8007968 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007954:	f383 8811 	msr	BASEPRI, r3
 8007958:	f3bf 8f6f 	isb	sy
 800795c:	f3bf 8f4f 	dsb	sy
 8007960:	623b      	str	r3, [r7, #32]
}
 8007962:	bf00      	nop
 8007964:	bf00      	nop
 8007966:	e7fd      	b.n	8007964 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800796a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800796c:	2b00      	cmp	r3, #0
 800796e:	d00b      	beq.n	8007988 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007974:	f383 8811 	msr	BASEPRI, r3
 8007978:	f3bf 8f6f 	isb	sy
 800797c:	f3bf 8f4f 	dsb	sy
 8007980:	61fb      	str	r3, [r7, #28]
}
 8007982:	bf00      	nop
 8007984:	bf00      	nop
 8007986:	e7fd      	b.n	8007984 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d103      	bne.n	8007998 <xQueueGiveFromISR+0x5c>
 8007990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007992:	689b      	ldr	r3, [r3, #8]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d101      	bne.n	800799c <xQueueGiveFromISR+0x60>
 8007998:	2301      	movs	r3, #1
 800799a:	e000      	b.n	800799e <xQueueGiveFromISR+0x62>
 800799c:	2300      	movs	r3, #0
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10b      	bne.n	80079ba <xQueueGiveFromISR+0x7e>
	__asm volatile
 80079a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a6:	f383 8811 	msr	BASEPRI, r3
 80079aa:	f3bf 8f6f 	isb	sy
 80079ae:	f3bf 8f4f 	dsb	sy
 80079b2:	61bb      	str	r3, [r7, #24]
}
 80079b4:	bf00      	nop
 80079b6:	bf00      	nop
 80079b8:	e7fd      	b.n	80079b6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80079ba:	f001 ff95 	bl	80098e8 <vPortValidateInterruptPriority>
	__asm volatile
 80079be:	f3ef 8211 	mrs	r2, BASEPRI
 80079c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079c6:	f383 8811 	msr	BASEPRI, r3
 80079ca:	f3bf 8f6f 	isb	sy
 80079ce:	f3bf 8f4f 	dsb	sy
 80079d2:	617a      	str	r2, [r7, #20]
 80079d4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80079d6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80079d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079de:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80079e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d22b      	bcs.n	8007a42 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80079ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80079f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f6:	1c5a      	adds	r2, r3, #1
 80079f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80079fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007a00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a04:	d112      	bne.n	8007a2c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d016      	beq.n	8007a3c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a10:	3324      	adds	r3, #36	@ 0x24
 8007a12:	4618      	mov	r0, r3
 8007a14:	f000 ff52 	bl	80088bc <xTaskRemoveFromEventList>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00e      	beq.n	8007a3c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d00b      	beq.n	8007a3c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	2201      	movs	r2, #1
 8007a28:	601a      	str	r2, [r3, #0]
 8007a2a:	e007      	b.n	8007a3c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007a2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a30:	3301      	adds	r3, #1
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	b25a      	sxtb	r2, r3
 8007a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a40:	e001      	b.n	8007a46 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007a42:	2300      	movs	r3, #0
 8007a44:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a48:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f383 8811 	msr	BASEPRI, r3
}
 8007a50:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3738      	adds	r7, #56	@ 0x38
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b08c      	sub	sp, #48	@ 0x30
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d10b      	bne.n	8007a8e <xQueueReceive+0x32>
	__asm volatile
 8007a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a7a:	f383 8811 	msr	BASEPRI, r3
 8007a7e:	f3bf 8f6f 	isb	sy
 8007a82:	f3bf 8f4f 	dsb	sy
 8007a86:	623b      	str	r3, [r7, #32]
}
 8007a88:	bf00      	nop
 8007a8a:	bf00      	nop
 8007a8c:	e7fd      	b.n	8007a8a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d103      	bne.n	8007a9c <xQueueReceive+0x40>
 8007a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d101      	bne.n	8007aa0 <xQueueReceive+0x44>
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	e000      	b.n	8007aa2 <xQueueReceive+0x46>
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d10b      	bne.n	8007abe <xQueueReceive+0x62>
	__asm volatile
 8007aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aaa:	f383 8811 	msr	BASEPRI, r3
 8007aae:	f3bf 8f6f 	isb	sy
 8007ab2:	f3bf 8f4f 	dsb	sy
 8007ab6:	61fb      	str	r3, [r7, #28]
}
 8007ab8:	bf00      	nop
 8007aba:	bf00      	nop
 8007abc:	e7fd      	b.n	8007aba <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007abe:	f001 f8c3 	bl	8008c48 <xTaskGetSchedulerState>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d102      	bne.n	8007ace <xQueueReceive+0x72>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d101      	bne.n	8007ad2 <xQueueReceive+0x76>
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e000      	b.n	8007ad4 <xQueueReceive+0x78>
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d10b      	bne.n	8007af0 <xQueueReceive+0x94>
	__asm volatile
 8007ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007adc:	f383 8811 	msr	BASEPRI, r3
 8007ae0:	f3bf 8f6f 	isb	sy
 8007ae4:	f3bf 8f4f 	dsb	sy
 8007ae8:	61bb      	str	r3, [r7, #24]
}
 8007aea:	bf00      	nop
 8007aec:	bf00      	nop
 8007aee:	e7fd      	b.n	8007aec <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007af0:	f001 fe1a 	bl	8009728 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007af8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d01f      	beq.n	8007b40 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007b00:	68b9      	ldr	r1, [r7, #8]
 8007b02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b04:	f000 f91a 	bl	8007d3c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b0a:	1e5a      	subs	r2, r3, #1
 8007b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b0e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b12:	691b      	ldr	r3, [r3, #16]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00f      	beq.n	8007b38 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1a:	3310      	adds	r3, #16
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f000 fecd 	bl	80088bc <xTaskRemoveFromEventList>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d007      	beq.n	8007b38 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007b28:	4b3c      	ldr	r3, [pc, #240]	@ (8007c1c <xQueueReceive+0x1c0>)
 8007b2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b2e:	601a      	str	r2, [r3, #0]
 8007b30:	f3bf 8f4f 	dsb	sy
 8007b34:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007b38:	f001 fe28 	bl	800978c <vPortExitCritical>
				return pdPASS;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e069      	b.n	8007c14 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d103      	bne.n	8007b4e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b46:	f001 fe21 	bl	800978c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	e062      	b.n	8007c14 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d106      	bne.n	8007b62 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b54:	f107 0310 	add.w	r3, r7, #16
 8007b58:	4618      	mov	r0, r3
 8007b5a:	f000 ff13 	bl	8008984 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b62:	f001 fe13 	bl	800978c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b66:	f000 fc7b 	bl	8008460 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b6a:	f001 fddd 	bl	8009728 <vPortEnterCritical>
 8007b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b74:	b25b      	sxtb	r3, r3
 8007b76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b7a:	d103      	bne.n	8007b84 <xQueueReceive+0x128>
 8007b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b8a:	b25b      	sxtb	r3, r3
 8007b8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b90:	d103      	bne.n	8007b9a <xQueueReceive+0x13e>
 8007b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b94:	2200      	movs	r2, #0
 8007b96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b9a:	f001 fdf7 	bl	800978c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b9e:	1d3a      	adds	r2, r7, #4
 8007ba0:	f107 0310 	add.w	r3, r7, #16
 8007ba4:	4611      	mov	r1, r2
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f000 ff02 	bl	80089b0 <xTaskCheckForTimeOut>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d123      	bne.n	8007bfa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007bb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bb4:	f000 f93a 	bl	8007e2c <prvIsQueueEmpty>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d017      	beq.n	8007bee <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bc0:	3324      	adds	r3, #36	@ 0x24
 8007bc2:	687a      	ldr	r2, [r7, #4]
 8007bc4:	4611      	mov	r1, r2
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f000 fe26 	bl	8008818 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007bcc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bce:	f000 f8db 	bl	8007d88 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007bd2:	f000 fc53 	bl	800847c <xTaskResumeAll>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d189      	bne.n	8007af0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8007c1c <xQueueReceive+0x1c0>)
 8007bde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007be2:	601a      	str	r2, [r3, #0]
 8007be4:	f3bf 8f4f 	dsb	sy
 8007be8:	f3bf 8f6f 	isb	sy
 8007bec:	e780      	b.n	8007af0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007bee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bf0:	f000 f8ca 	bl	8007d88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007bf4:	f000 fc42 	bl	800847c <xTaskResumeAll>
 8007bf8:	e77a      	b.n	8007af0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007bfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bfc:	f000 f8c4 	bl	8007d88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007c00:	f000 fc3c 	bl	800847c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007c04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c06:	f000 f911 	bl	8007e2c <prvIsQueueEmpty>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	f43f af6f 	beq.w	8007af0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007c12:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3730      	adds	r7, #48	@ 0x30
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}
 8007c1c:	e000ed04 	.word	0xe000ed04

08007c20 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b084      	sub	sp, #16
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d10b      	bne.n	8007c4a <vQueueDelete+0x2a>
	__asm volatile
 8007c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c36:	f383 8811 	msr	BASEPRI, r3
 8007c3a:	f3bf 8f6f 	isb	sy
 8007c3e:	f3bf 8f4f 	dsb	sy
 8007c42:	60bb      	str	r3, [r7, #8]
}
 8007c44:	bf00      	nop
 8007c46:	bf00      	nop
 8007c48:	e7fd      	b.n	8007c46 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007c4a:	68f8      	ldr	r0, [r7, #12]
 8007c4c:	f000 f946 	bl	8007edc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d102      	bne.n	8007c60 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8007c5a:	68f8      	ldr	r0, [r7, #12]
 8007c5c:	f001 ff54 	bl	8009b08 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007c60:	bf00      	nop
 8007c62:	3710      	adds	r7, #16
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}

08007c68 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b086      	sub	sp, #24
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007c74:	2300      	movs	r3, #0
 8007c76:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c7c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d10d      	bne.n	8007ca2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d14d      	bne.n	8007d2a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	689b      	ldr	r3, [r3, #8]
 8007c92:	4618      	mov	r0, r3
 8007c94:	f000 fff6 	bl	8008c84 <xTaskPriorityDisinherit>
 8007c98:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	609a      	str	r2, [r3, #8]
 8007ca0:	e043      	b.n	8007d2a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d119      	bne.n	8007cdc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	6858      	ldr	r0, [r3, #4]
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	68b9      	ldr	r1, [r7, #8]
 8007cb4:	f002 f8d4 	bl	8009e60 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	685a      	ldr	r2, [r3, #4]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cc0:	441a      	add	r2, r3
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	685a      	ldr	r2, [r3, #4]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d32b      	bcc.n	8007d2a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681a      	ldr	r2, [r3, #0]
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	605a      	str	r2, [r3, #4]
 8007cda:	e026      	b.n	8007d2a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	68d8      	ldr	r0, [r3, #12]
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ce4:	461a      	mov	r2, r3
 8007ce6:	68b9      	ldr	r1, [r7, #8]
 8007ce8:	f002 f8ba 	bl	8009e60 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	68da      	ldr	r2, [r3, #12]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf4:	425b      	negs	r3, r3
 8007cf6:	441a      	add	r2, r3
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	68da      	ldr	r2, [r3, #12]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d207      	bcs.n	8007d18 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	689a      	ldr	r2, [r3, #8]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d10:	425b      	negs	r3, r3
 8007d12:	441a      	add	r2, r3
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2b02      	cmp	r3, #2
 8007d1c:	d105      	bne.n	8007d2a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d1e:	693b      	ldr	r3, [r7, #16]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d002      	beq.n	8007d2a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	3b01      	subs	r3, #1
 8007d28:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	1c5a      	adds	r2, r3, #1
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007d32:	697b      	ldr	r3, [r7, #20]
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3718      	adds	r7, #24
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b082      	sub	sp, #8
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d018      	beq.n	8007d80 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68da      	ldr	r2, [r3, #12]
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d56:	441a      	add	r2, r3
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	68da      	ldr	r2, [r3, #12]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	429a      	cmp	r2, r3
 8007d66:	d303      	bcc.n	8007d70 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	68d9      	ldr	r1, [r3, #12]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d78:	461a      	mov	r2, r3
 8007d7a:	6838      	ldr	r0, [r7, #0]
 8007d7c:	f002 f870 	bl	8009e60 <memcpy>
	}
}
 8007d80:	bf00      	nop
 8007d82:	3708      	adds	r7, #8
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b084      	sub	sp, #16
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007d90:	f001 fcca 	bl	8009728 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d9a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d9c:	e011      	b.n	8007dc2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d012      	beq.n	8007dcc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	3324      	adds	r3, #36	@ 0x24
 8007daa:	4618      	mov	r0, r3
 8007dac:	f000 fd86 	bl	80088bc <xTaskRemoveFromEventList>
 8007db0:	4603      	mov	r3, r0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d001      	beq.n	8007dba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007db6:	f000 fe5f 	bl	8008a78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007dba:	7bfb      	ldrb	r3, [r7, #15]
 8007dbc:	3b01      	subs	r3, #1
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	dce9      	bgt.n	8007d9e <prvUnlockQueue+0x16>
 8007dca:	e000      	b.n	8007dce <prvUnlockQueue+0x46>
					break;
 8007dcc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	22ff      	movs	r2, #255	@ 0xff
 8007dd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007dd6:	f001 fcd9 	bl	800978c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007dda:	f001 fca5 	bl	8009728 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007de4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007de6:	e011      	b.n	8007e0c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	691b      	ldr	r3, [r3, #16]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d012      	beq.n	8007e16 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	3310      	adds	r3, #16
 8007df4:	4618      	mov	r0, r3
 8007df6:	f000 fd61 	bl	80088bc <xTaskRemoveFromEventList>
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d001      	beq.n	8007e04 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007e00:	f000 fe3a 	bl	8008a78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007e04:	7bbb      	ldrb	r3, [r7, #14]
 8007e06:	3b01      	subs	r3, #1
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	dce9      	bgt.n	8007de8 <prvUnlockQueue+0x60>
 8007e14:	e000      	b.n	8007e18 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007e16:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	22ff      	movs	r2, #255	@ 0xff
 8007e1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007e20:	f001 fcb4 	bl	800978c <vPortExitCritical>
}
 8007e24:	bf00      	nop
 8007e26:	3710      	adds	r7, #16
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b084      	sub	sp, #16
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e34:	f001 fc78 	bl	8009728 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d102      	bne.n	8007e46 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007e40:	2301      	movs	r3, #1
 8007e42:	60fb      	str	r3, [r7, #12]
 8007e44:	e001      	b.n	8007e4a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007e46:	2300      	movs	r3, #0
 8007e48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e4a:	f001 fc9f 	bl	800978c <vPortExitCritical>

	return xReturn;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3710      	adds	r7, #16
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}

08007e58 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e60:	f001 fc62 	bl	8009728 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d102      	bne.n	8007e76 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007e70:	2301      	movs	r3, #1
 8007e72:	60fb      	str	r3, [r7, #12]
 8007e74:	e001      	b.n	8007e7a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007e76:	2300      	movs	r3, #0
 8007e78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e7a:	f001 fc87 	bl	800978c <vPortExitCritical>

	return xReturn;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3710      	adds	r7, #16
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e92:	2300      	movs	r3, #0
 8007e94:	60fb      	str	r3, [r7, #12]
 8007e96:	e014      	b.n	8007ec2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007e98:	4a0f      	ldr	r2, [pc, #60]	@ (8007ed8 <vQueueAddToRegistry+0x50>)
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d10b      	bne.n	8007ebc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007ea4:	490c      	ldr	r1, [pc, #48]	@ (8007ed8 <vQueueAddToRegistry+0x50>)
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	683a      	ldr	r2, [r7, #0]
 8007eaa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007eae:	4a0a      	ldr	r2, [pc, #40]	@ (8007ed8 <vQueueAddToRegistry+0x50>)
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	00db      	lsls	r3, r3, #3
 8007eb4:	4413      	add	r3, r2
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007eba:	e006      	b.n	8007eca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	3301      	adds	r3, #1
 8007ec0:	60fb      	str	r3, [r7, #12]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2b07      	cmp	r3, #7
 8007ec6:	d9e7      	bls.n	8007e98 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007ec8:	bf00      	nop
 8007eca:	bf00      	nop
 8007ecc:	3714      	adds	r7, #20
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr
 8007ed6:	bf00      	nop
 8007ed8:	20000e20 	.word	0x20000e20

08007edc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007edc:	b480      	push	{r7}
 8007ede:	b085      	sub	sp, #20
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	60fb      	str	r3, [r7, #12]
 8007ee8:	e016      	b.n	8007f18 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007eea:	4a10      	ldr	r2, [pc, #64]	@ (8007f2c <vQueueUnregisterQueue+0x50>)
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	00db      	lsls	r3, r3, #3
 8007ef0:	4413      	add	r3, r2
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	687a      	ldr	r2, [r7, #4]
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d10b      	bne.n	8007f12 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007efa:	4a0c      	ldr	r2, [pc, #48]	@ (8007f2c <vQueueUnregisterQueue+0x50>)
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2100      	movs	r1, #0
 8007f00:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007f04:	4a09      	ldr	r2, [pc, #36]	@ (8007f2c <vQueueUnregisterQueue+0x50>)
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	00db      	lsls	r3, r3, #3
 8007f0a:	4413      	add	r3, r2
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	605a      	str	r2, [r3, #4]
				break;
 8007f10:	e006      	b.n	8007f20 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	3301      	adds	r3, #1
 8007f16:	60fb      	str	r3, [r7, #12]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2b07      	cmp	r3, #7
 8007f1c:	d9e5      	bls.n	8007eea <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007f1e:	bf00      	nop
 8007f20:	bf00      	nop
 8007f22:	3714      	adds	r7, #20
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr
 8007f2c:	20000e20 	.word	0x20000e20

08007f30 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b086      	sub	sp, #24
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007f40:	f001 fbf2 	bl	8009728 <vPortEnterCritical>
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f4a:	b25b      	sxtb	r3, r3
 8007f4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f50:	d103      	bne.n	8007f5a <vQueueWaitForMessageRestricted+0x2a>
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	2200      	movs	r2, #0
 8007f56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f60:	b25b      	sxtb	r3, r3
 8007f62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f66:	d103      	bne.n	8007f70 <vQueueWaitForMessageRestricted+0x40>
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f70:	f001 fc0c 	bl	800978c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d106      	bne.n	8007f8a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	3324      	adds	r3, #36	@ 0x24
 8007f80:	687a      	ldr	r2, [r7, #4]
 8007f82:	68b9      	ldr	r1, [r7, #8]
 8007f84:	4618      	mov	r0, r3
 8007f86:	f000 fc6d 	bl	8008864 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007f8a:	6978      	ldr	r0, [r7, #20]
 8007f8c:	f7ff fefc 	bl	8007d88 <prvUnlockQueue>
	}
 8007f90:	bf00      	nop
 8007f92:	3718      	adds	r7, #24
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b08e      	sub	sp, #56	@ 0x38
 8007f9c:	af04      	add	r7, sp, #16
 8007f9e:	60f8      	str	r0, [r7, #12]
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	607a      	str	r2, [r7, #4]
 8007fa4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007fa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d10b      	bne.n	8007fc4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb0:	f383 8811 	msr	BASEPRI, r3
 8007fb4:	f3bf 8f6f 	isb	sy
 8007fb8:	f3bf 8f4f 	dsb	sy
 8007fbc:	623b      	str	r3, [r7, #32]
}
 8007fbe:	bf00      	nop
 8007fc0:	bf00      	nop
 8007fc2:	e7fd      	b.n	8007fc0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d10b      	bne.n	8007fe2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fce:	f383 8811 	msr	BASEPRI, r3
 8007fd2:	f3bf 8f6f 	isb	sy
 8007fd6:	f3bf 8f4f 	dsb	sy
 8007fda:	61fb      	str	r3, [r7, #28]
}
 8007fdc:	bf00      	nop
 8007fde:	bf00      	nop
 8007fe0:	e7fd      	b.n	8007fde <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007fe2:	23a8      	movs	r3, #168	@ 0xa8
 8007fe4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	2ba8      	cmp	r3, #168	@ 0xa8
 8007fea:	d00b      	beq.n	8008004 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ff0:	f383 8811 	msr	BASEPRI, r3
 8007ff4:	f3bf 8f6f 	isb	sy
 8007ff8:	f3bf 8f4f 	dsb	sy
 8007ffc:	61bb      	str	r3, [r7, #24]
}
 8007ffe:	bf00      	nop
 8008000:	bf00      	nop
 8008002:	e7fd      	b.n	8008000 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008004:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008008:	2b00      	cmp	r3, #0
 800800a:	d01e      	beq.n	800804a <xTaskCreateStatic+0xb2>
 800800c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800800e:	2b00      	cmp	r3, #0
 8008010:	d01b      	beq.n	800804a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008014:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008018:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800801a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800801c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800801e:	2202      	movs	r2, #2
 8008020:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008024:	2300      	movs	r3, #0
 8008026:	9303      	str	r3, [sp, #12]
 8008028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800802a:	9302      	str	r3, [sp, #8]
 800802c:	f107 0314 	add.w	r3, r7, #20
 8008030:	9301      	str	r3, [sp, #4]
 8008032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008034:	9300      	str	r3, [sp, #0]
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	68b9      	ldr	r1, [r7, #8]
 800803c:	68f8      	ldr	r0, [r7, #12]
 800803e:	f000 f851 	bl	80080e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008042:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008044:	f000 f8f6 	bl	8008234 <prvAddNewTaskToReadyList>
 8008048:	e001      	b.n	800804e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800804a:	2300      	movs	r3, #0
 800804c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800804e:	697b      	ldr	r3, [r7, #20]
	}
 8008050:	4618      	mov	r0, r3
 8008052:	3728      	adds	r7, #40	@ 0x28
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}

08008058 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008058:	b580      	push	{r7, lr}
 800805a:	b08c      	sub	sp, #48	@ 0x30
 800805c:	af04      	add	r7, sp, #16
 800805e:	60f8      	str	r0, [r7, #12]
 8008060:	60b9      	str	r1, [r7, #8]
 8008062:	603b      	str	r3, [r7, #0]
 8008064:	4613      	mov	r3, r2
 8008066:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008068:	88fb      	ldrh	r3, [r7, #6]
 800806a:	009b      	lsls	r3, r3, #2
 800806c:	4618      	mov	r0, r3
 800806e:	f001 fc7d 	bl	800996c <pvPortMalloc>
 8008072:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00e      	beq.n	8008098 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800807a:	20a8      	movs	r0, #168	@ 0xa8
 800807c:	f001 fc76 	bl	800996c <pvPortMalloc>
 8008080:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008082:	69fb      	ldr	r3, [r7, #28]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d003      	beq.n	8008090 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008088:	69fb      	ldr	r3, [r7, #28]
 800808a:	697a      	ldr	r2, [r7, #20]
 800808c:	631a      	str	r2, [r3, #48]	@ 0x30
 800808e:	e005      	b.n	800809c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008090:	6978      	ldr	r0, [r7, #20]
 8008092:	f001 fd39 	bl	8009b08 <vPortFree>
 8008096:	e001      	b.n	800809c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008098:	2300      	movs	r3, #0
 800809a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d017      	beq.n	80080d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80080a2:	69fb      	ldr	r3, [r7, #28]
 80080a4:	2200      	movs	r2, #0
 80080a6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80080aa:	88fa      	ldrh	r2, [r7, #6]
 80080ac:	2300      	movs	r3, #0
 80080ae:	9303      	str	r3, [sp, #12]
 80080b0:	69fb      	ldr	r3, [r7, #28]
 80080b2:	9302      	str	r3, [sp, #8]
 80080b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080b6:	9301      	str	r3, [sp, #4]
 80080b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ba:	9300      	str	r3, [sp, #0]
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	68b9      	ldr	r1, [r7, #8]
 80080c0:	68f8      	ldr	r0, [r7, #12]
 80080c2:	f000 f80f 	bl	80080e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80080c6:	69f8      	ldr	r0, [r7, #28]
 80080c8:	f000 f8b4 	bl	8008234 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80080cc:	2301      	movs	r3, #1
 80080ce:	61bb      	str	r3, [r7, #24]
 80080d0:	e002      	b.n	80080d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80080d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80080d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80080d8:	69bb      	ldr	r3, [r7, #24]
	}
 80080da:	4618      	mov	r0, r3
 80080dc:	3720      	adds	r7, #32
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
	...

080080e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b088      	sub	sp, #32
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	607a      	str	r2, [r7, #4]
 80080f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80080f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	461a      	mov	r2, r3
 80080fc:	21a5      	movs	r1, #165	@ 0xa5
 80080fe:	f001 fe23 	bl	8009d48 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008104:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800810c:	3b01      	subs	r3, #1
 800810e:	009b      	lsls	r3, r3, #2
 8008110:	4413      	add	r3, r2
 8008112:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008114:	69bb      	ldr	r3, [r7, #24]
 8008116:	f023 0307 	bic.w	r3, r3, #7
 800811a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800811c:	69bb      	ldr	r3, [r7, #24]
 800811e:	f003 0307 	and.w	r3, r3, #7
 8008122:	2b00      	cmp	r3, #0
 8008124:	d00b      	beq.n	800813e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812a:	f383 8811 	msr	BASEPRI, r3
 800812e:	f3bf 8f6f 	isb	sy
 8008132:	f3bf 8f4f 	dsb	sy
 8008136:	617b      	str	r3, [r7, #20]
}
 8008138:	bf00      	nop
 800813a:	bf00      	nop
 800813c:	e7fd      	b.n	800813a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d01f      	beq.n	8008184 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008144:	2300      	movs	r3, #0
 8008146:	61fb      	str	r3, [r7, #28]
 8008148:	e012      	b.n	8008170 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800814a:	68ba      	ldr	r2, [r7, #8]
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	4413      	add	r3, r2
 8008150:	7819      	ldrb	r1, [r3, #0]
 8008152:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008154:	69fb      	ldr	r3, [r7, #28]
 8008156:	4413      	add	r3, r2
 8008158:	3334      	adds	r3, #52	@ 0x34
 800815a:	460a      	mov	r2, r1
 800815c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800815e:	68ba      	ldr	r2, [r7, #8]
 8008160:	69fb      	ldr	r3, [r7, #28]
 8008162:	4413      	add	r3, r2
 8008164:	781b      	ldrb	r3, [r3, #0]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d006      	beq.n	8008178 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800816a:	69fb      	ldr	r3, [r7, #28]
 800816c:	3301      	adds	r3, #1
 800816e:	61fb      	str	r3, [r7, #28]
 8008170:	69fb      	ldr	r3, [r7, #28]
 8008172:	2b0f      	cmp	r3, #15
 8008174:	d9e9      	bls.n	800814a <prvInitialiseNewTask+0x66>
 8008176:	e000      	b.n	800817a <prvInitialiseNewTask+0x96>
			{
				break;
 8008178:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800817a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817c:	2200      	movs	r2, #0
 800817e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008182:	e003      	b.n	800818c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008186:	2200      	movs	r2, #0
 8008188:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800818c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800818e:	2b37      	cmp	r3, #55	@ 0x37
 8008190:	d901      	bls.n	8008196 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008192:	2337      	movs	r3, #55	@ 0x37
 8008194:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008198:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800819a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800819c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800819e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081a0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80081a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a4:	2200      	movs	r2, #0
 80081a6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80081a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081aa:	3304      	adds	r3, #4
 80081ac:	4618      	mov	r0, r3
 80081ae:	f7fe ffdd 	bl	800716c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80081b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b4:	3318      	adds	r3, #24
 80081b6:	4618      	mov	r0, r3
 80081b8:	f7fe ffd8 	bl	800716c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80081bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80081c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80081cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80081d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d4:	2200      	movs	r2, #0
 80081d6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80081da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081dc:	2200      	movs	r2, #0
 80081de:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80081e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e4:	3354      	adds	r3, #84	@ 0x54
 80081e6:	224c      	movs	r2, #76	@ 0x4c
 80081e8:	2100      	movs	r1, #0
 80081ea:	4618      	mov	r0, r3
 80081ec:	f001 fdac 	bl	8009d48 <memset>
 80081f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f2:	4a0d      	ldr	r2, [pc, #52]	@ (8008228 <prvInitialiseNewTask+0x144>)
 80081f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80081f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f8:	4a0c      	ldr	r2, [pc, #48]	@ (800822c <prvInitialiseNewTask+0x148>)
 80081fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80081fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fe:	4a0c      	ldr	r2, [pc, #48]	@ (8008230 <prvInitialiseNewTask+0x14c>)
 8008200:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008202:	683a      	ldr	r2, [r7, #0]
 8008204:	68f9      	ldr	r1, [r7, #12]
 8008206:	69b8      	ldr	r0, [r7, #24]
 8008208:	f001 f95a 	bl	80094c0 <pxPortInitialiseStack>
 800820c:	4602      	mov	r2, r0
 800820e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008210:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008214:	2b00      	cmp	r3, #0
 8008216:	d002      	beq.n	800821e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800821a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800821c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800821e:	bf00      	nop
 8008220:	3720      	adds	r7, #32
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
 8008226:	bf00      	nop
 8008228:	200050b4 	.word	0x200050b4
 800822c:	2000511c 	.word	0x2000511c
 8008230:	20005184 	.word	0x20005184

08008234 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b082      	sub	sp, #8
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800823c:	f001 fa74 	bl	8009728 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008240:	4b2d      	ldr	r3, [pc, #180]	@ (80082f8 <prvAddNewTaskToReadyList+0xc4>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	3301      	adds	r3, #1
 8008246:	4a2c      	ldr	r2, [pc, #176]	@ (80082f8 <prvAddNewTaskToReadyList+0xc4>)
 8008248:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800824a:	4b2c      	ldr	r3, [pc, #176]	@ (80082fc <prvAddNewTaskToReadyList+0xc8>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d109      	bne.n	8008266 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008252:	4a2a      	ldr	r2, [pc, #168]	@ (80082fc <prvAddNewTaskToReadyList+0xc8>)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008258:	4b27      	ldr	r3, [pc, #156]	@ (80082f8 <prvAddNewTaskToReadyList+0xc4>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2b01      	cmp	r3, #1
 800825e:	d110      	bne.n	8008282 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008260:	f000 fc2e 	bl	8008ac0 <prvInitialiseTaskLists>
 8008264:	e00d      	b.n	8008282 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008266:	4b26      	ldr	r3, [pc, #152]	@ (8008300 <prvAddNewTaskToReadyList+0xcc>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d109      	bne.n	8008282 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800826e:	4b23      	ldr	r3, [pc, #140]	@ (80082fc <prvAddNewTaskToReadyList+0xc8>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008278:	429a      	cmp	r2, r3
 800827a:	d802      	bhi.n	8008282 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800827c:	4a1f      	ldr	r2, [pc, #124]	@ (80082fc <prvAddNewTaskToReadyList+0xc8>)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008282:	4b20      	ldr	r3, [pc, #128]	@ (8008304 <prvAddNewTaskToReadyList+0xd0>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	3301      	adds	r3, #1
 8008288:	4a1e      	ldr	r2, [pc, #120]	@ (8008304 <prvAddNewTaskToReadyList+0xd0>)
 800828a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800828c:	4b1d      	ldr	r3, [pc, #116]	@ (8008304 <prvAddNewTaskToReadyList+0xd0>)
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008298:	4b1b      	ldr	r3, [pc, #108]	@ (8008308 <prvAddNewTaskToReadyList+0xd4>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	429a      	cmp	r2, r3
 800829e:	d903      	bls.n	80082a8 <prvAddNewTaskToReadyList+0x74>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a4:	4a18      	ldr	r2, [pc, #96]	@ (8008308 <prvAddNewTaskToReadyList+0xd4>)
 80082a6:	6013      	str	r3, [r2, #0]
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082ac:	4613      	mov	r3, r2
 80082ae:	009b      	lsls	r3, r3, #2
 80082b0:	4413      	add	r3, r2
 80082b2:	009b      	lsls	r3, r3, #2
 80082b4:	4a15      	ldr	r2, [pc, #84]	@ (800830c <prvAddNewTaskToReadyList+0xd8>)
 80082b6:	441a      	add	r2, r3
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	3304      	adds	r3, #4
 80082bc:	4619      	mov	r1, r3
 80082be:	4610      	mov	r0, r2
 80082c0:	f7fe ff61 	bl	8007186 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80082c4:	f001 fa62 	bl	800978c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80082c8:	4b0d      	ldr	r3, [pc, #52]	@ (8008300 <prvAddNewTaskToReadyList+0xcc>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00e      	beq.n	80082ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80082d0:	4b0a      	ldr	r3, [pc, #40]	@ (80082fc <prvAddNewTaskToReadyList+0xc8>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082da:	429a      	cmp	r2, r3
 80082dc:	d207      	bcs.n	80082ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80082de:	4b0c      	ldr	r3, [pc, #48]	@ (8008310 <prvAddNewTaskToReadyList+0xdc>)
 80082e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082e4:	601a      	str	r2, [r3, #0]
 80082e6:	f3bf 8f4f 	dsb	sy
 80082ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082ee:	bf00      	nop
 80082f0:	3708      	adds	r7, #8
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}
 80082f6:	bf00      	nop
 80082f8:	20001334 	.word	0x20001334
 80082fc:	20000e60 	.word	0x20000e60
 8008300:	20001340 	.word	0x20001340
 8008304:	20001350 	.word	0x20001350
 8008308:	2000133c 	.word	0x2000133c
 800830c:	20000e64 	.word	0x20000e64
 8008310:	e000ed04 	.word	0xe000ed04

08008314 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008314:	b580      	push	{r7, lr}
 8008316:	b084      	sub	sp, #16
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800831c:	2300      	movs	r3, #0
 800831e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d018      	beq.n	8008358 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008326:	4b14      	ldr	r3, [pc, #80]	@ (8008378 <vTaskDelay+0x64>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d00b      	beq.n	8008346 <vTaskDelay+0x32>
	__asm volatile
 800832e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008332:	f383 8811 	msr	BASEPRI, r3
 8008336:	f3bf 8f6f 	isb	sy
 800833a:	f3bf 8f4f 	dsb	sy
 800833e:	60bb      	str	r3, [r7, #8]
}
 8008340:	bf00      	nop
 8008342:	bf00      	nop
 8008344:	e7fd      	b.n	8008342 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008346:	f000 f88b 	bl	8008460 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800834a:	2100      	movs	r1, #0
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 fd09 	bl	8008d64 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008352:	f000 f893 	bl	800847c <xTaskResumeAll>
 8008356:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d107      	bne.n	800836e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800835e:	4b07      	ldr	r3, [pc, #28]	@ (800837c <vTaskDelay+0x68>)
 8008360:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008364:	601a      	str	r2, [r3, #0]
 8008366:	f3bf 8f4f 	dsb	sy
 800836a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800836e:	bf00      	nop
 8008370:	3710      	adds	r7, #16
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
 8008376:	bf00      	nop
 8008378:	2000135c 	.word	0x2000135c
 800837c:	e000ed04 	.word	0xe000ed04

08008380 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b08a      	sub	sp, #40	@ 0x28
 8008384:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008386:	2300      	movs	r3, #0
 8008388:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800838a:	2300      	movs	r3, #0
 800838c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800838e:	463a      	mov	r2, r7
 8008390:	1d39      	adds	r1, r7, #4
 8008392:	f107 0308 	add.w	r3, r7, #8
 8008396:	4618      	mov	r0, r3
 8008398:	f7fe fe94 	bl	80070c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800839c:	6839      	ldr	r1, [r7, #0]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	68ba      	ldr	r2, [r7, #8]
 80083a2:	9202      	str	r2, [sp, #8]
 80083a4:	9301      	str	r3, [sp, #4]
 80083a6:	2300      	movs	r3, #0
 80083a8:	9300      	str	r3, [sp, #0]
 80083aa:	2300      	movs	r3, #0
 80083ac:	460a      	mov	r2, r1
 80083ae:	4924      	ldr	r1, [pc, #144]	@ (8008440 <vTaskStartScheduler+0xc0>)
 80083b0:	4824      	ldr	r0, [pc, #144]	@ (8008444 <vTaskStartScheduler+0xc4>)
 80083b2:	f7ff fdf1 	bl	8007f98 <xTaskCreateStatic>
 80083b6:	4603      	mov	r3, r0
 80083b8:	4a23      	ldr	r2, [pc, #140]	@ (8008448 <vTaskStartScheduler+0xc8>)
 80083ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80083bc:	4b22      	ldr	r3, [pc, #136]	@ (8008448 <vTaskStartScheduler+0xc8>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d002      	beq.n	80083ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80083c4:	2301      	movs	r3, #1
 80083c6:	617b      	str	r3, [r7, #20]
 80083c8:	e001      	b.n	80083ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80083ca:	2300      	movs	r3, #0
 80083cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	2b01      	cmp	r3, #1
 80083d2:	d102      	bne.n	80083da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80083d4:	f000 fd1a 	bl	8008e0c <xTimerCreateTimerTask>
 80083d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d11b      	bne.n	8008418 <vTaskStartScheduler+0x98>
	__asm volatile
 80083e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e4:	f383 8811 	msr	BASEPRI, r3
 80083e8:	f3bf 8f6f 	isb	sy
 80083ec:	f3bf 8f4f 	dsb	sy
 80083f0:	613b      	str	r3, [r7, #16]
}
 80083f2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80083f4:	4b15      	ldr	r3, [pc, #84]	@ (800844c <vTaskStartScheduler+0xcc>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	3354      	adds	r3, #84	@ 0x54
 80083fa:	4a15      	ldr	r2, [pc, #84]	@ (8008450 <vTaskStartScheduler+0xd0>)
 80083fc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80083fe:	4b15      	ldr	r3, [pc, #84]	@ (8008454 <vTaskStartScheduler+0xd4>)
 8008400:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008404:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008406:	4b14      	ldr	r3, [pc, #80]	@ (8008458 <vTaskStartScheduler+0xd8>)
 8008408:	2201      	movs	r2, #1
 800840a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800840c:	4b13      	ldr	r3, [pc, #76]	@ (800845c <vTaskStartScheduler+0xdc>)
 800840e:	2200      	movs	r2, #0
 8008410:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008412:	f001 f8e5 	bl	80095e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008416:	e00f      	b.n	8008438 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800841e:	d10b      	bne.n	8008438 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008424:	f383 8811 	msr	BASEPRI, r3
 8008428:	f3bf 8f6f 	isb	sy
 800842c:	f3bf 8f4f 	dsb	sy
 8008430:	60fb      	str	r3, [r7, #12]
}
 8008432:	bf00      	nop
 8008434:	bf00      	nop
 8008436:	e7fd      	b.n	8008434 <vTaskStartScheduler+0xb4>
}
 8008438:	bf00      	nop
 800843a:	3718      	adds	r7, #24
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}
 8008440:	08009f4c 	.word	0x08009f4c
 8008444:	08008a91 	.word	0x08008a91
 8008448:	20001358 	.word	0x20001358
 800844c:	20000e60 	.word	0x20000e60
 8008450:	20000048 	.word	0x20000048
 8008454:	20001354 	.word	0x20001354
 8008458:	20001340 	.word	0x20001340
 800845c:	20001338 	.word	0x20001338

08008460 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008460:	b480      	push	{r7}
 8008462:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008464:	4b04      	ldr	r3, [pc, #16]	@ (8008478 <vTaskSuspendAll+0x18>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	3301      	adds	r3, #1
 800846a:	4a03      	ldr	r2, [pc, #12]	@ (8008478 <vTaskSuspendAll+0x18>)
 800846c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800846e:	bf00      	nop
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr
 8008478:	2000135c 	.word	0x2000135c

0800847c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008482:	2300      	movs	r3, #0
 8008484:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008486:	2300      	movs	r3, #0
 8008488:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800848a:	4b42      	ldr	r3, [pc, #264]	@ (8008594 <xTaskResumeAll+0x118>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d10b      	bne.n	80084aa <xTaskResumeAll+0x2e>
	__asm volatile
 8008492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008496:	f383 8811 	msr	BASEPRI, r3
 800849a:	f3bf 8f6f 	isb	sy
 800849e:	f3bf 8f4f 	dsb	sy
 80084a2:	603b      	str	r3, [r7, #0]
}
 80084a4:	bf00      	nop
 80084a6:	bf00      	nop
 80084a8:	e7fd      	b.n	80084a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80084aa:	f001 f93d 	bl	8009728 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80084ae:	4b39      	ldr	r3, [pc, #228]	@ (8008594 <xTaskResumeAll+0x118>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	3b01      	subs	r3, #1
 80084b4:	4a37      	ldr	r2, [pc, #220]	@ (8008594 <xTaskResumeAll+0x118>)
 80084b6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80084b8:	4b36      	ldr	r3, [pc, #216]	@ (8008594 <xTaskResumeAll+0x118>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d162      	bne.n	8008586 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80084c0:	4b35      	ldr	r3, [pc, #212]	@ (8008598 <xTaskResumeAll+0x11c>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d05e      	beq.n	8008586 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80084c8:	e02f      	b.n	800852a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084ca:	4b34      	ldr	r3, [pc, #208]	@ (800859c <xTaskResumeAll+0x120>)
 80084cc:	68db      	ldr	r3, [r3, #12]
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	3318      	adds	r3, #24
 80084d6:	4618      	mov	r0, r3
 80084d8:	f7fe feb2 	bl	8007240 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	3304      	adds	r3, #4
 80084e0:	4618      	mov	r0, r3
 80084e2:	f7fe fead 	bl	8007240 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ea:	4b2d      	ldr	r3, [pc, #180]	@ (80085a0 <xTaskResumeAll+0x124>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d903      	bls.n	80084fa <xTaskResumeAll+0x7e>
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f6:	4a2a      	ldr	r2, [pc, #168]	@ (80085a0 <xTaskResumeAll+0x124>)
 80084f8:	6013      	str	r3, [r2, #0]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084fe:	4613      	mov	r3, r2
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	4413      	add	r3, r2
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	4a27      	ldr	r2, [pc, #156]	@ (80085a4 <xTaskResumeAll+0x128>)
 8008508:	441a      	add	r2, r3
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	3304      	adds	r3, #4
 800850e:	4619      	mov	r1, r3
 8008510:	4610      	mov	r0, r2
 8008512:	f7fe fe38 	bl	8007186 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800851a:	4b23      	ldr	r3, [pc, #140]	@ (80085a8 <xTaskResumeAll+0x12c>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008520:	429a      	cmp	r2, r3
 8008522:	d302      	bcc.n	800852a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008524:	4b21      	ldr	r3, [pc, #132]	@ (80085ac <xTaskResumeAll+0x130>)
 8008526:	2201      	movs	r2, #1
 8008528:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800852a:	4b1c      	ldr	r3, [pc, #112]	@ (800859c <xTaskResumeAll+0x120>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d1cb      	bne.n	80084ca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d001      	beq.n	800853c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008538:	f000 fb66 	bl	8008c08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800853c:	4b1c      	ldr	r3, [pc, #112]	@ (80085b0 <xTaskResumeAll+0x134>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d010      	beq.n	800856a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008548:	f000 f846 	bl	80085d8 <xTaskIncrementTick>
 800854c:	4603      	mov	r3, r0
 800854e:	2b00      	cmp	r3, #0
 8008550:	d002      	beq.n	8008558 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008552:	4b16      	ldr	r3, [pc, #88]	@ (80085ac <xTaskResumeAll+0x130>)
 8008554:	2201      	movs	r2, #1
 8008556:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	3b01      	subs	r3, #1
 800855c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d1f1      	bne.n	8008548 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008564:	4b12      	ldr	r3, [pc, #72]	@ (80085b0 <xTaskResumeAll+0x134>)
 8008566:	2200      	movs	r2, #0
 8008568:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800856a:	4b10      	ldr	r3, [pc, #64]	@ (80085ac <xTaskResumeAll+0x130>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d009      	beq.n	8008586 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008572:	2301      	movs	r3, #1
 8008574:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008576:	4b0f      	ldr	r3, [pc, #60]	@ (80085b4 <xTaskResumeAll+0x138>)
 8008578:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800857c:	601a      	str	r2, [r3, #0]
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008586:	f001 f901 	bl	800978c <vPortExitCritical>

	return xAlreadyYielded;
 800858a:	68bb      	ldr	r3, [r7, #8]
}
 800858c:	4618      	mov	r0, r3
 800858e:	3710      	adds	r7, #16
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}
 8008594:	2000135c 	.word	0x2000135c
 8008598:	20001334 	.word	0x20001334
 800859c:	200012f4 	.word	0x200012f4
 80085a0:	2000133c 	.word	0x2000133c
 80085a4:	20000e64 	.word	0x20000e64
 80085a8:	20000e60 	.word	0x20000e60
 80085ac:	20001348 	.word	0x20001348
 80085b0:	20001344 	.word	0x20001344
 80085b4:	e000ed04 	.word	0xe000ed04

080085b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80085be:	4b05      	ldr	r3, [pc, #20]	@ (80085d4 <xTaskGetTickCount+0x1c>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80085c4:	687b      	ldr	r3, [r7, #4]
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	370c      	adds	r7, #12
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop
 80085d4:	20001338 	.word	0x20001338

080085d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b086      	sub	sp, #24
 80085dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80085de:	2300      	movs	r3, #0
 80085e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085e2:	4b4f      	ldr	r3, [pc, #316]	@ (8008720 <xTaskIncrementTick+0x148>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	f040 8090 	bne.w	800870c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80085ec:	4b4d      	ldr	r3, [pc, #308]	@ (8008724 <xTaskIncrementTick+0x14c>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	3301      	adds	r3, #1
 80085f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80085f4:	4a4b      	ldr	r2, [pc, #300]	@ (8008724 <xTaskIncrementTick+0x14c>)
 80085f6:	693b      	ldr	r3, [r7, #16]
 80085f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d121      	bne.n	8008644 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008600:	4b49      	ldr	r3, [pc, #292]	@ (8008728 <xTaskIncrementTick+0x150>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d00b      	beq.n	8008622 <xTaskIncrementTick+0x4a>
	__asm volatile
 800860a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800860e:	f383 8811 	msr	BASEPRI, r3
 8008612:	f3bf 8f6f 	isb	sy
 8008616:	f3bf 8f4f 	dsb	sy
 800861a:	603b      	str	r3, [r7, #0]
}
 800861c:	bf00      	nop
 800861e:	bf00      	nop
 8008620:	e7fd      	b.n	800861e <xTaskIncrementTick+0x46>
 8008622:	4b41      	ldr	r3, [pc, #260]	@ (8008728 <xTaskIncrementTick+0x150>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	60fb      	str	r3, [r7, #12]
 8008628:	4b40      	ldr	r3, [pc, #256]	@ (800872c <xTaskIncrementTick+0x154>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a3e      	ldr	r2, [pc, #248]	@ (8008728 <xTaskIncrementTick+0x150>)
 800862e:	6013      	str	r3, [r2, #0]
 8008630:	4a3e      	ldr	r2, [pc, #248]	@ (800872c <xTaskIncrementTick+0x154>)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6013      	str	r3, [r2, #0]
 8008636:	4b3e      	ldr	r3, [pc, #248]	@ (8008730 <xTaskIncrementTick+0x158>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	3301      	adds	r3, #1
 800863c:	4a3c      	ldr	r2, [pc, #240]	@ (8008730 <xTaskIncrementTick+0x158>)
 800863e:	6013      	str	r3, [r2, #0]
 8008640:	f000 fae2 	bl	8008c08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008644:	4b3b      	ldr	r3, [pc, #236]	@ (8008734 <xTaskIncrementTick+0x15c>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	693a      	ldr	r2, [r7, #16]
 800864a:	429a      	cmp	r2, r3
 800864c:	d349      	bcc.n	80086e2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800864e:	4b36      	ldr	r3, [pc, #216]	@ (8008728 <xTaskIncrementTick+0x150>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d104      	bne.n	8008662 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008658:	4b36      	ldr	r3, [pc, #216]	@ (8008734 <xTaskIncrementTick+0x15c>)
 800865a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800865e:	601a      	str	r2, [r3, #0]
					break;
 8008660:	e03f      	b.n	80086e2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008662:	4b31      	ldr	r3, [pc, #196]	@ (8008728 <xTaskIncrementTick+0x150>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	68db      	ldr	r3, [r3, #12]
 8008668:	68db      	ldr	r3, [r3, #12]
 800866a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008672:	693a      	ldr	r2, [r7, #16]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	429a      	cmp	r2, r3
 8008678:	d203      	bcs.n	8008682 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800867a:	4a2e      	ldr	r2, [pc, #184]	@ (8008734 <xTaskIncrementTick+0x15c>)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008680:	e02f      	b.n	80086e2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	3304      	adds	r3, #4
 8008686:	4618      	mov	r0, r3
 8008688:	f7fe fdda 	bl	8007240 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008690:	2b00      	cmp	r3, #0
 8008692:	d004      	beq.n	800869e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	3318      	adds	r3, #24
 8008698:	4618      	mov	r0, r3
 800869a:	f7fe fdd1 	bl	8007240 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086a2:	4b25      	ldr	r3, [pc, #148]	@ (8008738 <xTaskIncrementTick+0x160>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	429a      	cmp	r2, r3
 80086a8:	d903      	bls.n	80086b2 <xTaskIncrementTick+0xda>
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ae:	4a22      	ldr	r2, [pc, #136]	@ (8008738 <xTaskIncrementTick+0x160>)
 80086b0:	6013      	str	r3, [r2, #0]
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086b6:	4613      	mov	r3, r2
 80086b8:	009b      	lsls	r3, r3, #2
 80086ba:	4413      	add	r3, r2
 80086bc:	009b      	lsls	r3, r3, #2
 80086be:	4a1f      	ldr	r2, [pc, #124]	@ (800873c <xTaskIncrementTick+0x164>)
 80086c0:	441a      	add	r2, r3
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	3304      	adds	r3, #4
 80086c6:	4619      	mov	r1, r3
 80086c8:	4610      	mov	r0, r2
 80086ca:	f7fe fd5c 	bl	8007186 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086d2:	4b1b      	ldr	r3, [pc, #108]	@ (8008740 <xTaskIncrementTick+0x168>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d8:	429a      	cmp	r2, r3
 80086da:	d3b8      	bcc.n	800864e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80086dc:	2301      	movs	r3, #1
 80086de:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086e0:	e7b5      	b.n	800864e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80086e2:	4b17      	ldr	r3, [pc, #92]	@ (8008740 <xTaskIncrementTick+0x168>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086e8:	4914      	ldr	r1, [pc, #80]	@ (800873c <xTaskIncrementTick+0x164>)
 80086ea:	4613      	mov	r3, r2
 80086ec:	009b      	lsls	r3, r3, #2
 80086ee:	4413      	add	r3, r2
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	440b      	add	r3, r1
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	2b01      	cmp	r3, #1
 80086f8:	d901      	bls.n	80086fe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80086fa:	2301      	movs	r3, #1
 80086fc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80086fe:	4b11      	ldr	r3, [pc, #68]	@ (8008744 <xTaskIncrementTick+0x16c>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d007      	beq.n	8008716 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008706:	2301      	movs	r3, #1
 8008708:	617b      	str	r3, [r7, #20]
 800870a:	e004      	b.n	8008716 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800870c:	4b0e      	ldr	r3, [pc, #56]	@ (8008748 <xTaskIncrementTick+0x170>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	3301      	adds	r3, #1
 8008712:	4a0d      	ldr	r2, [pc, #52]	@ (8008748 <xTaskIncrementTick+0x170>)
 8008714:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008716:	697b      	ldr	r3, [r7, #20]
}
 8008718:	4618      	mov	r0, r3
 800871a:	3718      	adds	r7, #24
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	2000135c 	.word	0x2000135c
 8008724:	20001338 	.word	0x20001338
 8008728:	200012ec 	.word	0x200012ec
 800872c:	200012f0 	.word	0x200012f0
 8008730:	2000134c 	.word	0x2000134c
 8008734:	20001354 	.word	0x20001354
 8008738:	2000133c 	.word	0x2000133c
 800873c:	20000e64 	.word	0x20000e64
 8008740:	20000e60 	.word	0x20000e60
 8008744:	20001348 	.word	0x20001348
 8008748:	20001344 	.word	0x20001344

0800874c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800874c:	b480      	push	{r7}
 800874e:	b085      	sub	sp, #20
 8008750:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008752:	4b2b      	ldr	r3, [pc, #172]	@ (8008800 <vTaskSwitchContext+0xb4>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d003      	beq.n	8008762 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800875a:	4b2a      	ldr	r3, [pc, #168]	@ (8008804 <vTaskSwitchContext+0xb8>)
 800875c:	2201      	movs	r2, #1
 800875e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008760:	e047      	b.n	80087f2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008762:	4b28      	ldr	r3, [pc, #160]	@ (8008804 <vTaskSwitchContext+0xb8>)
 8008764:	2200      	movs	r2, #0
 8008766:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008768:	4b27      	ldr	r3, [pc, #156]	@ (8008808 <vTaskSwitchContext+0xbc>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	60fb      	str	r3, [r7, #12]
 800876e:	e011      	b.n	8008794 <vTaskSwitchContext+0x48>
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d10b      	bne.n	800878e <vTaskSwitchContext+0x42>
	__asm volatile
 8008776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800877a:	f383 8811 	msr	BASEPRI, r3
 800877e:	f3bf 8f6f 	isb	sy
 8008782:	f3bf 8f4f 	dsb	sy
 8008786:	607b      	str	r3, [r7, #4]
}
 8008788:	bf00      	nop
 800878a:	bf00      	nop
 800878c:	e7fd      	b.n	800878a <vTaskSwitchContext+0x3e>
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	3b01      	subs	r3, #1
 8008792:	60fb      	str	r3, [r7, #12]
 8008794:	491d      	ldr	r1, [pc, #116]	@ (800880c <vTaskSwitchContext+0xc0>)
 8008796:	68fa      	ldr	r2, [r7, #12]
 8008798:	4613      	mov	r3, r2
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	4413      	add	r3, r2
 800879e:	009b      	lsls	r3, r3, #2
 80087a0:	440b      	add	r3, r1
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d0e3      	beq.n	8008770 <vTaskSwitchContext+0x24>
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	4613      	mov	r3, r2
 80087ac:	009b      	lsls	r3, r3, #2
 80087ae:	4413      	add	r3, r2
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	4a16      	ldr	r2, [pc, #88]	@ (800880c <vTaskSwitchContext+0xc0>)
 80087b4:	4413      	add	r3, r2
 80087b6:	60bb      	str	r3, [r7, #8]
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	685a      	ldr	r2, [r3, #4]
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	605a      	str	r2, [r3, #4]
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	685a      	ldr	r2, [r3, #4]
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	3308      	adds	r3, #8
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d104      	bne.n	80087d8 <vTaskSwitchContext+0x8c>
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	685a      	ldr	r2, [r3, #4]
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	605a      	str	r2, [r3, #4]
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	68db      	ldr	r3, [r3, #12]
 80087de:	4a0c      	ldr	r2, [pc, #48]	@ (8008810 <vTaskSwitchContext+0xc4>)
 80087e0:	6013      	str	r3, [r2, #0]
 80087e2:	4a09      	ldr	r2, [pc, #36]	@ (8008808 <vTaskSwitchContext+0xbc>)
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80087e8:	4b09      	ldr	r3, [pc, #36]	@ (8008810 <vTaskSwitchContext+0xc4>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	3354      	adds	r3, #84	@ 0x54
 80087ee:	4a09      	ldr	r2, [pc, #36]	@ (8008814 <vTaskSwitchContext+0xc8>)
 80087f0:	6013      	str	r3, [r2, #0]
}
 80087f2:	bf00      	nop
 80087f4:	3714      	adds	r7, #20
 80087f6:	46bd      	mov	sp, r7
 80087f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fc:	4770      	bx	lr
 80087fe:	bf00      	nop
 8008800:	2000135c 	.word	0x2000135c
 8008804:	20001348 	.word	0x20001348
 8008808:	2000133c 	.word	0x2000133c
 800880c:	20000e64 	.word	0x20000e64
 8008810:	20000e60 	.word	0x20000e60
 8008814:	20000048 	.word	0x20000048

08008818 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b084      	sub	sp, #16
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
 8008820:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d10b      	bne.n	8008840 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882c:	f383 8811 	msr	BASEPRI, r3
 8008830:	f3bf 8f6f 	isb	sy
 8008834:	f3bf 8f4f 	dsb	sy
 8008838:	60fb      	str	r3, [r7, #12]
}
 800883a:	bf00      	nop
 800883c:	bf00      	nop
 800883e:	e7fd      	b.n	800883c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008840:	4b07      	ldr	r3, [pc, #28]	@ (8008860 <vTaskPlaceOnEventList+0x48>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	3318      	adds	r3, #24
 8008846:	4619      	mov	r1, r3
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f7fe fcc0 	bl	80071ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800884e:	2101      	movs	r1, #1
 8008850:	6838      	ldr	r0, [r7, #0]
 8008852:	f000 fa87 	bl	8008d64 <prvAddCurrentTaskToDelayedList>
}
 8008856:	bf00      	nop
 8008858:	3710      	adds	r7, #16
 800885a:	46bd      	mov	sp, r7
 800885c:	bd80      	pop	{r7, pc}
 800885e:	bf00      	nop
 8008860:	20000e60 	.word	0x20000e60

08008864 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008864:	b580      	push	{r7, lr}
 8008866:	b086      	sub	sp, #24
 8008868:	af00      	add	r7, sp, #0
 800886a:	60f8      	str	r0, [r7, #12]
 800886c:	60b9      	str	r1, [r7, #8]
 800886e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d10b      	bne.n	800888e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800887a:	f383 8811 	msr	BASEPRI, r3
 800887e:	f3bf 8f6f 	isb	sy
 8008882:	f3bf 8f4f 	dsb	sy
 8008886:	617b      	str	r3, [r7, #20]
}
 8008888:	bf00      	nop
 800888a:	bf00      	nop
 800888c:	e7fd      	b.n	800888a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800888e:	4b0a      	ldr	r3, [pc, #40]	@ (80088b8 <vTaskPlaceOnEventListRestricted+0x54>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	3318      	adds	r3, #24
 8008894:	4619      	mov	r1, r3
 8008896:	68f8      	ldr	r0, [r7, #12]
 8008898:	f7fe fc75 	bl	8007186 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d002      	beq.n	80088a8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80088a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80088a6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80088a8:	6879      	ldr	r1, [r7, #4]
 80088aa:	68b8      	ldr	r0, [r7, #8]
 80088ac:	f000 fa5a 	bl	8008d64 <prvAddCurrentTaskToDelayedList>
	}
 80088b0:	bf00      	nop
 80088b2:	3718      	adds	r7, #24
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}
 80088b8:	20000e60 	.word	0x20000e60

080088bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b086      	sub	sp, #24
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	68db      	ldr	r3, [r3, #12]
 80088ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d10b      	bne.n	80088ea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80088d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d6:	f383 8811 	msr	BASEPRI, r3
 80088da:	f3bf 8f6f 	isb	sy
 80088de:	f3bf 8f4f 	dsb	sy
 80088e2:	60fb      	str	r3, [r7, #12]
}
 80088e4:	bf00      	nop
 80088e6:	bf00      	nop
 80088e8:	e7fd      	b.n	80088e6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	3318      	adds	r3, #24
 80088ee:	4618      	mov	r0, r3
 80088f0:	f7fe fca6 	bl	8007240 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088f4:	4b1d      	ldr	r3, [pc, #116]	@ (800896c <xTaskRemoveFromEventList+0xb0>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d11d      	bne.n	8008938 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	3304      	adds	r3, #4
 8008900:	4618      	mov	r0, r3
 8008902:	f7fe fc9d 	bl	8007240 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800890a:	4b19      	ldr	r3, [pc, #100]	@ (8008970 <xTaskRemoveFromEventList+0xb4>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	429a      	cmp	r2, r3
 8008910:	d903      	bls.n	800891a <xTaskRemoveFromEventList+0x5e>
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008916:	4a16      	ldr	r2, [pc, #88]	@ (8008970 <xTaskRemoveFromEventList+0xb4>)
 8008918:	6013      	str	r3, [r2, #0]
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800891e:	4613      	mov	r3, r2
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	4413      	add	r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	4a13      	ldr	r2, [pc, #76]	@ (8008974 <xTaskRemoveFromEventList+0xb8>)
 8008928:	441a      	add	r2, r3
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	3304      	adds	r3, #4
 800892e:	4619      	mov	r1, r3
 8008930:	4610      	mov	r0, r2
 8008932:	f7fe fc28 	bl	8007186 <vListInsertEnd>
 8008936:	e005      	b.n	8008944 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	3318      	adds	r3, #24
 800893c:	4619      	mov	r1, r3
 800893e:	480e      	ldr	r0, [pc, #56]	@ (8008978 <xTaskRemoveFromEventList+0xbc>)
 8008940:	f7fe fc21 	bl	8007186 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008944:	693b      	ldr	r3, [r7, #16]
 8008946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008948:	4b0c      	ldr	r3, [pc, #48]	@ (800897c <xTaskRemoveFromEventList+0xc0>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800894e:	429a      	cmp	r2, r3
 8008950:	d905      	bls.n	800895e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008952:	2301      	movs	r3, #1
 8008954:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008956:	4b0a      	ldr	r3, [pc, #40]	@ (8008980 <xTaskRemoveFromEventList+0xc4>)
 8008958:	2201      	movs	r2, #1
 800895a:	601a      	str	r2, [r3, #0]
 800895c:	e001      	b.n	8008962 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800895e:	2300      	movs	r3, #0
 8008960:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008962:	697b      	ldr	r3, [r7, #20]
}
 8008964:	4618      	mov	r0, r3
 8008966:	3718      	adds	r7, #24
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}
 800896c:	2000135c 	.word	0x2000135c
 8008970:	2000133c 	.word	0x2000133c
 8008974:	20000e64 	.word	0x20000e64
 8008978:	200012f4 	.word	0x200012f4
 800897c:	20000e60 	.word	0x20000e60
 8008980:	20001348 	.word	0x20001348

08008984 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008984:	b480      	push	{r7}
 8008986:	b083      	sub	sp, #12
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800898c:	4b06      	ldr	r3, [pc, #24]	@ (80089a8 <vTaskInternalSetTimeOutState+0x24>)
 800898e:	681a      	ldr	r2, [r3, #0]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008994:	4b05      	ldr	r3, [pc, #20]	@ (80089ac <vTaskInternalSetTimeOutState+0x28>)
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	605a      	str	r2, [r3, #4]
}
 800899c:	bf00      	nop
 800899e:	370c      	adds	r7, #12
 80089a0:	46bd      	mov	sp, r7
 80089a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a6:	4770      	bx	lr
 80089a8:	2000134c 	.word	0x2000134c
 80089ac:	20001338 	.word	0x20001338

080089b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b088      	sub	sp, #32
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d10b      	bne.n	80089d8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80089c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c4:	f383 8811 	msr	BASEPRI, r3
 80089c8:	f3bf 8f6f 	isb	sy
 80089cc:	f3bf 8f4f 	dsb	sy
 80089d0:	613b      	str	r3, [r7, #16]
}
 80089d2:	bf00      	nop
 80089d4:	bf00      	nop
 80089d6:	e7fd      	b.n	80089d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d10b      	bne.n	80089f6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80089de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089e2:	f383 8811 	msr	BASEPRI, r3
 80089e6:	f3bf 8f6f 	isb	sy
 80089ea:	f3bf 8f4f 	dsb	sy
 80089ee:	60fb      	str	r3, [r7, #12]
}
 80089f0:	bf00      	nop
 80089f2:	bf00      	nop
 80089f4:	e7fd      	b.n	80089f2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80089f6:	f000 fe97 	bl	8009728 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80089fa:	4b1d      	ldr	r3, [pc, #116]	@ (8008a70 <xTaskCheckForTimeOut+0xc0>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	69ba      	ldr	r2, [r7, #24]
 8008a06:	1ad3      	subs	r3, r2, r3
 8008a08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a12:	d102      	bne.n	8008a1a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008a14:	2300      	movs	r3, #0
 8008a16:	61fb      	str	r3, [r7, #28]
 8008a18:	e023      	b.n	8008a62 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681a      	ldr	r2, [r3, #0]
 8008a1e:	4b15      	ldr	r3, [pc, #84]	@ (8008a74 <xTaskCheckForTimeOut+0xc4>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d007      	beq.n	8008a36 <xTaskCheckForTimeOut+0x86>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	69ba      	ldr	r2, [r7, #24]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d302      	bcc.n	8008a36 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008a30:	2301      	movs	r3, #1
 8008a32:	61fb      	str	r3, [r7, #28]
 8008a34:	e015      	b.n	8008a62 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	697a      	ldr	r2, [r7, #20]
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d20b      	bcs.n	8008a58 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	1ad2      	subs	r2, r2, r3
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f7ff ff99 	bl	8008984 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008a52:	2300      	movs	r3, #0
 8008a54:	61fb      	str	r3, [r7, #28]
 8008a56:	e004      	b.n	8008a62 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008a5e:	2301      	movs	r3, #1
 8008a60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008a62:	f000 fe93 	bl	800978c <vPortExitCritical>

	return xReturn;
 8008a66:	69fb      	ldr	r3, [r7, #28]
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3720      	adds	r7, #32
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}
 8008a70:	20001338 	.word	0x20001338
 8008a74:	2000134c 	.word	0x2000134c

08008a78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008a78:	b480      	push	{r7}
 8008a7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008a7c:	4b03      	ldr	r3, [pc, #12]	@ (8008a8c <vTaskMissedYield+0x14>)
 8008a7e:	2201      	movs	r2, #1
 8008a80:	601a      	str	r2, [r3, #0]
}
 8008a82:	bf00      	nop
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr
 8008a8c:	20001348 	.word	0x20001348

08008a90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b082      	sub	sp, #8
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008a98:	f000 f852 	bl	8008b40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008a9c:	4b06      	ldr	r3, [pc, #24]	@ (8008ab8 <prvIdleTask+0x28>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d9f9      	bls.n	8008a98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008aa4:	4b05      	ldr	r3, [pc, #20]	@ (8008abc <prvIdleTask+0x2c>)
 8008aa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aaa:	601a      	str	r2, [r3, #0]
 8008aac:	f3bf 8f4f 	dsb	sy
 8008ab0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008ab4:	e7f0      	b.n	8008a98 <prvIdleTask+0x8>
 8008ab6:	bf00      	nop
 8008ab8:	20000e64 	.word	0x20000e64
 8008abc:	e000ed04 	.word	0xe000ed04

08008ac0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b082      	sub	sp, #8
 8008ac4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	607b      	str	r3, [r7, #4]
 8008aca:	e00c      	b.n	8008ae6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	4613      	mov	r3, r2
 8008ad0:	009b      	lsls	r3, r3, #2
 8008ad2:	4413      	add	r3, r2
 8008ad4:	009b      	lsls	r3, r3, #2
 8008ad6:	4a12      	ldr	r2, [pc, #72]	@ (8008b20 <prvInitialiseTaskLists+0x60>)
 8008ad8:	4413      	add	r3, r2
 8008ada:	4618      	mov	r0, r3
 8008adc:	f7fe fb26 	bl	800712c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	607b      	str	r3, [r7, #4]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2b37      	cmp	r3, #55	@ 0x37
 8008aea:	d9ef      	bls.n	8008acc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008aec:	480d      	ldr	r0, [pc, #52]	@ (8008b24 <prvInitialiseTaskLists+0x64>)
 8008aee:	f7fe fb1d 	bl	800712c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008af2:	480d      	ldr	r0, [pc, #52]	@ (8008b28 <prvInitialiseTaskLists+0x68>)
 8008af4:	f7fe fb1a 	bl	800712c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008af8:	480c      	ldr	r0, [pc, #48]	@ (8008b2c <prvInitialiseTaskLists+0x6c>)
 8008afa:	f7fe fb17 	bl	800712c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008afe:	480c      	ldr	r0, [pc, #48]	@ (8008b30 <prvInitialiseTaskLists+0x70>)
 8008b00:	f7fe fb14 	bl	800712c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008b04:	480b      	ldr	r0, [pc, #44]	@ (8008b34 <prvInitialiseTaskLists+0x74>)
 8008b06:	f7fe fb11 	bl	800712c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8008b38 <prvInitialiseTaskLists+0x78>)
 8008b0c:	4a05      	ldr	r2, [pc, #20]	@ (8008b24 <prvInitialiseTaskLists+0x64>)
 8008b0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008b10:	4b0a      	ldr	r3, [pc, #40]	@ (8008b3c <prvInitialiseTaskLists+0x7c>)
 8008b12:	4a05      	ldr	r2, [pc, #20]	@ (8008b28 <prvInitialiseTaskLists+0x68>)
 8008b14:	601a      	str	r2, [r3, #0]
}
 8008b16:	bf00      	nop
 8008b18:	3708      	adds	r7, #8
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}
 8008b1e:	bf00      	nop
 8008b20:	20000e64 	.word	0x20000e64
 8008b24:	200012c4 	.word	0x200012c4
 8008b28:	200012d8 	.word	0x200012d8
 8008b2c:	200012f4 	.word	0x200012f4
 8008b30:	20001308 	.word	0x20001308
 8008b34:	20001320 	.word	0x20001320
 8008b38:	200012ec 	.word	0x200012ec
 8008b3c:	200012f0 	.word	0x200012f0

08008b40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b082      	sub	sp, #8
 8008b44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b46:	e019      	b.n	8008b7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008b48:	f000 fdee 	bl	8009728 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b4c:	4b10      	ldr	r3, [pc, #64]	@ (8008b90 <prvCheckTasksWaitingTermination+0x50>)
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	68db      	ldr	r3, [r3, #12]
 8008b52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	3304      	adds	r3, #4
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f7fe fb71 	bl	8007240 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8008b94 <prvCheckTasksWaitingTermination+0x54>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	3b01      	subs	r3, #1
 8008b64:	4a0b      	ldr	r2, [pc, #44]	@ (8008b94 <prvCheckTasksWaitingTermination+0x54>)
 8008b66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008b68:	4b0b      	ldr	r3, [pc, #44]	@ (8008b98 <prvCheckTasksWaitingTermination+0x58>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	3b01      	subs	r3, #1
 8008b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8008b98 <prvCheckTasksWaitingTermination+0x58>)
 8008b70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008b72:	f000 fe0b 	bl	800978c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f000 f810 	bl	8008b9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b7c:	4b06      	ldr	r3, [pc, #24]	@ (8008b98 <prvCheckTasksWaitingTermination+0x58>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d1e1      	bne.n	8008b48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008b84:	bf00      	nop
 8008b86:	bf00      	nop
 8008b88:	3708      	adds	r7, #8
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}
 8008b8e:	bf00      	nop
 8008b90:	20001308 	.word	0x20001308
 8008b94:	20001334 	.word	0x20001334
 8008b98:	2000131c 	.word	0x2000131c

08008b9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b084      	sub	sp, #16
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	3354      	adds	r3, #84	@ 0x54
 8008ba8:	4618      	mov	r0, r3
 8008baa:	f001 f8fb 	bl	8009da4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d108      	bne.n	8008bca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f000 ffa3 	bl	8009b08 <vPortFree>
				vPortFree( pxTCB );
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f000 ffa0 	bl	8009b08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008bc8:	e019      	b.n	8008bfe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	d103      	bne.n	8008bdc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f000 ff97 	bl	8009b08 <vPortFree>
	}
 8008bda:	e010      	b.n	8008bfe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008be2:	2b02      	cmp	r3, #2
 8008be4:	d00b      	beq.n	8008bfe <prvDeleteTCB+0x62>
	__asm volatile
 8008be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bea:	f383 8811 	msr	BASEPRI, r3
 8008bee:	f3bf 8f6f 	isb	sy
 8008bf2:	f3bf 8f4f 	dsb	sy
 8008bf6:	60fb      	str	r3, [r7, #12]
}
 8008bf8:	bf00      	nop
 8008bfa:	bf00      	nop
 8008bfc:	e7fd      	b.n	8008bfa <prvDeleteTCB+0x5e>
	}
 8008bfe:	bf00      	nop
 8008c00:	3710      	adds	r7, #16
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
	...

08008c08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b083      	sub	sp, #12
 8008c0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8008c40 <prvResetNextTaskUnblockTime+0x38>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d104      	bne.n	8008c22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008c18:	4b0a      	ldr	r3, [pc, #40]	@ (8008c44 <prvResetNextTaskUnblockTime+0x3c>)
 8008c1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008c20:	e008      	b.n	8008c34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c22:	4b07      	ldr	r3, [pc, #28]	@ (8008c40 <prvResetNextTaskUnblockTime+0x38>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	68db      	ldr	r3, [r3, #12]
 8008c2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	685b      	ldr	r3, [r3, #4]
 8008c30:	4a04      	ldr	r2, [pc, #16]	@ (8008c44 <prvResetNextTaskUnblockTime+0x3c>)
 8008c32:	6013      	str	r3, [r2, #0]
}
 8008c34:	bf00      	nop
 8008c36:	370c      	adds	r7, #12
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3e:	4770      	bx	lr
 8008c40:	200012ec 	.word	0x200012ec
 8008c44:	20001354 	.word	0x20001354

08008c48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008c48:	b480      	push	{r7}
 8008c4a:	b083      	sub	sp, #12
 8008c4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8008c7c <xTaskGetSchedulerState+0x34>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d102      	bne.n	8008c5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008c56:	2301      	movs	r3, #1
 8008c58:	607b      	str	r3, [r7, #4]
 8008c5a:	e008      	b.n	8008c6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c5c:	4b08      	ldr	r3, [pc, #32]	@ (8008c80 <xTaskGetSchedulerState+0x38>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d102      	bne.n	8008c6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008c64:	2302      	movs	r3, #2
 8008c66:	607b      	str	r3, [r7, #4]
 8008c68:	e001      	b.n	8008c6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008c6e:	687b      	ldr	r3, [r7, #4]
	}
 8008c70:	4618      	mov	r0, r3
 8008c72:	370c      	adds	r7, #12
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr
 8008c7c:	20001340 	.word	0x20001340
 8008c80:	2000135c 	.word	0x2000135c

08008c84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b086      	sub	sp, #24
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008c90:	2300      	movs	r3, #0
 8008c92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d058      	beq.n	8008d4c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008c9a:	4b2f      	ldr	r3, [pc, #188]	@ (8008d58 <xTaskPriorityDisinherit+0xd4>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	693a      	ldr	r2, [r7, #16]
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d00b      	beq.n	8008cbc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca8:	f383 8811 	msr	BASEPRI, r3
 8008cac:	f3bf 8f6f 	isb	sy
 8008cb0:	f3bf 8f4f 	dsb	sy
 8008cb4:	60fb      	str	r3, [r7, #12]
}
 8008cb6:	bf00      	nop
 8008cb8:	bf00      	nop
 8008cba:	e7fd      	b.n	8008cb8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d10b      	bne.n	8008cdc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc8:	f383 8811 	msr	BASEPRI, r3
 8008ccc:	f3bf 8f6f 	isb	sy
 8008cd0:	f3bf 8f4f 	dsb	sy
 8008cd4:	60bb      	str	r3, [r7, #8]
}
 8008cd6:	bf00      	nop
 8008cd8:	bf00      	nop
 8008cda:	e7fd      	b.n	8008cd8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ce0:	1e5a      	subs	r2, r3, #1
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cee:	429a      	cmp	r2, r3
 8008cf0:	d02c      	beq.n	8008d4c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d128      	bne.n	8008d4c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	3304      	adds	r3, #4
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f7fe fa9e 	bl	8007240 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d10:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8008d5c <xTaskPriorityDisinherit+0xd8>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d903      	bls.n	8008d2c <xTaskPriorityDisinherit+0xa8>
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d28:	4a0c      	ldr	r2, [pc, #48]	@ (8008d5c <xTaskPriorityDisinherit+0xd8>)
 8008d2a:	6013      	str	r3, [r2, #0]
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d30:	4613      	mov	r3, r2
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	4413      	add	r3, r2
 8008d36:	009b      	lsls	r3, r3, #2
 8008d38:	4a09      	ldr	r2, [pc, #36]	@ (8008d60 <xTaskPriorityDisinherit+0xdc>)
 8008d3a:	441a      	add	r2, r3
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	3304      	adds	r3, #4
 8008d40:	4619      	mov	r1, r3
 8008d42:	4610      	mov	r0, r2
 8008d44:	f7fe fa1f 	bl	8007186 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008d48:	2301      	movs	r3, #1
 8008d4a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008d4c:	697b      	ldr	r3, [r7, #20]
	}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3718      	adds	r7, #24
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	bf00      	nop
 8008d58:	20000e60 	.word	0x20000e60
 8008d5c:	2000133c 	.word	0x2000133c
 8008d60:	20000e64 	.word	0x20000e64

08008d64 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b084      	sub	sp, #16
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008d6e:	4b21      	ldr	r3, [pc, #132]	@ (8008df4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d74:	4b20      	ldr	r3, [pc, #128]	@ (8008df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	3304      	adds	r3, #4
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f7fe fa60 	bl	8007240 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d86:	d10a      	bne.n	8008d9e <prvAddCurrentTaskToDelayedList+0x3a>
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d007      	beq.n	8008d9e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8008df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	3304      	adds	r3, #4
 8008d94:	4619      	mov	r1, r3
 8008d96:	4819      	ldr	r0, [pc, #100]	@ (8008dfc <prvAddCurrentTaskToDelayedList+0x98>)
 8008d98:	f7fe f9f5 	bl	8007186 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008d9c:	e026      	b.n	8008dec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008d9e:	68fa      	ldr	r2, [r7, #12]
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	4413      	add	r3, r2
 8008da4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008da6:	4b14      	ldr	r3, [pc, #80]	@ (8008df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	68ba      	ldr	r2, [r7, #8]
 8008dac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008dae:	68ba      	ldr	r2, [r7, #8]
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	429a      	cmp	r2, r3
 8008db4:	d209      	bcs.n	8008dca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008db6:	4b12      	ldr	r3, [pc, #72]	@ (8008e00 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008db8:	681a      	ldr	r2, [r3, #0]
 8008dba:	4b0f      	ldr	r3, [pc, #60]	@ (8008df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	3304      	adds	r3, #4
 8008dc0:	4619      	mov	r1, r3
 8008dc2:	4610      	mov	r0, r2
 8008dc4:	f7fe fa03 	bl	80071ce <vListInsert>
}
 8008dc8:	e010      	b.n	8008dec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008dca:	4b0e      	ldr	r3, [pc, #56]	@ (8008e04 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008dcc:	681a      	ldr	r2, [r3, #0]
 8008dce:	4b0a      	ldr	r3, [pc, #40]	@ (8008df8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	3304      	adds	r3, #4
 8008dd4:	4619      	mov	r1, r3
 8008dd6:	4610      	mov	r0, r2
 8008dd8:	f7fe f9f9 	bl	80071ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8008e08 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	68ba      	ldr	r2, [r7, #8]
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d202      	bcs.n	8008dec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008de6:	4a08      	ldr	r2, [pc, #32]	@ (8008e08 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	6013      	str	r3, [r2, #0]
}
 8008dec:	bf00      	nop
 8008dee:	3710      	adds	r7, #16
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	20001338 	.word	0x20001338
 8008df8:	20000e60 	.word	0x20000e60
 8008dfc:	20001320 	.word	0x20001320
 8008e00:	200012f0 	.word	0x200012f0
 8008e04:	200012ec 	.word	0x200012ec
 8008e08:	20001354 	.word	0x20001354

08008e0c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b08a      	sub	sp, #40	@ 0x28
 8008e10:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008e12:	2300      	movs	r3, #0
 8008e14:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008e16:	f000 fb13 	bl	8009440 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8008e90 <xTimerCreateTimerTask+0x84>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d021      	beq.n	8008e66 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008e22:	2300      	movs	r3, #0
 8008e24:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008e26:	2300      	movs	r3, #0
 8008e28:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008e2a:	1d3a      	adds	r2, r7, #4
 8008e2c:	f107 0108 	add.w	r1, r7, #8
 8008e30:	f107 030c 	add.w	r3, r7, #12
 8008e34:	4618      	mov	r0, r3
 8008e36:	f7fe f95f 	bl	80070f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008e3a:	6879      	ldr	r1, [r7, #4]
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	68fa      	ldr	r2, [r7, #12]
 8008e40:	9202      	str	r2, [sp, #8]
 8008e42:	9301      	str	r3, [sp, #4]
 8008e44:	2302      	movs	r3, #2
 8008e46:	9300      	str	r3, [sp, #0]
 8008e48:	2300      	movs	r3, #0
 8008e4a:	460a      	mov	r2, r1
 8008e4c:	4911      	ldr	r1, [pc, #68]	@ (8008e94 <xTimerCreateTimerTask+0x88>)
 8008e4e:	4812      	ldr	r0, [pc, #72]	@ (8008e98 <xTimerCreateTimerTask+0x8c>)
 8008e50:	f7ff f8a2 	bl	8007f98 <xTaskCreateStatic>
 8008e54:	4603      	mov	r3, r0
 8008e56:	4a11      	ldr	r2, [pc, #68]	@ (8008e9c <xTimerCreateTimerTask+0x90>)
 8008e58:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008e5a:	4b10      	ldr	r3, [pc, #64]	@ (8008e9c <xTimerCreateTimerTask+0x90>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d001      	beq.n	8008e66 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008e62:	2301      	movs	r3, #1
 8008e64:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d10b      	bne.n	8008e84 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e70:	f383 8811 	msr	BASEPRI, r3
 8008e74:	f3bf 8f6f 	isb	sy
 8008e78:	f3bf 8f4f 	dsb	sy
 8008e7c:	613b      	str	r3, [r7, #16]
}
 8008e7e:	bf00      	nop
 8008e80:	bf00      	nop
 8008e82:	e7fd      	b.n	8008e80 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008e84:	697b      	ldr	r3, [r7, #20]
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3718      	adds	r7, #24
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}
 8008e8e:	bf00      	nop
 8008e90:	20001390 	.word	0x20001390
 8008e94:	08009f54 	.word	0x08009f54
 8008e98:	08008fd9 	.word	0x08008fd9
 8008e9c:	20001394 	.word	0x20001394

08008ea0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b08a      	sub	sp, #40	@ 0x28
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	60f8      	str	r0, [r7, #12]
 8008ea8:	60b9      	str	r1, [r7, #8]
 8008eaa:	607a      	str	r2, [r7, #4]
 8008eac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d10b      	bne.n	8008ed0 <xTimerGenericCommand+0x30>
	__asm volatile
 8008eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ebc:	f383 8811 	msr	BASEPRI, r3
 8008ec0:	f3bf 8f6f 	isb	sy
 8008ec4:	f3bf 8f4f 	dsb	sy
 8008ec8:	623b      	str	r3, [r7, #32]
}
 8008eca:	bf00      	nop
 8008ecc:	bf00      	nop
 8008ece:	e7fd      	b.n	8008ecc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008ed0:	4b19      	ldr	r3, [pc, #100]	@ (8008f38 <xTimerGenericCommand+0x98>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d02a      	beq.n	8008f2e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	2b05      	cmp	r3, #5
 8008ee8:	dc18      	bgt.n	8008f1c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008eea:	f7ff fead 	bl	8008c48 <xTaskGetSchedulerState>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	d109      	bne.n	8008f08 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008ef4:	4b10      	ldr	r3, [pc, #64]	@ (8008f38 <xTimerGenericCommand+0x98>)
 8008ef6:	6818      	ldr	r0, [r3, #0]
 8008ef8:	f107 0110 	add.w	r1, r7, #16
 8008efc:	2300      	movs	r3, #0
 8008efe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f00:	f7fe fb7c 	bl	80075fc <xQueueGenericSend>
 8008f04:	6278      	str	r0, [r7, #36]	@ 0x24
 8008f06:	e012      	b.n	8008f2e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008f08:	4b0b      	ldr	r3, [pc, #44]	@ (8008f38 <xTimerGenericCommand+0x98>)
 8008f0a:	6818      	ldr	r0, [r3, #0]
 8008f0c:	f107 0110 	add.w	r1, r7, #16
 8008f10:	2300      	movs	r3, #0
 8008f12:	2200      	movs	r2, #0
 8008f14:	f7fe fb72 	bl	80075fc <xQueueGenericSend>
 8008f18:	6278      	str	r0, [r7, #36]	@ 0x24
 8008f1a:	e008      	b.n	8008f2e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008f1c:	4b06      	ldr	r3, [pc, #24]	@ (8008f38 <xTimerGenericCommand+0x98>)
 8008f1e:	6818      	ldr	r0, [r3, #0]
 8008f20:	f107 0110 	add.w	r1, r7, #16
 8008f24:	2300      	movs	r3, #0
 8008f26:	683a      	ldr	r2, [r7, #0]
 8008f28:	f7fe fc6a 	bl	8007800 <xQueueGenericSendFromISR>
 8008f2c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008f30:	4618      	mov	r0, r3
 8008f32:	3728      	adds	r7, #40	@ 0x28
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}
 8008f38:	20001390 	.word	0x20001390

08008f3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b088      	sub	sp, #32
 8008f40:	af02      	add	r7, sp, #8
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f46:	4b23      	ldr	r3, [pc, #140]	@ (8008fd4 <prvProcessExpiredTimer+0x98>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	68db      	ldr	r3, [r3, #12]
 8008f4c:	68db      	ldr	r3, [r3, #12]
 8008f4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	3304      	adds	r3, #4
 8008f54:	4618      	mov	r0, r3
 8008f56:	f7fe f973 	bl	8007240 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f60:	f003 0304 	and.w	r3, r3, #4
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d023      	beq.n	8008fb0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	699a      	ldr	r2, [r3, #24]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	18d1      	adds	r1, r2, r3
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	683a      	ldr	r2, [r7, #0]
 8008f74:	6978      	ldr	r0, [r7, #20]
 8008f76:	f000 f8d5 	bl	8009124 <prvInsertTimerInActiveList>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d020      	beq.n	8008fc2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f80:	2300      	movs	r3, #0
 8008f82:	9300      	str	r3, [sp, #0]
 8008f84:	2300      	movs	r3, #0
 8008f86:	687a      	ldr	r2, [r7, #4]
 8008f88:	2100      	movs	r1, #0
 8008f8a:	6978      	ldr	r0, [r7, #20]
 8008f8c:	f7ff ff88 	bl	8008ea0 <xTimerGenericCommand>
 8008f90:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d114      	bne.n	8008fc2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f9c:	f383 8811 	msr	BASEPRI, r3
 8008fa0:	f3bf 8f6f 	isb	sy
 8008fa4:	f3bf 8f4f 	dsb	sy
 8008fa8:	60fb      	str	r3, [r7, #12]
}
 8008faa:	bf00      	nop
 8008fac:	bf00      	nop
 8008fae:	e7fd      	b.n	8008fac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008fb0:	697b      	ldr	r3, [r7, #20]
 8008fb2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fb6:	f023 0301 	bic.w	r3, r3, #1
 8008fba:	b2da      	uxtb	r2, r3
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	6a1b      	ldr	r3, [r3, #32]
 8008fc6:	6978      	ldr	r0, [r7, #20]
 8008fc8:	4798      	blx	r3
}
 8008fca:	bf00      	nop
 8008fcc:	3718      	adds	r7, #24
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}
 8008fd2:	bf00      	nop
 8008fd4:	20001388 	.word	0x20001388

08008fd8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008fe0:	f107 0308 	add.w	r3, r7, #8
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	f000 f859 	bl	800909c <prvGetNextExpireTime>
 8008fea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	4619      	mov	r1, r3
 8008ff0:	68f8      	ldr	r0, [r7, #12]
 8008ff2:	f000 f805 	bl	8009000 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008ff6:	f000 f8d7 	bl	80091a8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008ffa:	bf00      	nop
 8008ffc:	e7f0      	b.n	8008fe0 <prvTimerTask+0x8>
	...

08009000 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b084      	sub	sp, #16
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800900a:	f7ff fa29 	bl	8008460 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800900e:	f107 0308 	add.w	r3, r7, #8
 8009012:	4618      	mov	r0, r3
 8009014:	f000 f866 	bl	80090e4 <prvSampleTimeNow>
 8009018:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d130      	bne.n	8009082 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d10a      	bne.n	800903c <prvProcessTimerOrBlockTask+0x3c>
 8009026:	687a      	ldr	r2, [r7, #4]
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	429a      	cmp	r2, r3
 800902c:	d806      	bhi.n	800903c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800902e:	f7ff fa25 	bl	800847c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009032:	68f9      	ldr	r1, [r7, #12]
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f7ff ff81 	bl	8008f3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800903a:	e024      	b.n	8009086 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d008      	beq.n	8009054 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009042:	4b13      	ldr	r3, [pc, #76]	@ (8009090 <prvProcessTimerOrBlockTask+0x90>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d101      	bne.n	8009050 <prvProcessTimerOrBlockTask+0x50>
 800904c:	2301      	movs	r3, #1
 800904e:	e000      	b.n	8009052 <prvProcessTimerOrBlockTask+0x52>
 8009050:	2300      	movs	r3, #0
 8009052:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009054:	4b0f      	ldr	r3, [pc, #60]	@ (8009094 <prvProcessTimerOrBlockTask+0x94>)
 8009056:	6818      	ldr	r0, [r3, #0]
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	1ad3      	subs	r3, r2, r3
 800905e:	683a      	ldr	r2, [r7, #0]
 8009060:	4619      	mov	r1, r3
 8009062:	f7fe ff65 	bl	8007f30 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009066:	f7ff fa09 	bl	800847c <xTaskResumeAll>
 800906a:	4603      	mov	r3, r0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d10a      	bne.n	8009086 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009070:	4b09      	ldr	r3, [pc, #36]	@ (8009098 <prvProcessTimerOrBlockTask+0x98>)
 8009072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009076:	601a      	str	r2, [r3, #0]
 8009078:	f3bf 8f4f 	dsb	sy
 800907c:	f3bf 8f6f 	isb	sy
}
 8009080:	e001      	b.n	8009086 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009082:	f7ff f9fb 	bl	800847c <xTaskResumeAll>
}
 8009086:	bf00      	nop
 8009088:	3710      	adds	r7, #16
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}
 800908e:	bf00      	nop
 8009090:	2000138c 	.word	0x2000138c
 8009094:	20001390 	.word	0x20001390
 8009098:	e000ed04 	.word	0xe000ed04

0800909c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800909c:	b480      	push	{r7}
 800909e:	b085      	sub	sp, #20
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80090a4:	4b0e      	ldr	r3, [pc, #56]	@ (80090e0 <prvGetNextExpireTime+0x44>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d101      	bne.n	80090b2 <prvGetNextExpireTime+0x16>
 80090ae:	2201      	movs	r2, #1
 80090b0:	e000      	b.n	80090b4 <prvGetNextExpireTime+0x18>
 80090b2:	2200      	movs	r2, #0
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d105      	bne.n	80090cc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80090c0:	4b07      	ldr	r3, [pc, #28]	@ (80090e0 <prvGetNextExpireTime+0x44>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	68db      	ldr	r3, [r3, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	60fb      	str	r3, [r7, #12]
 80090ca:	e001      	b.n	80090d0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80090cc:	2300      	movs	r3, #0
 80090ce:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80090d0:	68fb      	ldr	r3, [r7, #12]
}
 80090d2:	4618      	mov	r0, r3
 80090d4:	3714      	adds	r7, #20
 80090d6:	46bd      	mov	sp, r7
 80090d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090dc:	4770      	bx	lr
 80090de:	bf00      	nop
 80090e0:	20001388 	.word	0x20001388

080090e4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b084      	sub	sp, #16
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80090ec:	f7ff fa64 	bl	80085b8 <xTaskGetTickCount>
 80090f0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80090f2:	4b0b      	ldr	r3, [pc, #44]	@ (8009120 <prvSampleTimeNow+0x3c>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	68fa      	ldr	r2, [r7, #12]
 80090f8:	429a      	cmp	r2, r3
 80090fa:	d205      	bcs.n	8009108 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80090fc:	f000 f93a 	bl	8009374 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2201      	movs	r2, #1
 8009104:	601a      	str	r2, [r3, #0]
 8009106:	e002      	b.n	800910e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2200      	movs	r2, #0
 800910c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800910e:	4a04      	ldr	r2, [pc, #16]	@ (8009120 <prvSampleTimeNow+0x3c>)
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009114:	68fb      	ldr	r3, [r7, #12]
}
 8009116:	4618      	mov	r0, r3
 8009118:	3710      	adds	r7, #16
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}
 800911e:	bf00      	nop
 8009120:	20001398 	.word	0x20001398

08009124 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b086      	sub	sp, #24
 8009128:	af00      	add	r7, sp, #0
 800912a:	60f8      	str	r0, [r7, #12]
 800912c:	60b9      	str	r1, [r7, #8]
 800912e:	607a      	str	r2, [r7, #4]
 8009130:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009132:	2300      	movs	r3, #0
 8009134:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	68ba      	ldr	r2, [r7, #8]
 800913a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	68fa      	ldr	r2, [r7, #12]
 8009140:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009142:	68ba      	ldr	r2, [r7, #8]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	429a      	cmp	r2, r3
 8009148:	d812      	bhi.n	8009170 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800914a:	687a      	ldr	r2, [r7, #4]
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	1ad2      	subs	r2, r2, r3
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	699b      	ldr	r3, [r3, #24]
 8009154:	429a      	cmp	r2, r3
 8009156:	d302      	bcc.n	800915e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009158:	2301      	movs	r3, #1
 800915a:	617b      	str	r3, [r7, #20]
 800915c:	e01b      	b.n	8009196 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800915e:	4b10      	ldr	r3, [pc, #64]	@ (80091a0 <prvInsertTimerInActiveList+0x7c>)
 8009160:	681a      	ldr	r2, [r3, #0]
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	3304      	adds	r3, #4
 8009166:	4619      	mov	r1, r3
 8009168:	4610      	mov	r0, r2
 800916a:	f7fe f830 	bl	80071ce <vListInsert>
 800916e:	e012      	b.n	8009196 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009170:	687a      	ldr	r2, [r7, #4]
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	429a      	cmp	r2, r3
 8009176:	d206      	bcs.n	8009186 <prvInsertTimerInActiveList+0x62>
 8009178:	68ba      	ldr	r2, [r7, #8]
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	429a      	cmp	r2, r3
 800917e:	d302      	bcc.n	8009186 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009180:	2301      	movs	r3, #1
 8009182:	617b      	str	r3, [r7, #20]
 8009184:	e007      	b.n	8009196 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009186:	4b07      	ldr	r3, [pc, #28]	@ (80091a4 <prvInsertTimerInActiveList+0x80>)
 8009188:	681a      	ldr	r2, [r3, #0]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	3304      	adds	r3, #4
 800918e:	4619      	mov	r1, r3
 8009190:	4610      	mov	r0, r2
 8009192:	f7fe f81c 	bl	80071ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009196:	697b      	ldr	r3, [r7, #20]
}
 8009198:	4618      	mov	r0, r3
 800919a:	3718      	adds	r7, #24
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}
 80091a0:	2000138c 	.word	0x2000138c
 80091a4:	20001388 	.word	0x20001388

080091a8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b08e      	sub	sp, #56	@ 0x38
 80091ac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80091ae:	e0ce      	b.n	800934e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	da19      	bge.n	80091ea <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80091b6:	1d3b      	adds	r3, r7, #4
 80091b8:	3304      	adds	r3, #4
 80091ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80091bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d10b      	bne.n	80091da <prvProcessReceivedCommands+0x32>
	__asm volatile
 80091c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091c6:	f383 8811 	msr	BASEPRI, r3
 80091ca:	f3bf 8f6f 	isb	sy
 80091ce:	f3bf 8f4f 	dsb	sy
 80091d2:	61fb      	str	r3, [r7, #28]
}
 80091d4:	bf00      	nop
 80091d6:	bf00      	nop
 80091d8:	e7fd      	b.n	80091d6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80091da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80091e0:	6850      	ldr	r0, [r2, #4]
 80091e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80091e4:	6892      	ldr	r2, [r2, #8]
 80091e6:	4611      	mov	r1, r2
 80091e8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	f2c0 80ae 	blt.w	800934e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80091f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091f8:	695b      	ldr	r3, [r3, #20]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d004      	beq.n	8009208 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80091fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009200:	3304      	adds	r3, #4
 8009202:	4618      	mov	r0, r3
 8009204:	f7fe f81c 	bl	8007240 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009208:	463b      	mov	r3, r7
 800920a:	4618      	mov	r0, r3
 800920c:	f7ff ff6a 	bl	80090e4 <prvSampleTimeNow>
 8009210:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2b09      	cmp	r3, #9
 8009216:	f200 8097 	bhi.w	8009348 <prvProcessReceivedCommands+0x1a0>
 800921a:	a201      	add	r2, pc, #4	@ (adr r2, 8009220 <prvProcessReceivedCommands+0x78>)
 800921c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009220:	08009249 	.word	0x08009249
 8009224:	08009249 	.word	0x08009249
 8009228:	08009249 	.word	0x08009249
 800922c:	080092bf 	.word	0x080092bf
 8009230:	080092d3 	.word	0x080092d3
 8009234:	0800931f 	.word	0x0800931f
 8009238:	08009249 	.word	0x08009249
 800923c:	08009249 	.word	0x08009249
 8009240:	080092bf 	.word	0x080092bf
 8009244:	080092d3 	.word	0x080092d3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800924a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800924e:	f043 0301 	orr.w	r3, r3, #1
 8009252:	b2da      	uxtb	r2, r3
 8009254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009256:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800925a:	68ba      	ldr	r2, [r7, #8]
 800925c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800925e:	699b      	ldr	r3, [r3, #24]
 8009260:	18d1      	adds	r1, r2, r3
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009266:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009268:	f7ff ff5c 	bl	8009124 <prvInsertTimerInActiveList>
 800926c:	4603      	mov	r3, r0
 800926e:	2b00      	cmp	r3, #0
 8009270:	d06c      	beq.n	800934c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009274:	6a1b      	ldr	r3, [r3, #32]
 8009276:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009278:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800927a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800927c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009280:	f003 0304 	and.w	r3, r3, #4
 8009284:	2b00      	cmp	r3, #0
 8009286:	d061      	beq.n	800934c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009288:	68ba      	ldr	r2, [r7, #8]
 800928a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800928c:	699b      	ldr	r3, [r3, #24]
 800928e:	441a      	add	r2, r3
 8009290:	2300      	movs	r3, #0
 8009292:	9300      	str	r3, [sp, #0]
 8009294:	2300      	movs	r3, #0
 8009296:	2100      	movs	r1, #0
 8009298:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800929a:	f7ff fe01 	bl	8008ea0 <xTimerGenericCommand>
 800929e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80092a0:	6a3b      	ldr	r3, [r7, #32]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d152      	bne.n	800934c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80092a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092aa:	f383 8811 	msr	BASEPRI, r3
 80092ae:	f3bf 8f6f 	isb	sy
 80092b2:	f3bf 8f4f 	dsb	sy
 80092b6:	61bb      	str	r3, [r7, #24]
}
 80092b8:	bf00      	nop
 80092ba:	bf00      	nop
 80092bc:	e7fd      	b.n	80092ba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80092be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092c4:	f023 0301 	bic.w	r3, r3, #1
 80092c8:	b2da      	uxtb	r2, r3
 80092ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092cc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80092d0:	e03d      	b.n	800934e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80092d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092d8:	f043 0301 	orr.w	r3, r3, #1
 80092dc:	b2da      	uxtb	r2, r3
 80092de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80092e4:	68ba      	ldr	r2, [r7, #8]
 80092e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092e8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80092ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ec:	699b      	ldr	r3, [r3, #24]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d10b      	bne.n	800930a <prvProcessReceivedCommands+0x162>
	__asm volatile
 80092f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092f6:	f383 8811 	msr	BASEPRI, r3
 80092fa:	f3bf 8f6f 	isb	sy
 80092fe:	f3bf 8f4f 	dsb	sy
 8009302:	617b      	str	r3, [r7, #20]
}
 8009304:	bf00      	nop
 8009306:	bf00      	nop
 8009308:	e7fd      	b.n	8009306 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800930a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800930c:	699a      	ldr	r2, [r3, #24]
 800930e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009310:	18d1      	adds	r1, r2, r3
 8009312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009314:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009316:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009318:	f7ff ff04 	bl	8009124 <prvInsertTimerInActiveList>
					break;
 800931c:	e017      	b.n	800934e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800931e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009320:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009324:	f003 0302 	and.w	r3, r3, #2
 8009328:	2b00      	cmp	r3, #0
 800932a:	d103      	bne.n	8009334 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800932c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800932e:	f000 fbeb 	bl	8009b08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009332:	e00c      	b.n	800934e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009336:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800933a:	f023 0301 	bic.w	r3, r3, #1
 800933e:	b2da      	uxtb	r2, r3
 8009340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009342:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009346:	e002      	b.n	800934e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009348:	bf00      	nop
 800934a:	e000      	b.n	800934e <prvProcessReceivedCommands+0x1a6>
					break;
 800934c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800934e:	4b08      	ldr	r3, [pc, #32]	@ (8009370 <prvProcessReceivedCommands+0x1c8>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	1d39      	adds	r1, r7, #4
 8009354:	2200      	movs	r2, #0
 8009356:	4618      	mov	r0, r3
 8009358:	f7fe fb80 	bl	8007a5c <xQueueReceive>
 800935c:	4603      	mov	r3, r0
 800935e:	2b00      	cmp	r3, #0
 8009360:	f47f af26 	bne.w	80091b0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009364:	bf00      	nop
 8009366:	bf00      	nop
 8009368:	3730      	adds	r7, #48	@ 0x30
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}
 800936e:	bf00      	nop
 8009370:	20001390 	.word	0x20001390

08009374 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b088      	sub	sp, #32
 8009378:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800937a:	e049      	b.n	8009410 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800937c:	4b2e      	ldr	r3, [pc, #184]	@ (8009438 <prvSwitchTimerLists+0xc4>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009386:	4b2c      	ldr	r3, [pc, #176]	@ (8009438 <prvSwitchTimerLists+0xc4>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	68db      	ldr	r3, [r3, #12]
 800938c:	68db      	ldr	r3, [r3, #12]
 800938e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	3304      	adds	r3, #4
 8009394:	4618      	mov	r0, r3
 8009396:	f7fd ff53 	bl	8007240 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	6a1b      	ldr	r3, [r3, #32]
 800939e:	68f8      	ldr	r0, [r7, #12]
 80093a0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80093a8:	f003 0304 	and.w	r3, r3, #4
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d02f      	beq.n	8009410 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	699b      	ldr	r3, [r3, #24]
 80093b4:	693a      	ldr	r2, [r7, #16]
 80093b6:	4413      	add	r3, r2
 80093b8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80093ba:	68ba      	ldr	r2, [r7, #8]
 80093bc:	693b      	ldr	r3, [r7, #16]
 80093be:	429a      	cmp	r2, r3
 80093c0:	d90e      	bls.n	80093e0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	68ba      	ldr	r2, [r7, #8]
 80093c6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	68fa      	ldr	r2, [r7, #12]
 80093cc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80093ce:	4b1a      	ldr	r3, [pc, #104]	@ (8009438 <prvSwitchTimerLists+0xc4>)
 80093d0:	681a      	ldr	r2, [r3, #0]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	3304      	adds	r3, #4
 80093d6:	4619      	mov	r1, r3
 80093d8:	4610      	mov	r0, r2
 80093da:	f7fd fef8 	bl	80071ce <vListInsert>
 80093de:	e017      	b.n	8009410 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80093e0:	2300      	movs	r3, #0
 80093e2:	9300      	str	r3, [sp, #0]
 80093e4:	2300      	movs	r3, #0
 80093e6:	693a      	ldr	r2, [r7, #16]
 80093e8:	2100      	movs	r1, #0
 80093ea:	68f8      	ldr	r0, [r7, #12]
 80093ec:	f7ff fd58 	bl	8008ea0 <xTimerGenericCommand>
 80093f0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d10b      	bne.n	8009410 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80093f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093fc:	f383 8811 	msr	BASEPRI, r3
 8009400:	f3bf 8f6f 	isb	sy
 8009404:	f3bf 8f4f 	dsb	sy
 8009408:	603b      	str	r3, [r7, #0]
}
 800940a:	bf00      	nop
 800940c:	bf00      	nop
 800940e:	e7fd      	b.n	800940c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009410:	4b09      	ldr	r3, [pc, #36]	@ (8009438 <prvSwitchTimerLists+0xc4>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d1b0      	bne.n	800937c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800941a:	4b07      	ldr	r3, [pc, #28]	@ (8009438 <prvSwitchTimerLists+0xc4>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009420:	4b06      	ldr	r3, [pc, #24]	@ (800943c <prvSwitchTimerLists+0xc8>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4a04      	ldr	r2, [pc, #16]	@ (8009438 <prvSwitchTimerLists+0xc4>)
 8009426:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009428:	4a04      	ldr	r2, [pc, #16]	@ (800943c <prvSwitchTimerLists+0xc8>)
 800942a:	697b      	ldr	r3, [r7, #20]
 800942c:	6013      	str	r3, [r2, #0]
}
 800942e:	bf00      	nop
 8009430:	3718      	adds	r7, #24
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}
 8009436:	bf00      	nop
 8009438:	20001388 	.word	0x20001388
 800943c:	2000138c 	.word	0x2000138c

08009440 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b082      	sub	sp, #8
 8009444:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009446:	f000 f96f 	bl	8009728 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800944a:	4b15      	ldr	r3, [pc, #84]	@ (80094a0 <prvCheckForValidListAndQueue+0x60>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d120      	bne.n	8009494 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009452:	4814      	ldr	r0, [pc, #80]	@ (80094a4 <prvCheckForValidListAndQueue+0x64>)
 8009454:	f7fd fe6a 	bl	800712c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009458:	4813      	ldr	r0, [pc, #76]	@ (80094a8 <prvCheckForValidListAndQueue+0x68>)
 800945a:	f7fd fe67 	bl	800712c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800945e:	4b13      	ldr	r3, [pc, #76]	@ (80094ac <prvCheckForValidListAndQueue+0x6c>)
 8009460:	4a10      	ldr	r2, [pc, #64]	@ (80094a4 <prvCheckForValidListAndQueue+0x64>)
 8009462:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009464:	4b12      	ldr	r3, [pc, #72]	@ (80094b0 <prvCheckForValidListAndQueue+0x70>)
 8009466:	4a10      	ldr	r2, [pc, #64]	@ (80094a8 <prvCheckForValidListAndQueue+0x68>)
 8009468:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800946a:	2300      	movs	r3, #0
 800946c:	9300      	str	r3, [sp, #0]
 800946e:	4b11      	ldr	r3, [pc, #68]	@ (80094b4 <prvCheckForValidListAndQueue+0x74>)
 8009470:	4a11      	ldr	r2, [pc, #68]	@ (80094b8 <prvCheckForValidListAndQueue+0x78>)
 8009472:	2110      	movs	r1, #16
 8009474:	200a      	movs	r0, #10
 8009476:	f7fd ff77 	bl	8007368 <xQueueGenericCreateStatic>
 800947a:	4603      	mov	r3, r0
 800947c:	4a08      	ldr	r2, [pc, #32]	@ (80094a0 <prvCheckForValidListAndQueue+0x60>)
 800947e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009480:	4b07      	ldr	r3, [pc, #28]	@ (80094a0 <prvCheckForValidListAndQueue+0x60>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d005      	beq.n	8009494 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009488:	4b05      	ldr	r3, [pc, #20]	@ (80094a0 <prvCheckForValidListAndQueue+0x60>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	490b      	ldr	r1, [pc, #44]	@ (80094bc <prvCheckForValidListAndQueue+0x7c>)
 800948e:	4618      	mov	r0, r3
 8009490:	f7fe fcfa 	bl	8007e88 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009494:	f000 f97a 	bl	800978c <vPortExitCritical>
}
 8009498:	bf00      	nop
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}
 800949e:	bf00      	nop
 80094a0:	20001390 	.word	0x20001390
 80094a4:	20001360 	.word	0x20001360
 80094a8:	20001374 	.word	0x20001374
 80094ac:	20001388 	.word	0x20001388
 80094b0:	2000138c 	.word	0x2000138c
 80094b4:	2000143c 	.word	0x2000143c
 80094b8:	2000139c 	.word	0x2000139c
 80094bc:	08009f5c 	.word	0x08009f5c

080094c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80094c0:	b480      	push	{r7}
 80094c2:	b085      	sub	sp, #20
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	3b04      	subs	r3, #4
 80094d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80094d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	3b04      	subs	r3, #4
 80094de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	f023 0201 	bic.w	r2, r3, #1
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	3b04      	subs	r3, #4
 80094ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80094f0:	4a0c      	ldr	r2, [pc, #48]	@ (8009524 <pxPortInitialiseStack+0x64>)
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	3b14      	subs	r3, #20
 80094fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80094fc:	687a      	ldr	r2, [r7, #4]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	3b04      	subs	r3, #4
 8009506:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f06f 0202 	mvn.w	r2, #2
 800950e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	3b20      	subs	r3, #32
 8009514:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009516:	68fb      	ldr	r3, [r7, #12]
}
 8009518:	4618      	mov	r0, r3
 800951a:	3714      	adds	r7, #20
 800951c:	46bd      	mov	sp, r7
 800951e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009522:	4770      	bx	lr
 8009524:	08009529 	.word	0x08009529

08009528 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009528:	b480      	push	{r7}
 800952a:	b085      	sub	sp, #20
 800952c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800952e:	2300      	movs	r3, #0
 8009530:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009532:	4b13      	ldr	r3, [pc, #76]	@ (8009580 <prvTaskExitError+0x58>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800953a:	d00b      	beq.n	8009554 <prvTaskExitError+0x2c>
	__asm volatile
 800953c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009540:	f383 8811 	msr	BASEPRI, r3
 8009544:	f3bf 8f6f 	isb	sy
 8009548:	f3bf 8f4f 	dsb	sy
 800954c:	60fb      	str	r3, [r7, #12]
}
 800954e:	bf00      	nop
 8009550:	bf00      	nop
 8009552:	e7fd      	b.n	8009550 <prvTaskExitError+0x28>
	__asm volatile
 8009554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009558:	f383 8811 	msr	BASEPRI, r3
 800955c:	f3bf 8f6f 	isb	sy
 8009560:	f3bf 8f4f 	dsb	sy
 8009564:	60bb      	str	r3, [r7, #8]
}
 8009566:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009568:	bf00      	nop
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d0fc      	beq.n	800956a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009570:	bf00      	nop
 8009572:	bf00      	nop
 8009574:	3714      	adds	r7, #20
 8009576:	46bd      	mov	sp, r7
 8009578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957c:	4770      	bx	lr
 800957e:	bf00      	nop
 8009580:	20000044 	.word	0x20000044
	...

08009590 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009590:	4b07      	ldr	r3, [pc, #28]	@ (80095b0 <pxCurrentTCBConst2>)
 8009592:	6819      	ldr	r1, [r3, #0]
 8009594:	6808      	ldr	r0, [r1, #0]
 8009596:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800959a:	f380 8809 	msr	PSP, r0
 800959e:	f3bf 8f6f 	isb	sy
 80095a2:	f04f 0000 	mov.w	r0, #0
 80095a6:	f380 8811 	msr	BASEPRI, r0
 80095aa:	4770      	bx	lr
 80095ac:	f3af 8000 	nop.w

080095b0 <pxCurrentTCBConst2>:
 80095b0:	20000e60 	.word	0x20000e60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80095b4:	bf00      	nop
 80095b6:	bf00      	nop

080095b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80095b8:	4808      	ldr	r0, [pc, #32]	@ (80095dc <prvPortStartFirstTask+0x24>)
 80095ba:	6800      	ldr	r0, [r0, #0]
 80095bc:	6800      	ldr	r0, [r0, #0]
 80095be:	f380 8808 	msr	MSP, r0
 80095c2:	f04f 0000 	mov.w	r0, #0
 80095c6:	f380 8814 	msr	CONTROL, r0
 80095ca:	b662      	cpsie	i
 80095cc:	b661      	cpsie	f
 80095ce:	f3bf 8f4f 	dsb	sy
 80095d2:	f3bf 8f6f 	isb	sy
 80095d6:	df00      	svc	0
 80095d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80095da:	bf00      	nop
 80095dc:	e000ed08 	.word	0xe000ed08

080095e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b086      	sub	sp, #24
 80095e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80095e6:	4b47      	ldr	r3, [pc, #284]	@ (8009704 <xPortStartScheduler+0x124>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4a47      	ldr	r2, [pc, #284]	@ (8009708 <xPortStartScheduler+0x128>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d10b      	bne.n	8009608 <xPortStartScheduler+0x28>
	__asm volatile
 80095f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f4:	f383 8811 	msr	BASEPRI, r3
 80095f8:	f3bf 8f6f 	isb	sy
 80095fc:	f3bf 8f4f 	dsb	sy
 8009600:	60fb      	str	r3, [r7, #12]
}
 8009602:	bf00      	nop
 8009604:	bf00      	nop
 8009606:	e7fd      	b.n	8009604 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009608:	4b3e      	ldr	r3, [pc, #248]	@ (8009704 <xPortStartScheduler+0x124>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	4a3f      	ldr	r2, [pc, #252]	@ (800970c <xPortStartScheduler+0x12c>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d10b      	bne.n	800962a <xPortStartScheduler+0x4a>
	__asm volatile
 8009612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009616:	f383 8811 	msr	BASEPRI, r3
 800961a:	f3bf 8f6f 	isb	sy
 800961e:	f3bf 8f4f 	dsb	sy
 8009622:	613b      	str	r3, [r7, #16]
}
 8009624:	bf00      	nop
 8009626:	bf00      	nop
 8009628:	e7fd      	b.n	8009626 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800962a:	4b39      	ldr	r3, [pc, #228]	@ (8009710 <xPortStartScheduler+0x130>)
 800962c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	b2db      	uxtb	r3, r3
 8009634:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	22ff      	movs	r2, #255	@ 0xff
 800963a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	781b      	ldrb	r3, [r3, #0]
 8009640:	b2db      	uxtb	r3, r3
 8009642:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009644:	78fb      	ldrb	r3, [r7, #3]
 8009646:	b2db      	uxtb	r3, r3
 8009648:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800964c:	b2da      	uxtb	r2, r3
 800964e:	4b31      	ldr	r3, [pc, #196]	@ (8009714 <xPortStartScheduler+0x134>)
 8009650:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009652:	4b31      	ldr	r3, [pc, #196]	@ (8009718 <xPortStartScheduler+0x138>)
 8009654:	2207      	movs	r2, #7
 8009656:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009658:	e009      	b.n	800966e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800965a:	4b2f      	ldr	r3, [pc, #188]	@ (8009718 <xPortStartScheduler+0x138>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	3b01      	subs	r3, #1
 8009660:	4a2d      	ldr	r2, [pc, #180]	@ (8009718 <xPortStartScheduler+0x138>)
 8009662:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009664:	78fb      	ldrb	r3, [r7, #3]
 8009666:	b2db      	uxtb	r3, r3
 8009668:	005b      	lsls	r3, r3, #1
 800966a:	b2db      	uxtb	r3, r3
 800966c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800966e:	78fb      	ldrb	r3, [r7, #3]
 8009670:	b2db      	uxtb	r3, r3
 8009672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009676:	2b80      	cmp	r3, #128	@ 0x80
 8009678:	d0ef      	beq.n	800965a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800967a:	4b27      	ldr	r3, [pc, #156]	@ (8009718 <xPortStartScheduler+0x138>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f1c3 0307 	rsb	r3, r3, #7
 8009682:	2b04      	cmp	r3, #4
 8009684:	d00b      	beq.n	800969e <xPortStartScheduler+0xbe>
	__asm volatile
 8009686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800968a:	f383 8811 	msr	BASEPRI, r3
 800968e:	f3bf 8f6f 	isb	sy
 8009692:	f3bf 8f4f 	dsb	sy
 8009696:	60bb      	str	r3, [r7, #8]
}
 8009698:	bf00      	nop
 800969a:	bf00      	nop
 800969c:	e7fd      	b.n	800969a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800969e:	4b1e      	ldr	r3, [pc, #120]	@ (8009718 <xPortStartScheduler+0x138>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	021b      	lsls	r3, r3, #8
 80096a4:	4a1c      	ldr	r2, [pc, #112]	@ (8009718 <xPortStartScheduler+0x138>)
 80096a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80096a8:	4b1b      	ldr	r3, [pc, #108]	@ (8009718 <xPortStartScheduler+0x138>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80096b0:	4a19      	ldr	r2, [pc, #100]	@ (8009718 <xPortStartScheduler+0x138>)
 80096b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	b2da      	uxtb	r2, r3
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80096bc:	4b17      	ldr	r3, [pc, #92]	@ (800971c <xPortStartScheduler+0x13c>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	4a16      	ldr	r2, [pc, #88]	@ (800971c <xPortStartScheduler+0x13c>)
 80096c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80096c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80096c8:	4b14      	ldr	r3, [pc, #80]	@ (800971c <xPortStartScheduler+0x13c>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4a13      	ldr	r2, [pc, #76]	@ (800971c <xPortStartScheduler+0x13c>)
 80096ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80096d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80096d4:	f000 f8da 	bl	800988c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80096d8:	4b11      	ldr	r3, [pc, #68]	@ (8009720 <xPortStartScheduler+0x140>)
 80096da:	2200      	movs	r2, #0
 80096dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80096de:	f000 f8f9 	bl	80098d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80096e2:	4b10      	ldr	r3, [pc, #64]	@ (8009724 <xPortStartScheduler+0x144>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	4a0f      	ldr	r2, [pc, #60]	@ (8009724 <xPortStartScheduler+0x144>)
 80096e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80096ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80096ee:	f7ff ff63 	bl	80095b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80096f2:	f7ff f82b 	bl	800874c <vTaskSwitchContext>
	prvTaskExitError();
 80096f6:	f7ff ff17 	bl	8009528 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80096fa:	2300      	movs	r3, #0
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3718      	adds	r7, #24
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}
 8009704:	e000ed00 	.word	0xe000ed00
 8009708:	410fc271 	.word	0x410fc271
 800970c:	410fc270 	.word	0x410fc270
 8009710:	e000e400 	.word	0xe000e400
 8009714:	2000148c 	.word	0x2000148c
 8009718:	20001490 	.word	0x20001490
 800971c:	e000ed20 	.word	0xe000ed20
 8009720:	20000044 	.word	0x20000044
 8009724:	e000ef34 	.word	0xe000ef34

08009728 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
	__asm volatile
 800972e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009732:	f383 8811 	msr	BASEPRI, r3
 8009736:	f3bf 8f6f 	isb	sy
 800973a:	f3bf 8f4f 	dsb	sy
 800973e:	607b      	str	r3, [r7, #4]
}
 8009740:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009742:	4b10      	ldr	r3, [pc, #64]	@ (8009784 <vPortEnterCritical+0x5c>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	3301      	adds	r3, #1
 8009748:	4a0e      	ldr	r2, [pc, #56]	@ (8009784 <vPortEnterCritical+0x5c>)
 800974a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800974c:	4b0d      	ldr	r3, [pc, #52]	@ (8009784 <vPortEnterCritical+0x5c>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2b01      	cmp	r3, #1
 8009752:	d110      	bne.n	8009776 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009754:	4b0c      	ldr	r3, [pc, #48]	@ (8009788 <vPortEnterCritical+0x60>)
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	b2db      	uxtb	r3, r3
 800975a:	2b00      	cmp	r3, #0
 800975c:	d00b      	beq.n	8009776 <vPortEnterCritical+0x4e>
	__asm volatile
 800975e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009762:	f383 8811 	msr	BASEPRI, r3
 8009766:	f3bf 8f6f 	isb	sy
 800976a:	f3bf 8f4f 	dsb	sy
 800976e:	603b      	str	r3, [r7, #0]
}
 8009770:	bf00      	nop
 8009772:	bf00      	nop
 8009774:	e7fd      	b.n	8009772 <vPortEnterCritical+0x4a>
	}
}
 8009776:	bf00      	nop
 8009778:	370c      	adds	r7, #12
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr
 8009782:	bf00      	nop
 8009784:	20000044 	.word	0x20000044
 8009788:	e000ed04 	.word	0xe000ed04

0800978c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800978c:	b480      	push	{r7}
 800978e:	b083      	sub	sp, #12
 8009790:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009792:	4b12      	ldr	r3, [pc, #72]	@ (80097dc <vPortExitCritical+0x50>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d10b      	bne.n	80097b2 <vPortExitCritical+0x26>
	__asm volatile
 800979a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800979e:	f383 8811 	msr	BASEPRI, r3
 80097a2:	f3bf 8f6f 	isb	sy
 80097a6:	f3bf 8f4f 	dsb	sy
 80097aa:	607b      	str	r3, [r7, #4]
}
 80097ac:	bf00      	nop
 80097ae:	bf00      	nop
 80097b0:	e7fd      	b.n	80097ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80097b2:	4b0a      	ldr	r3, [pc, #40]	@ (80097dc <vPortExitCritical+0x50>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	3b01      	subs	r3, #1
 80097b8:	4a08      	ldr	r2, [pc, #32]	@ (80097dc <vPortExitCritical+0x50>)
 80097ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80097bc:	4b07      	ldr	r3, [pc, #28]	@ (80097dc <vPortExitCritical+0x50>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d105      	bne.n	80097d0 <vPortExitCritical+0x44>
 80097c4:	2300      	movs	r3, #0
 80097c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	f383 8811 	msr	BASEPRI, r3
}
 80097ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80097d0:	bf00      	nop
 80097d2:	370c      	adds	r7, #12
 80097d4:	46bd      	mov	sp, r7
 80097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097da:	4770      	bx	lr
 80097dc:	20000044 	.word	0x20000044

080097e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80097e0:	f3ef 8009 	mrs	r0, PSP
 80097e4:	f3bf 8f6f 	isb	sy
 80097e8:	4b15      	ldr	r3, [pc, #84]	@ (8009840 <pxCurrentTCBConst>)
 80097ea:	681a      	ldr	r2, [r3, #0]
 80097ec:	f01e 0f10 	tst.w	lr, #16
 80097f0:	bf08      	it	eq
 80097f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80097f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097fa:	6010      	str	r0, [r2, #0]
 80097fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009800:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009804:	f380 8811 	msr	BASEPRI, r0
 8009808:	f3bf 8f4f 	dsb	sy
 800980c:	f3bf 8f6f 	isb	sy
 8009810:	f7fe ff9c 	bl	800874c <vTaskSwitchContext>
 8009814:	f04f 0000 	mov.w	r0, #0
 8009818:	f380 8811 	msr	BASEPRI, r0
 800981c:	bc09      	pop	{r0, r3}
 800981e:	6819      	ldr	r1, [r3, #0]
 8009820:	6808      	ldr	r0, [r1, #0]
 8009822:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009826:	f01e 0f10 	tst.w	lr, #16
 800982a:	bf08      	it	eq
 800982c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009830:	f380 8809 	msr	PSP, r0
 8009834:	f3bf 8f6f 	isb	sy
 8009838:	4770      	bx	lr
 800983a:	bf00      	nop
 800983c:	f3af 8000 	nop.w

08009840 <pxCurrentTCBConst>:
 8009840:	20000e60 	.word	0x20000e60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009844:	bf00      	nop
 8009846:	bf00      	nop

08009848 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b082      	sub	sp, #8
 800984c:	af00      	add	r7, sp, #0
	__asm volatile
 800984e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009852:	f383 8811 	msr	BASEPRI, r3
 8009856:	f3bf 8f6f 	isb	sy
 800985a:	f3bf 8f4f 	dsb	sy
 800985e:	607b      	str	r3, [r7, #4]
}
 8009860:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009862:	f7fe feb9 	bl	80085d8 <xTaskIncrementTick>
 8009866:	4603      	mov	r3, r0
 8009868:	2b00      	cmp	r3, #0
 800986a:	d003      	beq.n	8009874 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800986c:	4b06      	ldr	r3, [pc, #24]	@ (8009888 <xPortSysTickHandler+0x40>)
 800986e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009872:	601a      	str	r2, [r3, #0]
 8009874:	2300      	movs	r3, #0
 8009876:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	f383 8811 	msr	BASEPRI, r3
}
 800987e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009880:	bf00      	nop
 8009882:	3708      	adds	r7, #8
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}
 8009888:	e000ed04 	.word	0xe000ed04

0800988c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800988c:	b480      	push	{r7}
 800988e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009890:	4b0b      	ldr	r3, [pc, #44]	@ (80098c0 <vPortSetupTimerInterrupt+0x34>)
 8009892:	2200      	movs	r2, #0
 8009894:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009896:	4b0b      	ldr	r3, [pc, #44]	@ (80098c4 <vPortSetupTimerInterrupt+0x38>)
 8009898:	2200      	movs	r2, #0
 800989a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800989c:	4b0a      	ldr	r3, [pc, #40]	@ (80098c8 <vPortSetupTimerInterrupt+0x3c>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	4a0a      	ldr	r2, [pc, #40]	@ (80098cc <vPortSetupTimerInterrupt+0x40>)
 80098a2:	fba2 2303 	umull	r2, r3, r2, r3
 80098a6:	099b      	lsrs	r3, r3, #6
 80098a8:	4a09      	ldr	r2, [pc, #36]	@ (80098d0 <vPortSetupTimerInterrupt+0x44>)
 80098aa:	3b01      	subs	r3, #1
 80098ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80098ae:	4b04      	ldr	r3, [pc, #16]	@ (80098c0 <vPortSetupTimerInterrupt+0x34>)
 80098b0:	2207      	movs	r2, #7
 80098b2:	601a      	str	r2, [r3, #0]
}
 80098b4:	bf00      	nop
 80098b6:	46bd      	mov	sp, r7
 80098b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098bc:	4770      	bx	lr
 80098be:	bf00      	nop
 80098c0:	e000e010 	.word	0xe000e010
 80098c4:	e000e018 	.word	0xe000e018
 80098c8:	20000038 	.word	0x20000038
 80098cc:	10624dd3 	.word	0x10624dd3
 80098d0:	e000e014 	.word	0xe000e014

080098d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80098d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80098e4 <vPortEnableVFP+0x10>
 80098d8:	6801      	ldr	r1, [r0, #0]
 80098da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80098de:	6001      	str	r1, [r0, #0]
 80098e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80098e2:	bf00      	nop
 80098e4:	e000ed88 	.word	0xe000ed88

080098e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80098e8:	b480      	push	{r7}
 80098ea:	b085      	sub	sp, #20
 80098ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80098ee:	f3ef 8305 	mrs	r3, IPSR
 80098f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2b0f      	cmp	r3, #15
 80098f8:	d915      	bls.n	8009926 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80098fa:	4a18      	ldr	r2, [pc, #96]	@ (800995c <vPortValidateInterruptPriority+0x74>)
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	4413      	add	r3, r2
 8009900:	781b      	ldrb	r3, [r3, #0]
 8009902:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009904:	4b16      	ldr	r3, [pc, #88]	@ (8009960 <vPortValidateInterruptPriority+0x78>)
 8009906:	781b      	ldrb	r3, [r3, #0]
 8009908:	7afa      	ldrb	r2, [r7, #11]
 800990a:	429a      	cmp	r2, r3
 800990c:	d20b      	bcs.n	8009926 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800990e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009912:	f383 8811 	msr	BASEPRI, r3
 8009916:	f3bf 8f6f 	isb	sy
 800991a:	f3bf 8f4f 	dsb	sy
 800991e:	607b      	str	r3, [r7, #4]
}
 8009920:	bf00      	nop
 8009922:	bf00      	nop
 8009924:	e7fd      	b.n	8009922 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009926:	4b0f      	ldr	r3, [pc, #60]	@ (8009964 <vPortValidateInterruptPriority+0x7c>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800992e:	4b0e      	ldr	r3, [pc, #56]	@ (8009968 <vPortValidateInterruptPriority+0x80>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	429a      	cmp	r2, r3
 8009934:	d90b      	bls.n	800994e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800993a:	f383 8811 	msr	BASEPRI, r3
 800993e:	f3bf 8f6f 	isb	sy
 8009942:	f3bf 8f4f 	dsb	sy
 8009946:	603b      	str	r3, [r7, #0]
}
 8009948:	bf00      	nop
 800994a:	bf00      	nop
 800994c:	e7fd      	b.n	800994a <vPortValidateInterruptPriority+0x62>
	}
 800994e:	bf00      	nop
 8009950:	3714      	adds	r7, #20
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr
 800995a:	bf00      	nop
 800995c:	e000e3f0 	.word	0xe000e3f0
 8009960:	2000148c 	.word	0x2000148c
 8009964:	e000ed0c 	.word	0xe000ed0c
 8009968:	20001490 	.word	0x20001490

0800996c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b08a      	sub	sp, #40	@ 0x28
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009974:	2300      	movs	r3, #0
 8009976:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009978:	f7fe fd72 	bl	8008460 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800997c:	4b5c      	ldr	r3, [pc, #368]	@ (8009af0 <pvPortMalloc+0x184>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d101      	bne.n	8009988 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009984:	f000 f924 	bl	8009bd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009988:	4b5a      	ldr	r3, [pc, #360]	@ (8009af4 <pvPortMalloc+0x188>)
 800998a:	681a      	ldr	r2, [r3, #0]
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	4013      	ands	r3, r2
 8009990:	2b00      	cmp	r3, #0
 8009992:	f040 8095 	bne.w	8009ac0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d01e      	beq.n	80099da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800999c:	2208      	movs	r2, #8
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	4413      	add	r3, r2
 80099a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f003 0307 	and.w	r3, r3, #7
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d015      	beq.n	80099da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f023 0307 	bic.w	r3, r3, #7
 80099b4:	3308      	adds	r3, #8
 80099b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f003 0307 	and.w	r3, r3, #7
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d00b      	beq.n	80099da <pvPortMalloc+0x6e>
	__asm volatile
 80099c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099c6:	f383 8811 	msr	BASEPRI, r3
 80099ca:	f3bf 8f6f 	isb	sy
 80099ce:	f3bf 8f4f 	dsb	sy
 80099d2:	617b      	str	r3, [r7, #20]
}
 80099d4:	bf00      	nop
 80099d6:	bf00      	nop
 80099d8:	e7fd      	b.n	80099d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d06f      	beq.n	8009ac0 <pvPortMalloc+0x154>
 80099e0:	4b45      	ldr	r3, [pc, #276]	@ (8009af8 <pvPortMalloc+0x18c>)
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	687a      	ldr	r2, [r7, #4]
 80099e6:	429a      	cmp	r2, r3
 80099e8:	d86a      	bhi.n	8009ac0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80099ea:	4b44      	ldr	r3, [pc, #272]	@ (8009afc <pvPortMalloc+0x190>)
 80099ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80099ee:	4b43      	ldr	r3, [pc, #268]	@ (8009afc <pvPortMalloc+0x190>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099f4:	e004      	b.n	8009a00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80099f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80099fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	429a      	cmp	r2, r3
 8009a08:	d903      	bls.n	8009a12 <pvPortMalloc+0xa6>
 8009a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1f1      	bne.n	80099f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009a12:	4b37      	ldr	r3, [pc, #220]	@ (8009af0 <pvPortMalloc+0x184>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a18:	429a      	cmp	r2, r3
 8009a1a:	d051      	beq.n	8009ac0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009a1c:	6a3b      	ldr	r3, [r7, #32]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	2208      	movs	r2, #8
 8009a22:	4413      	add	r3, r2
 8009a24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a28:	681a      	ldr	r2, [r3, #0]
 8009a2a:	6a3b      	ldr	r3, [r7, #32]
 8009a2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a30:	685a      	ldr	r2, [r3, #4]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	1ad2      	subs	r2, r2, r3
 8009a36:	2308      	movs	r3, #8
 8009a38:	005b      	lsls	r3, r3, #1
 8009a3a:	429a      	cmp	r2, r3
 8009a3c:	d920      	bls.n	8009a80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009a3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	4413      	add	r3, r2
 8009a44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a46:	69bb      	ldr	r3, [r7, #24]
 8009a48:	f003 0307 	and.w	r3, r3, #7
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d00b      	beq.n	8009a68 <pvPortMalloc+0xfc>
	__asm volatile
 8009a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a54:	f383 8811 	msr	BASEPRI, r3
 8009a58:	f3bf 8f6f 	isb	sy
 8009a5c:	f3bf 8f4f 	dsb	sy
 8009a60:	613b      	str	r3, [r7, #16]
}
 8009a62:	bf00      	nop
 8009a64:	bf00      	nop
 8009a66:	e7fd      	b.n	8009a64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a6a:	685a      	ldr	r2, [r3, #4]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	1ad2      	subs	r2, r2, r3
 8009a70:	69bb      	ldr	r3, [r7, #24]
 8009a72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a76:	687a      	ldr	r2, [r7, #4]
 8009a78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009a7a:	69b8      	ldr	r0, [r7, #24]
 8009a7c:	f000 f90a 	bl	8009c94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a80:	4b1d      	ldr	r3, [pc, #116]	@ (8009af8 <pvPortMalloc+0x18c>)
 8009a82:	681a      	ldr	r2, [r3, #0]
 8009a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	1ad3      	subs	r3, r2, r3
 8009a8a:	4a1b      	ldr	r2, [pc, #108]	@ (8009af8 <pvPortMalloc+0x18c>)
 8009a8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8009af8 <pvPortMalloc+0x18c>)
 8009a90:	681a      	ldr	r2, [r3, #0]
 8009a92:	4b1b      	ldr	r3, [pc, #108]	@ (8009b00 <pvPortMalloc+0x194>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	429a      	cmp	r2, r3
 8009a98:	d203      	bcs.n	8009aa2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009a9a:	4b17      	ldr	r3, [pc, #92]	@ (8009af8 <pvPortMalloc+0x18c>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	4a18      	ldr	r2, [pc, #96]	@ (8009b00 <pvPortMalloc+0x194>)
 8009aa0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa4:	685a      	ldr	r2, [r3, #4]
 8009aa6:	4b13      	ldr	r3, [pc, #76]	@ (8009af4 <pvPortMalloc+0x188>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	431a      	orrs	r2, r3
 8009aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009ab6:	4b13      	ldr	r3, [pc, #76]	@ (8009b04 <pvPortMalloc+0x198>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	3301      	adds	r3, #1
 8009abc:	4a11      	ldr	r2, [pc, #68]	@ (8009b04 <pvPortMalloc+0x198>)
 8009abe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009ac0:	f7fe fcdc 	bl	800847c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009ac4:	69fb      	ldr	r3, [r7, #28]
 8009ac6:	f003 0307 	and.w	r3, r3, #7
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d00b      	beq.n	8009ae6 <pvPortMalloc+0x17a>
	__asm volatile
 8009ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ad2:	f383 8811 	msr	BASEPRI, r3
 8009ad6:	f3bf 8f6f 	isb	sy
 8009ada:	f3bf 8f4f 	dsb	sy
 8009ade:	60fb      	str	r3, [r7, #12]
}
 8009ae0:	bf00      	nop
 8009ae2:	bf00      	nop
 8009ae4:	e7fd      	b.n	8009ae2 <pvPortMalloc+0x176>
	return pvReturn;
 8009ae6:	69fb      	ldr	r3, [r7, #28]
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3728      	adds	r7, #40	@ 0x28
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}
 8009af0:	2000509c 	.word	0x2000509c
 8009af4:	200050b0 	.word	0x200050b0
 8009af8:	200050a0 	.word	0x200050a0
 8009afc:	20005094 	.word	0x20005094
 8009b00:	200050a4 	.word	0x200050a4
 8009b04:	200050a8 	.word	0x200050a8

08009b08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b086      	sub	sp, #24
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d04f      	beq.n	8009bba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009b1a:	2308      	movs	r3, #8
 8009b1c:	425b      	negs	r3, r3
 8009b1e:	697a      	ldr	r2, [r7, #20]
 8009b20:	4413      	add	r3, r2
 8009b22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	685a      	ldr	r2, [r3, #4]
 8009b2c:	4b25      	ldr	r3, [pc, #148]	@ (8009bc4 <vPortFree+0xbc>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	4013      	ands	r3, r2
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d10b      	bne.n	8009b4e <vPortFree+0x46>
	__asm volatile
 8009b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b3a:	f383 8811 	msr	BASEPRI, r3
 8009b3e:	f3bf 8f6f 	isb	sy
 8009b42:	f3bf 8f4f 	dsb	sy
 8009b46:	60fb      	str	r3, [r7, #12]
}
 8009b48:	bf00      	nop
 8009b4a:	bf00      	nop
 8009b4c:	e7fd      	b.n	8009b4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009b4e:	693b      	ldr	r3, [r7, #16]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d00b      	beq.n	8009b6e <vPortFree+0x66>
	__asm volatile
 8009b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b5a:	f383 8811 	msr	BASEPRI, r3
 8009b5e:	f3bf 8f6f 	isb	sy
 8009b62:	f3bf 8f4f 	dsb	sy
 8009b66:	60bb      	str	r3, [r7, #8]
}
 8009b68:	bf00      	nop
 8009b6a:	bf00      	nop
 8009b6c:	e7fd      	b.n	8009b6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	685a      	ldr	r2, [r3, #4]
 8009b72:	4b14      	ldr	r3, [pc, #80]	@ (8009bc4 <vPortFree+0xbc>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	4013      	ands	r3, r2
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d01e      	beq.n	8009bba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d11a      	bne.n	8009bba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009b84:	693b      	ldr	r3, [r7, #16]
 8009b86:	685a      	ldr	r2, [r3, #4]
 8009b88:	4b0e      	ldr	r3, [pc, #56]	@ (8009bc4 <vPortFree+0xbc>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	43db      	mvns	r3, r3
 8009b8e:	401a      	ands	r2, r3
 8009b90:	693b      	ldr	r3, [r7, #16]
 8009b92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009b94:	f7fe fc64 	bl	8008460 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009b98:	693b      	ldr	r3, [r7, #16]
 8009b9a:	685a      	ldr	r2, [r3, #4]
 8009b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8009bc8 <vPortFree+0xc0>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4413      	add	r3, r2
 8009ba2:	4a09      	ldr	r2, [pc, #36]	@ (8009bc8 <vPortFree+0xc0>)
 8009ba4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009ba6:	6938      	ldr	r0, [r7, #16]
 8009ba8:	f000 f874 	bl	8009c94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009bac:	4b07      	ldr	r3, [pc, #28]	@ (8009bcc <vPortFree+0xc4>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	3301      	adds	r3, #1
 8009bb2:	4a06      	ldr	r2, [pc, #24]	@ (8009bcc <vPortFree+0xc4>)
 8009bb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009bb6:	f7fe fc61 	bl	800847c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009bba:	bf00      	nop
 8009bbc:	3718      	adds	r7, #24
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}
 8009bc2:	bf00      	nop
 8009bc4:	200050b0 	.word	0x200050b0
 8009bc8:	200050a0 	.word	0x200050a0
 8009bcc:	200050ac 	.word	0x200050ac

08009bd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b085      	sub	sp, #20
 8009bd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009bd6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009bda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009bdc:	4b27      	ldr	r3, [pc, #156]	@ (8009c7c <prvHeapInit+0xac>)
 8009bde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	f003 0307 	and.w	r3, r3, #7
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d00c      	beq.n	8009c04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	3307      	adds	r3, #7
 8009bee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f023 0307 	bic.w	r3, r3, #7
 8009bf6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009bf8:	68ba      	ldr	r2, [r7, #8]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	1ad3      	subs	r3, r2, r3
 8009bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8009c7c <prvHeapInit+0xac>)
 8009c00:	4413      	add	r3, r2
 8009c02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009c08:	4a1d      	ldr	r2, [pc, #116]	@ (8009c80 <prvHeapInit+0xb0>)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8009c80 <prvHeapInit+0xb0>)
 8009c10:	2200      	movs	r2, #0
 8009c12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	68ba      	ldr	r2, [r7, #8]
 8009c18:	4413      	add	r3, r2
 8009c1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009c1c:	2208      	movs	r2, #8
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	1a9b      	subs	r3, r3, r2
 8009c22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f023 0307 	bic.w	r3, r3, #7
 8009c2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	4a15      	ldr	r2, [pc, #84]	@ (8009c84 <prvHeapInit+0xb4>)
 8009c30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009c32:	4b14      	ldr	r3, [pc, #80]	@ (8009c84 <prvHeapInit+0xb4>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	2200      	movs	r2, #0
 8009c38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009c3a:	4b12      	ldr	r3, [pc, #72]	@ (8009c84 <prvHeapInit+0xb4>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	2200      	movs	r2, #0
 8009c40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	68fa      	ldr	r2, [r7, #12]
 8009c4a:	1ad2      	subs	r2, r2, r3
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009c50:	4b0c      	ldr	r3, [pc, #48]	@ (8009c84 <prvHeapInit+0xb4>)
 8009c52:	681a      	ldr	r2, [r3, #0]
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	685b      	ldr	r3, [r3, #4]
 8009c5c:	4a0a      	ldr	r2, [pc, #40]	@ (8009c88 <prvHeapInit+0xb8>)
 8009c5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	685b      	ldr	r3, [r3, #4]
 8009c64:	4a09      	ldr	r2, [pc, #36]	@ (8009c8c <prvHeapInit+0xbc>)
 8009c66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009c68:	4b09      	ldr	r3, [pc, #36]	@ (8009c90 <prvHeapInit+0xc0>)
 8009c6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009c6e:	601a      	str	r2, [r3, #0]
}
 8009c70:	bf00      	nop
 8009c72:	3714      	adds	r7, #20
 8009c74:	46bd      	mov	sp, r7
 8009c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7a:	4770      	bx	lr
 8009c7c:	20001494 	.word	0x20001494
 8009c80:	20005094 	.word	0x20005094
 8009c84:	2000509c 	.word	0x2000509c
 8009c88:	200050a4 	.word	0x200050a4
 8009c8c:	200050a0 	.word	0x200050a0
 8009c90:	200050b0 	.word	0x200050b0

08009c94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009c94:	b480      	push	{r7}
 8009c96:	b085      	sub	sp, #20
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c9c:	4b28      	ldr	r3, [pc, #160]	@ (8009d40 <prvInsertBlockIntoFreeList+0xac>)
 8009c9e:	60fb      	str	r3, [r7, #12]
 8009ca0:	e002      	b.n	8009ca8 <prvInsertBlockIntoFreeList+0x14>
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	60fb      	str	r3, [r7, #12]
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	687a      	ldr	r2, [r7, #4]
 8009cae:	429a      	cmp	r2, r3
 8009cb0:	d8f7      	bhi.n	8009ca2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	685b      	ldr	r3, [r3, #4]
 8009cba:	68ba      	ldr	r2, [r7, #8]
 8009cbc:	4413      	add	r3, r2
 8009cbe:	687a      	ldr	r2, [r7, #4]
 8009cc0:	429a      	cmp	r2, r3
 8009cc2:	d108      	bne.n	8009cd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	685a      	ldr	r2, [r3, #4]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	685b      	ldr	r3, [r3, #4]
 8009ccc:	441a      	add	r2, r3
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	685b      	ldr	r3, [r3, #4]
 8009cde:	68ba      	ldr	r2, [r7, #8]
 8009ce0:	441a      	add	r2, r3
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	429a      	cmp	r2, r3
 8009ce8:	d118      	bne.n	8009d1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681a      	ldr	r2, [r3, #0]
 8009cee:	4b15      	ldr	r3, [pc, #84]	@ (8009d44 <prvInsertBlockIntoFreeList+0xb0>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	d00d      	beq.n	8009d12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	685a      	ldr	r2, [r3, #4]
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	685b      	ldr	r3, [r3, #4]
 8009d00:	441a      	add	r2, r3
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	681a      	ldr	r2, [r3, #0]
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	601a      	str	r2, [r3, #0]
 8009d10:	e008      	b.n	8009d24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009d12:	4b0c      	ldr	r3, [pc, #48]	@ (8009d44 <prvInsertBlockIntoFreeList+0xb0>)
 8009d14:	681a      	ldr	r2, [r3, #0]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	601a      	str	r2, [r3, #0]
 8009d1a:	e003      	b.n	8009d24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	681a      	ldr	r2, [r3, #0]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009d24:	68fa      	ldr	r2, [r7, #12]
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d002      	beq.n	8009d32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	687a      	ldr	r2, [r7, #4]
 8009d30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d32:	bf00      	nop
 8009d34:	3714      	adds	r7, #20
 8009d36:	46bd      	mov	sp, r7
 8009d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3c:	4770      	bx	lr
 8009d3e:	bf00      	nop
 8009d40:	20005094 	.word	0x20005094
 8009d44:	2000509c 	.word	0x2000509c

08009d48 <memset>:
 8009d48:	4402      	add	r2, r0
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d100      	bne.n	8009d52 <memset+0xa>
 8009d50:	4770      	bx	lr
 8009d52:	f803 1b01 	strb.w	r1, [r3], #1
 8009d56:	e7f9      	b.n	8009d4c <memset+0x4>

08009d58 <__libc_init_array>:
 8009d58:	b570      	push	{r4, r5, r6, lr}
 8009d5a:	4d0d      	ldr	r5, [pc, #52]	@ (8009d90 <__libc_init_array+0x38>)
 8009d5c:	4c0d      	ldr	r4, [pc, #52]	@ (8009d94 <__libc_init_array+0x3c>)
 8009d5e:	1b64      	subs	r4, r4, r5
 8009d60:	10a4      	asrs	r4, r4, #2
 8009d62:	2600      	movs	r6, #0
 8009d64:	42a6      	cmp	r6, r4
 8009d66:	d109      	bne.n	8009d7c <__libc_init_array+0x24>
 8009d68:	4d0b      	ldr	r5, [pc, #44]	@ (8009d98 <__libc_init_array+0x40>)
 8009d6a:	4c0c      	ldr	r4, [pc, #48]	@ (8009d9c <__libc_init_array+0x44>)
 8009d6c:	f000 f8dc 	bl	8009f28 <_init>
 8009d70:	1b64      	subs	r4, r4, r5
 8009d72:	10a4      	asrs	r4, r4, #2
 8009d74:	2600      	movs	r6, #0
 8009d76:	42a6      	cmp	r6, r4
 8009d78:	d105      	bne.n	8009d86 <__libc_init_array+0x2e>
 8009d7a:	bd70      	pop	{r4, r5, r6, pc}
 8009d7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d80:	4798      	blx	r3
 8009d82:	3601      	adds	r6, #1
 8009d84:	e7ee      	b.n	8009d64 <__libc_init_array+0xc>
 8009d86:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d8a:	4798      	blx	r3
 8009d8c:	3601      	adds	r6, #1
 8009d8e:	e7f2      	b.n	8009d76 <__libc_init_array+0x1e>
 8009d90:	08009fb0 	.word	0x08009fb0
 8009d94:	08009fb0 	.word	0x08009fb0
 8009d98:	08009fb0 	.word	0x08009fb0
 8009d9c:	08009fb4 	.word	0x08009fb4

08009da0 <__retarget_lock_acquire_recursive>:
 8009da0:	4770      	bx	lr

08009da2 <__retarget_lock_release_recursive>:
 8009da2:	4770      	bx	lr

08009da4 <_reclaim_reent>:
 8009da4:	4b2d      	ldr	r3, [pc, #180]	@ (8009e5c <_reclaim_reent+0xb8>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	4283      	cmp	r3, r0
 8009daa:	b570      	push	{r4, r5, r6, lr}
 8009dac:	4604      	mov	r4, r0
 8009dae:	d053      	beq.n	8009e58 <_reclaim_reent+0xb4>
 8009db0:	69c3      	ldr	r3, [r0, #28]
 8009db2:	b31b      	cbz	r3, 8009dfc <_reclaim_reent+0x58>
 8009db4:	68db      	ldr	r3, [r3, #12]
 8009db6:	b163      	cbz	r3, 8009dd2 <_reclaim_reent+0x2e>
 8009db8:	2500      	movs	r5, #0
 8009dba:	69e3      	ldr	r3, [r4, #28]
 8009dbc:	68db      	ldr	r3, [r3, #12]
 8009dbe:	5959      	ldr	r1, [r3, r5]
 8009dc0:	b9b1      	cbnz	r1, 8009df0 <_reclaim_reent+0x4c>
 8009dc2:	3504      	adds	r5, #4
 8009dc4:	2d80      	cmp	r5, #128	@ 0x80
 8009dc6:	d1f8      	bne.n	8009dba <_reclaim_reent+0x16>
 8009dc8:	69e3      	ldr	r3, [r4, #28]
 8009dca:	4620      	mov	r0, r4
 8009dcc:	68d9      	ldr	r1, [r3, #12]
 8009dce:	f000 f855 	bl	8009e7c <_free_r>
 8009dd2:	69e3      	ldr	r3, [r4, #28]
 8009dd4:	6819      	ldr	r1, [r3, #0]
 8009dd6:	b111      	cbz	r1, 8009dde <_reclaim_reent+0x3a>
 8009dd8:	4620      	mov	r0, r4
 8009dda:	f000 f84f 	bl	8009e7c <_free_r>
 8009dde:	69e3      	ldr	r3, [r4, #28]
 8009de0:	689d      	ldr	r5, [r3, #8]
 8009de2:	b15d      	cbz	r5, 8009dfc <_reclaim_reent+0x58>
 8009de4:	4629      	mov	r1, r5
 8009de6:	4620      	mov	r0, r4
 8009de8:	682d      	ldr	r5, [r5, #0]
 8009dea:	f000 f847 	bl	8009e7c <_free_r>
 8009dee:	e7f8      	b.n	8009de2 <_reclaim_reent+0x3e>
 8009df0:	680e      	ldr	r6, [r1, #0]
 8009df2:	4620      	mov	r0, r4
 8009df4:	f000 f842 	bl	8009e7c <_free_r>
 8009df8:	4631      	mov	r1, r6
 8009dfa:	e7e1      	b.n	8009dc0 <_reclaim_reent+0x1c>
 8009dfc:	6961      	ldr	r1, [r4, #20]
 8009dfe:	b111      	cbz	r1, 8009e06 <_reclaim_reent+0x62>
 8009e00:	4620      	mov	r0, r4
 8009e02:	f000 f83b 	bl	8009e7c <_free_r>
 8009e06:	69e1      	ldr	r1, [r4, #28]
 8009e08:	b111      	cbz	r1, 8009e10 <_reclaim_reent+0x6c>
 8009e0a:	4620      	mov	r0, r4
 8009e0c:	f000 f836 	bl	8009e7c <_free_r>
 8009e10:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009e12:	b111      	cbz	r1, 8009e1a <_reclaim_reent+0x76>
 8009e14:	4620      	mov	r0, r4
 8009e16:	f000 f831 	bl	8009e7c <_free_r>
 8009e1a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e1c:	b111      	cbz	r1, 8009e24 <_reclaim_reent+0x80>
 8009e1e:	4620      	mov	r0, r4
 8009e20:	f000 f82c 	bl	8009e7c <_free_r>
 8009e24:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009e26:	b111      	cbz	r1, 8009e2e <_reclaim_reent+0x8a>
 8009e28:	4620      	mov	r0, r4
 8009e2a:	f000 f827 	bl	8009e7c <_free_r>
 8009e2e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009e30:	b111      	cbz	r1, 8009e38 <_reclaim_reent+0x94>
 8009e32:	4620      	mov	r0, r4
 8009e34:	f000 f822 	bl	8009e7c <_free_r>
 8009e38:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009e3a:	b111      	cbz	r1, 8009e42 <_reclaim_reent+0x9e>
 8009e3c:	4620      	mov	r0, r4
 8009e3e:	f000 f81d 	bl	8009e7c <_free_r>
 8009e42:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009e44:	b111      	cbz	r1, 8009e4c <_reclaim_reent+0xa8>
 8009e46:	4620      	mov	r0, r4
 8009e48:	f000 f818 	bl	8009e7c <_free_r>
 8009e4c:	6a23      	ldr	r3, [r4, #32]
 8009e4e:	b11b      	cbz	r3, 8009e58 <_reclaim_reent+0xb4>
 8009e50:	4620      	mov	r0, r4
 8009e52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009e56:	4718      	bx	r3
 8009e58:	bd70      	pop	{r4, r5, r6, pc}
 8009e5a:	bf00      	nop
 8009e5c:	20000048 	.word	0x20000048

08009e60 <memcpy>:
 8009e60:	440a      	add	r2, r1
 8009e62:	4291      	cmp	r1, r2
 8009e64:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009e68:	d100      	bne.n	8009e6c <memcpy+0xc>
 8009e6a:	4770      	bx	lr
 8009e6c:	b510      	push	{r4, lr}
 8009e6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e76:	4291      	cmp	r1, r2
 8009e78:	d1f9      	bne.n	8009e6e <memcpy+0xe>
 8009e7a:	bd10      	pop	{r4, pc}

08009e7c <_free_r>:
 8009e7c:	b538      	push	{r3, r4, r5, lr}
 8009e7e:	4605      	mov	r5, r0
 8009e80:	2900      	cmp	r1, #0
 8009e82:	d041      	beq.n	8009f08 <_free_r+0x8c>
 8009e84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e88:	1f0c      	subs	r4, r1, #4
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	bfb8      	it	lt
 8009e8e:	18e4      	addlt	r4, r4, r3
 8009e90:	f000 f83e 	bl	8009f10 <__malloc_lock>
 8009e94:	4a1d      	ldr	r2, [pc, #116]	@ (8009f0c <_free_r+0x90>)
 8009e96:	6813      	ldr	r3, [r2, #0]
 8009e98:	b933      	cbnz	r3, 8009ea8 <_free_r+0x2c>
 8009e9a:	6063      	str	r3, [r4, #4]
 8009e9c:	6014      	str	r4, [r2, #0]
 8009e9e:	4628      	mov	r0, r5
 8009ea0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ea4:	f000 b83a 	b.w	8009f1c <__malloc_unlock>
 8009ea8:	42a3      	cmp	r3, r4
 8009eaa:	d908      	bls.n	8009ebe <_free_r+0x42>
 8009eac:	6820      	ldr	r0, [r4, #0]
 8009eae:	1821      	adds	r1, r4, r0
 8009eb0:	428b      	cmp	r3, r1
 8009eb2:	bf01      	itttt	eq
 8009eb4:	6819      	ldreq	r1, [r3, #0]
 8009eb6:	685b      	ldreq	r3, [r3, #4]
 8009eb8:	1809      	addeq	r1, r1, r0
 8009eba:	6021      	streq	r1, [r4, #0]
 8009ebc:	e7ed      	b.n	8009e9a <_free_r+0x1e>
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	685b      	ldr	r3, [r3, #4]
 8009ec2:	b10b      	cbz	r3, 8009ec8 <_free_r+0x4c>
 8009ec4:	42a3      	cmp	r3, r4
 8009ec6:	d9fa      	bls.n	8009ebe <_free_r+0x42>
 8009ec8:	6811      	ldr	r1, [r2, #0]
 8009eca:	1850      	adds	r0, r2, r1
 8009ecc:	42a0      	cmp	r0, r4
 8009ece:	d10b      	bne.n	8009ee8 <_free_r+0x6c>
 8009ed0:	6820      	ldr	r0, [r4, #0]
 8009ed2:	4401      	add	r1, r0
 8009ed4:	1850      	adds	r0, r2, r1
 8009ed6:	4283      	cmp	r3, r0
 8009ed8:	6011      	str	r1, [r2, #0]
 8009eda:	d1e0      	bne.n	8009e9e <_free_r+0x22>
 8009edc:	6818      	ldr	r0, [r3, #0]
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	6053      	str	r3, [r2, #4]
 8009ee2:	4408      	add	r0, r1
 8009ee4:	6010      	str	r0, [r2, #0]
 8009ee6:	e7da      	b.n	8009e9e <_free_r+0x22>
 8009ee8:	d902      	bls.n	8009ef0 <_free_r+0x74>
 8009eea:	230c      	movs	r3, #12
 8009eec:	602b      	str	r3, [r5, #0]
 8009eee:	e7d6      	b.n	8009e9e <_free_r+0x22>
 8009ef0:	6820      	ldr	r0, [r4, #0]
 8009ef2:	1821      	adds	r1, r4, r0
 8009ef4:	428b      	cmp	r3, r1
 8009ef6:	bf04      	itt	eq
 8009ef8:	6819      	ldreq	r1, [r3, #0]
 8009efa:	685b      	ldreq	r3, [r3, #4]
 8009efc:	6063      	str	r3, [r4, #4]
 8009efe:	bf04      	itt	eq
 8009f00:	1809      	addeq	r1, r1, r0
 8009f02:	6021      	streq	r1, [r4, #0]
 8009f04:	6054      	str	r4, [r2, #4]
 8009f06:	e7ca      	b.n	8009e9e <_free_r+0x22>
 8009f08:	bd38      	pop	{r3, r4, r5, pc}
 8009f0a:	bf00      	nop
 8009f0c:	200051f0 	.word	0x200051f0

08009f10 <__malloc_lock>:
 8009f10:	4801      	ldr	r0, [pc, #4]	@ (8009f18 <__malloc_lock+0x8>)
 8009f12:	f7ff bf45 	b.w	8009da0 <__retarget_lock_acquire_recursive>
 8009f16:	bf00      	nop
 8009f18:	200051ec 	.word	0x200051ec

08009f1c <__malloc_unlock>:
 8009f1c:	4801      	ldr	r0, [pc, #4]	@ (8009f24 <__malloc_unlock+0x8>)
 8009f1e:	f7ff bf40 	b.w	8009da2 <__retarget_lock_release_recursive>
 8009f22:	bf00      	nop
 8009f24:	200051ec 	.word	0x200051ec

08009f28 <_init>:
 8009f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f2a:	bf00      	nop
 8009f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f2e:	bc08      	pop	{r3}
 8009f30:	469e      	mov	lr, r3
 8009f32:	4770      	bx	lr

08009f34 <_fini>:
 8009f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f36:	bf00      	nop
 8009f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f3a:	bc08      	pop	{r3}
 8009f3c:	469e      	mov	lr, r3
 8009f3e:	4770      	bx	lr
