<!DOCTYPE html>
<html>
  <head>
    <link rel="stylesheet" href="../style.css"/>
  </head>
  <body>
    <table id="table9">
      <caption id="page88">
        <b>Table 9. Port A alternate functions</b>
      </caption>
      <tr>
        <th colspan="2" rowspan="2" class="thb">Port</th>
        <th>AF0</th>
        <th>AF1</th>
        <th>AF2</th>
        <th>AF3</th>
        <th>AF4</th>
        <th>AF5</th>
        <th>AF6</th>
        <th>AF7</th>
        <th>AF8</th>
        <th>AF9</th>
        <th>AF10</th>
        <th>AF11</th>
        <th>AF12</th>
        <th>AF13</th>
        <th>AF14</th>
        <th>AF15</th>
      </tr>
      <tr>
        <th class="thb">SYS</th>
        <th class="thb">TIM1/2/16/<br/>17/LPTIM1/<br/>HRTIM1</th>
        <th class="thb">SAI1/TIM3/<br/>4/5/12/<br/>HRTIM1</th>
        <th class="thb">LPUART/<br/>TIM8/<br/>LPTIM2/3/4/<br/>5/HRTIM1/<br/>DFSDM1</th>
        <th class="thb">I2C1/2/3/4/<br/>USART1/<br/>TIM15/<br/>LPTIM2/<br/>DFSDM1/<br/>CEC</th>
        <th class="thb">SPI1/2/3/4/<br/>5/6/CEC</th>
        <th class="thb">SPI2/3/SAI1/<br/>3/I2C4/<br/>UART4/<br/>DFSDM1</th>
        <th class="thb">SPI2/3/6/<br/>USART1/2/<br/>3/6/UART7/<br/>SDMMC1</th>
        <th class="thb">SPI6/SAI2/<br/>4/UART4/5/<br/>8/LPUART/<br/>SDMMC1/<br/>SPDIFRX1</th>
        <th class="thb">SAI4/<br/>FDCAN1/2/<br/>TIM13/14/<br/>QUADSPI/<br/>FMC/<br/>SDMMC2/<br/>LCD/<br/>SPDIFRX1</th>
        <th class="thb">SAI2/4/<br/>TIM8/<br/>QUADSPI/<br/>SDMMC2/<br/>OTG1_HS/<br/>OTG2_FS/<br/>LCD</th>
        <th class="thb">I2C4/<br/>UART7/<br/>SWPMI1/<br/>TIM1/8/<br/>DFSDM1/<br/>SDMMC2/<br/>MDIOS/<br/>ETH</th>
        <th class="thb">TIM1/8/FMC<br/>/SDMMC1/<br/>MDIOS/<br/>OTG1_FS/<br/>LCD</th>
        <th class="thb">TIM1/DCMI<br/>/LCD/<br/>COMP</th>
        <th class="thb">UART5/<br/>LCD</th>
        <th class="thb">SYS</th>
      </tr>
      <tr>
        <td rowspan="13">
          <span class="tv">Port A</span>
        </td>
        <td>PA0</td>
        <td>-</td>
        <td>TIM2_CH1/<br/>TIM2_ETR</td>
        <td>TIM5_CH1</td>
        <td>TIM8_ETR</td>
        <td>TIM15_BKIN</td>
        <td>-</td>
        <td>-</td>
        <td>USART2_<br/>CTS/<br/>USART2_<br/>NSS</td>
        <td>UART4_TX</td>
        <td>SDMMC2_<br/>CMD</td>
        <td>SAI2_SD_B</td>
        <td>ETH_MII_<br/>CRS</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA1</td>
        <td>-</td>
        <td>TIM2_CH2</td>
        <td>TIM5_CH2</td>
        <td>LPTIM3_<br/>OUT</td>
        <td>TIM15_<br/>CH1N</td>
        <td>-</td>
        <td>-</td>
        <td>USART2_<br/>RTS/<br/>USART2_<br/>DE</td>
        <td>UART4_RX</td>
        <td>QUADSPI_<br/>BK1_IO3</td>
        <td>SAI2_MCLK<br/>_B</td>
        <td>ETH_MII_<br/>RX_CLK/<br/>ETH_RMII_<br/>REF_CLK</td>
        <td>-</td>
        <td>-</td>
        <td>LCD_R2</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA2</td>
        <td>-</td>
        <td>TIM2_CH3</td>
        <td>TIM5_CH3</td>
        <td>LPTIM4_<br/>OUT</td>
        <td>TIM15_CH1</td>
        <td>-</td>
        <td>-</td>
        <td>USART2_<br/>TX</td>
        <td>SAI2_SCK_<br/>B</td>
        <td>-</td>
        <td>-</td>
        <td>ETH_MDIO</td>
        <td>MDIOS_<br/>MDIO</td>
        <td>-</td>
        <td>LCD_R1</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA3</td>
        <td>-</td>
        <td>TIM2_CH4</td>
        <td>TIM5_CH4</td>
        <td>LPTIM5_<br/>OUT</td>
        <td>TIM15_CH2</td>
        <td>-</td>
        <td>-</td>
        <td>USART2_<br/>RX</td>
        <td>-</td>
        <td>LCD_B2</td>
        <td>OTG_HS_<br/>ULPI_D0</td>
        <td>ETH_MII_<br/>COL</td>
        <td>-</td>
        <td>-</td>
        <td>LCD_B5</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA4</td>
        <td>D1<br/>PWREN</td>
        <td>-</td>
        <td>TIM5_ETR</td>
        <td>-</td>
        <td>-</td>
        <td>SPI1_NSS/<br/>I2S1_WS</td>
        <td>SPI3_NSS/<br/>I2S3_WS</td>
        <td>USART2_<br/>CK</td>
        <td>SPI6_NSS</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>OTG_HS_<br/>SOF</td>
        <td>DCMI_<br/>HSYNC</td>
        <td>LCD_<br/>VSYNC</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA5</td>
        <td>D2<br/>PWREN</td>
        <td>TIM2_CH1/<br/>TIM2_ETR</td>
        <td>-</td>
        <td>TIM8_<br/>CH1N</td>
        <td>-</td>
        <td>SPI1_SCK<br/>/I2S1_CK</td>
        <td>-</td>
        <td>-</td>
        <td>SPI6_SCK</td>
        <td>-</td>
        <td>OTG_HS_<br/>ULPI_CK</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>LCD_R4</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA6</td>
        <td>-</td>
        <td>TIM1_BKIN</td>
        <td>TIM3_CH1</td>
        <td>TIM8_BKIN</td>
        <td>-</td>
        <td>SPI1_MISO<br/>/I2S1_SDI</td>
        <td>-</td>
        <td>-</td>
        <td>SPI6_MISO</td>
        <td>TIM13_<br/>CH1</td>
        <td>TIM8_BKIN<br/>_COMP12</td>
        <td>MDIOS_<br/>MDC</td>
        <td>TIM1_BKIN<br/>_COMP12</td>
        <td>DCMI_PIX<br/>CLK</td>
        <td>LCD_G2</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA7</td>
        <td>-</td>
        <td>TIM1_CH1N</td>
        <td>TIM3_CH2</td>
        <td>TIM8_CH1<br/>N</td>
        <td>-</td>
        <td>SPI1_MOSI<br/>/I2S1_SDO</td>
        <td>-</td>
        <td>-</td>
        <td>SPI6_MOSI</td>
        <td>TIM14_<br/>CH1</td>
        <td>-</td>
        <td>ETH_MII_<br/>RX_DV/<br/>ETH_RMII_<br/>CRS_DV</td>
        <td>FMC_SDN<br/>WE</td>
        <td>-</td>
        <td>-</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA8</td>
        <td>MCO1</td>
        <td>TIM1_CH1</td>
        <td>HRTIM_CH<br/>B2</td>
        <td>TIM8_BKIN<br/>2</td>
        <td>I2C3_SCL</td>
        <td>-</td>
        <td>-</td>
        <td>USART1_<br/>CK</td>
        <td>-</td>
        <td>-</td>
        <td>OTG_FS_<br/>SOF</td>
        <td>UART7_RX</td>
        <td>TIM8_BKIN<br/>2_COMP12</td>
        <td>LCD_B3</td>
        <td>LCD_R6</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA9</td>
        <td>-</td>
        <td>TIM1_CH2</td>
        <td>HRTIM_CH<br/>C1</td>
        <td>LPUART1_<br/>TX</td>
        <td>I2C3_SMBA</td>
        <td>SPI2_SCK/<br/>I2S2_CK</td>
        <td>-</td>
        <td>USART1_<br/>TX</td>
        <td>-</td>
        <td>FDCAN1_<br/>RXFD_<br/>MODE</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>DCMI_D0</td>
        <td>LCD_R5</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA10</td>
        <td>-</td>
        <td>TIM1_CH3</td>
        <td>HRTIM_CH<br/>C2</td>
        <td>LPUART1_<br/>RX</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>USART1_<br/>RX</td>
        <td>-</td>
        <td>FDCAN1_<br/>TXFD_<br/>MODE</td>
        <td>OTG_FS_ID</td>
        <td>MDIOS_<br/>MDIO</td>
        <td>LCD_B4</td>
        <td>DCMI_D1</td>
        <td>LCD_B1</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA11</td>
        <td>-</td>
        <td>TIM1_CH4</td>
        <td>HRTIM_CH<br/>D1</td>
        <td>LPUART1_<br/>CTS</td>
        <td>-</td>
        <td>SPI2_NSS<br/>/I2S2_WS</td>
        <td>UART4_RX</td>
        <td>USART1_<br/>CTS/<br/>USART1_<br/>NSS</td>
        <td>-</td>
        <td>FDCAN1_<br/>RX</td>
        <td>OTG_FS_<br/>DM</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>LCD_R4</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA12</td>
        <td>-</td>
        <td>TIM1_ETR</td>
        <td>HRTIM_CH<br/>D2</td>
        <td>LPUART1_<br/>RTS/<br/>LPUART1_<br/>DE</td>
        <td>-</td>
        <td>SPI2_SCK/<br/>I2S2_CK</td>
        <td>UART4_TX</td>
        <td>USART1_<br/>RTS/<br/>USART1_<br/>DE</td>
        <td>SAI2_FS_B</td>
        <td>FDCAN1_<br/>TX</td>
        <td>OTG_FS_<br/>DP</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>LCD_R5</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td rowspan="3">
          <span class="tv">Port A</span>
        </td>
        <td>PA13</td>
        <td>JTMS-<br/>SWDIO</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA14</td>
        <td>JTCK-<br/>SWCLK</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PA15</td>
        <td>JTDI</td>
        <td>TIM2_CH1/<br/>TIM2_ETR</td>
        <td>HRTIM_<br/>FLT1</td>
        <td>-</td>
        <td>CEC</td>
        <td>SPI1_NSS/<br/>I2S1_WS</td>
        <td>SPI3_NSS/<br/>I2S3_WS</td>
        <td>SPI6_NSS</td>
        <td>UART4_<br/>RTS/<br/>UART4_<br/>DE</td>
        <td>-</td>
        <td>-</td>
        <td>UART7_TX</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
    </table>
    <table id="table10">
      <caption>
        <b>Table 10. Port B alternate functions</b>
      </caption>
      <tr>
        <th colspan="2" rowspan="2" class="thb">Port</th>
        <th>AF0</th>
        <th>AF1</th>
        <th>AF2</th>
        <th>AF3</th>
        <th>AF4</th>
        <th>AF5</th>
        <th>AF6</th>
        <th>AF7</th>
        <th>AF8</th>
        <th>AF9</th>
        <th>AF10</th>
        <th>AF11</th>
        <th>AF12</th>
        <th>AF13</th>
        <th>AF14</th>
        <th>AF15</th>
      </tr>
      <tr>
        <th class="thb">SYS</th>
        <th class="thb">TIM1/2/16/<br/>17/LPTIM1/<br/>HRTIM1</th>
        <th class="thb">SAI1/TIM3/<br/>4/5/12/<br/>HRTIM1</th>
        <th class="thb">LPUART/<br/>TIM8/<br/>LPTIM2/3/4<br/>/5/HRTIM1/<br/>DFSDM1</th>
        <th class="thb">I2C1/2/3/4/<br/>USART1/<br/>TIM15/<br/>LPTIM2/<br/>DFSDM1/<br/>CEC</th>
        <th class="thb">SPI1/2/3/4/5/<br/>6/CEC</th>
        <th class="thb">SPI2/3/SAI1<br/>/3/I2C4/<br/>UART4/<br/>DFSDM1</th>
        <th class="thb">SPI2/3/6/<br/>USART1/2/3<br/>/6/UART7/S<br/>DMMC1</th>
        <th class="thb">SPI6/SAI2/<br/>4/UART4/5/<br/>8/LPUART/<br/>SDMMC1/<br/>SPDIFRX1</th>
        <th class="thb">SAI4/<br/>FDCAN1/2/<br/>TIM13/14/<br/>QUADSPI/<br/>FMC/<br/>SDMMC2/<br/>LCD/<br/>SPDIFRX1</th>
        <th class="thb">SAI2/4/<br/>TIM8/<br/>QUADSPI/<br/>SDMMC2/<br/>OTG1_HS/<br/>OTG2_FS/<br/>LCD</th>
        <th class="thb">I2C4/<br/>UART7/<br/>SWPMI1/<br/>TIM1/8/<br/>DFSDM1/<br/>SDMMC2/<br/>MDIOS/<br/>ETH</th>
        <th class="thb">TIM1/8/FMC<br/>/SDMMC1/<br/>MDIOS/<br/>OTG1_FS/<br/>LCD</th>
        <th class="thb">TIM1/<br/>DCMI/LCD<br/>/COMP</th>
        <th class="thb">UART5/<br/>LCD</th>
        <th class="thb">SYS</th>
      </tr>
      <tr>
        <td rowspan="8">
          <span class="tv">Port B</span>
        </td>
        <td>PB0</td>
        <td>-</td>
        <td>TIM1_CH2N</td>
        <td>TIM3_CH3</td>
        <td>TIM8_<br/>CH2N</td>
        <td>-</td>
        <td>-</td>
        <td>DFSDM1_<br/>CKOUT</td>
        <td>-</td>
        <td>UART4_<br/>CTS</td>
        <td>LCD_R3</td>
        <td>OTG_HS_<br/>ULPI_D1</td>
        <td>ETH_MII_<br/>RXD2</td>
        <td>-</td>
        <td>-</td>
        <td>LCD_G1</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB1</td>
        <td>-</td>
        <td>TIM1_CH3N</td>
        <td>TIM3_CH4</td>
        <td>TIM8_<br/>CH3N</td>
        <td>-</td>
        <td>-</td>
        <td>DFSDM1_<br/>DATIN1</td>
        <td>-</td>
        <td>-</td>
        <td>LCD_R6</td>
        <td>OTG_HS_<br/>ULPI_D2</td>
        <td>ETH_MII_<br/>RXD3</td>
        <td>-</td>
        <td>-</td>
        <td>LCD_G0</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB2</td>
        <td>RTC_OUT</td>
        <td>-</td>
        <td>SAI1_D1</td>
        <td>-</td>
        <td>DFSDM1_<br/>CKIN1</td>
        <td>-</td>
        <td>SAI1_SD_A</td>
        <td>SPI3_<br/>MOSI/I2S3_<br/>SDO</td>
        <td>SAI4_SD_<br/>A</td>
        <td>QUADSPI_<br/>CLK</td>
        <td>SAI4_D1</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB3</td>
        <td>JTDO/TRA<br/>CESWO</td>
        <td>TIM2_CH2</td>
        <td>HRTIM_<br/>FLT4</td>
        <td>-</td>
        <td>-</td>
        <td>SPI1_SCK/<br/>I2S1_CK</td>
        <td>SPI3_SCK/<br/>I2S3_CK</td>
        <td>-</td>
        <td>SPI6_SCK</td>
        <td>SDMMC2_<br/>D2</td>
        <td>CRS_SYNC</td>
        <td>UART7_RX</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB4</td>
        <td>NJTRST</td>
        <td>TIM16_<br/>BKIN</td>
        <td>TIM3_CH1</td>
        <td>HRTIM_<br/>EEV6</td>
        <td>-</td>
        <td>SPI1_MISO/<br/>I2S1_SDI</td>
        <td>SPI3_MISO/<br/>I2S3_SDI</td>
        <td>SPI2_NSS/I<br/>2S2_WS</td>
        <td>SPI6_<br/>MISO</td>
        <td>SDMMC2_<br/>D3</td>
        <td>-</td>
        <td>UART7_TX</td>
        <td>-</td>
        <td>-</td>
        <td>-</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB5</td>
        <td>-</td>
        <td>TIM17_<br/>BKIN</td>
        <td>TIM3_CH2</td>
        <td>HRTIM_<br/>EEV7</td>
        <td>I2C1_SMBA</td>
        <td>SPI1_MOSI/<br/>I2S1_SDO</td>
        <td>I2C4_SMBA</td>
        <td>SPI3_MOSI/<br/>I2S3_SDO</td>
        <td>SPI6_<br/>MOSI</td>
        <td>FDCAN2_<br/>RX</td>
        <td>OTG_HS_<br/>ULPI_D7</td>
        <td>ETH_PPS_<br/>OUT</td>
        <td>FMC_<br/>SDCKE1</td>
        <td>DCMI_<br/>D10</td>
        <td>UART5_<br/>RX</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB6</td>
        <td>-</td>
        <td>TIM16_<br/>CH1N</td>
        <td>TIM4_CH1</td>
        <td>HRTIM_<br/>EEV8</td>
        <td>I2C1_SCL</td>
        <td>CEC</td>
        <td>I2C4_SCL</td>
        <td>USART1_<br/>TX</td>
        <td>LPUART1_<br/>TX</td>
        <td>FDCAN2_<br/>TX</td>
        <td>QUADSPI_<br/>BK1_NCS</td>
        <td>DFSDM1_<br/>DATIN5</td>
        <td>FMC_<br/>SDNE1</td>
        <td>DCMI_D5</td>
        <td>UART5_<br/>TX</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB7</td>
        <td>-</td>
        <td>TIM17_<br/>CH1N</td>
        <td>TIM4_CH2</td>
        <td>HRTIM_<br/>EEV9</td>
        <td>I2C1_SDA</td>
        <td>-</td>
        <td>I2C4_SDA</td>
        <td>USART1_<br/>RX</td>
        <td>LPUART1_<br/>RX</td>
        <td>FDCAN2_<br/>TXFD_<br/>MODE</td>
        <td>-</td>
        <td>DFSDM1_<br/>CKIN5</td>
        <td>FMC_NL</td>
        <td>DCMI_<br/>VSYNC</td>
        <td>-</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td rowspan="8">
          <span class="tv">Port B</span>
        </td>
        <td>PB8</td>
        <td>-</td>
        <td>TIM16_CH1</td>
        <td>TIM4_CH3</td>
        <td>DFSDM1_<br/>CKIN7</td>
        <td>I2C1_SCL</td>
        <td>-</td>
        <td>I2C4_SCL</td>
        <td>SDMMC1_<br/>CKIN</td>
        <td>UART4_RX</td>
        <td>FDCAN1_<br/>RX</td>
        <td>SDMMC2_<br/>D4</td>
        <td>ETH_MII_<br/>TXD3</td>
        <td>SDMMC1_<br/>D4</td>
        <td>DCMI_D6</td>
        <td>LCD_B6</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB9</td>
        <td>-</td>
        <td>TIM17_CH1</td>
        <td>TIM4_CH4</td>
        <td>DFSDM1_<br/>DATIN7</td>
        <td>I2C1_SDA</td>
        <td>SPI2_NSS/<br/>I2S2_WS</td>
        <td>I2C4_SDA</td>
        <td>SDMMC1_<br/>CDIR</td>
        <td>UART4_TX</td>
        <td>FDCAN1_<br/>TX</td>
        <td>SDMMC2_<br/>D5</td>
        <td>I2C4_<br/>SMBA</td>
        <td>SDMMC1_<br/>D5</td>
        <td>DCMI_D7</td>
        <td>LCD_B7</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB10</td>
        <td>-</td>
        <td>TIM2_CH3</td>
        <td>HRTIM_<br/>SCOUT</td>
        <td>LPTIM2_IN<br/>1</td>
        <td>I2C2_SCL</td>
        <td>SPI2_SCK/<br/>I2S2_CK</td>
        <td>DFSDM1_<br/>DATIN7</td>
        <td>USART3_<br/>TX</td>
        <td>-</td>
        <td>QUADSPI_<br/>BK1_NCS</td>
        <td>OTG_HS_<br/>ULPI_D3</td>
        <td>ETH_MII_<br/>RX_ER</td>
        <td>-</td>
        <td>-</td>
        <td>LCD_G4</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB11</td>
        <td>-</td>
        <td>TIM2_CH4</td>
        <td>HRTIM_<br/>SCIN</td>
        <td>LPTIM2_<br/>ETR</td>
        <td>I2C2_SDA</td>
        <td>-</td>
        <td>DFSDM1_<br/>CKIN7</td>
        <td>USART3_<br/>RX</td>
        <td>-</td>
        <td>-</td>
        <td>OTG_HS_<br/>ULPI_D4</td>
        <td>ETH_MII_<br/>TX_EN/<br/>ETH_RMII_<br/>TX_EN</td>
        <td>-</td>
        <td>-</td>
        <td>LCD_G5</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB12</td>
        <td>-</td>
        <td>TIM1_BKIN</td>
        <td>-</td>
        <td>-</td>
        <td>I2C2_SMBA</td>
        <td>SPI2_NSS/<br/>I2S2_WS</td>
        <td>DFSDM1_<br/>DATIN1</td>
        <td>USART3_<br/>CK</td>
        <td>-</td>
        <td>FDCAN2_<br/>RX</td>
        <td>OTG_HS_<br/>ULPI_D5</td>
        <td>ETH_MII_<br/>TXD0/ETH_<br/>RMII_TXD0</td>
        <td>OTG_HS_<br/>ID</td>
        <td>TIM1_<br/>BKIN_<br/>COMP12</td>
        <td>UART5_<br/>RX</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB13</td>
        <td>-</td>
        <td>TIM1_CH1N</td>
        <td>-</td>
        <td>LPTIM2_<br/>OUT</td>
        <td>-</td>
        <td>SPI2_SCK/<br/>I2S2_CK</td>
        <td>DFSDM1_<br/>CKIN1</td>
        <td>USART3_<br/>CTS/<br/>USART3_<br/>NSS</td>
        <td>-</td>
        <td>FDCAN2_<br/>TX</td>
        <td>OTG_HS_<br/>ULPI_D6</td>
        <td>ETH_MII_<br/>TXD1/ETH_<br/>RMII_TXD1</td>
        <td>-</td>
        <td>-</td>
        <td>UART5_<br/>TX</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB14</td>
        <td>-</td>
        <td>TIM1_CH2N</td>
        <td>TIM12_<br/>CH1</td>
        <td>TIM8_<br/>CH2N</td>
        <td>USART1_TX</td>
        <td>SPI2_MISO/<br/>I2S2_SDI</td>
        <td>DFSDM1_<br/>DATIN2</td>
        <td>USART3_<br/>RTS/<br/>USART3_<br/>DE</td>
        <td>UART4_<br/>RTS/<br/>UART4_<br/>DE</td>
        <td>SDMMC2_<br/>D0</td>
        <td>-</td>
        <td>-</td>
        <td>OTG_HS_<br/>DM</td>
        <td>-</td>
        <td>-</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
      <tr>
        <td>PB15</td>
        <td>RTC_<br/>REFIN</td>
        <td>TIM1_CH3N</td>
        <td>TIM12_<br/>CH2</td>
        <td>TIM8_<br/>CH3N</td>
        <td>USART1_RX</td>
        <td>SPI2_MOSI/<br/>I2S2_SDO</td>
        <td>DFSDM1_<br/>CKIN2</td>
        <td>-</td>
        <td>UART4_<br/>CTS</td>
        <td>SDMMC2_<br/>D1</td>
        <td>-</td>
        <td>-</td>
        <td>OTG_HS_<br/>DP</td>
        <td>-</td>
        <td>-</td>
        <td>EVENT-<br/>OUT</td>
      </tr>
    </table>
  </body>
</html>
