memory: initializing from /Users/shiraitouma/riscv/share/riscv-tests/isa/rv64um-v-divuw.bin.hex
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000000 itype=0 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    0
IF ------
     pc : 0000000000000000
 is req : 0
 pc req : 0000000000000000
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000000 itype=0 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    1
IF ------
     pc : 0000000000000004
 is req : 1
 pc req : 0000000000000000
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000000 itype=0 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    2
IF ------
     pc : 0000000000000008
 is req : 1
 pc req : 0000000000000004
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00c0006f itype=32 is_muldiv=0 funct7=0 imm=000000000000000c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    3
IF ------
     pc : 000000000000000c
 is req : 1
 pc req : 0000000000000008
ID ------
  0000000000000000 : 00c0006f
  itype : 100000
  imm   : 000000000000000c
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   12
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000c du_divisor= 000000000000000c
DECODE: inst=2a00206f itype=32 is_muldiv=0 funct7=21 imm=00000000000022a0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    4
IF ------
     pc : 0000000000000010
 is req : 1
 pc req : 000000000000000c
ID ------
  0000000000000004 : 2a00206f
  itype : 100000
  imm   : 00000000000022a0
EX -----
  0000000000000000 : 00c0006f
  op1     : 0000000000000000
  op2     : 000000000000000c
  alu     : 000000000000000c
  rs1/rs2 : 0/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                 8864
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 00000000000022a0 du_divisor= 00000000000022a0
DECODE: inst=29c0206f itype=32 is_muldiv=0 funct7=20 imm=000000000000229c
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    5
IF ------
     pc : 0000000000000014
 is req : 1
 pc req : 0000000000000010
ID ------
  0000000000000008 : 29c0206f
  itype : 100000
  imm   : 000000000000229c
EX -----
  0000000000000004 : 2a00206f
  op1     : 0000000000000004
  op2     : 00000000000022a0
  alu     : 00000000000022a4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000000 : 00c0006f
	mem stall : 0
	mem rdata : ffffffffffffff93
 JUMP TO : 000000000000000c
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                 8864
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 00000000000022a0 du_divisor= 00000000000022a0
DECODE: inst=00c0006f itype=32 is_muldiv=0 funct7=0 imm=000000000000000c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    6
IF ------
     pc : 000000000000000c
 is req : 0
 pc req : 0000000000000010
ID ------
EX -----
MEM -----
WB ----
  0000000000000000 : 00c0006f
  reg[ 0] <= 0000000000000004
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                 8864
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 00000000000022a0 du_divisor= 00000000000022a0
DECODE: inst=00c0006f itype=32 is_muldiv=0 funct7=0 imm=000000000000000c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    7
IF ------
     pc : 0000000000000010
 is req : 1
 pc req : 000000000000000c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                 8864
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 00000000000022a0 du_divisor= 00000000000022a0
DECODE: inst=00c0006f itype=32 is_muldiv=0 funct7=0 imm=000000000000000c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    8
IF ------
     pc : 0000000000000014
 is req : 1
 pc req : 0000000000000010
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                 8864
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 00000000000022a0 du_divisor= 00000000000022a0
DECODE: inst=00000093 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    9
IF ------
     pc : 0000000000000018
 is req : 1
 pc req : 0000000000000014
ID ------
  000000000000000c : 00000093
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000113 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   10
IF ------
     pc : 000000000000001c
 is req : 1
 pc req : 0000000000000018
ID ------
  0000000000000010 : 00000113
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000000c : 00000093
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                   11
IF ------
     pc : 0000000000000020
 is req : 1
 pc req : 000000000000001c
ID ------
  0000000000000014 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000010 : 00000113
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000000c : 00000093
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                   12
IF ------
     pc : 0000000000000024
 is req : 1
 pc req : 0000000000000020
ID ------
  0000000000000018 : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000014 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000010 : 00000113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  000000000000000c : 00000093
  reg[ 1] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                   13
IF ------
     pc : 0000000000000028
 is req : 1
 pc req : 0000000000000024
ID ------
  000000000000001c : 00000293
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000018 : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000014 : 00000193
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000010 : 00000113
  reg[ 2] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000000 @pc=0000000000000014
check_start

#                   14
IF ------
     pc : 000000000000002c
 is req : 1
 pc req : 0000000000000028
ID ------
  0000000000000020 : 00000313
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 00000293
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000018 : 00000213
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000014 : 00000193
  reg[ 3] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                   15
IF ------
     pc : 0000000000000030
 is req : 1
 pc req : 000000000000002c
ID ------
  0000000000000024 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000020 : 00000313
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000001c : 00000293
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000018 : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000413 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  0
compare = 0
check_start

#                   16
IF ------
     pc : 0000000000000034
 is req : 1
 pc req : 0000000000000030
ID ------
  0000000000000028 : 00000413
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000024 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000020 : 00000313
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  000000000000001c : 00000293
  reg[ 5] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000493 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  0
compare = 0
check_start

#                   17
IF ------
     pc : 0000000000000038
 is req : 1
 pc req : 0000000000000034
ID ------
  000000000000002c : 00000493
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000028 : 00000413
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000024 : 00000393
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000020 : 00000313
  reg[ 6] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                   18
IF ------
     pc : 000000000000003c
 is req : 1
 pc req : 0000000000000038
ID ------
  0000000000000030 : 00000513
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000002c : 00000493
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000028 : 00000413
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000024 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  9
exs_rs1_addr =  0
compare = 0
check_start

#                   19
IF ------
     pc : 0000000000000040
 is req : 1
 pc req : 000000000000003c
ID ------
  0000000000000034 : 00000593
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000030 : 00000513
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000002c : 00000493
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000028 : 00000413
  reg[ 8] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                   20
IF ------
     pc : 0000000000000044
 is req : 1
 pc req : 0000000000000040
ID ------
  0000000000000038 : 00000613
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000034 : 00000593
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=9
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000030 : 00000513
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  000000000000002c : 00000493
  reg[ 9] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000693 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                   21
IF ------
     pc : 0000000000000048
 is req : 1
 pc req : 0000000000000044
ID ------
  000000000000003c : 00000693
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000038 : 00000613
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000034 : 00000593
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000030 : 00000513
  reg[10] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000713 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                   22
IF ------
     pc : 000000000000004c
 is req : 1
 pc req : 0000000000000048
ID ------
  0000000000000040 : 00000713
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000003c : 00000693
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000038 : 00000613
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000034 : 00000593
  reg[11] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000793 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr =  0
compare = 0
check_start

#                   23
IF ------
     pc : 0000000000000050
 is req : 1
 pc req : 000000000000004c
ID ------
  0000000000000044 : 00000793
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000040 : 00000713
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000003c : 00000693
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000038 : 00000613
  reg[12] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000813 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                   24
IF ------
     pc : 0000000000000054
 is req : 1
 pc req : 0000000000000050
ID ------
  0000000000000048 : 00000813
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000044 : 00000793
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000040 : 00000713
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  000000000000003c : 00000693
  reg[13] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000893 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                   25
IF ------
     pc : 0000000000000058
 is req : 1
 pc req : 0000000000000054
ID ------
  000000000000004c : 00000893
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000048 : 00000813
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000044 : 00000793
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000040 : 00000713
  reg[14] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000913 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                   26
IF ------
     pc : 000000000000005c
 is req : 1
 pc req : 0000000000000058
ID ------
  0000000000000050 : 00000913
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000004c : 00000893
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000048 : 00000813
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000044 : 00000793
  reg[15] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000993 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr =  0
compare = 0
check_start

#                   27
IF ------
     pc : 0000000000000060
 is req : 1
 pc req : 000000000000005c
ID ------
  0000000000000054 : 00000993
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000050 : 00000913
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000004c : 00000893
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000048 : 00000813
  reg[16] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000a13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 18
exs_rs1_addr =  0
compare = 0
check_start

#                   28
IF ------
     pc : 0000000000000064
 is req : 1
 pc req : 0000000000000060
ID ------
  0000000000000058 : 00000a13
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000054 : 00000993
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000050 : 00000913
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  000000000000004c : 00000893
  reg[17] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000a93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 19
exs_rs1_addr =  0
compare = 0
check_start

#                   29
IF ------
     pc : 0000000000000068
 is req : 1
 pc req : 0000000000000064
ID ------
  000000000000005c : 00000a93
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000058 : 00000a13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=18
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000054 : 00000993
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000050 : 00000913
  reg[18] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000b13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                   30
IF ------
     pc : 000000000000006c
 is req : 1
 pc req : 0000000000000068
ID ------
  0000000000000060 : 00000b13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000005c : 00000a93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=19
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000058 : 00000a13
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000054 : 00000993
  reg[19] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000b93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                   31
IF ------
     pc : 0000000000000070
 is req : 1
 pc req : 000000000000006c
ID ------
  0000000000000064 : 00000b93
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000060 : 00000b13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000005c : 00000a93
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000058 : 00000a13
  reg[20] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000c13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 22
exs_rs1_addr =  0
compare = 0
check_start

#                   32
IF ------
     pc : 0000000000000074
 is req : 1
 pc req : 0000000000000070
ID ------
  0000000000000068 : 00000c13
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000064 : 00000b93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000060 : 00000b13
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  000000000000005c : 00000a93
  reg[21] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000c93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 23
exs_rs1_addr =  0
compare = 0
check_start

#                   33
IF ------
     pc : 0000000000000078
 is req : 1
 pc req : 0000000000000074
ID ------
  000000000000006c : 00000c93
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000068 : 00000c13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=22
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000064 : 00000b93
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000060 : 00000b13
  reg[22] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000d13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                   34
IF ------
     pc : 000000000000007c
 is req : 1
 pc req : 0000000000000078
ID ------
  0000000000000070 : 00000d13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000006c : 00000c93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=23
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000068 : 00000c13
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000064 : 00000b93
  reg[23] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000d93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                   35
IF ------
     pc : 0000000000000080
 is req : 1
 pc req : 000000000000007c
ID ------
  0000000000000074 : 00000d93
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000070 : 00000d13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000006c : 00000c93
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000068 : 00000c13
  reg[24] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000e13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 26
exs_rs1_addr =  0
compare = 0
check_start

#                   36
IF ------
     pc : 0000000000000084
 is req : 1
 pc req : 0000000000000080
ID ------
  0000000000000078 : 00000e13
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000074 : 00000d93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=25
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000070 : 00000d13
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  000000000000006c : 00000c93
  reg[25] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000e93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 27
exs_rs1_addr =  0
compare = 0
check_start

#                   37
IF ------
     pc : 0000000000000088
 is req : 1
 pc req : 0000000000000084
ID ------
  000000000000007c : 00000e93
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000078 : 00000e13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=26
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000074 : 00000d93
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000070 : 00000d13
  reg[26] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                   38
IF ------
     pc : 000000000000008c
 is req : 1
 pc req : 0000000000000088
ID ------
  0000000000000080 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000007c : 00000e93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=27
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000078 : 00000e13
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
  0000000000000074 : 00000d93
  reg[27] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                   39
IF ------
     pc : 0000000000000090
 is req : 1
 pc req : 000000000000008c
ID ------
  0000000000000084 : 00000f93
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000080 : 00000f13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000007c : 00000e93
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
  0000000000000078 : 00000e13
  reg[28] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr =  0
compare = 0
check_start

#                   40
IF ------
     pc : 0000000000000094
 is req : 1
 pc req : 0000000000000090
ID ------
  0000000000000088 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000084 : 00000f93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000080 : 00000f13
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
  000000000000007c : 00000e93
  reg[29] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  136
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000088 du_dividend= 0000000000000088
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr =  0
compare = 0
check_start

#                   41
IF ------
     pc : 0000000000000098
 is req : 1
 pc req : 0000000000000094
ID ------
  000000000000008c : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000088 : 00000297
  op1     : 0000000000000088
  op2     : 0000000000000000
  alu     : 0000000000000088
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000084 : 00000f93
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
  0000000000000080 : 00000f13
  reg[30] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   16
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   42
IF ------
     pc : 000000000000009c
 is req : 1
 pc req : 0000000000000098
ID ------
  0000000000000090 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000008c : 01028293
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000088 : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff97
WB ----
  0000000000000084 : 00000f93
  reg[31] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   16
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   43
IF ------
     pc : 00000000000000a0
 is req : 1
 pc req : 000000000000009c
ID ------
  0000000000000090 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000008c : 01028293
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000088 : 00000297
  reg[ 5] <= 0000000000000088
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  136
mulunit_op2                   16
mulunit_add_count           0
op1 = 0000000000000088 du_dividend= 0000000000000088
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   44
IF ------
     pc : 00000000000000a4
 is req : 1
 pc req : 00000000000000a0
ID ------
  0000000000000090 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000008c : 01028293
  op1     : 0000000000000088
  op2     : 0000000000000010
  alu     : 0000000000000098
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000088/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  136
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000088 du_dividend= 0000000000000088
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=74445073 itype=2 is_muldiv=0 funct7=58 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   45
IF ------
     pc : 00000000000000a8
 is req : 1
 pc req : 00000000000000a4
ID ------
  0000000000000094 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000090 : 30529073
  op1     : 0000000000000088
  op2     : 0000000000000000
  alu     : 0000000000000088
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000088/0000000000000088
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000008c : 01028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  136
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000088 du_dividend= 0000000000000088
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=74445073 itype=2 is_muldiv=0 funct7=58 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   46
IF ------
     pc : 00000000000000ac
 is req : 1
 pc req : 00000000000000a8
ID ------
  0000000000000094 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000090 : 30529073
  op1     : 0000000000000088
  op2     : 0000000000000000
  alu     : 0000000000000088
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000088/0000000000000088
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000008c : 01028293
  reg[ 5] <= 0000000000000098
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  152
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000098 du_dividend= 0000000000000098
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=74445073 itype=2 is_muldiv=0 funct7=58 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   47
IF ------
     pc : 00000000000000b0
 is req : 1
 pc req : 00000000000000ac
ID ------
  0000000000000094 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000090 : 30529073
  op1     : 0000000000000098
  op2     : 0000000000000000
  alu     : 0000000000000098
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000098/0000000000000098
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  8
compare = 0
check_start

#                   48
IF ------
     pc : 00000000000000b4
 is req : 1
 pc req : 00000000000000b0
ID ------
  0000000000000098 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000094 : 74445073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 8/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000090 : 30529073
	mem stall : 0
	mem rdata : ffffffffffff9293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  152
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000098 du_dividend= 0000000000000098
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=f7028293 itype=2 is_muldiv=0 funct7=123 imm=ffffffffffffff70
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   49
IF ------
     pc : 00000000000000b8
 is req : 1
 pc req : 00000000000000b4
ID ------
  000000000000009c : f7028293
  itype : 000010
  imm   : ffffffffffffff70
EX -----
  0000000000000098 : 00000297
  op1     : 0000000000000098
  op2     : 0000000000000000
  alu     : 0000000000000098
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000094 : 74445073
	mem stall : 0
	mem rdata : 0000000000009293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  0000000000000090 : 30529073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  152
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000098 du_dividend= 0000000000000098
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=f7028293 itype=2 is_muldiv=0 funct7=123 imm=ffffffffffffff70
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   50
IF ------
     pc : 00000000000000bc
 is req : 1
 pc req : 00000000000000b8
ID ------
  000000000000009c : f7028293
  itype : 000010
  imm   : ffffffffffffff70
EX -----
  0000000000000098 : 00000297
  op1     : 0000000000000098
  op2     : 0000000000000000
  alu     : 0000000000000098
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000094 : 74445073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  152
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000098 du_dividend= 0000000000000098
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=f7028293 itype=2 is_muldiv=0 funct7=123 imm=ffffffffffffff70
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   51
IF ------
     pc : 00000000000000bc
 is req : 0
 pc req : 00000000000000b8
ID ------
  000000000000009c : f7028293
  itype : 000010
  imm   : ffffffffffffff70
EX -----
  0000000000000098 : 00000297
  op1     : 0000000000000098
  op2     : 0000000000000000
  alu     : 0000000000000098
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  152
mulunit_op2                  144
mulunit_add_count           0
op1 = 0000000000000098 du_dividend= 0000000000000098
op2 = ffffffffffffff70 du_divisor= 0000000000000090
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   52
IF ------
     pc : 00000000000000bc
 is req : 0
 pc req : 00000000000000b8
ID ------
  00000000000000a0 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000009c : f7028293
  op1     : 0000000000000098
  op2     : ffffffffffffff70
  alu     : 0000000000000008
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000098/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000098 : 00000297
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  152
mulunit_op2                  144
mulunit_add_count           0
op1 = 0000000000000098 du_dividend= 0000000000000098
op2 = ffffffffffffff70 du_divisor= 0000000000000090
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   53
IF ------
     pc : 00000000000000bc
 is req : 0
 pc req : 00000000000000b8
ID ------
  00000000000000a0 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000009c : f7028293
  op1     : 0000000000000098
  op2     : ffffffffffffff70
  alu     : 0000000000000008
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000098/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000098 : 00000297
  reg[ 5] <= 0000000000000098
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  152
mulunit_op2                  144
mulunit_add_count           0
op1 = 0000000000000098 du_dividend= 0000000000000098
op2 = ffffffffffffff70 du_divisor= 0000000000000090
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   54
IF ------
     pc : 00000000000000bc
 is req : 0
 pc req : 00000000000000b8
ID ------
  00000000000000a0 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000009c : f7028293
  op1     : 0000000000000098
  op2     : ffffffffffffff70
  alu     : 0000000000000008
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000098/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  152
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000098 du_dividend= 0000000000000098
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0000c117 itype=16 is_muldiv=0 funct7=0 imm=000000000000c000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   55
IF ------
     pc : 00000000000000bc
 is req : 0
 pc req : 00000000000000b8
ID ------
  00000000000000a4 : 0000c117
  itype : 010000
  imm   : 000000000000c000
EX -----
  00000000000000a0 : 30529073
  op1     : 0000000000000098
  op2     : 0000000000000000
  alu     : 0000000000000098
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000098/0000000000000098
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000009c : f7028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  152
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000098 du_dividend= 0000000000000098
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0000c117 itype=16 is_muldiv=0 funct7=0 imm=000000000000c000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   56
IF ------
     pc : 00000000000000bc
 is req : 0
 pc req : 00000000000000b8
ID ------
  00000000000000a4 : 0000c117
  itype : 010000
  imm   : 000000000000c000
EX -----
  00000000000000a0 : 30529073
  op1     : 0000000000000098
  op2     : 0000000000000000
  alu     : 0000000000000098
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000098/0000000000000098
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000009c : f7028293
  reg[ 5] <= 0000000000000008
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    8
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000008 du_dividend= 0000000000000008
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0000c117 itype=16 is_muldiv=0 funct7=0 imm=000000000000c000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   57
IF ------
     pc : 00000000000000bc
 is req : 0
 pc req : 00000000000000b8
ID ------
  00000000000000a4 : 0000c117
  itype : 010000
  imm   : 000000000000c000
EX -----
  00000000000000a0 : 30529073
  op1     : 0000000000000008
  op2     : 0000000000000000
  alu     : 0000000000000008
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000008/0000000000000008
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  164
mulunit_op2                49152
mulunit_add_count           0
op1 = 00000000000000a4 du_dividend= 00000000000000a4
op2 = 000000000000c000 du_divisor= 000000000000c000
DECODE: inst=e3c10113 itype=2 is_muldiv=0 funct7=113 imm=fffffffffffffe3c
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                   58
IF ------
     pc : 00000000000000bc
 is req : 0
 pc req : 00000000000000b8
ID ------
  00000000000000a8 : e3c10113
  itype : 000010
  imm   : fffffffffffffe3c
EX -----
  00000000000000a4 : 0000c117
  op1     : 00000000000000a4
  op2     : 000000000000c000
  alu     : 000000000000c0a4
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000a0 : 30529073
	mem stall : 0
	mem rdata : 0000000000001073
 csr rdata : 0000000000000098
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  164
mulunit_op2                49152
mulunit_add_count           0
op1 = 00000000000000a4 du_dividend= 00000000000000a4
op2 = 000000000000c000 du_divisor= 000000000000c000
DECODE: inst=e3c10113 itype=2 is_muldiv=0 funct7=113 imm=fffffffffffffe3c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                   59
IF ------
     pc : 00000000000000c0
 is req : 1
 pc req : 00000000000000bc
ID ------
  00000000000000a8 : e3c10113
  itype : 000010
  imm   : fffffffffffffe3c
EX -----
  00000000000000a4 : 0000c117
  op1     : 00000000000000a4
  op2     : 000000000000c000
  alu     : 000000000000c0a4
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000a0 : 30529073
  reg[ 0] <= 0000000000000098
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  164
mulunit_op2                49152
mulunit_add_count           0
op1 = 00000000000000a4 du_dividend= 00000000000000a4
op2 = 000000000000c000 du_divisor= 000000000000c000
DECODE: inst=e3c10113 itype=2 is_muldiv=0 funct7=113 imm=fffffffffffffe3c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  1
compare = 0
check_start

#                   60
IF ------
     pc : 00000000000000c4
 is req : 1
 pc req : 00000000000000c0
ID ------
  00000000000000a8 : e3c10113
  itype : 000010
  imm   : fffffffffffffe3c
EX -----
  00000000000000a4 : 0000c117
  op1     : 00000000000000a4
  op2     : 000000000000c000
  alu     : 000000000000c0a4
  rs1/rs2 : 1/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  452
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffffe3c du_divisor= 00000000000001c4
DECODE: inst=f14022f3 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                   61
IF ------
     pc : 00000000000000c8
 is req : 1
 pc req : 00000000000000c4
ID ------
  00000000000000ac : f14022f3
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a8 : e3c10113
  op1     : 0000000000000000
  op2     : fffffffffffffe3c
  alu     : fffffffffffffe3c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000a4 : 0000c117
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  452
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffffe3c du_divisor= 00000000000001c4
DECODE: inst=f14022f3 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                   62
IF ------
     pc : 00000000000000cc
 is req : 1
 pc req : 00000000000000c8
ID ------
  00000000000000ac : f14022f3
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a8 : e3c10113
  op1     : 0000000000000000
  op2     : fffffffffffffe3c
  alu     : fffffffffffffe3c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000a4 : 0000c117
  reg[ 2] <= 000000000000c0a4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                49316
mulunit_op2                  452
mulunit_add_count           0
op1 = 000000000000c0a4 du_dividend= 000000000000c0a4
op2 = fffffffffffffe3c du_divisor= 00000000000001c4
DECODE: inst=f14022f3 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                   63
IF ------
     pc : 00000000000000cc
 is req : 0
 pc req : 00000000000000c8
ID ------
  00000000000000ac : f14022f3
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a8 : e3c10113
  op1     : 000000000000c0a4
  op2     : fffffffffffffe3c
  alu     : 000000000000bee0
  rs1/rs2 : 2/28
  reg1/reg2 : 000000000000c0a4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00c29293 itype=2 is_muldiv=0 funct7=0 imm=000000000000000c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                   64
IF ------
     pc : 00000000000000cc
 is req : 0
 pc req : 00000000000000c8
ID ------
  00000000000000b0 : 00c29293
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000000ac : f14022f3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a8 : e3c10113
	mem stall : 0
	mem rdata : 000000000000006f
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    8
mulunit_op2                   12
mulunit_add_count           0
op1 = 0000000000000008 du_dividend= 0000000000000008
op2 = 000000000000000c du_divisor= 000000000000000c
DECODE: inst=00510133 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   65
IF ------
     pc : 00000000000000cc
 is req : 0
 pc req : 00000000000000c8
ID ------
  00000000000000b4 : 00510133
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000000b0 : 00c29293
  op1     : 0000000000000008
  op2     : 000000000000000c
  alu     : 0000000000008000
  rs1/rs2 : 5/12
  reg1/reg2 : 0000000000000008/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000ac : f14022f3
	mem stall : 0
	mem rdata : 000000007200206f
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  00000000000000a8 : e3c10113
  reg[ 2] <= 000000000000bee0
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    8
mulunit_op2                   12
mulunit_add_count           0
op1 = 0000000000000008 du_dividend= 0000000000000008
op2 = 000000000000000c du_divisor= 000000000000000c
DECODE: inst=00510133 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   66
IF ------
     pc : 00000000000000cc
 is req : 0
 pc req : 00000000000000c8
ID ------
  00000000000000b4 : 00510133
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000000b0 : 00c29293
  op1     : 0000000000000008
  op2     : 000000000000000c
  alu     : 0000000000008000
  rs1/rs2 : 5/12
  reg1/reg2 : 0000000000000008/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000ac : f14022f3
  reg[ 5] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   12
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000c du_divisor= 000000000000000c
DECODE: inst=00510133 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   67
IF ------
     pc : 00000000000000cc
 is req : 0
 pc req : 00000000000000c8
ID ------
  00000000000000b4 : 00510133
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000000b0 : 00c29293
  op1     : 0000000000000000
  op2     : 000000000000000c
  alu     : 0000000000000000
  rs1/rs2 : 5/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                48864
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000bee0 du_dividend= 000000000000bee0
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=34011073 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                   68
IF ------
     pc : 00000000000000cc
 is req : 0
 pc req : 00000000000000c8
ID ------
  00000000000000b8 : 34011073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b4 : 00510133
  op1     : 000000000000bee0
  op2     : 0000000000000000
  alu     : 000000000000bee0
  rs1/rs2 : 2/5
  reg1/reg2 : 000000000000bee0/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000b0 : 00c29293
	mem stall : 0
	mem rdata : 000000000000206f
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                48864
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000bee0 du_dividend= 000000000000bee0
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=34011073 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                   69
IF ------
     pc : 00000000000000d0
 is req : 1
 pc req : 00000000000000cc
ID ------
  00000000000000b8 : 34011073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b4 : 00510133
  op1     : 000000000000bee0
  op2     : 0000000000000000
  alu     : 000000000000bee0
  rs1/rs2 : 2/5
  reg1/reg2 : 000000000000bee0/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000b0 : 00c29293
  reg[ 5] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                48864
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000bee0 du_dividend= 000000000000bee0
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=34011073 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                   70
IF ------
     pc : 00000000000000d4
 is req : 1
 pc req : 00000000000000d0
ID ------
  00000000000000b8 : 34011073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b4 : 00510133
  op1     : 000000000000bee0
  op2     : 0000000000000000
  alu     : 000000000000bee0
  rs1/rs2 : 2/5
  reg1/reg2 : 000000000000bee0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                48864
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000bee0 du_dividend= 000000000000bee0
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=139020ef itype=32 is_muldiv=0 funct7=9 imm=0000000000002938
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                   71
IF ------
     pc : 00000000000000d8
 is req : 1
 pc req : 00000000000000d4
ID ------
  00000000000000bc : 139020ef
  itype : 100000
  imm   : 0000000000002938
EX -----
  00000000000000b8 : 34011073
  op1     : 000000000000bee0
  op2     : 0000000000000000
  alu     : 000000000000bee0
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000bee0/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000b4 : 00510133
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                48864
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000bee0 du_dividend= 000000000000bee0
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=139020ef itype=32 is_muldiv=0 funct7=9 imm=0000000000002938
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                   72
IF ------
     pc : 00000000000000dc
 is req : 1
 pc req : 00000000000000d8
ID ------
  00000000000000bc : 139020ef
  itype : 100000
  imm   : 0000000000002938
EX -----
  00000000000000b8 : 34011073
  op1     : 000000000000bee0
  op2     : 0000000000000000
  alu     : 000000000000bee0
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000bee0/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000b4 : 00510133
  reg[ 2] <= 000000000000bee0
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                48864
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000bee0 du_dividend= 000000000000bee0
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=139020ef itype=32 is_muldiv=0 funct7=9 imm=0000000000002938
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                   73
IF ------
     pc : 00000000000000dc
 is req : 0
 pc req : 00000000000000d8
ID ------
  00000000000000bc : 139020ef
  itype : 100000
  imm   : 0000000000002938
EX -----
  00000000000000b8 : 34011073
  op1     : 000000000000bee0
  op2     : 0000000000000000
  alu     : 000000000000bee0
  rs1/rs2 : 2/0
  reg1/reg2 : 000000000000bee0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  188
mulunit_op2                10552
mulunit_add_count           0
op1 = 00000000000000bc du_dividend= 00000000000000bc
op2 = 0000000000002938 du_divisor= 0000000000002938
DECODE: inst=00003517 itype=16 is_muldiv=0 funct7=0 imm=0000000000003000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   74
IF ------
     pc : 00000000000000dc
 is req : 0
 pc req : 00000000000000d8
ID ------
  00000000000000c0 : 00003517
  itype : 010000
  imm   : 0000000000003000
EX -----
  00000000000000bc : 139020ef
  op1     : 00000000000000bc
  op2     : 0000000000002938
  alu     : 00000000000029f4
  rs1/rs2 : 0/25
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000b8 : 34011073
	mem stall : 0
	mem rdata : 0000000000003103
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  188
mulunit_op2                10552
mulunit_add_count           0
op1 = 00000000000000bc du_dividend= 00000000000000bc
op2 = 0000000000002938 du_divisor= 0000000000002938
DECODE: inst=00003517 itype=16 is_muldiv=0 funct7=0 imm=0000000000003000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   75
IF ------
     pc : 00000000000000dc
 is req : 0
 pc req : 00000000000000d8
ID ------
  00000000000000c0 : 00003517
  itype : 010000
  imm   : 0000000000003000
EX -----
  00000000000000bc : 139020ef
  op1     : 00000000000000bc
  op2     : 0000000000002938
  alu     : 00000000000029f4
  rs1/rs2 : 0/25
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000b8 : 34011073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  188
mulunit_op2                10552
mulunit_add_count           0
op1 = 00000000000000bc du_dividend= 00000000000000bc
op2 = 0000000000002938 du_divisor= 0000000000002938
DECODE: inst=00003517 itype=16 is_muldiv=0 funct7=0 imm=0000000000003000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   76
IF ------
     pc : 00000000000000dc
 is req : 0
 pc req : 00000000000000d8
ID ------
  00000000000000c0 : 00003517
  itype : 010000
  imm   : 0000000000003000
EX -----
  00000000000000bc : 139020ef
  op1     : 00000000000000bc
  op2     : 0000000000002938
  alu     : 00000000000029f4
  rs1/rs2 : 0/25
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  192
mulunit_op2                12288
mulunit_add_count           0
op1 = 00000000000000c0 du_dividend= 00000000000000c0
op2 = 0000000000003000 du_divisor= 0000000000003000
DECODE: inst=94850513 itype=2 is_muldiv=0 funct7=74 imm=fffffffffffff948
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                   77
IF ------
     pc : 00000000000000dc
 is req : 0
 pc req : 00000000000000d8
ID ------
  00000000000000c4 : 94850513
  itype : 000010
  imm   : fffffffffffff948
EX -----
  00000000000000c0 : 00003517
  op1     : 00000000000000c0
  op2     : 0000000000003000
  alu     : 00000000000030c0
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000bc : 139020ef
	mem stall : 0
	mem rdata : 0000000001853183
 JUMP TO : 00000000000029f4
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  192
mulunit_op2                12288
mulunit_add_count           0
op1 = 00000000000000c0 du_dividend= 00000000000000c0
op2 = 0000000000003000 du_divisor= 0000000000003000
DECODE: inst=10853283 itype=2 is_muldiv=0 funct7=8 imm=0000000000000108
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                   78
IF ------
     pc : 00000000000029f4
 is req : 0
 pc req : 00000000000000d8
ID ------
EX -----
MEM -----
WB ----
  00000000000000bc : 139020ef
  reg[ 1] <= 00000000000000c0
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  192
mulunit_op2                12288
mulunit_add_count           0
op1 = 00000000000000c0 du_dividend= 00000000000000c0
op2 = 0000000000003000 du_divisor= 0000000000003000
DECODE: inst=10853283 itype=2 is_muldiv=0 funct7=8 imm=0000000000000108
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                   79
IF ------
     pc : 00000000000029f8
 is req : 1
 pc req : 00000000000029f4
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  192
mulunit_op2                12288
mulunit_add_count           0
op1 = 00000000000000c0 du_dividend= 00000000000000c0
op2 = 0000000000003000 du_divisor= 0000000000003000
DECODE: inst=10853283 itype=2 is_muldiv=0 funct7=8 imm=0000000000000108
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                   80
IF ------
     pc : 00000000000029fc
 is req : 1
 pc req : 00000000000029f8
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  192
mulunit_op2                12288
mulunit_add_count           0
op1 = 00000000000000c0 du_dividend= 00000000000000c0
op2 = 0000000000003000 du_divisor= 0000000000003000
DECODE: inst=00008067 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                   81
IF ------
     pc : 0000000000002a00
 is req : 1
 pc req : 00000000000029fc
ID ------
  00000000000029f4 : 00008067
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  192
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000c0 du_dividend= 00000000000000c0
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                   82
IF ------
     pc : 0000000000002a04
 is req : 1
 pc req : 0000000000002a00
ID ------
  00000000000029f8 : 00000513
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000029f4 : 00008067
  op1     : 00000000000000c0
  op2     : 0000000000000000
  alu     : 00000000000000c0
  rs1/rs2 : 1/0
  reg1/reg2 : 00000000000000c0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00008067 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   83
IF ------
     pc : 0000000000002a08
 is req : 1
 pc req : 0000000000002a04
ID ------
  00000000000029fc : 00008067
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000029f8 : 00000513
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000029f4 : 00008067
	mem stall : 0
	mem rdata : 0000000000000013
 JUMP TO : 00000000000000c0
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00008067 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   84
IF ------
     pc : 00000000000000c0
 is req : 0
 pc req : 0000000000002a04
ID ------
EX -----
MEM -----
WB ----
  00000000000029f4 : 00008067
  reg[ 0] <= 00000000000029f8
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00008067 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   85
IF ------
     pc : 00000000000000c4
 is req : 1
 pc req : 00000000000000c0
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00008067 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   86
IF ------
     pc : 00000000000000c8
 is req : 1
 pc req : 00000000000000c4
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00003517 itype=16 is_muldiv=0 funct7=0 imm=0000000000003000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   87
IF ------
     pc : 00000000000000cc
 is req : 1
 pc req : 00000000000000c8
ID ------
  00000000000000c0 : 00003517
  itype : 010000
  imm   : 0000000000003000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  192
mulunit_op2                12288
mulunit_add_count           0
op1 = 00000000000000c0 du_dividend= 00000000000000c0
op2 = 0000000000003000 du_divisor= 0000000000003000
DECODE: inst=94850513 itype=2 is_muldiv=0 funct7=74 imm=fffffffffffff948
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   88
IF ------
     pc : 00000000000000d0
 is req : 1
 pc req : 00000000000000cc
ID ------
  00000000000000c4 : 94850513
  itype : 000010
  imm   : fffffffffffff948
EX -----
  00000000000000c0 : 00003517
  op1     : 00000000000000c0
  op2     : 0000000000003000
  alu     : 00000000000030c0
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                 1720
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffff948 du_divisor= 00000000000006b8
DECODE: inst=7200206f itype=32 is_muldiv=0 funct7=57 imm=0000000000002720
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   89
IF ------
     pc : 00000000000000d4
 is req : 1
 pc req : 00000000000000d0
ID ------
  00000000000000c8 : 7200206f
  itype : 100000
  imm   : 0000000000002720
EX -----
  00000000000000c4 : 94850513
  op1     : 0000000000000000
  op2     : fffffffffffff948
  alu     : fffffffffffff948
  rs1/rs2 : 10/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000c0 : 00003517
	mem stall : 0
	mem rdata : 0085308314129073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                 1720
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffff948 du_divisor= 00000000000006b8
DECODE: inst=7200206f itype=32 is_muldiv=0 funct7=57 imm=0000000000002720
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   90
IF ------
     pc : 00000000000000d8
 is req : 1
 pc req : 00000000000000d4
ID ------
  00000000000000c8 : 7200206f
  itype : 100000
  imm   : 0000000000002720
EX -----
  00000000000000c4 : 94850513
  op1     : 0000000000000000
  op2     : fffffffffffff948
  alu     : fffffffffffff948
  rs1/rs2 : 10/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000c0 : 00003517
  reg[10] <= 00000000000030c0
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                12480
mulunit_op2                 1720
mulunit_add_count           0
op1 = 00000000000030c0 du_dividend= 00000000000030c0
op2 = fffffffffffff948 du_divisor= 00000000000006b8
DECODE: inst=7200206f itype=32 is_muldiv=0 funct7=57 imm=0000000000002720
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   91
IF ------
     pc : 00000000000000dc
 is req : 1
 pc req : 00000000000000d8
ID ------
  00000000000000c8 : 7200206f
  itype : 100000
  imm   : 0000000000002720
EX -----
  00000000000000c4 : 94850513
  op1     : 00000000000030c0
  op2     : fffffffffffff948
  alu     : 0000000000002a08
  rs1/rs2 : 10/8
  reg1/reg2 : 00000000000030c0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  200
mulunit_op2                10016
mulunit_add_count           0
op1 = 00000000000000c8 du_dividend= 00000000000000c8
op2 = 0000000000002720 du_divisor= 0000000000002720
DECODE: inst=10853283 itype=2 is_muldiv=0 funct7=8 imm=0000000000000108
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                   92
IF ------
     pc : 00000000000000e0
 is req : 1
 pc req : 00000000000000dc
ID ------
  00000000000000cc : 10853283
  itype : 000010
  imm   : 0000000000000108
EX -----
  00000000000000c8 : 7200206f
  op1     : 00000000000000c8
  op2     : 0000000000002720
  alu     : 00000000000027e8
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c4 : 94850513
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                12480
mulunit_op2                  264
mulunit_add_count           0
op1 = 00000000000030c0 du_dividend= 00000000000030c0
op2 = 0000000000000108 du_divisor= 0000000000000108
DECODE: inst=14129073 itype=2 is_muldiv=0 funct7=10 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 10
compare = 0
check_start

#                   93
IF ------
     pc : 00000000000000e4
 is req : 1
 pc req : 00000000000000e0
ID ------
  00000000000000d0 : 14129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000cc : 10853283
  op1     : 00000000000030c0
  op2     : 0000000000000108
  alu     : 00000000000031c8
  rs1/rs2 : 10/8
  reg1/reg2 : 00000000000030c0/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000c8 : 7200206f
	mem stall : 0
	mem rdata : 0000000002053203
 JUMP TO : 00000000000027e8
WB ----
  00000000000000c4 : 94850513
  reg[10] <= 0000000000002a08
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10760
mulunit_op2                  264
mulunit_add_count           0
op1 = 0000000000002a08 du_dividend= 0000000000002a08
op2 = 0000000000000108 du_divisor= 0000000000000108
DECODE: inst=00003517 itype=16 is_muldiv=0 funct7=0 imm=0000000000003000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 10
compare = 0
check_start

#                   94
IF ------
     pc : 00000000000027e8
 is req : 0
 pc req : 00000000000000e0
ID ------
EX -----
MEM -----
WB ----
  00000000000000c8 : 7200206f
  reg[ 0] <= 00000000000000cc
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10760
mulunit_op2                  264
mulunit_add_count           0
op1 = 0000000000002a08 du_dividend= 0000000000002a08
op2 = 0000000000000108 du_divisor= 0000000000000108
DECODE: inst=00003517 itype=16 is_muldiv=0 funct7=0 imm=0000000000003000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 10
compare = 0
check_start

#                   95
IF ------
     pc : 00000000000027ec
 is req : 1
 pc req : 00000000000027e8
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10760
mulunit_op2                  264
mulunit_add_count           0
op1 = 0000000000002a08 du_dividend= 0000000000002a08
op2 = 0000000000000108 du_divisor= 0000000000000108
DECODE: inst=00003517 itype=16 is_muldiv=0 funct7=0 imm=0000000000003000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 10
compare = 0
check_start

#                   96
IF ------
     pc : 00000000000027f0
 is req : 1
 pc req : 00000000000027ec
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10760
mulunit_op2                  264
mulunit_add_count           0
op1 = 0000000000002a08 du_dividend= 0000000000002a08
op2 = 0000000000000108 du_divisor= 0000000000000108
DECODE: inst=f14027f3 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr = 10
compare = 0
check_start

#                   97
IF ------
     pc : 00000000000027f4
 is req : 1
 pc req : 00000000000027f0
ID ------
  00000000000027e8 : f14027f3
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=1a079263 itype=8 is_muldiv=0 funct7=13 imm=00000000000001a4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   98
IF ------
     pc : 00000000000027f8
 is req : 1
 pc req : 00000000000027f4
ID ------
  00000000000027ec : 1a079263
  itype : 001000
  imm   : 00000000000001a4
EX -----
  00000000000027e8 : f14027f3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00003817 itype=16 is_muldiv=0 funct7=0 imm=0000000000003000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                   99
IF ------
     pc : 00000000000027fc
 is req : 1
 pc req : 00000000000027f8
ID ------
  00000000000027f0 : 00003817
  itype : 010000
  imm   : 0000000000003000
EX -----
  00000000000027ec : 1a079263
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 15/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000027e8 : f14027f3
	mem stall : 0
	mem rdata : 0000000000005897
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00003817 itype=16 is_muldiv=0 funct7=0 imm=0000000000003000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  100
IF ------
     pc : 0000000000002800
 is req : 1
 pc req : 00000000000027fc
ID ------
  00000000000027f0 : 00003817
  itype : 010000
  imm   : 0000000000003000
EX -----
  00000000000027ec : 1a079263
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 15/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000027e8 : f14027f3
  reg[15] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00003817 itype=16 is_muldiv=0 funct7=0 imm=0000000000003000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  101
IF ------
     pc : 0000000000002804
 is req : 1
 pc req : 0000000000002800
ID ------
  00000000000027f0 : 00003817
  itype : 010000
  imm   : 0000000000003000
EX -----
  00000000000027ec : 1a079263
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 15/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10224
mulunit_op2                12288
mulunit_add_count           0
op1 = 00000000000027f0 du_dividend= 00000000000027f0
op2 = 0000000000003000 du_divisor= 0000000000003000
DECODE: inst=81080813 itype=2 is_muldiv=0 funct7=64 imm=fffffffffffff810
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  102
IF ------
     pc : 0000000000002808
 is req : 1
 pc req : 0000000000002804
ID ------
  00000000000027f4 : 81080813
  itype : 000010
  imm   : fffffffffffff810
EX -----
  00000000000027f0 : 00003817
  op1     : 00000000000027f0
  op2     : 0000000000003000
  alu     : 00000000000057f0
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000027ec : 1a079263
	mem stall : 0
	mem rdata : 0000000000004797
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                 2032
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffff810 du_divisor= 00000000000007f0
DECODE: inst=00005897 itype=16 is_muldiv=0 funct7=0 imm=0000000000005000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 16
exs_rs1_addr = 16
compare = 1
check_start

#                  103
IF ------
     pc : 000000000000280c
 is req : 1
 pc req : 0000000000002808
ID ------
  00000000000027f8 : 00005897
  itype : 010000
  imm   : 0000000000005000
EX -----
  00000000000027f4 : 81080813
  op1     : 0000000000000000
  op2     : fffffffffffff810
  alu     : fffffffffffff810
  rs1/rs2 : 16/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000027f0 : 00003817
	mem stall : 0
	mem rdata : 00c8d693ed010113
WB ----
  00000000000027ec : 1a079263
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                 2032
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffff810 du_divisor= 00000000000007f0
DECODE: inst=00005897 itype=16 is_muldiv=0 funct7=0 imm=0000000000005000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 16
exs_rs1_addr = 16
compare = 1
check_start

#                  104
IF ------
     pc : 0000000000002810
 is req : 1
 pc req : 000000000000280c
ID ------
  00000000000027f8 : 00005897
  itype : 010000
  imm   : 0000000000005000
EX -----
  00000000000027f4 : 81080813
  op1     : 0000000000000000
  op2     : fffffffffffff810
  alu     : fffffffffffff810
  rs1/rs2 : 16/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=16
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000027f0 : 00003817
  reg[16] <= 00000000000057f0
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                22512
mulunit_op2                 2032
mulunit_add_count           0
op1 = 00000000000057f0 du_dividend= 00000000000057f0
op2 = fffffffffffff810 du_divisor= 00000000000007f0
DECODE: inst=00005897 itype=16 is_muldiv=0 funct7=0 imm=0000000000005000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 16
exs_rs1_addr = 16
compare = 1
check_start

#                  105
IF ------
     pc : 0000000000002814
 is req : 1
 pc req : 0000000000002810
ID ------
  00000000000027f8 : 00005897
  itype : 010000
  imm   : 0000000000005000
EX -----
  00000000000027f4 : 81080813
  op1     : 00000000000057f0
  op2     : fffffffffffff810
  alu     : 0000000000005000
  rs1/rs2 : 16/16
  reg1/reg2 : 00000000000057f0/00000000000057f0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10232
mulunit_op2                20480
mulunit_add_count           0
op1 = 00000000000027f8 du_dividend= 00000000000027f8
op2 = 0000000000005000 du_divisor= 0000000000005000
DECODE: inst=80888893 itype=2 is_muldiv=0 funct7=64 imm=fffffffffffff808
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                  106
IF ------
     pc : 0000000000002818
 is req : 1
 pc req : 0000000000002814
ID ------
  00000000000027fc : 80888893
  itype : 000010
  imm   : fffffffffffff808
EX -----
  00000000000027f8 : 00005897
  op1     : 00000000000027f8
  op2     : 0000000000005000
  alu     : 00000000000077f8
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000027f4 : 81080813
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                 2040
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffff808 du_divisor= 00000000000007f8
DECODE: inst=00004797 itype=16 is_muldiv=0 funct7=0 imm=0000000000004000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr = 17
compare = 1
check_start

#                  107
IF ------
     pc : 000000000000281c
 is req : 1
 pc req : 0000000000002818
ID ------
  0000000000002800 : 00004797
  itype : 010000
  imm   : 0000000000004000
EX -----
  00000000000027fc : 80888893
  op1     : 0000000000000000
  op2     : fffffffffffff808
  alu     : fffffffffffff808
  rs1/rs2 : 17/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=16
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000027f8 : 00005897
	mem stall : 0
	mem rdata : 0000000000003023
WB ----
  00000000000027f4 : 81080813
  reg[16] <= 0000000000005000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                 2040
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffff808 du_divisor= 00000000000007f8
DECODE: inst=00004797 itype=16 is_muldiv=0 funct7=0 imm=0000000000004000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr = 17
compare = 1
check_start

#                  108
IF ------
     pc : 0000000000002820
 is req : 1
 pc req : 000000000000281c
ID ------
  0000000000002800 : 00004797
  itype : 010000
  imm   : 0000000000004000
EX -----
  00000000000027fc : 80888893
  op1     : 0000000000000000
  op2     : fffffffffffff808
  alu     : fffffffffffff808
  rs1/rs2 : 17/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000027f8 : 00005897
  reg[17] <= 00000000000077f8
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                30712
mulunit_op2                 2040
mulunit_add_count           0
op1 = 00000000000077f8 du_dividend= 00000000000077f8
op2 = fffffffffffff808 du_divisor= 00000000000007f8
DECODE: inst=00004797 itype=16 is_muldiv=0 funct7=0 imm=0000000000004000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr = 17
compare = 1
check_start

#                  109
IF ------
     pc : 0000000000002820
 is req : 0
 pc req : 000000000000281c
ID ------
  0000000000002800 : 00004797
  itype : 010000
  imm   : 0000000000004000
EX -----
  00000000000027fc : 80888893
  op1     : 00000000000077f8
  op2     : fffffffffffff808
  alu     : 0000000000007000
  rs1/rs2 : 17/8
  reg1/reg2 : 00000000000077f8/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10240
mulunit_op2                16384
mulunit_add_count           0
op1 = 0000000000002800 du_dividend= 0000000000002800
op2 = 0000000000004000 du_divisor= 0000000000004000
DECODE: inst=80078793 itype=2 is_muldiv=0 funct7=64 imm=fffffffffffff800
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr =  0
compare = 0
check_start

#                  110
IF ------
     pc : 0000000000002820
 is req : 0
 pc req : 000000000000281c
ID ------
  0000000000002804 : 80078793
  itype : 000010
  imm   : fffffffffffff800
EX -----
  0000000000002800 : 00004797
  op1     : 0000000000002800
  op2     : 0000000000004000
  alu     : 0000000000006800
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000027fc : 80888893
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                 2048
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffff800 du_divisor= 0000000000000800
DECODE: inst=ed010113 itype=2 is_muldiv=0 funct7=118 imm=fffffffffffffed0
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  111
IF ------
     pc : 0000000000002820
 is req : 0
 pc req : 000000000000281c
ID ------
  0000000000002808 : ed010113
  itype : 000010
  imm   : fffffffffffffed0
EX -----
  0000000000002804 : 80078793
  op1     : 0000000000000000
  op2     : fffffffffffff800
  alu     : fffffffffffff800
  rs1/rs2 : 15/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000002800 : 00004797
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000027fc : 80888893
  reg[17] <= 0000000000007000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                 2048
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffff800 du_divisor= 0000000000000800
DECODE: inst=ed010113 itype=2 is_muldiv=0 funct7=118 imm=fffffffffffffed0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  112
IF ------
     pc : 0000000000002820
 is req : 0
 pc req : 000000000000281c
ID ------
  0000000000002808 : ed010113
  itype : 000010
  imm   : fffffffffffffed0
EX -----
  0000000000002804 : 80078793
  op1     : 0000000000000000
  op2     : fffffffffffff800
  alu     : fffffffffffff800
  rs1/rs2 : 15/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000002800 : 00004797
  reg[15] <= 0000000000006800
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                26624
mulunit_op2                 2048
mulunit_add_count           0
op1 = 0000000000006800 du_dividend= 0000000000006800
op2 = fffffffffffff800 du_divisor= 0000000000000800
DECODE: inst=ed010113 itype=2 is_muldiv=0 funct7=118 imm=fffffffffffffed0
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  113
IF ------
     pc : 0000000000002820
 is req : 0
 pc req : 000000000000281c
ID ------
  0000000000002808 : ed010113
  itype : 000010
  imm   : fffffffffffffed0
EX -----
  0000000000002804 : 80078793
  op1     : 0000000000006800
  op2     : fffffffffffff800
  alu     : 0000000000006000
  rs1/rs2 : 15/0
  reg1/reg2 : 0000000000006800/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                48864
mulunit_op2                  304
mulunit_add_count           0
op1 = 000000000000bee0 du_dividend= 000000000000bee0
op2 = fffffffffffffed0 du_divisor= 0000000000000130
DECODE: inst=00c8d693 itype=2 is_muldiv=0 funct7=0 imm=000000000000000c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  2
compare = 0
check_start

#                  114
IF ------
     pc : 0000000000002820
 is req : 0
 pc req : 000000000000281c
ID ------
  000000000000280c : 00c8d693
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000002808 : ed010113
  op1     : 000000000000bee0
  op2     : fffffffffffffed0
  alu     : 000000000000bdb0
  rs1/rs2 : 2/16
  reg1/reg2 : 000000000000bee0/0000000000005000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002804 : 80078793
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                28672
mulunit_op2                   12
mulunit_add_count           0
op1 = 0000000000007000 du_dividend= 0000000000007000
op2 = 000000000000000c du_divisor= 000000000000000c
DECODE: inst=00c85713 itype=2 is_muldiv=0 funct7=0 imm=000000000000000c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 17
compare = 0
check_start

#                  115
IF ------
     pc : 0000000000002824
 is req : 1
 pc req : 0000000000002820
ID ------
  0000000000002810 : 00c85713
  itype : 000010
  imm   : 000000000000000c
EX -----
  000000000000280c : 00c8d693
  op1     : 0000000000007000
  op2     : 000000000000000c
  alu     : 0000000000000007
  rs1/rs2 : 17/12
  reg1/reg2 : 0000000000007000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002808 : ed010113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000002804 : 80078793
  reg[15] <= 0000000000006000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                20480
mulunit_op2                   12
mulunit_add_count           0
op1 = 0000000000005000 du_dividend= 0000000000005000
op2 = 000000000000000c du_divisor= 000000000000000c
DECODE: inst=00c7d793 itype=2 is_muldiv=0 funct7=0 imm=000000000000000c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 16
compare = 0
check_start

#                  116
IF ------
     pc : 0000000000002828
 is req : 1
 pc req : 0000000000002824
ID ------
  0000000000002814 : 00c7d793
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000002810 : 00c85713
  op1     : 0000000000005000
  op2     : 000000000000000c
  alu     : 0000000000000005
  rs1/rs2 : 16/12
  reg1/reg2 : 0000000000005000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000280c : 00c8d693
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000002808 : ed010113
  reg[ 2] <= 000000000000bdb0
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                24576
mulunit_op2                   12
mulunit_add_count           0
op1 = 0000000000006000 du_dividend= 0000000000006000
op2 = 000000000000000c du_divisor= 000000000000000c
DECODE: inst=12813023 itype=4 is_muldiv=0 funct7=9 imm=0000000000000120
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 15
compare = 0
check_start

#                  117
IF ------
     pc : 000000000000282c
 is req : 1
 pc req : 0000000000002828
ID ------
  0000000000002818 : 12813023
  itype : 000100
  imm   : 0000000000000120
EX -----
  0000000000002814 : 00c7d793
  op1     : 0000000000006000
  op2     : 000000000000000c
  alu     : 0000000000000006
  rs1/rs2 : 15/12
  reg1/reg2 : 0000000000006000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002810 : 00c85713
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000280c : 00c8d693
  reg[13] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                48560
mulunit_op2                  288
mulunit_add_count           0
op1 = 000000000000bdb0 du_dividend= 000000000000bdb0
op2 = 0000000000000120 du_divisor= 0000000000000120
DECODE: inst=00001317 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  2
compare = 0
check_start

#                  118
IF ------
     pc : 0000000000002830
 is req : 1
 pc req : 000000000000282c
ID ------
  000000000000281c : 00001317
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000002818 : 12813023
  op1     : 000000000000bdb0
  op2     : 0000000000000120
  alu     : 000000000000bed0
  rs1/rs2 : 2/8
  reg1/reg2 : 000000000000bdb0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002814 : 00c7d793
	mem stall : 0
	mem rdata : 00000000000000a7
WB ----
  0000000000002810 : 00c85713
  reg[14] <= 0000000000000005
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10268
mulunit_op2                 4096
mulunit_add_count           0
op1 = 000000000000281c du_dividend= 000000000000281c
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=7e430313 itype=2 is_muldiv=0 funct7=63 imm=00000000000007e4
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  119
IF ------
     pc : 0000000000002834
 is req : 1
 pc req : 0000000000002830
ID ------
  0000000000002820 : 7e430313
  itype : 000010
  imm   : 00000000000007e4
EX -----
  000000000000281c : 00001317
  op1     : 000000000000281c
  op2     : 0000000000001000
  alu     : 000000000000381c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000002818 : 12813023
	mem stall : 1
	mem rdata : 00a7171300a69693
WB ----
  0000000000002814 : 00c7d793
  reg[15] <= 0000000000000006
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10268
mulunit_op2                 4096
mulunit_add_count           0
op1 = 000000000000281c du_dividend= 000000000000281c
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=7e430313 itype=2 is_muldiv=0 funct7=63 imm=00000000000007e4
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  120
IF ------
     pc : 0000000000002838
 is req : 1
 pc req : 0000000000002834
ID ------
  0000000000002820 : 7e430313
  itype : 000010
  imm   : 00000000000007e4
EX -----
  000000000000281c : 00001317
  op1     : 000000000000281c
  op2     : 0000000000001000
  alu     : 000000000000381c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000002818 : 12813023
	mem stall : 1
	mem rdata : 00a7171300a69693
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10268
mulunit_op2                 4096
mulunit_add_count           0
op1 = 000000000000281c du_dividend= 000000000000281c
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=7e430313 itype=2 is_muldiv=0 funct7=63 imm=00000000000007e4
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  121
IF ------
     pc : 0000000000002838
 is req : 0
 pc req : 0000000000002834
ID ------
  0000000000002820 : 7e430313
  itype : 000010
  imm   : 00000000000007e4
EX -----
  000000000000281c : 00001317
  op1     : 000000000000281c
  op2     : 0000000000001000
  alu     : 000000000000381c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000002818 : 12813023
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10268
mulunit_op2                 4096
mulunit_add_count           0
op1 = 000000000000281c du_dividend= 000000000000281c
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=7e430313 itype=2 is_muldiv=0 funct7=63 imm=00000000000007e4
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  122
IF ------
     pc : 0000000000002838
 is req : 0
 pc req : 0000000000002834
ID ------
  0000000000002820 : 7e430313
  itype : 000010
  imm   : 00000000000007e4
EX -----
  000000000000281c : 00001317
  op1     : 000000000000281c
  op2     : 0000000000001000
  alu     : 000000000000381c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002818 : 12813023
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                 2020
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000007e4 du_divisor= 00000000000007e4
DECODE: inst=00050413 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  6
compare = 1
check_start

#                  123
IF ------
     pc : 0000000000002838
 is req : 0
 pc req : 0000000000002834
ID ------
  0000000000002824 : 00050413
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000002820 : 7e430313
  op1     : 0000000000000000
  op2     : 00000000000007e4
  alu     : 00000000000007e4
  rs1/rs2 : 6/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000281c : 00001317
	mem stall : 0
	mem rdata : 0000000000003423
WB ----
  0000000000002818 : 12813023
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                 2020
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 00000000000007e4 du_divisor= 00000000000007e4
DECODE: inst=00050413 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  6
compare = 1
check_start

#                  124
IF ------
     pc : 000000000000283c
 is req : 1
 pc req : 0000000000002838
ID ------
  0000000000002824 : 00050413
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000002820 : 7e430313
  op1     : 0000000000000000
  op2     : 00000000000007e4
  alu     : 00000000000007e4
  rs1/rs2 : 6/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000281c : 00001317
  reg[ 6] <= 000000000000381c
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                14364
mulunit_op2                 2020
mulunit_add_count           0
op1 = 000000000000381c du_dividend= 000000000000381c
op2 = 00000000000007e4 du_divisor= 00000000000007e4
DECODE: inst=00050413 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  6
compare = 1
check_start

#                  125
IF ------
     pc : 0000000000002840
 is req : 1
 pc req : 000000000000283c
ID ------
  0000000000002824 : 00050413
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000002820 : 7e430313
  op1     : 000000000000381c
  op2     : 00000000000007e4
  alu     : 0000000000004000
  rs1/rs2 : 6/4
  reg1/reg2 : 000000000000381c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10760
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000002a08 du_dividend= 0000000000002a08
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fff00613 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr = 10
compare = 0
check_start

#                  126
IF ------
     pc : 0000000000002844
 is req : 1
 pc req : 0000000000002840
ID ------
  0000000000002828 : fff00613
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000002824 : 00050413
  op1     : 0000000000002a08
  op2     : 0000000000000000
  alu     : 0000000000002a08
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000002a08/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002820 : 7e430313
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=00a79793 itype=2 is_muldiv=0 funct7=0 imm=000000000000000a
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  127
IF ------
     pc : 0000000000002848
 is req : 1
 pc req : 0000000000002844
ID ------
  000000000000282c : 00a79793
  itype : 000010
  imm   : 000000000000000a
EX -----
  0000000000002828 : fff00613
  op1     : 0000000000000000
  op2     : ffffffffffffffff
  alu     : ffffffffffffffff
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002824 : 00050413
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000002820 : 7e430313
  reg[ 6] <= 0000000000004000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    6
mulunit_op2                   10
mulunit_add_count           0
op1 = 0000000000000006 du_dividend= 0000000000000006
op2 = 000000000000000a du_divisor= 000000000000000a
DECODE: inst=00a69693 itype=2 is_muldiv=0 funct7=0 imm=000000000000000a
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 15
compare = 0
check_start

#                  128
IF ------
     pc : 000000000000284c
 is req : 1
 pc req : 0000000000002848
ID ------
  0000000000002830 : 00a69693
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000282c : 00a79793
  op1     : 0000000000000006
  op2     : 000000000000000a
  alu     : 0000000000001800
  rs1/rs2 : 15/10
  reg1/reg2 : 0000000000000006/0000000000002a08
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002828 : fff00613
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000002824 : 00050413
  reg[ 8] <= 0000000000002a08
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    7
mulunit_op2                   10
mulunit_add_count           0
op1 = 0000000000000007 du_dividend= 0000000000000007
op2 = 000000000000000a du_divisor= 000000000000000a
DECODE: inst=00a71713 itype=2 is_muldiv=0 funct7=0 imm=000000000000000a
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 13
compare = 0
check_start

#                  129
IF ------
     pc : 0000000000002850
 is req : 1
 pc req : 000000000000284c
ID ------
  0000000000002834 : 00a71713
  itype : 000010
  imm   : 000000000000000a
EX -----
  0000000000002830 : 00a69693
  op1     : 0000000000000007
  op2     : 000000000000000a
  alu     : 0000000000001c00
  rs1/rs2 : 13/10
  reg1/reg2 : 0000000000000007/0000000000002a08
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000282c : 00a79793
	mem stall : 0
	mem rdata : 0000000000006713
WB ----
  0000000000002828 : fff00613
  reg[12] <= ffffffffffffffff
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    5
mulunit_op2                   10
mulunit_add_count           0
op1 = 0000000000000005 du_dividend= 0000000000000005
op2 = 000000000000000a du_divisor= 000000000000000a
DECODE: inst=20000537 itype=16 is_muldiv=0 funct7=16 imm=0000000020000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 14
compare = 0
check_start

#                  130
IF ------
     pc : 0000000000002854
 is req : 1
 pc req : 0000000000002850
ID ------
  0000000000002838 : 20000537
  itype : 010000
  imm   : 0000000020000000
EX -----
  0000000000002834 : 00a71713
  op1     : 0000000000000005
  op2     : 000000000000000a
  alu     : 0000000000001400
  rs1/rs2 : 14/10
  reg1/reg2 : 0000000000000005/0000000000002a08
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002830 : 00a69693
	mem stall : 0
	mem rdata : 0000000000001e13
WB ----
  000000000000282c : 00a79793
  reg[15] <= 0000000000001800
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10296
mulunit_op2            536870912
mulunit_add_count           0
op1 = 0000000000002838 du_dividend= 0000000000002838
op2 = 0000000020000000 du_divisor= 0000000020000000
DECODE: inst=12113423 itype=4 is_muldiv=0 funct7=9 imm=0000000000000128
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  131
IF ------
     pc : 0000000000002858
 is req : 1
 pc req : 0000000000002854
ID ------
  000000000000283c : 12113423
  itype : 000100
  imm   : 0000000000000128
EX -----
  0000000000002838 : 20000537
  op1     : 0000000000002838
  op2     : 0000000020000000
  alu     : 0000000020002838
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002834 : 00a71713
	mem stall : 0
	mem rdata : 0000000000001e13
WB ----
  0000000000002830 : 00a69693
  reg[13] <= 0000000000001c00
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                48560
mulunit_op2                  296
mulunit_add_count           0
op1 = 000000000000bdb0 du_dividend= 000000000000bdb0
op2 = 0000000000000128 du_divisor= 0000000000000128
DECODE: inst=0017e793 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                  132
IF ------
     pc : 000000000000285c
 is req : 1
 pc req : 0000000000002858
ID ------
  0000000000002840 : 0017e793
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000283c : 12113423
  op1     : 000000000000bdb0
  op2     : 0000000000000128
  alu     : 000000000000bed8
  rs1/rs2 : 2/1
  reg1/reg2 : 000000000000bdb0/00000000000000c0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002838 : 20000537
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000002834 : 00a71713
  reg[14] <= 0000000000001400
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 6144
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000001800 du_dividend= 0000000000001800
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=0016e693 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr = 15
compare = 0
check_start

#                  133
IF ------
     pc : 0000000000002860
 is req : 1
 pc req : 000000000000285c
ID ------
  0000000000002844 : 0016e693
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000002840 : 0017e793
  op1     : 0000000000001800
  op2     : 0000000000000001
  alu     : 0000000000001801
  rs1/rs2 : 15/1
  reg1/reg2 : 0000000000001800/00000000000000c0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000283c : 12113423
	mem stall : 1
	mem rdata : 00d83023fef83c23
WB ----
  0000000000002838 : 20000537
  reg[10] <= 0000000020000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 6144
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000001800 du_dividend= 0000000000001800
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=0016e693 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr = 15
compare = 0
check_start

#                  134
IF ------
     pc : 0000000000002864
 is req : 1
 pc req : 0000000000002860
ID ------
  0000000000002844 : 0016e693
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000002840 : 0017e793
  op1     : 0000000000001800
  op2     : 0000000000000001
  alu     : 0000000000001801
  rs1/rs2 : 15/1
  reg1/reg2 : 0000000000001800/00000000000000c0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000283c : 12113423
	mem stall : 1
	mem rdata : 01c5e7b300e33023
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 6144
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000001800 du_dividend= 0000000000001800
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=0016e693 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr = 15
compare = 0
check_start

#                  135
IF ------
     pc : 0000000000002864
 is req : 0
 pc req : 0000000000002860
ID ------
  0000000000002844 : 0016e693
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000002840 : 0017e793
  op1     : 0000000000001800
  op2     : 0000000000000001
  alu     : 0000000000001801
  rs1/rs2 : 15/1
  reg1/reg2 : 0000000000001800/00000000000000c0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000283c : 12113423
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 6144
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000001800 du_dividend= 0000000000001800
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=0016e693 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr = 15
compare = 0
check_start

#                  136
IF ------
     pc : 0000000000002864
 is req : 0
 pc req : 0000000000002860
ID ------
  0000000000002844 : 0016e693
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000002840 : 0017e793
  op1     : 0000000000001800
  op2     : 0000000000000001
  alu     : 0000000000001801
  rs1/rs2 : 15/1
  reg1/reg2 : 0000000000001800/00000000000000c0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000283c : 12113423
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 7168
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000001c00 du_dividend= 0000000000001c00
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00176713 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 13
compare = 0
check_start

#                  137
IF ------
     pc : 0000000000002864
 is req : 0
 pc req : 0000000000002860
ID ------
  0000000000002848 : 00176713
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000002844 : 0016e693
  op1     : 0000000000001c00
  op2     : 0000000000000001
  alu     : 0000000000001c01
  rs1/rs2 : 13/1
  reg1/reg2 : 0000000000001c00/00000000000000c0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002840 : 0017e793
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000283c : 12113423
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 5120
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000001400 du_dividend= 0000000000001400
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00c35593 itype=2 is_muldiv=0 funct7=0 imm=000000000000000c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 14
compare = 0
check_start

#                  138
IF ------
     pc : 0000000000002864
 is req : 0
 pc req : 0000000000002860
ID ------
  000000000000284c : 00c35593
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000002848 : 00176713
  op1     : 0000000000001400
  op2     : 0000000000000001
  alu     : 0000000000001401
  rs1/rs2 : 14/1
  reg1/reg2 : 0000000000001400/00000000000000c0
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002844 : 0016e693
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000002840 : 0017e793
  reg[15] <= 0000000000001801
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                16384
mulunit_op2                   12
mulunit_add_count           0
op1 = 0000000000004000 du_dividend= 0000000000004000
op2 = 000000000000000c du_divisor= 000000000000000c
DECODE: inst=03f61e13 itype=2 is_muldiv=0 funct7=1 imm=000000000000003f
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                  139
IF ------
     pc : 0000000000002864
 is req : 0
 pc req : 0000000000002860
ID ------
  0000000000002850 : 03f61e13
  itype : 000010
  imm   : 000000000000003f
EX -----
  000000000000284c : 00c35593
  op1     : 0000000000004000
  op2     : 000000000000000c
  alu     : 0000000000000004
  rs1/rs2 : 6/12
  reg1/reg2 : 0000000000004000/ffffffffffffffff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002848 : 00176713
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000002844 : 0016e693
  reg[13] <= 0000000000001c01
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                   63
mulunit_add_count           0
op1 = ffffffffffffffff du_dividend= ffffffffffffffff
op2 = 000000000000003f du_divisor= 000000000000003f
DECODE: inst=0cf50513 itype=2 is_muldiv=0 funct7=6 imm=00000000000000cf
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 12
compare = 0
check_start

#                  140
IF ------
     pc : 0000000000002868
 is req : 1
 pc req : 0000000000002864
ID ------
  0000000000002854 : 0cf50513
  itype : 000010
  imm   : 00000000000000cf
EX -----
  0000000000002850 : 03f61e13
  op1     : ffffffffffffffff
  op2     : 000000000000003f
  alu     : 8000000000000000
  rs1/rs2 : 12/31
  reg1/reg2 : ffffffffffffffff/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000284c : 00c35593
	mem stall : 0
	mem rdata : 000000000000e7b3
WB ----
  0000000000002848 : 00176713
  reg[14] <= 0000000000001401
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1            536870912
mulunit_op2                  207
mulunit_add_count           0
op1 = 0000000020000000 du_dividend= 0000000020000000
op2 = 00000000000000cf du_divisor= 00000000000000cf
DECODE: inst=fef83c23 itype=4 is_muldiv=0 funct7=127 imm=fffffffffffffff8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 28
exs_rs1_addr = 10
compare = 0
check_start

#                  141
IF ------
     pc : 000000000000286c
 is req : 1
 pc req : 0000000000002868
ID ------
  0000000000002858 : fef83c23
  itype : 000100
  imm   : fffffffffffffff8
EX -----
  0000000000002854 : 0cf50513
  op1     : 0000000020000000
  op2     : 00000000000000cf
  alu     : 00000000200000cf
  rs1/rs2 : 10/15
  reg1/reg2 : 0000000020000000/0000000000001801
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002850 : 03f61e13
	mem stall : 0
	mem rdata : ffffffffffffbc23
WB ----
  000000000000284c : 00c35593
  reg[11] <= 0000000000000004
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                20480
mulunit_op2 18446744073709551608
mulunit_add_count           0
op1 = 0000000000005000 du_dividend= 0000000000005000
op2 = fffffffffffffff8 du_divisor= fffffffffffffff8
DECODE: inst=00d83023 itype=4 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 16
compare = 0
check_start

#                  142
IF ------
     pc : 0000000000002870
 is req : 1
 pc req : 000000000000286c
ID ------
  000000000000285c : 00d83023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000002858 : fef83c23
  op1     : 0000000000005000
  op2     : fffffffffffffff8
  alu     : 0000000000004ff8
  rs1/rs2 : 16/15
  reg1/reg2 : 0000000000005000/0000000000001801
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002854 : 0cf50513
	mem stall : 0
	mem rdata : 0000000000000018
WB ----
  0000000000002850 : 03f61e13
  reg[28] <= 8000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                20480
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000005000 du_dividend= 0000000000005000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00e33023 itype=4 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr = 16
compare = 0
check_start

#                  143
IF ------
     pc : 0000000000002874
 is req : 1
 pc req : 0000000000002870
ID ------
  0000000000002860 : 00e33023
  itype : 000100
  imm   : 0000000000000000
EX -----
  000000000000285c : 00d83023
  op1     : 0000000000005000
  op2     : 0000000000000000
  alu     : 0000000000005000
  rs1/rs2 : 16/13
  reg1/reg2 : 0000000000005000/0000000000001c01
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000002858 : fef83c23
	mem stall : 1
	mem rdata : 16e7966318002773
WB ----
  0000000000002854 : 0cf50513
  reg[10] <= 00000000200000cf
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                20480
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000005000 du_dividend= 0000000000005000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00e33023 itype=4 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr = 16
compare = 0
check_start

#                  144
IF ------
     pc : 0000000000002878
 is req : 1
 pc req : 0000000000002874
ID ------
  0000000000002860 : 00e33023
  itype : 000100
  imm   : 0000000000000000
EX -----
  000000000000285c : 00d83023
  op1     : 0000000000005000
  op2     : 0000000000000000
  alu     : 0000000000005000
  rs1/rs2 : 16/13
  reg1/reg2 : 0000000000005000/0000000000001c01
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000002858 : fef83c23
	mem stall : 1
	mem rdata : 16e7966318002773
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                20480
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000005000 du_dividend= 0000000000005000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00e33023 itype=4 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr = 16
compare = 0
check_start

#                  145
IF ------
     pc : 0000000000002878
 is req : 0
 pc req : 0000000000002874
ID ------
  0000000000002860 : 00e33023
  itype : 000100
  imm   : 0000000000000000
EX -----
  000000000000285c : 00d83023
  op1     : 0000000000005000
  op2     : 0000000000000000
  alu     : 0000000000005000
  rs1/rs2 : 16/13
  reg1/reg2 : 0000000000005000/0000000000001c01
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000002858 : fef83c23
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                20480
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000005000 du_dividend= 0000000000005000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00e33023 itype=4 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr = 16
compare = 0
check_start

#                  146
IF ------
     pc : 0000000000002878
 is req : 0
 pc req : 0000000000002874
ID ------
  0000000000002860 : 00e33023
  itype : 000100
  imm   : 0000000000000000
EX -----
  000000000000285c : 00d83023
  op1     : 0000000000005000
  op2     : 0000000000000000
  alu     : 0000000000005000
  rs1/rs2 : 16/13
  reg1/reg2 : 0000000000005000/0000000000001c01
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002858 : fef83c23
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                16384
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000004000 du_dividend= 0000000000004000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01c5e7b3 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  6
compare = 0
check_start

#                  147
IF ------
     pc : 0000000000002878
 is req : 0
 pc req : 0000000000002874
ID ------
  0000000000002864 : 01c5e7b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000002860 : 00e33023
  op1     : 0000000000004000
  op2     : 0000000000000000
  alu     : 0000000000004000
  rs1/rs2 : 6/14
  reg1/reg2 : 0000000000004000/0000000000001401
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000285c : 00d83023
	mem stall : 1
	mem rdata : 12078073800007b7
WB ----
  0000000000002858 : fef83c23
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                16384
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000004000 du_dividend= 0000000000004000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01c5e7b3 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  6
compare = 0
check_start

#                  148
IF ------
     pc : 000000000000287c
 is req : 1
 pc req : 0000000000002878
ID ------
  0000000000002864 : 01c5e7b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000002860 : 00e33023
  op1     : 0000000000004000
  op2     : 0000000000000000
  alu     : 0000000000004000
  rs1/rs2 : 6/14
  reg1/reg2 : 0000000000004000/0000000000001401
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000285c : 00d83023
	mem stall : 1
	mem rdata : 12078073800007b7
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                16384
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000004000 du_dividend= 0000000000004000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01c5e7b3 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  6
compare = 0
check_start

#                  149
IF ------
     pc : 000000000000287c
 is req : 0
 pc req : 0000000000002878
ID ------
  0000000000002864 : 01c5e7b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000002860 : 00e33023
  op1     : 0000000000004000
  op2     : 0000000000000000
  alu     : 0000000000004000
  rs1/rs2 : 6/14
  reg1/reg2 : 0000000000004000/0000000000001401
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000285c : 00d83023
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                16384
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000004000 du_dividend= 0000000000004000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01c5e7b3 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  6
compare = 0
check_start

#                  150
IF ------
     pc : 000000000000287c
 is req : 0
 pc req : 0000000000002878
ID ------
  0000000000002864 : 01c5e7b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000002860 : 00e33023
  op1     : 0000000000004000
  op2     : 0000000000000000
  alu     : 0000000000004000
  rs1/rs2 : 6/14
  reg1/reg2 : 0000000000004000/0000000000001401
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000285c : 00d83023
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2  9223372036854775808
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 8000000000000000 du_divisor= 8000000000000000
DECODE: inst=fea8bc23 itype=4 is_muldiv=0 funct7=127 imm=fffffffffffffff8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr = 11
compare = 0
check_start

#                  151
IF ------
     pc : 000000000000287c
 is req : 0
 pc req : 0000000000002878
ID ------
  0000000000002868 : fea8bc23
  itype : 000100
  imm   : fffffffffffffff8
EX -----
  0000000000002864 : 01c5e7b3
  op1     : 0000000000000004
  op2     : 8000000000000000
  alu     : 8000000000000004
  rs1/rs2 : 11/28
  reg1/reg2 : 0000000000000004/8000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000002860 : 00e33023
	mem stall : 1
	mem rdata : 12078073800007b7
WB ----
  000000000000285c : 00d83023
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2  9223372036854775808
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 8000000000000000 du_divisor= 8000000000000000
DECODE: inst=fea8bc23 itype=4 is_muldiv=0 funct7=127 imm=fffffffffffffff8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr = 11
compare = 0
check_start

#                  152
IF ------
     pc : 0000000000002880
 is req : 1
 pc req : 000000000000287c
ID ------
  0000000000002868 : fea8bc23
  itype : 000100
  imm   : fffffffffffffff8
EX -----
  0000000000002864 : 01c5e7b3
  op1     : 0000000000000004
  op2     : 8000000000000000
  alu     : 8000000000000004
  rs1/rs2 : 11/28
  reg1/reg2 : 0000000000000004/8000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000002860 : 00e33023
	mem stall : 1
	mem rdata : 12078073800007b7
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2  9223372036854775808
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 8000000000000000 du_divisor= 8000000000000000
DECODE: inst=fea8bc23 itype=4 is_muldiv=0 funct7=127 imm=fffffffffffffff8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr = 11
compare = 0
check_start

#                  153
IF ------
     pc : 0000000000002880
 is req : 0
 pc req : 000000000000287c
ID ------
  0000000000002868 : fea8bc23
  itype : 000100
  imm   : fffffffffffffff8
EX -----
  0000000000002864 : 01c5e7b3
  op1     : 0000000000000004
  op2     : 8000000000000000
  alu     : 8000000000000004
  rs1/rs2 : 11/28
  reg1/reg2 : 0000000000000004/8000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000002860 : 00e33023
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2  9223372036854775808
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 8000000000000000 du_divisor= 8000000000000000
DECODE: inst=fea8bc23 itype=4 is_muldiv=0 funct7=127 imm=fffffffffffffff8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr = 11
compare = 0
check_start

#                  154
IF ------
     pc : 0000000000002880
 is req : 0
 pc req : 000000000000287c
ID ------
  0000000000002868 : fea8bc23
  itype : 000100
  imm   : fffffffffffffff8
EX -----
  0000000000002864 : 01c5e7b3
  op1     : 0000000000000004
  op2     : 8000000000000000
  alu     : 8000000000000004
  rs1/rs2 : 11/28
  reg1/reg2 : 0000000000000004/8000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002860 : 00e33023
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                28672
mulunit_op2 18446744073709551608
mulunit_add_count           0
op1 = 0000000000007000 du_dividend= 0000000000007000
op2 = fffffffffffffff8 du_divisor= fffffffffffffff8
DECODE: inst=18079073 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 17
compare = 0
check_start

#                  155
IF ------
     pc : 0000000000002880
 is req : 0
 pc req : 000000000000287c
ID ------
  000000000000286c : 18079073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000002868 : fea8bc23
  op1     : 0000000000007000
  op2     : fffffffffffffff8
  alu     : 0000000000006ff8
  rs1/rs2 : 17/10
  reg1/reg2 : 0000000000007000/00000000200000cf
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002864 : 01c5e7b3
	mem stall : 0
	mem rdata : 0000000000b65613
WB ----
  0000000000002860 : 00e33023
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 6145
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000001801 du_dividend= 0000000000001801
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18002773 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr = 15
compare = 0
check_start

#                  156
IF ------
     pc : 0000000000002884
 is req : 1
 pc req : 0000000000002880
ID ------
  0000000000002870 : 18002773
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000286c : 18079073
  op1     : 0000000000001801
  op2     : 0000000000000000
  alu     : 0000000000001801
  rs1/rs2 : 15/0
  reg1/reg2 : 0000000000001801/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000002868 : fea8bc23
	mem stall : 1
	mem rdata : 00b6561301f00793
WB ----
  0000000000002864 : 01c5e7b3
  reg[15] <= 8000000000000004
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1  9223372036854775804
mulunit_op2                    0
mulunit_add_count           0
op1 = 8000000000000004 du_dividend= 8000000000000004
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18002773 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr = 15
compare = 0
check_start

#                  157
IF ------
     pc : 0000000000002888
 is req : 1
 pc req : 0000000000002884
ID ------
  0000000000002870 : 18002773
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000286c : 18079073
  op1     : 8000000000000004
  op2     : 0000000000000000
  alu     : 8000000000000004
  rs1/rs2 : 15/0
  reg1/reg2 : 8000000000000004/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000002868 : fea8bc23
	mem stall : 1
	mem rdata : 00b6561301f00793
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1  9223372036854775804
mulunit_op2                    0
mulunit_add_count           0
op1 = 8000000000000004 du_dividend= 8000000000000004
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18002773 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr = 15
compare = 0
check_start

#                  158
IF ------
     pc : 0000000000002888
 is req : 0
 pc req : 0000000000002884
ID ------
  0000000000002870 : 18002773
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000286c : 18079073
  op1     : 8000000000000004
  op2     : 0000000000000000
  alu     : 8000000000000004
  rs1/rs2 : 15/0
  reg1/reg2 : 8000000000000004/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000002868 : fea8bc23
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1  9223372036854775804
mulunit_op2                    0
mulunit_add_count           0
op1 = 8000000000000004 du_dividend= 8000000000000004
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18002773 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr = 15
compare = 0
check_start

#                  159
IF ------
     pc : 0000000000002888
 is req : 0
 pc req : 0000000000002884
ID ------
  0000000000002870 : 18002773
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000286c : 18079073
  op1     : 8000000000000004
  op2     : 0000000000000000
  alu     : 8000000000000004
  rs1/rs2 : 15/0
  reg1/reg2 : 8000000000000004/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002868 : fea8bc23
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=16e79663 itype=8 is_muldiv=0 funct7=11 imm=000000000000016c
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  160
IF ------
     pc : 0000000000002888
 is req : 0
 pc req : 0000000000002884
ID ------
  0000000000002874 : 16e79663
  itype : 001000
  imm   : 000000000000016c
EX -----
  0000000000002870 : 18002773
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000286c : 18079073
	mem stall : 0
	mem rdata : ffffffffffff8293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  0000000000002868 : fea8bc23
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=16e79663 itype=8 is_muldiv=0 funct7=11 imm=000000000000016c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  161
IF ------
     pc : 000000000000288c
 is req : 1
 pc req : 0000000000002888
ID ------
  0000000000002874 : 16e79663
  itype : 001000
  imm   : 000000000000016c
EX -----
  0000000000002870 : 18002773
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000286c : 18079073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=16e79663 itype=8 is_muldiv=0 funct7=11 imm=000000000000016c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  162
IF ------
     pc : 0000000000002890
 is req : 1
 pc req : 000000000000288c
ID ------
  0000000000002874 : 16e79663
  itype : 001000
  imm   : 000000000000016c
EX -----
  0000000000002870 : 18002773
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1  9223372036854775804
mulunit_op2                 5121
mulunit_add_count           0
op1 = 8000000000000004 du_dividend= 8000000000000004
op2 = 0000000000001401 du_divisor= 0000000000001401
DECODE: inst=800007b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 15
compare = 0
check_start

#                  163
IF ------
     pc : 0000000000002894
 is req : 1
 pc req : 0000000000002890
ID ------
  0000000000002878 : 800007b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  0000000000002874 : 16e79663
  op1     : 8000000000000004
  op2     : 0000000000001401
  alu     : 8000000000001405
  rs1/rs2 : 15/14
  reg1/reg2 : 8000000000000004/0000000000001401
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000002870 : 18002773
	mem stall : 0
	mem rdata : 00000000305292f3
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1  9223372036854775804
mulunit_op2                 5121
mulunit_add_count           0
op1 = 8000000000000004 du_dividend= 8000000000000004
op2 = 0000000000001401 du_divisor= 0000000000001401
DECODE: inst=800007b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 15
compare = 0
check_start

#                  164
IF ------
     pc : 0000000000002898
 is req : 1
 pc req : 0000000000002894
ID ------
  0000000000002878 : 800007b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  0000000000002874 : 16e79663
  op1     : 8000000000000004
  op2     : 0000000000001401
  alu     : 8000000000001405
  rs1/rs2 : 15/14
  reg1/reg2 : 8000000000000004/0000000000001401
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000002870 : 18002773
  reg[14] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1  9223372036854775804
mulunit_op2                    0
mulunit_add_count           0
op1 = 8000000000000004 du_dividend= 8000000000000004
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=800007b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 15
compare = 0
check_start

#                  165
IF ------
     pc : 0000000000002898
 is req : 0
 pc req : 0000000000002894
ID ------
  0000000000002878 : 800007b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  0000000000002874 : 16e79663
  op1     : 8000000000000004
  op2     : 0000000000000000
  alu     : 8000000000000004
  rs1/rs2 : 15/14
  reg1/reg2 : 8000000000000004/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10360
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 0000000000002878 du_dividend= 0000000000002878
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=12078073 itype=2 is_muldiv=0 funct7=9 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                  166
IF ------
     pc : 0000000000002898
 is req : 0
 pc req : 0000000000002894
ID ------
  000000000000287c : 12078073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000002878 : 800007b7
  op1     : 0000000000002878
  op2     : ffffffff80000000
  alu     : ffffffff80002878
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002874 : 16e79663
	mem stall : 0
	mem rdata : ffffffffffff9073
 JUMP TO : 00000000000029e0
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10360
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 0000000000002878 du_dividend= 0000000000002878
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                  167
IF ------
     pc : 00000000000029e0
 is req : 0
 pc req : 0000000000002894
ID ------
EX -----
MEM -----
WB ----
  0000000000002874 : 16e79663
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10360
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 0000000000002878 du_dividend= 0000000000002878
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                  168
IF ------
     pc : 00000000000029e4
 is req : 1
 pc req : 00000000000029e0
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10360
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 0000000000002878 du_dividend= 0000000000002878
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                  169
IF ------
     pc : 00000000000029e8
 is req : 1
 pc req : 00000000000029e4
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10360
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 0000000000002878 du_dividend= 0000000000002878
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=00000517 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                  170
IF ------
     pc : 00000000000029ec
 is req : 1
 pc req : 00000000000029e8
ID ------
  00000000000029e0 : 00000517
  itype : 010000
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10720
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000029e0 du_dividend= 00000000000029e0
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=31850513 itype=2 is_muldiv=0 funct7=24 imm=0000000000000318
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                  171
IF ------
     pc : 00000000000029f0
 is req : 1
 pc req : 00000000000029ec
ID ------
  00000000000029e4 : 31850513
  itype : 000010
  imm   : 0000000000000318
EX -----
  00000000000029e0 : 00000517
  op1     : 00000000000029e0
  op2     : 0000000000000000
  alu     : 00000000000029e0
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1            536871119
mulunit_op2                  792
mulunit_add_count           0
op1 = 00000000200000cf du_dividend= 00000000200000cf
op2 = 0000000000000318 du_divisor= 0000000000000318
DECODE: inst=84dff0ef itype=32 is_muldiv=0 funct7=66 imm=fffffffffffff84c
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  172
IF ------
     pc : 00000000000029f4
 is req : 1
 pc req : 00000000000029f0
ID ------
  00000000000029e8 : 84dff0ef
  itype : 100000
  imm   : fffffffffffff84c
EX -----
  00000000000029e4 : 31850513
  op1     : 00000000200000cf
  op2     : 0000000000000318
  alu     : 00000000200003e7
  rs1/rs2 : 10/24
  reg1/reg2 : 00000000200000cf/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000029e0 : 00000517
	mem stall : 0
	mem rdata : ffffffffffffffef
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1            536871119
mulunit_op2                  792
mulunit_add_count           0
op1 = 00000000200000cf du_dividend= 00000000200000cf
op2 = 0000000000000318 du_divisor= 0000000000000318
DECODE: inst=84dff0ef itype=32 is_muldiv=0 funct7=66 imm=fffffffffffff84c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  173
IF ------
     pc : 00000000000029f8
 is req : 1
 pc req : 00000000000029f4
ID ------
  00000000000029e8 : 84dff0ef
  itype : 100000
  imm   : fffffffffffff84c
EX -----
  00000000000029e4 : 31850513
  op1     : 00000000200000cf
  op2     : 0000000000000318
  alu     : 00000000200003e7
  rs1/rs2 : 10/24
  reg1/reg2 : 00000000200000cf/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000029e0 : 00000517
  reg[10] <= 00000000000029e0
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10720
mulunit_op2                  792
mulunit_add_count           0
op1 = 00000000000029e0 du_dividend= 00000000000029e0
op2 = 0000000000000318 du_divisor= 0000000000000318
DECODE: inst=84dff0ef itype=32 is_muldiv=0 funct7=66 imm=fffffffffffff84c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  174
IF ------
     pc : 00000000000029fc
 is req : 1
 pc req : 00000000000029f8
ID ------
  00000000000029e8 : 84dff0ef
  itype : 100000
  imm   : fffffffffffff84c
EX -----
  00000000000029e4 : 31850513
  op1     : 00000000000029e0
  op2     : 0000000000000318
  alu     : 0000000000002cf8
  rs1/rs2 : 10/24
  reg1/reg2 : 00000000000029e0/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                10728
mulunit_op2 18446744073709549644
mulunit_add_count           0
op1 = 00000000000029e8 du_dividend= 00000000000029e8
op2 = fffffffffffff84c du_divisor= fffffffffffff84c
DECODE: inst=00300513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 31
compare = 0
check_start

#                  175
IF ------
     pc : 0000000000002a00
 is req : 1
 pc req : 00000000000029fc
ID ------
  00000000000029ec : 00300513
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000029e8 : 84dff0ef
  op1     : 00000000000029e8
  op2     : fffffffffffff84c
  alu     : 0000000000002234
  rs1/rs2 : 31/13
  reg1/reg2 : 0000000000000000/0000000000001c01
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000029e4 : 31850513
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=88dff0ef itype=32 is_muldiv=0 funct7=68 imm=fffffffffffff88c
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  176
IF ------
     pc : 0000000000002a04
 is req : 1
 pc req : 0000000000002a00
ID ------
  00000000000029f0 : 88dff0ef
  itype : 100000
  imm   : fffffffffffff88c
EX -----
  00000000000029ec : 00300513
  op1     : 0000000000000000
  op2     : 0000000000000003
  alu     : 0000000000000003
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000029e8 : 84dff0ef
	mem stall : 0
	mem rdata : 0000806700000513
 JUMP TO : 0000000000002234
WB ----
  00000000000029e4 : 31850513
  reg[10] <= 0000000000002cf8
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00000517 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  177
IF ------
     pc : 0000000000002234
 is req : 0
 pc req : 0000000000002a00
ID ------
EX -----
MEM -----
WB ----
  00000000000029e8 : 84dff0ef
  reg[ 1] <= 00000000000029ec
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00000517 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  178
IF ------
     pc : 0000000000002238
 is req : 1
 pc req : 0000000000002234
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00000517 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  179
IF ------
     pc : 000000000000223c
 is req : 1
 pc req : 0000000000002238
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00054783 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                  180
IF ------
     pc : 0000000000002240
 is req : 1
 pc req : 000000000000223c
ID ------
  0000000000002234 : 00054783
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                11512
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000002cf8 du_dividend= 0000000000002cf8
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=04078063 itype=8 is_muldiv=0 funct7=2 imm=0000000000000040
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr = 10
compare = 0
check_start

#                  181
IF ------
     pc : 0000000000002244
 is req : 1
 pc req : 0000000000002240
ID ------
  0000000000002238 : 04078063
  itype : 001000
  imm   : 0000000000000040
EX -----
  0000000000002234 : 00054783
  op1     : 0000000000002cf8
  op2     : 0000000000000000
  alu     : 0000000000002cf8
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000002cf8/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1  9223372036854775804
mulunit_op2                    0
mulunit_add_count           0
op1 = 8000000000000004 du_dividend= 7ffffffffffffffc
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=10100593 itype=2 is_muldiv=0 funct7=8 imm=0000000000000101
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  182
IF ------
     pc : 0000000000002248
 is req : 1
 pc req : 0000000000002244
ID ------
  000000000000223c : 10100593
  itype : 000010
  imm   : 0000000000000101
EX -----
  0000000000002238 : 04078063
  op1     : 8000000000000004
  op2     : 0000000000000000
  alu     : 8000000000000004
  rs1/rs2 : 15/0
  reg1/reg2 : 8000000000000004/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000002234 : 00054783
	mem stall : 1
	mem rdata : 0000000000000093
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1  9223372036854775804
mulunit_op2                    0
mulunit_add_count           0
op1 = 8000000000000004 du_dividend= 7ffffffffffffffc
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=10100593 itype=2 is_muldiv=0 funct7=8 imm=0000000000000101
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  183
IF ------
     pc : 000000000000224c
 is req : 1
 pc req : 0000000000002248
ID ------
  000000000000223c : 10100593
  itype : 000010
  imm   : 0000000000000101
EX -----
  0000000000002238 : 04078063
  op1     : 8000000000000004
  op2     : 0000000000000000
  alu     : 8000000000000004
  rs1/rs2 : 15/0
  reg1/reg2 : 8000000000000004/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000002234 : 00054783
	mem stall : 1
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1  9223372036854775804
mulunit_op2                    0
mulunit_add_count           0
op1 = 8000000000000004 du_dividend= 7ffffffffffffffc
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=10100593 itype=2 is_muldiv=0 funct7=8 imm=0000000000000101
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  184
IF ------
     pc : 000000000000224c
 is req : 0
 pc req : 0000000000002248
ID ------
  000000000000223c : 10100593
  itype : 000010
  imm   : 0000000000000101
EX -----
  0000000000002238 : 04078063
  op1     : 8000000000000004
  op2     : 0000000000000000
  alu     : 8000000000000004
  rs1/rs2 : 15/0
  reg1/reg2 : 8000000000000004/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000002234 : 00054783
	mem stall : 0
	mem rdata : 0000000000000041
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1  9223372036854775804
mulunit_op2                    0
mulunit_add_count           0
op1 = 8000000000000004 du_dividend= 7ffffffffffffffc
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=10100593 itype=2 is_muldiv=0 funct7=8 imm=0000000000000101
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  185
IF ------
     pc : 0000000000002250
 is req : 1
 pc req : 000000000000224c
ID ------
  000000000000223c : 10100593
  itype : 000010
  imm   : 0000000000000101
EX -----
  0000000000002238 : 04078063
  op1     : 8000000000000004
  op2     : 0000000000000000
  alu     : 8000000000000004
  rs1/rs2 : 15/0
  reg1/reg2 : 8000000000000004/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000002234 : 00054783
  reg[15] <= 0000000000000041
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   65
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000041 du_dividend= 0000000000000041
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=10100593 itype=2 is_muldiv=0 funct7=8 imm=0000000000000101
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr = 15
compare = 1
check_start

#                  186
IF ------
     pc : 0000000000002254
 is req : 1
 pc req : 0000000000002250
ID ------
  000000000000223c : 10100593
  itype : 000010
  imm   : 0000000000000101
EX -----
  0000000000002238 : 04078063
  op1     : 0000000000000041
  op2     : 0000000000000000
  alu     : 0000000000000041
  rs1/rs2 : 15/0
  reg1/reg2 : 0000000000000041/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  257
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000101 du_divisor= 0000000000000101
DECODE: inst=03059593 itype=2 is_muldiv=0 funct7=1 imm=0000000000000030
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  187
IF ------
     pc : 0000000000002258
 is req : 1
 pc req : 0000000000002254
ID ------
  0000000000002240 : 03059593
  itype : 000010
  imm   : 0000000000000030
EX -----
  000000000000223c : 10100593
  op1     : 0000000000000000
  op2     : 0000000000000101
  alu     : 0000000000000101
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/00000000000029ec
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002238 : 04078063
	mem stall : 0
	mem rdata : 0000000000000005
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                   48
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 0000000000000030 du_divisor= 0000000000000030
DECODE: inst=fffff717 itype=16 is_muldiv=0 funct7=127 imm=fffffffffffff000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  188
IF ------
     pc : 000000000000225c
 is req : 1
 pc req : 0000000000002258
ID ------
  0000000000002244 : fffff717
  itype : 010000
  imm   : fffffffffffff000
EX -----
  0000000000002240 : 03059593
  op1     : 0000000000000004
  op2     : 0000000000000030
  alu     : 0004000000000000
  rs1/rs2 : 11/16
  reg1/reg2 : 0000000000000004/0000000000005000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000223c : 10100593
	mem stall : 0
	mem rdata : 000000000000000a
WB ----
  0000000000002238 : 04078063
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                   48
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 0000000000000030 du_divisor= 0000000000000030
DECODE: inst=fffff717 itype=16 is_muldiv=0 funct7=127 imm=fffffffffffff000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  189
IF ------
     pc : 0000000000002260
 is req : 1
 pc req : 000000000000225c
ID ------
  0000000000002244 : fffff717
  itype : 010000
  imm   : fffffffffffff000
EX -----
  0000000000002240 : 03059593
  op1     : 0000000000000004
  op2     : 0000000000000030
  alu     : 0004000000000000
  rs1/rs2 : 11/16
  reg1/reg2 : 0000000000000004/0000000000005000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000223c : 10100593
  reg[11] <= 0000000000000101
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  257
mulunit_op2                   48
mulunit_add_count           0
op1 = 0000000000000101 du_dividend= 0000000000000101
op2 = 0000000000000030 du_divisor= 0000000000000030
DECODE: inst=fffff717 itype=16 is_muldiv=0 funct7=127 imm=fffffffffffff000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                  190
IF ------
     pc : 0000000000002264
 is req : 1
 pc req : 0000000000002260
ID ------
  0000000000002244 : fffff717
  itype : 010000
  imm   : fffffffffffff000
EX -----
  0000000000002240 : 03059593
  op1     : 0000000000000101
  op2     : 0000000000000030
  alu     : 0101000000000000
  rs1/rs2 : 11/16
  reg1/reg2 : 0000000000000101/0000000000005000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 8772
mulunit_op2 18446744073709547520
mulunit_add_count           0
op1 = 0000000000002244 du_dividend= 0000000000002244
op2 = fffffffffffff000 du_divisor= fffffffffffff000
DECODE: inst=dbc70713 itype=2 is_muldiv=0 funct7=109 imm=fffffffffffffdbc
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 31
compare = 0
check_start

#                  191
IF ------
     pc : 0000000000002264
 is req : 0
 pc req : 0000000000002260
ID ------
  0000000000002248 : dbc70713
  itype : 000010
  imm   : fffffffffffffdbc
EX -----
  0000000000002244 : fffff717
  op1     : 0000000000002244
  op2     : fffffffffffff000
  alu     : 0000000000001244
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002240 : 03059593
	mem stall : 0
	mem rdata : ffffffffffffb223
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  580
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffffdbc du_divisor= 0000000000000244
DECODE: inst=00073603 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  192
IF ------
     pc : 0000000000002264
 is req : 0
 pc req : 0000000000002260
ID ------
  000000000000224c : 00073603
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000002248 : dbc70713
  op1     : 0000000000000000
  op2     : fffffffffffffdbc
  alu     : fffffffffffffdbc
  rs1/rs2 : 14/28
  reg1/reg2 : 0000000000000000/8000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000002244 : fffff717
	mem stall : 0
	mem rdata : 00073783de07b223
WB ----
  0000000000002240 : 03059593
  reg[11] <= 0101000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                  580
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffffdbc du_divisor= 0000000000000244
DECODE: inst=00073603 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  193
IF ------
     pc : 0000000000002264
 is req : 0
 pc req : 0000000000002260
ID ------
  000000000000224c : 00073603
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000002248 : dbc70713
  op1     : 0000000000000000
  op2     : fffffffffffffdbc
  alu     : fffffffffffffdbc
  rs1/rs2 : 14/28
  reg1/reg2 : 0000000000000000/8000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000002244 : fffff717
  reg[14] <= 0000000000001244
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 4676
mulunit_op2                  580
mulunit_add_count           0
op1 = 0000000000001244 du_dividend= 0000000000001244
op2 = fffffffffffffdbc du_divisor= 0000000000000244
DECODE: inst=00073603 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  194
IF ------
     pc : 0000000000002264
 is req : 0
 pc req : 0000000000002260
ID ------
  000000000000224c : 00073603
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000002248 : dbc70713
  op1     : 0000000000001244
  op2     : fffffffffffffdbc
  alu     : 0000000000001000
  rs1/rs2 : 14/28
  reg1/reg2 : 0000000000001244/8000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 4676
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000001244 du_dividend= 0000000000001244
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00150513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  195
IF ------
     pc : 0000000000002264
 is req : 0
 pc req : 0000000000002260
ID ------
  0000000000002250 : 00150513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000224c : 00073603
  op1     : 0000000000001244
  op2     : 0000000000000000
  alu     : 0000000000001244
  rs1/rs2 : 14/0
  reg1/reg2 : 0000000000001244/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000002248 : dbc70713
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 4676
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000001244 du_dividend= 0000000000001244
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00150513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  196
IF ------
     pc : 0000000000002268
 is req : 1
 pc req : 0000000000002264
ID ------
  0000000000002250 : 00150513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000224c : 00073603
  op1     : 0000000000001244
  op2     : 0000000000000000
  alu     : 0000000000001244
  rs1/rs2 : 14/0
  reg1/reg2 : 0000000000001244/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000002248 : dbc70713
  reg[14] <= 0000000000001000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 4096
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000001000 du_dividend= 0000000000001000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00150513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 14
compare = 1
check_start

#                  197
IF ------
     pc : 000000000000226c
 is req : 1
 pc req : 0000000000002268
ID ------
  0000000000002250 : 00150513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000224c : 00073603
  op1     : 0000000000001000
  op2     : 0000000000000000
  alu     : 0000000000001000
  rs1/rs2 : 14/0
  reg1/reg2 : 0000000000001000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                11512
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000002cf8 du_dividend= 0000000000002cf8
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00b7e6b3 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 10
compare = 0
check_start

#                  198
IF ------
     pc : 0000000000002270
 is req : 1
 pc req : 000000000000226c
ID ------
  0000000000002254 : 00b7e6b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000002250 : 00150513
  op1     : 0000000000002cf8
  op2     : 0000000000000001
  alu     : 0000000000002cf9
  rs1/rs2 : 10/1
  reg1/reg2 : 0000000000002cf8/00000000000029ec
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000224c : 00073603
	mem stall : 1
	mem rdata : 00d73023fe079ae3
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                11512
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000002cf8 du_dividend= 0000000000002cf8
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00b7e6b3 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 10
compare = 0
check_start

#                  199
IF ------
     pc : 0000000000002274
 is req : 1
 pc req : 0000000000002270
ID ------
  0000000000002254 : 00b7e6b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000002250 : 00150513
  op1     : 0000000000002cf8
  op2     : 0000000000000001
  alu     : 0000000000002cf9
  rs1/rs2 : 10/1
  reg1/reg2 : 0000000000002cf8/00000000000029ec
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000224c : 00073603
	mem stall : 1
	mem rdata : fc079ce300054783
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                11512
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000002cf8 du_dividend= 0000000000002cf8
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00b7e6b3 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 10
compare = 0
check_start

#                  200
IF ------
     pc : 0000000000002274
 is req : 0
 pc req : 0000000000002270
ID ------
  0000000000002254 : 00b7e6b3
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000002250 : 00150513
  op1     : 0000000000002cf8
  op2     : 0000000000000001
  alu     : 0000000000002cf9
  rs1/rs2 : 10/1
  reg1/reg2 : 0000000000002cf8/00000000000029ec
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000224c : 00073603
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   65
mulunit_op2    72339069014638592
mulunit_add_count           0
op1 = 0000000000000041 du_dividend= 0000000000000041
op2 = 0101000000000000 du_divisor= 0101000000000000
DECODE: inst=00060a63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 15
compare = 0
check_start

#                  201
IF ------
     pc : 0000000000002274
 is req : 0
 pc req : 0000000000002270
ID ------
  0000000000002258 : 00060a63
  itype : 001000
  imm   : 0000000000000014
EX -----
  0000000000002254 : 00b7e6b3
  op1     : 0000000000000041
  op2     : 0101000000000000
  alu     : 0101000000000041
  rs1/rs2 : 15/11
  reg1/reg2 : 0000000000000041/0101000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002250 : 00150513
	mem stall : 0
	mem rdata : 0000000000000047
WB ----
  000000000000224c : 00073603
  reg[12] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fffff797 itype=16 is_muldiv=0 funct7=127 imm=fffffffffffff000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr = 12
compare = 0
check_start

#                  202
IF ------
     pc : 0000000000002274
 is req : 0
 pc req : 0000000000002270
ID ------
  000000000000225c : fffff797
  itype : 010000
  imm   : fffffffffffff000
EX -----
  0000000000002258 : 00060a63
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 12/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
  0000000000002254 : 00b7e6b3
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000002250 : 00150513
  reg[10] <= 0000000000002cf9
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 8796
mulunit_op2 18446744073709547520
mulunit_add_count           0
op1 = 000000000000225c du_dividend= 000000000000225c
op2 = fffffffffffff000 du_divisor= fffffffffffff000
DECODE: inst=de07b223 itype=4 is_muldiv=0 funct7=111 imm=fffffffffffffde4
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr = 31
compare = 0
check_start

#                  203
IF ------
     pc : 0000000000002274
 is req : 0
 pc req : 0000000000002270
ID ------
  0000000000002260 : de07b223
  itype : 000100
  imm   : fffffffffffffde4
EX -----
  000000000000225c : fffff797
  op1     : 000000000000225c
  op2     : fffffffffffff000
  alu     : 000000000000125c
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000002258 : 00060a63
	mem stall : 0
	mem rdata : ffffffffffffff83
 JUMP TO : 000000000000226c
WB ----
  0000000000002254 : 00b7e6b3
  reg[13] <= 0101000000000041
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 8796
mulunit_op2 18446744073709547520
mulunit_add_count           0
op1 = 000000000000225c du_dividend= 000000000000225c
op2 = fffffffffffff000 du_divisor= fffffffffffff000
DECODE: inst=00b7e6b3 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr = 31
compare = 0
check_start

#                  204
IF ------
     pc : 000000000000226c
 is req : 0
 pc req : 0000000000002270
ID ------
EX -----
MEM -----
WB ----
  0000000000002258 : 00060a63
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 8796
mulunit_op2 18446744073709547520
mulunit_add_count           0
op1 = 000000000000225c du_dividend= 000000000000225c
op2 = fffffffffffff000 du_divisor= fffffffffffff000
DECODE: inst=00b7e6b3 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr = 31
compare = 0
check_start

#                  205
IF ------
     pc : 0000000000002270
 is req : 1
 pc req : 000000000000226c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 8796
mulunit_op2 18446744073709547520
mulunit_add_count           0
op1 = 000000000000225c du_dividend= 000000000000225c
op2 = fffffffffffff000 du_divisor= fffffffffffff000
DECODE: inst=00b7e6b3 itype=1 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr = 31
compare = 0
check_start

#                  206
IF ------
     pc : 0000000000002274
 is req : 1
 pc req : 0000000000002270
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 8796
mulunit_op2 18446744073709547520
mulunit_add_count           0
op1 = 000000000000225c du_dividend= 000000000000225c
op2 = fffffffffffff000 du_divisor= fffffffffffff000
DECODE: inst=00d73023 itype=4 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr = 31
compare = 0
check_start

#                  207
IF ------
     pc : 0000000000002278
 is req : 1
 pc req : 0000000000002274
ID ------
  000000000000226c : 00d73023
  itype : 000100
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 4096
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000001000 du_dividend= 0000000000001000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00054783 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr = 14
compare = 0
check_start

#                  208
IF ------
     pc : 000000000000227c
 is req : 1
 pc req : 0000000000002278
ID ------
  0000000000002270 : 00054783
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000226c : 00d73023
  op1     : 0000000000001000
  op2     : 0000000000000000
  alu     : 0000000000001000
  rs1/rs2 : 14/13
  reg1/reg2 : 0000000000001000/0101000000000041
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                11513
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000002cf9 du_dividend= 0000000000002cf9
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fc079ce3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffd8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr = 10
compare = 0
check_start

#                  209
IF ------
     pc : 0000000000002280
 is req : 1
 pc req : 000000000000227c
ID ------
  0000000000002274 : fc079ce3
  itype : 001000
  imm   : ffffffffffffffd8
EX -----
  0000000000002270 : 00054783
  op1     : 0000000000002cf9
  op2     : 0000000000000000
  alu     : 0000000000002cf9
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000002cf9/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000226c : 00d73023
	mem stall : 1
	mem rdata : fffff71700008067
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                11513
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000002cf9 du_dividend= 0000000000002cf9
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fc079ce3 itype=8 is_muldiv=0 funct7=126 imm=ffffffffffffffd8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr = 10
compare = 0
check_start
riscv-tests failed!
[0] %Error: top.sv:56: Assertion failed in TOP.top.unnamedblk1: wdata : 0101000000000041
%Error: src/top.sv:56: Verilog $stop
Aborting...
