{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723615915755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723615915758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:41:55 2024 " "Processing started: Wed Aug 14 11:41:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723615915758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615915758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockk -c clockk " "Command: quartus_map --read_settings_files=on --write_settings_files=off clockk -c clockk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615915761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723615916079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723615916079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count60.v 1 1 " "Found 1 design units, including 1 entities, in source file count60.v" { { "Info" "ISGN_ENTITY_NAME" "1 count60 " "Found entity 1: count60" {  } { { "count60.v" "" { Text "C:/Users/PARTHO/Desktop/prjct/count60.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723615924426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615924426 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clockk.v(32) " "Verilog HDL information at clockk.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "clockk.v" "" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1723615924426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockk.v 1 1 " "Found 1 design units, including 1 entities, in source file clockk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockk " "Found entity 1: clockk" {  } { { "clockk.v" "" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723615924426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615924426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/PARTHO/Desktop/prjct/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723615924426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615924426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clockk " "Elaborating entity \"clockk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723615924442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count60 count60:count_ss " "Elaborating entity \"count60\" for hierarchy \"count60:count_ss\"" {  } { { "clockk.v" "count_ss" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723615924463 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "digit_hh1 bcd_to_7seg " "Node instance \"digit_hh1\" instantiates undefined entity \"bcd_to_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "clockk.v" "digit_hh1" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 57 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723615924490 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "digit_hh0 bcd_to_7seg " "Node instance \"digit_hh0\" instantiates undefined entity \"bcd_to_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "clockk.v" "digit_hh0" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723615924490 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "digit_mm1 bcd_to_7seg " "Node instance \"digit_mm1\" instantiates undefined entity \"bcd_to_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "clockk.v" "digit_mm1" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 59 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723615924490 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "digit_mm0 bcd_to_7seg " "Node instance \"digit_mm0\" instantiates undefined entity \"bcd_to_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "clockk.v" "digit_mm0" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 60 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723615924490 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "digit_ss1 bcd_to_7seg " "Node instance \"digit_ss1\" instantiates undefined entity \"bcd_to_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "clockk.v" "digit_ss1" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723615924490 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "digit_ss0 bcd_to_7seg " "Node instance \"digit_ss0\" instantiates undefined entity \"bcd_to_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "clockk.v" "digit_ss0" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 62 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723615924490 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PARTHO/Desktop/prjct/output_files/clockk.map.smsg " "Generated suppressed messages file C:/Users/PARTHO/Desktop/prjct/output_files/clockk.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615924522 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723615924569 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 14 11:42:04 2024 " "Processing ended: Wed Aug 14 11:42:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723615924569 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723615924569 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723615924569 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615924569 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615925165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723615915755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723615915758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:41:55 2024 " "Processing started: Wed Aug 14 11:41:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723615915758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615915758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockk -c clockk " "Command: quartus_map --read_settings_files=on --write_settings_files=off clockk -c clockk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615915761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723615916079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723615916079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count60.v 1 1 " "Found 1 design units, including 1 entities, in source file count60.v" { { "Info" "ISGN_ENTITY_NAME" "1 count60 " "Found entity 1: count60" {  } { { "count60.v" "" { Text "C:/Users/PARTHO/Desktop/prjct/count60.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723615924426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615924426 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clockk.v(32) " "Verilog HDL information at clockk.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "clockk.v" "" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1723615924426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockk.v 1 1 " "Found 1 design units, including 1 entities, in source file clockk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockk " "Found entity 1: clockk" {  } { { "clockk.v" "" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723615924426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615924426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/PARTHO/Desktop/prjct/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723615924426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615924426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clockk " "Elaborating entity \"clockk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723615924442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count60 count60:count_ss " "Elaborating entity \"count60\" for hierarchy \"count60:count_ss\"" {  } { { "clockk.v" "count_ss" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723615924463 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "digit_hh1 bcd_to_7seg " "Node instance \"digit_hh1\" instantiates undefined entity \"bcd_to_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "clockk.v" "digit_hh1" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 57 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723615924490 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "digit_hh0 bcd_to_7seg " "Node instance \"digit_hh0\" instantiates undefined entity \"bcd_to_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "clockk.v" "digit_hh0" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723615924490 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "digit_mm1 bcd_to_7seg " "Node instance \"digit_mm1\" instantiates undefined entity \"bcd_to_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "clockk.v" "digit_mm1" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 59 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723615924490 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "digit_mm0 bcd_to_7seg " "Node instance \"digit_mm0\" instantiates undefined entity \"bcd_to_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "clockk.v" "digit_mm0" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 60 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723615924490 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "digit_ss1 bcd_to_7seg " "Node instance \"digit_ss1\" instantiates undefined entity \"bcd_to_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "clockk.v" "digit_ss1" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723615924490 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "digit_ss0 bcd_to_7seg " "Node instance \"digit_ss0\" instantiates undefined entity \"bcd_to_7seg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "clockk.v" "digit_ss0" { Text "C:/Users/PARTHO/Desktop/prjct/clockk.v" 62 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723615924490 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PARTHO/Desktop/prjct/output_files/clockk.map.smsg " "Generated suppressed messages file C:/Users/PARTHO/Desktop/prjct/output_files/clockk.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615924522 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723615924569 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 14 11:42:04 2024 " "Processing ended: Wed Aug 14 11:42:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723615924569 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723615924569 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723615924569 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723615924569 ""}
