<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/samv71/component/component_usbhs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_0d89778b8b998febf86480dc70bc2ffa.xhtml">samv71</a></li><li class="navelem"><a class="el" href="dir_85508a0f5de9fdbb39b464471694e3eb.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">component_usbhs.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="samv71_2component_2component__usbhs_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="samv71_2component_2component__usbhs_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs_devdma.xhtml">UsbhsDevdma</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_usbhs_devdma.xhtml" title="UsbhsDevdma hardware registers. ">UsbhsDevdma</a> hardware registers.  <a href="struct_usbhs_devdma.xhtml#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs_hstdma.xhtml">UsbhsHstdma</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_usbhs_hstdma.xhtml" title="UsbhsHstdma hardware registers. ">UsbhsHstdma</a> hardware registers.  <a href="struct_usbhs_hstdma.xhtml#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usbhs.xhtml">Usbhs</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa1eaa94d02aee9562190980394b21191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa1eaa94d02aee9562190980394b21191">USBHSDEVDMA_NUMBER</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaa1eaa94d02aee9562190980394b21191"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_usbhs.xhtml">Usbhs</a> hardware registers.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa1eaa94d02aee9562190980394b21191">More...</a><br /></td></tr>
<tr class="separator:gaa1eaa94d02aee9562190980394b21191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga617d824b33e8a04a790c2791dac17151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga617d824b33e8a04a790c2791dac17151">USBHSHSTDMA_NUMBER</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga617d824b33e8a04a790c2791dac17151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf841d627ae67e51e035da293ad9cf9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf841d627ae67e51e035da293ad9cf9f0">USBHS_DEVCTRL_UADD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf841d627ae67e51e035da293ad9cf9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da650ff8001574fc9f7fd6215b663d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5da650ff8001574fc9f7fd6215b663d0">USBHS_DEVCTRL_UADD_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; USBHS_DEVCTRL_UADD_Pos)</td></tr>
<tr class="memdesc:ga5da650ff8001574fc9f7fd6215b663d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) USB Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5da650ff8001574fc9f7fd6215b663d0">More...</a><br /></td></tr>
<tr class="separator:ga5da650ff8001574fc9f7fd6215b663d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e6a5dd570baaa27f3fc33f91359c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga51e6a5dd570baaa27f3fc33f91359c72">USBHS_DEVCTRL_UADD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5da650ff8001574fc9f7fd6215b663d0">USBHS_DEVCTRL_UADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf841d627ae67e51e035da293ad9cf9f0">USBHS_DEVCTRL_UADD_Pos</a>)))</td></tr>
<tr class="separator:ga51e6a5dd570baaa27f3fc33f91359c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddc7fcd509e3d57e8c295c63377a2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7ddc7fcd509e3d57e8c295c63377a2ee">USBHS_DEVCTRL_ADDEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga7ddc7fcd509e3d57e8c295c63377a2ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) Address Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7ddc7fcd509e3d57e8c295c63377a2ee">More...</a><br /></td></tr>
<tr class="separator:ga7ddc7fcd509e3d57e8c295c63377a2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f395dde9c2419db6d003d640b3ff3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga78f395dde9c2419db6d003d640b3ff3d">USBHS_DEVCTRL_DETACH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga78f395dde9c2419db6d003d640b3ff3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) Detach  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga78f395dde9c2419db6d003d640b3ff3d">More...</a><br /></td></tr>
<tr class="separator:ga78f395dde9c2419db6d003d640b3ff3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87a097bd3f20a3c6440cef11fdea5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf87a097bd3f20a3c6440cef11fdea5ec">USBHS_DEVCTRL_RMWKUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaf87a097bd3f20a3c6440cef11fdea5ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) Remote Wake-Up  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf87a097bd3f20a3c6440cef11fdea5ec">More...</a><br /></td></tr>
<tr class="separator:gaf87a097bd3f20a3c6440cef11fdea5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62478a4c4517850a67209c903a8f9e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf62478a4c4517850a67209c903a8f9e9">USBHS_DEVCTRL_SPDCONF_Pos</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaf62478a4c4517850a67209c903a8f9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a383ab4d768e9b4ef6f222682e32e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga64a383ab4d768e9b4ef6f222682e32e3">USBHS_DEVCTRL_SPDCONF_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_DEVCTRL_SPDCONF_Pos)</td></tr>
<tr class="memdesc:ga64a383ab4d768e9b4ef6f222682e32e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) Mode Configuration  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga64a383ab4d768e9b4ef6f222682e32e3">More...</a><br /></td></tr>
<tr class="separator:ga64a383ab4d768e9b4ef6f222682e32e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf795da92ac7466d6a873c3024e0c7cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf795da92ac7466d6a873c3024e0c7cd2">USBHS_DEVCTRL_SPDCONF</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga64a383ab4d768e9b4ef6f222682e32e3">USBHS_DEVCTRL_SPDCONF_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf62478a4c4517850a67209c903a8f9e9">USBHS_DEVCTRL_SPDCONF_Pos</a>)))</td></tr>
<tr class="separator:gaf795da92ac7466d6a873c3024e0c7cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aeda232c83e31425d34f20b500a0d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8aeda232c83e31425d34f20b500a0d42">USBHS_DEVCTRL_SPDCONF_NORMAL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga8aeda232c83e31425d34f20b500a0d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) The peripheral starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the host is high-speed-capable.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8aeda232c83e31425d34f20b500a0d42">More...</a><br /></td></tr>
<tr class="separator:ga8aeda232c83e31425d34f20b500a0d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54274fdc81182035ae7a3b747062872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab54274fdc81182035ae7a3b747062872">USBHS_DEVCTRL_SPDCONF_LOW_POWER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gab54274fdc81182035ae7a3b747062872"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) For a better consumption, if high speed is not needed.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab54274fdc81182035ae7a3b747062872">More...</a><br /></td></tr>
<tr class="separator:gab54274fdc81182035ae7a3b747062872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36fde54725122e91aab3b6aa02b8ead3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga36fde54725122e91aab3b6aa02b8ead3">USBHS_DEVCTRL_SPDCONF_HIGH_SPEED</a>&#160;&#160;&#160;(0x2u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga36fde54725122e91aab3b6aa02b8ead3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) Forced high speed.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga36fde54725122e91aab3b6aa02b8ead3">More...</a><br /></td></tr>
<tr class="separator:ga36fde54725122e91aab3b6aa02b8ead3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab584d8e60762259d587abf0b0a2750e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab584d8e60762259d587abf0b0a2750e0">USBHS_DEVCTRL_SPDCONF_FORCED_FS</a>&#160;&#160;&#160;(0x3u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gab584d8e60762259d587abf0b0a2750e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) The peripheral remains in Full-speed mode whatever the host speed capability.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab584d8e60762259d587abf0b0a2750e0">More...</a><br /></td></tr>
<tr class="separator:gab584d8e60762259d587abf0b0a2750e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7853e3d068370111f7b402923d007cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7853e3d068370111f7b402923d007cb6">USBHS_DEVCTRL_LS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga7853e3d068370111f7b402923d007cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) Low-Speed Mode Force  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7853e3d068370111f7b402923d007cb6">More...</a><br /></td></tr>
<tr class="separator:ga7853e3d068370111f7b402923d007cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b16d5f723c4580320ae47b542bae4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6b16d5f723c4580320ae47b542bae4f0">USBHS_DEVCTRL_TSTJ</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga6b16d5f723c4580320ae47b542bae4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) Test mode J  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6b16d5f723c4580320ae47b542bae4f0">More...</a><br /></td></tr>
<tr class="separator:ga6b16d5f723c4580320ae47b542bae4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f697e50e0d55330daf8d816908f97d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1f697e50e0d55330daf8d816908f97d2">USBHS_DEVCTRL_TSTK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga1f697e50e0d55330daf8d816908f97d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) Test mode K  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1f697e50e0d55330daf8d816908f97d2">More...</a><br /></td></tr>
<tr class="separator:ga1f697e50e0d55330daf8d816908f97d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639e969520aa072986c08bc4f8b2ba51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga639e969520aa072986c08bc4f8b2ba51">USBHS_DEVCTRL_TSTPCKT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga639e969520aa072986c08bc4f8b2ba51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) Test packet mode  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga639e969520aa072986c08bc4f8b2ba51">More...</a><br /></td></tr>
<tr class="separator:ga639e969520aa072986c08bc4f8b2ba51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad410d69fab3a2bc647c684e1910d4ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad410d69fab3a2bc647c684e1910d4ddf">USBHS_DEVCTRL_OPMODE2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gad410d69fab3a2bc647c684e1910d4ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVCTRL) Specific Operational mode  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad410d69fab3a2bc647c684e1910d4ddf">More...</a><br /></td></tr>
<tr class="separator:gad410d69fab3a2bc647c684e1910d4ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c329d117afc4166245219feb2dafbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga11c329d117afc4166245219feb2dafbb">USBHS_DEVISR_SUSP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga11c329d117afc4166245219feb2dafbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) Suspend Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga11c329d117afc4166245219feb2dafbb">More...</a><br /></td></tr>
<tr class="separator:ga11c329d117afc4166245219feb2dafbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7567410810731c87760f2a2e5f3763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8b7567410810731c87760f2a2e5f3763">USBHS_DEVISR_MSOF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga8b7567410810731c87760f2a2e5f3763"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) Micro Start of Frame Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8b7567410810731c87760f2a2e5f3763">More...</a><br /></td></tr>
<tr class="separator:ga8b7567410810731c87760f2a2e5f3763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2ea15bda05a4f2d4ff02dffff40e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3f2ea15bda05a4f2d4ff02dffff40e8c">USBHS_DEVISR_SOF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga3f2ea15bda05a4f2d4ff02dffff40e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) Start of Frame Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3f2ea15bda05a4f2d4ff02dffff40e8c">More...</a><br /></td></tr>
<tr class="separator:ga3f2ea15bda05a4f2d4ff02dffff40e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa522b11a2976db4bae35f282e29e033f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa522b11a2976db4bae35f282e29e033f">USBHS_DEVISR_EORST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa522b11a2976db4bae35f282e29e033f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) End of Reset Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa522b11a2976db4bae35f282e29e033f">More...</a><br /></td></tr>
<tr class="separator:gaa522b11a2976db4bae35f282e29e033f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26789a96cbd9b97ff9c15a1f47f7b58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga26789a96cbd9b97ff9c15a1f47f7b58c">USBHS_DEVISR_WAKEUP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga26789a96cbd9b97ff9c15a1f47f7b58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) Wake-Up Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga26789a96cbd9b97ff9c15a1f47f7b58c">More...</a><br /></td></tr>
<tr class="separator:ga26789a96cbd9b97ff9c15a1f47f7b58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc3e8ecbd2d67d14c5a2166b1ac8b0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacc3e8ecbd2d67d14c5a2166b1ac8b0cd">USBHS_DEVISR_EORSM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gacc3e8ecbd2d67d14c5a2166b1ac8b0cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) End of Resume Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacc3e8ecbd2d67d14c5a2166b1ac8b0cd">More...</a><br /></td></tr>
<tr class="separator:gacc3e8ecbd2d67d14c5a2166b1ac8b0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf888278280758a1d066109e9f8728b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf888278280758a1d066109e9f8728b8d">USBHS_DEVISR_UPRSM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaf888278280758a1d066109e9f8728b8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) Upstream Resume Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf888278280758a1d066109e9f8728b8d">More...</a><br /></td></tr>
<tr class="separator:gaf888278280758a1d066109e9f8728b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c55f407682832d960812c3c497c6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab1c55f407682832d960812c3c497c6fe">USBHS_DEVISR_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gab1c55f407682832d960812c3c497c6fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 0 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab1c55f407682832d960812c3c497c6fe">More...</a><br /></td></tr>
<tr class="separator:gab1c55f407682832d960812c3c497c6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345d60ae5fbb8b49e41a2683d10441bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga345d60ae5fbb8b49e41a2683d10441bc">USBHS_DEVISR_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga345d60ae5fbb8b49e41a2683d10441bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 1 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga345d60ae5fbb8b49e41a2683d10441bc">More...</a><br /></td></tr>
<tr class="separator:ga345d60ae5fbb8b49e41a2683d10441bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a38367a8545f2bf724d27f571b76b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2a38367a8545f2bf724d27f571b76b51">USBHS_DEVISR_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga2a38367a8545f2bf724d27f571b76b51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 2 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2a38367a8545f2bf724d27f571b76b51">More...</a><br /></td></tr>
<tr class="separator:ga2a38367a8545f2bf724d27f571b76b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2002bc42efc064ad362756f2e5a662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaee2002bc42efc064ad362756f2e5a662">USBHS_DEVISR_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:gaee2002bc42efc064ad362756f2e5a662"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 3 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaee2002bc42efc064ad362756f2e5a662">More...</a><br /></td></tr>
<tr class="separator:gaee2002bc42efc064ad362756f2e5a662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9cfdfcb42105fde79a159efd6d3175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadb9cfdfcb42105fde79a159efd6d3175">USBHS_DEVISR_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gadb9cfdfcb42105fde79a159efd6d3175"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 4 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadb9cfdfcb42105fde79a159efd6d3175">More...</a><br /></td></tr>
<tr class="separator:gadb9cfdfcb42105fde79a159efd6d3175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834ec84fbf0e965e4c8e6e042d75c50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga834ec84fbf0e965e4c8e6e042d75c50e">USBHS_DEVISR_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga834ec84fbf0e965e4c8e6e042d75c50e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 5 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga834ec84fbf0e965e4c8e6e042d75c50e">More...</a><br /></td></tr>
<tr class="separator:ga834ec84fbf0e965e4c8e6e042d75c50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ef950a363593c5700b3d0d62af4452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf8ef950a363593c5700b3d0d62af4452">USBHS_DEVISR_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaf8ef950a363593c5700b3d0d62af4452"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 6 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf8ef950a363593c5700b3d0d62af4452">More...</a><br /></td></tr>
<tr class="separator:gaf8ef950a363593c5700b3d0d62af4452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11cbbc5d94a2bd715d969843c88665e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac11cbbc5d94a2bd715d969843c88665e">USBHS_DEVISR_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gac11cbbc5d94a2bd715d969843c88665e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 7 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac11cbbc5d94a2bd715d969843c88665e">More...</a><br /></td></tr>
<tr class="separator:gac11cbbc5d94a2bd715d969843c88665e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2e04daebd8938958130c9be64cba6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabd2e04daebd8938958130c9be64cba6b">USBHS_DEVISR_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gabd2e04daebd8938958130c9be64cba6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 8 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabd2e04daebd8938958130c9be64cba6b">More...</a><br /></td></tr>
<tr class="separator:gabd2e04daebd8938958130c9be64cba6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1291f98e59760928a51528e71b5cef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad1291f98e59760928a51528e71b5cef5">USBHS_DEVISR_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gad1291f98e59760928a51528e71b5cef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 9 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad1291f98e59760928a51528e71b5cef5">More...</a><br /></td></tr>
<tr class="separator:gad1291f98e59760928a51528e71b5cef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41f2f6fa5907d3068322508c01cb2d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac41f2f6fa5907d3068322508c01cb2d6">USBHS_DEVISR_PEP_10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gac41f2f6fa5907d3068322508c01cb2d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 10 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac41f2f6fa5907d3068322508c01cb2d6">More...</a><br /></td></tr>
<tr class="separator:gac41f2f6fa5907d3068322508c01cb2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa076254224944e9314194407c1f4a30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa076254224944e9314194407c1f4a30b">USBHS_DEVISR_PEP_11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaa076254224944e9314194407c1f4a30b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 11 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa076254224944e9314194407c1f4a30b">More...</a><br /></td></tr>
<tr class="separator:gaa076254224944e9314194407c1f4a30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075f29a764e75c4f158b232dba4e93c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga075f29a764e75c4f158b232dba4e93c1">USBHS_DEVISR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ga075f29a764e75c4f158b232dba4e93c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 1 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga075f29a764e75c4f158b232dba4e93c1">More...</a><br /></td></tr>
<tr class="separator:ga075f29a764e75c4f158b232dba4e93c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91fe73904a6a1da2fc0cb3b5aaaf1f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga91fe73904a6a1da2fc0cb3b5aaaf1f6e">USBHS_DEVISR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga91fe73904a6a1da2fc0cb3b5aaaf1f6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 2 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga91fe73904a6a1da2fc0cb3b5aaaf1f6e">More...</a><br /></td></tr>
<tr class="separator:ga91fe73904a6a1da2fc0cb3b5aaaf1f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c631662feee15c14d60d38d44c7d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae8c631662feee15c14d60d38d44c7d88">USBHS_DEVISR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gae8c631662feee15c14d60d38d44c7d88"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 3 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae8c631662feee15c14d60d38d44c7d88">More...</a><br /></td></tr>
<tr class="separator:gae8c631662feee15c14d60d38d44c7d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ca63d05ec206ab5c6bdb900a56143d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac6ca63d05ec206ab5c6bdb900a56143d">USBHS_DEVISR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gac6ca63d05ec206ab5c6bdb900a56143d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 4 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac6ca63d05ec206ab5c6bdb900a56143d">More...</a><br /></td></tr>
<tr class="separator:gac6ca63d05ec206ab5c6bdb900a56143d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa3187461761534a58264179fc9e76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafaa3187461761534a58264179fc9e76c">USBHS_DEVISR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gafaa3187461761534a58264179fc9e76c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 5 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafaa3187461761534a58264179fc9e76c">More...</a><br /></td></tr>
<tr class="separator:gafaa3187461761534a58264179fc9e76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27613764636a9e15d4140ad5bf440774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga27613764636a9e15d4140ad5bf440774">USBHS_DEVISR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga27613764636a9e15d4140ad5bf440774"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 6 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga27613764636a9e15d4140ad5bf440774">More...</a><br /></td></tr>
<tr class="separator:ga27613764636a9e15d4140ad5bf440774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e90562dc53a50c599f9d12f10fb3563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6e90562dc53a50c599f9d12f10fb3563">USBHS_DEVISR_DMA_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga6e90562dc53a50c599f9d12f10fb3563"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVISR) DMA Channel 7 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6e90562dc53a50c599f9d12f10fb3563">More...</a><br /></td></tr>
<tr class="separator:ga6e90562dc53a50c599f9d12f10fb3563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2ea299b3e4a3f7ec15edbd5def56d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9e2ea299b3e4a3f7ec15edbd5def56d9">USBHS_DEVICR_SUSPC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9e2ea299b3e4a3f7ec15edbd5def56d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVICR) Suspend Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9e2ea299b3e4a3f7ec15edbd5def56d9">More...</a><br /></td></tr>
<tr class="separator:ga9e2ea299b3e4a3f7ec15edbd5def56d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2486ae0dbcb8cd35efc0aa238a766d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2486ae0dbcb8cd35efc0aa238a766d4f">USBHS_DEVICR_MSOFC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga2486ae0dbcb8cd35efc0aa238a766d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVICR) Micro Start of Frame Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2486ae0dbcb8cd35efc0aa238a766d4f">More...</a><br /></td></tr>
<tr class="separator:ga2486ae0dbcb8cd35efc0aa238a766d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa039519be07398014a73c69f85f5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaffa039519be07398014a73c69f85f5ba">USBHS_DEVICR_SOFC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaffa039519be07398014a73c69f85f5ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVICR) Start of Frame Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaffa039519be07398014a73c69f85f5ba">More...</a><br /></td></tr>
<tr class="separator:gaffa039519be07398014a73c69f85f5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ab01c2fc258f8624d8ef2258a234a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga74ab01c2fc258f8624d8ef2258a234a6">USBHS_DEVICR_EORSTC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga74ab01c2fc258f8624d8ef2258a234a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVICR) End of Reset Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga74ab01c2fc258f8624d8ef2258a234a6">More...</a><br /></td></tr>
<tr class="separator:ga74ab01c2fc258f8624d8ef2258a234a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fecdd7991b62569cb29696878645573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8fecdd7991b62569cb29696878645573">USBHS_DEVICR_WAKEUPC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga8fecdd7991b62569cb29696878645573"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVICR) Wake-Up Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8fecdd7991b62569cb29696878645573">More...</a><br /></td></tr>
<tr class="separator:ga8fecdd7991b62569cb29696878645573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7715c7114ce70e74380d322a88fafb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7715c7114ce70e74380d322a88fafb8a">USBHS_DEVICR_EORSMC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga7715c7114ce70e74380d322a88fafb8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVICR) End of Resume Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7715c7114ce70e74380d322a88fafb8a">More...</a><br /></td></tr>
<tr class="separator:ga7715c7114ce70e74380d322a88fafb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac23a533c39c6388e41f0a25dcd7a8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaac23a533c39c6388e41f0a25dcd7a8c0">USBHS_DEVICR_UPRSMC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaac23a533c39c6388e41f0a25dcd7a8c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVICR) Upstream Resume Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaac23a533c39c6388e41f0a25dcd7a8c0">More...</a><br /></td></tr>
<tr class="separator:gaac23a533c39c6388e41f0a25dcd7a8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f0c3bc31daabc51e7d1b971d0ff4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga27f0c3bc31daabc51e7d1b971d0ff4fc">USBHS_DEVIFR_SUSPS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga27f0c3bc31daabc51e7d1b971d0ff4fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) Suspend Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga27f0c3bc31daabc51e7d1b971d0ff4fc">More...</a><br /></td></tr>
<tr class="separator:ga27f0c3bc31daabc51e7d1b971d0ff4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390190ef8fba6d4050e12809ffabba2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga390190ef8fba6d4050e12809ffabba2e">USBHS_DEVIFR_MSOFS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga390190ef8fba6d4050e12809ffabba2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) Micro Start of Frame Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga390190ef8fba6d4050e12809ffabba2e">More...</a><br /></td></tr>
<tr class="separator:ga390190ef8fba6d4050e12809ffabba2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e27c25908037e90d9ca36c899e7213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga53e27c25908037e90d9ca36c899e7213">USBHS_DEVIFR_SOFS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga53e27c25908037e90d9ca36c899e7213"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) Start of Frame Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga53e27c25908037e90d9ca36c899e7213">More...</a><br /></td></tr>
<tr class="separator:ga53e27c25908037e90d9ca36c899e7213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79aa13ea2a4855984669dde0915b9d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga79aa13ea2a4855984669dde0915b9d77">USBHS_DEVIFR_EORSTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga79aa13ea2a4855984669dde0915b9d77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) End of Reset Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga79aa13ea2a4855984669dde0915b9d77">More...</a><br /></td></tr>
<tr class="separator:ga79aa13ea2a4855984669dde0915b9d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316c8c18a74cd8c3478e9bb4154e4d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga316c8c18a74cd8c3478e9bb4154e4d1e">USBHS_DEVIFR_WAKEUPS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga316c8c18a74cd8c3478e9bb4154e4d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) Wake-Up Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga316c8c18a74cd8c3478e9bb4154e4d1e">More...</a><br /></td></tr>
<tr class="separator:ga316c8c18a74cd8c3478e9bb4154e4d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8bcb32f8cb39d4eafe0f4ea28986c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1c8bcb32f8cb39d4eafe0f4ea28986c5">USBHS_DEVIFR_EORSMS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga1c8bcb32f8cb39d4eafe0f4ea28986c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) End of Resume Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1c8bcb32f8cb39d4eafe0f4ea28986c5">More...</a><br /></td></tr>
<tr class="separator:ga1c8bcb32f8cb39d4eafe0f4ea28986c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5dd4dbfaa3bb231d06272c0834e756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gada5dd4dbfaa3bb231d06272c0834e756">USBHS_DEVIFR_UPRSMS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gada5dd4dbfaa3bb231d06272c0834e756"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) Upstream Resume Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gada5dd4dbfaa3bb231d06272c0834e756">More...</a><br /></td></tr>
<tr class="separator:gada5dd4dbfaa3bb231d06272c0834e756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5569c75eca3a6b0948f66efeb6d4106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab5569c75eca3a6b0948f66efeb6d4106">USBHS_DEVIFR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gab5569c75eca3a6b0948f66efeb6d4106"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 1 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab5569c75eca3a6b0948f66efeb6d4106">More...</a><br /></td></tr>
<tr class="separator:gab5569c75eca3a6b0948f66efeb6d4106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f827b97dbe7dff7d554b7f37e6aa813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0f827b97dbe7dff7d554b7f37e6aa813">USBHS_DEVIFR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga0f827b97dbe7dff7d554b7f37e6aa813"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 2 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0f827b97dbe7dff7d554b7f37e6aa813">More...</a><br /></td></tr>
<tr class="separator:ga0f827b97dbe7dff7d554b7f37e6aa813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66bef1e7538546cab2e2801601f3c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf66bef1e7538546cab2e2801601f3c08">USBHS_DEVIFR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gaf66bef1e7538546cab2e2801601f3c08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 3 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf66bef1e7538546cab2e2801601f3c08">More...</a><br /></td></tr>
<tr class="separator:gaf66bef1e7538546cab2e2801601f3c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c95cdd8ee93ef8dfc817fd28088e474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3c95cdd8ee93ef8dfc817fd28088e474">USBHS_DEVIFR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga3c95cdd8ee93ef8dfc817fd28088e474"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 4 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3c95cdd8ee93ef8dfc817fd28088e474">More...</a><br /></td></tr>
<tr class="separator:ga3c95cdd8ee93ef8dfc817fd28088e474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763b06726988c3b3e4a011714464e47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga763b06726988c3b3e4a011714464e47a">USBHS_DEVIFR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga763b06726988c3b3e4a011714464e47a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 5 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga763b06726988c3b3e4a011714464e47a">More...</a><br /></td></tr>
<tr class="separator:ga763b06726988c3b3e4a011714464e47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf361f8016b9317bd2976526758f54895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf361f8016b9317bd2976526758f54895">USBHS_DEVIFR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:gaf361f8016b9317bd2976526758f54895"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 6 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf361f8016b9317bd2976526758f54895">More...</a><br /></td></tr>
<tr class="separator:gaf361f8016b9317bd2976526758f54895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e33ec37429d0441a3d46125108d437d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8e33ec37429d0441a3d46125108d437d">USBHS_DEVIFR_DMA_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga8e33ec37429d0441a3d46125108d437d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIFR) DMA Channel 7 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8e33ec37429d0441a3d46125108d437d">More...</a><br /></td></tr>
<tr class="separator:ga8e33ec37429d0441a3d46125108d437d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cad62f9cbcbb886e23b1afa808ae7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6cad62f9cbcbb886e23b1afa808ae7a9">USBHS_DEVIMR_SUSPE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga6cad62f9cbcbb886e23b1afa808ae7a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) Suspend Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6cad62f9cbcbb886e23b1afa808ae7a9">More...</a><br /></td></tr>
<tr class="separator:ga6cad62f9cbcbb886e23b1afa808ae7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b635d3a0409b1e34b2a626b3e9a422c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9b635d3a0409b1e34b2a626b3e9a422c">USBHS_DEVIMR_MSOFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga9b635d3a0409b1e34b2a626b3e9a422c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) Micro Start of Frame Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9b635d3a0409b1e34b2a626b3e9a422c">More...</a><br /></td></tr>
<tr class="separator:ga9b635d3a0409b1e34b2a626b3e9a422c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6fac3da3ab8b9b63dec5a96dbcec2e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac6fac3da3ab8b9b63dec5a96dbcec2e8">USBHS_DEVIMR_SOFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gac6fac3da3ab8b9b63dec5a96dbcec2e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) Start of Frame Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac6fac3da3ab8b9b63dec5a96dbcec2e8">More...</a><br /></td></tr>
<tr class="separator:gac6fac3da3ab8b9b63dec5a96dbcec2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86797cc93ab56e2445a55f4d769eaa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad86797cc93ab56e2445a55f4d769eaa1">USBHS_DEVIMR_EORSTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gad86797cc93ab56e2445a55f4d769eaa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) End of Reset Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad86797cc93ab56e2445a55f4d769eaa1">More...</a><br /></td></tr>
<tr class="separator:gad86797cc93ab56e2445a55f4d769eaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99cd4f9266d65efc4097c163f3439dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga99cd4f9266d65efc4097c163f3439dad">USBHS_DEVIMR_WAKEUPE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga99cd4f9266d65efc4097c163f3439dad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) Wake-Up Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga99cd4f9266d65efc4097c163f3439dad">More...</a><br /></td></tr>
<tr class="separator:ga99cd4f9266d65efc4097c163f3439dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8a3a7f073910a033ea65f5e06e0fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadc8a3a7f073910a033ea65f5e06e0fec">USBHS_DEVIMR_EORSME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gadc8a3a7f073910a033ea65f5e06e0fec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) End of Resume Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadc8a3a7f073910a033ea65f5e06e0fec">More...</a><br /></td></tr>
<tr class="separator:gadc8a3a7f073910a033ea65f5e06e0fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac502a3594ef496d4cd67b6e38ae4cc0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac502a3594ef496d4cd67b6e38ae4cc0b">USBHS_DEVIMR_UPRSME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gac502a3594ef496d4cd67b6e38ae4cc0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) Upstream Resume Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac502a3594ef496d4cd67b6e38ae4cc0b">More...</a><br /></td></tr>
<tr class="separator:gac502a3594ef496d4cd67b6e38ae4cc0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb66ec7c71c5ba927205c8008461613d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafb66ec7c71c5ba927205c8008461613d">USBHS_DEVIMR_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gafb66ec7c71c5ba927205c8008461613d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 0 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafb66ec7c71c5ba927205c8008461613d">More...</a><br /></td></tr>
<tr class="separator:gafb66ec7c71c5ba927205c8008461613d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7c055d72a3b712824629fc13f667b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafd7c055d72a3b712824629fc13f667b7">USBHS_DEVIMR_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gafd7c055d72a3b712824629fc13f667b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 1 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafd7c055d72a3b712824629fc13f667b7">More...</a><br /></td></tr>
<tr class="separator:gafd7c055d72a3b712824629fc13f667b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b92bd3a3336e03c84847ddd249dcd64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2b92bd3a3336e03c84847ddd249dcd64">USBHS_DEVIMR_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga2b92bd3a3336e03c84847ddd249dcd64"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 2 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2b92bd3a3336e03c84847ddd249dcd64">More...</a><br /></td></tr>
<tr class="separator:ga2b92bd3a3336e03c84847ddd249dcd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31020d4157f7f06551bee1e1b982166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac31020d4157f7f06551bee1e1b982166">USBHS_DEVIMR_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:gac31020d4157f7f06551bee1e1b982166"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 3 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac31020d4157f7f06551bee1e1b982166">More...</a><br /></td></tr>
<tr class="separator:gac31020d4157f7f06551bee1e1b982166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e100b990f972d7dc54483b1aa8462a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga42e100b990f972d7dc54483b1aa8462a">USBHS_DEVIMR_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga42e100b990f972d7dc54483b1aa8462a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 4 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga42e100b990f972d7dc54483b1aa8462a">More...</a><br /></td></tr>
<tr class="separator:ga42e100b990f972d7dc54483b1aa8462a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a689d341cf92739cd753c87e9d4c37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0a689d341cf92739cd753c87e9d4c37a">USBHS_DEVIMR_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga0a689d341cf92739cd753c87e9d4c37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 5 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0a689d341cf92739cd753c87e9d4c37a">More...</a><br /></td></tr>
<tr class="separator:ga0a689d341cf92739cd753c87e9d4c37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2daf6a675d98da260df1647c31a6649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf2daf6a675d98da260df1647c31a6649">USBHS_DEVIMR_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaf2daf6a675d98da260df1647c31a6649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 6 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf2daf6a675d98da260df1647c31a6649">More...</a><br /></td></tr>
<tr class="separator:gaf2daf6a675d98da260df1647c31a6649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa388c7e97ef7d81bc8080fb440273785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa388c7e97ef7d81bc8080fb440273785">USBHS_DEVIMR_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gaa388c7e97ef7d81bc8080fb440273785"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 7 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa388c7e97ef7d81bc8080fb440273785">More...</a><br /></td></tr>
<tr class="separator:gaa388c7e97ef7d81bc8080fb440273785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8704094858d52eea2afa2793403877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7c8704094858d52eea2afa2793403877">USBHS_DEVIMR_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga7c8704094858d52eea2afa2793403877"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 8 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7c8704094858d52eea2afa2793403877">More...</a><br /></td></tr>
<tr class="separator:ga7c8704094858d52eea2afa2793403877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870c505db29e638559d066668532a7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga870c505db29e638559d066668532a7a5">USBHS_DEVIMR_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga870c505db29e638559d066668532a7a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 9 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga870c505db29e638559d066668532a7a5">More...</a><br /></td></tr>
<tr class="separator:ga870c505db29e638559d066668532a7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5dcbb079ec3e4ec394ab4d1ec2e3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacf5dcbb079ec3e4ec394ab4d1ec2e3f5">USBHS_DEVIMR_PEP_10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gacf5dcbb079ec3e4ec394ab4d1ec2e3f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 10 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacf5dcbb079ec3e4ec394ab4d1ec2e3f5">More...</a><br /></td></tr>
<tr class="separator:gacf5dcbb079ec3e4ec394ab4d1ec2e3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555e0be777ded08b48792e9b30baebd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga555e0be777ded08b48792e9b30baebd8">USBHS_DEVIMR_PEP_11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga555e0be777ded08b48792e9b30baebd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 11 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga555e0be777ded08b48792e9b30baebd8">More...</a><br /></td></tr>
<tr class="separator:ga555e0be777ded08b48792e9b30baebd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1f297e81c46ad2484071b0bf34e859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaec1f297e81c46ad2484071b0bf34e859">USBHS_DEVIMR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gaec1f297e81c46ad2484071b0bf34e859"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 1 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaec1f297e81c46ad2484071b0bf34e859">More...</a><br /></td></tr>
<tr class="separator:gaec1f297e81c46ad2484071b0bf34e859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8198e72dfb6ca7599705881f83faaaa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8198e72dfb6ca7599705881f83faaaa5">USBHS_DEVIMR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga8198e72dfb6ca7599705881f83faaaa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 2 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8198e72dfb6ca7599705881f83faaaa5">More...</a><br /></td></tr>
<tr class="separator:ga8198e72dfb6ca7599705881f83faaaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1f31de85c1824a45c7343b3b44b9f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadd1f31de85c1824a45c7343b3b44b9f8">USBHS_DEVIMR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gadd1f31de85c1824a45c7343b3b44b9f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 3 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadd1f31de85c1824a45c7343b3b44b9f8">More...</a><br /></td></tr>
<tr class="separator:gadd1f31de85c1824a45c7343b3b44b9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ff54a55e96e54ca71d01810b3cc576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga44ff54a55e96e54ca71d01810b3cc576">USBHS_DEVIMR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga44ff54a55e96e54ca71d01810b3cc576"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 4 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga44ff54a55e96e54ca71d01810b3cc576">More...</a><br /></td></tr>
<tr class="separator:ga44ff54a55e96e54ca71d01810b3cc576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698199b88949840066b914c986b97a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga698199b88949840066b914c986b97a7b">USBHS_DEVIMR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga698199b88949840066b914c986b97a7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 5 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga698199b88949840066b914c986b97a7b">More...</a><br /></td></tr>
<tr class="separator:ga698199b88949840066b914c986b97a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71f0d6b648cad590fb65603f7bec108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae71f0d6b648cad590fb65603f7bec108">USBHS_DEVIMR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:gae71f0d6b648cad590fb65603f7bec108"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 6 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae71f0d6b648cad590fb65603f7bec108">More...</a><br /></td></tr>
<tr class="separator:gae71f0d6b648cad590fb65603f7bec108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3973a81d48f489133495ba39a48b2097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3973a81d48f489133495ba39a48b2097">USBHS_DEVIMR_DMA_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga3973a81d48f489133495ba39a48b2097"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIMR) DMA Channel 7 Interrupt Mask  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3973a81d48f489133495ba39a48b2097">More...</a><br /></td></tr>
<tr class="separator:ga3973a81d48f489133495ba39a48b2097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15233bc488b1a9ab603613128263300a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga15233bc488b1a9ab603613128263300a">USBHS_DEVIDR_SUSPEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga15233bc488b1a9ab603613128263300a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) Suspend Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga15233bc488b1a9ab603613128263300a">More...</a><br /></td></tr>
<tr class="separator:ga15233bc488b1a9ab603613128263300a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463765e6f846cb2333272893532e77e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga463765e6f846cb2333272893532e77e2">USBHS_DEVIDR_MSOFEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga463765e6f846cb2333272893532e77e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) Micro Start of Frame Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga463765e6f846cb2333272893532e77e2">More...</a><br /></td></tr>
<tr class="separator:ga463765e6f846cb2333272893532e77e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e52159956a6ef8f360b50acd959301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad5e52159956a6ef8f360b50acd959301">USBHS_DEVIDR_SOFEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad5e52159956a6ef8f360b50acd959301"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) Start of Frame Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad5e52159956a6ef8f360b50acd959301">More...</a><br /></td></tr>
<tr class="separator:gad5e52159956a6ef8f360b50acd959301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38f7ffa38403f8160b392490c620a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac38f7ffa38403f8160b392490c620a18">USBHS_DEVIDR_EORSTEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gac38f7ffa38403f8160b392490c620a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) End of Reset Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac38f7ffa38403f8160b392490c620a18">More...</a><br /></td></tr>
<tr class="separator:gac38f7ffa38403f8160b392490c620a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b300fb668b6a6c4caf00cd36a0dbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga58b300fb668b6a6c4caf00cd36a0dbc8">USBHS_DEVIDR_WAKEUPEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga58b300fb668b6a6c4caf00cd36a0dbc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) Wake-Up Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga58b300fb668b6a6c4caf00cd36a0dbc8">More...</a><br /></td></tr>
<tr class="separator:ga58b300fb668b6a6c4caf00cd36a0dbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70444ef92493dfca180499e8510b2fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga70444ef92493dfca180499e8510b2fc7">USBHS_DEVIDR_EORSMEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga70444ef92493dfca180499e8510b2fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) End of Resume Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga70444ef92493dfca180499e8510b2fc7">More...</a><br /></td></tr>
<tr class="separator:ga70444ef92493dfca180499e8510b2fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09aec79ff3dfda039ef5686ca7d1eaa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga09aec79ff3dfda039ef5686ca7d1eaa3">USBHS_DEVIDR_UPRSMEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga09aec79ff3dfda039ef5686ca7d1eaa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) Upstream Resume Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga09aec79ff3dfda039ef5686ca7d1eaa3">More...</a><br /></td></tr>
<tr class="separator:ga09aec79ff3dfda039ef5686ca7d1eaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d786bb6a453f549dee7c43ca99e73a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4d786bb6a453f549dee7c43ca99e73a1">USBHS_DEVIDR_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga4d786bb6a453f549dee7c43ca99e73a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 0 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4d786bb6a453f549dee7c43ca99e73a1">More...</a><br /></td></tr>
<tr class="separator:ga4d786bb6a453f549dee7c43ca99e73a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d895e9bfbc5570ddca744f009cd5fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0d895e9bfbc5570ddca744f009cd5fc7">USBHS_DEVIDR_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga0d895e9bfbc5570ddca744f009cd5fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 1 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0d895e9bfbc5570ddca744f009cd5fc7">More...</a><br /></td></tr>
<tr class="separator:ga0d895e9bfbc5570ddca744f009cd5fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1490357edec0e625b63ce3394b84a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gade1490357edec0e625b63ce3394b84a5">USBHS_DEVIDR_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gade1490357edec0e625b63ce3394b84a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 2 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gade1490357edec0e625b63ce3394b84a5">More...</a><br /></td></tr>
<tr class="separator:gade1490357edec0e625b63ce3394b84a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a74174e1a0ef142393f6185ddd6154d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2a74174e1a0ef142393f6185ddd6154d">USBHS_DEVIDR_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga2a74174e1a0ef142393f6185ddd6154d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 3 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2a74174e1a0ef142393f6185ddd6154d">More...</a><br /></td></tr>
<tr class="separator:ga2a74174e1a0ef142393f6185ddd6154d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c4d5faf32123d5991bcc666405b3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac0c4d5faf32123d5991bcc666405b3ac">USBHS_DEVIDR_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gac0c4d5faf32123d5991bcc666405b3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 4 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac0c4d5faf32123d5991bcc666405b3ac">More...</a><br /></td></tr>
<tr class="separator:gac0c4d5faf32123d5991bcc666405b3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b3d46dd0360b7b04e8b9720e20e0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga42b3d46dd0360b7b04e8b9720e20e0d3">USBHS_DEVIDR_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga42b3d46dd0360b7b04e8b9720e20e0d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 5 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga42b3d46dd0360b7b04e8b9720e20e0d3">More...</a><br /></td></tr>
<tr class="separator:ga42b3d46dd0360b7b04e8b9720e20e0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912ad39def28280cdca92ee560903840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga912ad39def28280cdca92ee560903840">USBHS_DEVIDR_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga912ad39def28280cdca92ee560903840"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 6 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga912ad39def28280cdca92ee560903840">More...</a><br /></td></tr>
<tr class="separator:ga912ad39def28280cdca92ee560903840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf61a4b6512d0323db5856191eb1d7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabf61a4b6512d0323db5856191eb1d7e2">USBHS_DEVIDR_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gabf61a4b6512d0323db5856191eb1d7e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 7 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabf61a4b6512d0323db5856191eb1d7e2">More...</a><br /></td></tr>
<tr class="separator:gabf61a4b6512d0323db5856191eb1d7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee37bd25c27890b903be07ff1dfdaf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabee37bd25c27890b903be07ff1dfdaf7">USBHS_DEVIDR_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gabee37bd25c27890b903be07ff1dfdaf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 8 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabee37bd25c27890b903be07ff1dfdaf7">More...</a><br /></td></tr>
<tr class="separator:gabee37bd25c27890b903be07ff1dfdaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f436caa84b23e3557076939b318208d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6f436caa84b23e3557076939b318208d">USBHS_DEVIDR_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga6f436caa84b23e3557076939b318208d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 9 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6f436caa84b23e3557076939b318208d">More...</a><br /></td></tr>
<tr class="separator:ga6f436caa84b23e3557076939b318208d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4831b9fcec7930a4fb9df2501d52778d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4831b9fcec7930a4fb9df2501d52778d">USBHS_DEVIDR_PEP_10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga4831b9fcec7930a4fb9df2501d52778d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 10 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4831b9fcec7930a4fb9df2501d52778d">More...</a><br /></td></tr>
<tr class="separator:ga4831b9fcec7930a4fb9df2501d52778d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc5bcf9d54308b8ec5df538a2ae9ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacdc5bcf9d54308b8ec5df538a2ae9ea3">USBHS_DEVIDR_PEP_11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gacdc5bcf9d54308b8ec5df538a2ae9ea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 11 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacdc5bcf9d54308b8ec5df538a2ae9ea3">More...</a><br /></td></tr>
<tr class="separator:gacdc5bcf9d54308b8ec5df538a2ae9ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd3995bafb2db8f1026725ab01d497d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadcd3995bafb2db8f1026725ab01d497d">USBHS_DEVIDR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gadcd3995bafb2db8f1026725ab01d497d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 1 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadcd3995bafb2db8f1026725ab01d497d">More...</a><br /></td></tr>
<tr class="separator:gadcd3995bafb2db8f1026725ab01d497d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884d75af63ba998db6d8f636a0583c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga884d75af63ba998db6d8f636a0583c75">USBHS_DEVIDR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga884d75af63ba998db6d8f636a0583c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 2 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga884d75af63ba998db6d8f636a0583c75">More...</a><br /></td></tr>
<tr class="separator:ga884d75af63ba998db6d8f636a0583c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad447f7973e83a2cf9f5e58e5192e7472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad447f7973e83a2cf9f5e58e5192e7472">USBHS_DEVIDR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gad447f7973e83a2cf9f5e58e5192e7472"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 3 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad447f7973e83a2cf9f5e58e5192e7472">More...</a><br /></td></tr>
<tr class="separator:gad447f7973e83a2cf9f5e58e5192e7472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3c1efa98e84b78bb7d7d0191936406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaf3c1efa98e84b78bb7d7d0191936406">USBHS_DEVIDR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gaaf3c1efa98e84b78bb7d7d0191936406"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 4 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaf3c1efa98e84b78bb7d7d0191936406">More...</a><br /></td></tr>
<tr class="separator:gaaf3c1efa98e84b78bb7d7d0191936406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb9a975fc02e8ff3ebce0943b7d99ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4cb9a975fc02e8ff3ebce0943b7d99ce">USBHS_DEVIDR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga4cb9a975fc02e8ff3ebce0943b7d99ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 5 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4cb9a975fc02e8ff3ebce0943b7d99ce">More...</a><br /></td></tr>
<tr class="separator:ga4cb9a975fc02e8ff3ebce0943b7d99ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c9b7dc9158c83a2f29c2da518cd04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae7c9b7dc9158c83a2f29c2da518cd04d">USBHS_DEVIDR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:gae7c9b7dc9158c83a2f29c2da518cd04d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 6 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae7c9b7dc9158c83a2f29c2da518cd04d">More...</a><br /></td></tr>
<tr class="separator:gae7c9b7dc9158c83a2f29c2da518cd04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47114c490f9c49872eaec366836ae82a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga47114c490f9c49872eaec366836ae82a">USBHS_DEVIDR_DMA_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga47114c490f9c49872eaec366836ae82a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIDR) DMA Channel 7 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga47114c490f9c49872eaec366836ae82a">More...</a><br /></td></tr>
<tr class="separator:ga47114c490f9c49872eaec366836ae82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad81ac99d74f1231b972e9750d6cb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5ad81ac99d74f1231b972e9750d6cb4a">USBHS_DEVIER_SUSPES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga5ad81ac99d74f1231b972e9750d6cb4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) Suspend Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5ad81ac99d74f1231b972e9750d6cb4a">More...</a><br /></td></tr>
<tr class="separator:ga5ad81ac99d74f1231b972e9750d6cb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225a9e428f65224fb3d621a95dcd4b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga225a9e428f65224fb3d621a95dcd4b83">USBHS_DEVIER_MSOFES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga225a9e428f65224fb3d621a95dcd4b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) Micro Start of Frame Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga225a9e428f65224fb3d621a95dcd4b83">More...</a><br /></td></tr>
<tr class="separator:ga225a9e428f65224fb3d621a95dcd4b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de30665df3c266939e6d925de57990a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7de30665df3c266939e6d925de57990a">USBHS_DEVIER_SOFES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga7de30665df3c266939e6d925de57990a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) Start of Frame Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7de30665df3c266939e6d925de57990a">More...</a><br /></td></tr>
<tr class="separator:ga7de30665df3c266939e6d925de57990a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca5592f127b2370fa403d94589ccc00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafca5592f127b2370fa403d94589ccc00">USBHS_DEVIER_EORSTES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gafca5592f127b2370fa403d94589ccc00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) End of Reset Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafca5592f127b2370fa403d94589ccc00">More...</a><br /></td></tr>
<tr class="separator:gafca5592f127b2370fa403d94589ccc00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2be40cd44f9f28021fe1a0f0474160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5e2be40cd44f9f28021fe1a0f0474160">USBHS_DEVIER_WAKEUPES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga5e2be40cd44f9f28021fe1a0f0474160"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) Wake-Up Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5e2be40cd44f9f28021fe1a0f0474160">More...</a><br /></td></tr>
<tr class="separator:ga5e2be40cd44f9f28021fe1a0f0474160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac482d6665434c2b43ebad538db574d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac482d6665434c2b43ebad538db574d17">USBHS_DEVIER_EORSMES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gac482d6665434c2b43ebad538db574d17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) End of Resume Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac482d6665434c2b43ebad538db574d17">More...</a><br /></td></tr>
<tr class="separator:gac482d6665434c2b43ebad538db574d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd02bb18fa0063b65700ab20d8528da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabd02bb18fa0063b65700ab20d8528da0">USBHS_DEVIER_UPRSMES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gabd02bb18fa0063b65700ab20d8528da0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) Upstream Resume Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabd02bb18fa0063b65700ab20d8528da0">More...</a><br /></td></tr>
<tr class="separator:gabd02bb18fa0063b65700ab20d8528da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95c2321fc7ba013fe2c613838aa9d24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga95c2321fc7ba013fe2c613838aa9d24a">USBHS_DEVIER_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga95c2321fc7ba013fe2c613838aa9d24a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 0 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga95c2321fc7ba013fe2c613838aa9d24a">More...</a><br /></td></tr>
<tr class="separator:ga95c2321fc7ba013fe2c613838aa9d24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade04c79b70b6413c9c5afb6cba95c952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gade04c79b70b6413c9c5afb6cba95c952">USBHS_DEVIER_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gade04c79b70b6413c9c5afb6cba95c952"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 1 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gade04c79b70b6413c9c5afb6cba95c952">More...</a><br /></td></tr>
<tr class="separator:gade04c79b70b6413c9c5afb6cba95c952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab814860997596c62b61ab99523636f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab814860997596c62b61ab99523636f55">USBHS_DEVIER_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gab814860997596c62b61ab99523636f55"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 2 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab814860997596c62b61ab99523636f55">More...</a><br /></td></tr>
<tr class="separator:gab814860997596c62b61ab99523636f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037577d8bbcd341584240bddc8eabb6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga037577d8bbcd341584240bddc8eabb6c">USBHS_DEVIER_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga037577d8bbcd341584240bddc8eabb6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 3 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga037577d8bbcd341584240bddc8eabb6c">More...</a><br /></td></tr>
<tr class="separator:ga037577d8bbcd341584240bddc8eabb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62de7f4d4ad1162b9b2fd33bd6e0519d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga62de7f4d4ad1162b9b2fd33bd6e0519d">USBHS_DEVIER_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga62de7f4d4ad1162b9b2fd33bd6e0519d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 4 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga62de7f4d4ad1162b9b2fd33bd6e0519d">More...</a><br /></td></tr>
<tr class="separator:ga62de7f4d4ad1162b9b2fd33bd6e0519d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5b4ecda884e5a30f447da4a57a5b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaad5b4ecda884e5a30f447da4a57a5b09">USBHS_DEVIER_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gaad5b4ecda884e5a30f447da4a57a5b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 5 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaad5b4ecda884e5a30f447da4a57a5b09">More...</a><br /></td></tr>
<tr class="separator:gaad5b4ecda884e5a30f447da4a57a5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e6852eb17483b0a88793b4224e9bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab1e6852eb17483b0a88793b4224e9bfa">USBHS_DEVIER_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gab1e6852eb17483b0a88793b4224e9bfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 6 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab1e6852eb17483b0a88793b4224e9bfa">More...</a><br /></td></tr>
<tr class="separator:gab1e6852eb17483b0a88793b4224e9bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69639d539ccbec8775cc4fd4a97c3c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga69639d539ccbec8775cc4fd4a97c3c5f">USBHS_DEVIER_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga69639d539ccbec8775cc4fd4a97c3c5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 7 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga69639d539ccbec8775cc4fd4a97c3c5f">More...</a><br /></td></tr>
<tr class="separator:ga69639d539ccbec8775cc4fd4a97c3c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31087c3b3d3c78d034e7a277f13e85da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga31087c3b3d3c78d034e7a277f13e85da">USBHS_DEVIER_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga31087c3b3d3c78d034e7a277f13e85da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 8 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga31087c3b3d3c78d034e7a277f13e85da">More...</a><br /></td></tr>
<tr class="separator:ga31087c3b3d3c78d034e7a277f13e85da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c6c650e417e85c0e102c2eb98c1d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga35c6c650e417e85c0e102c2eb98c1d21">USBHS_DEVIER_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga35c6c650e417e85c0e102c2eb98c1d21"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 9 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga35c6c650e417e85c0e102c2eb98c1d21">More...</a><br /></td></tr>
<tr class="separator:ga35c6c650e417e85c0e102c2eb98c1d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21412998dd56cc4408626fb2c98cadd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga21412998dd56cc4408626fb2c98cadd8">USBHS_DEVIER_PEP_10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga21412998dd56cc4408626fb2c98cadd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 10 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga21412998dd56cc4408626fb2c98cadd8">More...</a><br /></td></tr>
<tr class="separator:ga21412998dd56cc4408626fb2c98cadd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef695cfb4079c68f92a05817e9885dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaef695cfb4079c68f92a05817e9885dec">USBHS_DEVIER_PEP_11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaef695cfb4079c68f92a05817e9885dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 11 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaef695cfb4079c68f92a05817e9885dec">More...</a><br /></td></tr>
<tr class="separator:gaef695cfb4079c68f92a05817e9885dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818377ea55b0df1a3425ecd4a75d93b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga818377ea55b0df1a3425ecd4a75d93b3">USBHS_DEVIER_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ga818377ea55b0df1a3425ecd4a75d93b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 1 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga818377ea55b0df1a3425ecd4a75d93b3">More...</a><br /></td></tr>
<tr class="separator:ga818377ea55b0df1a3425ecd4a75d93b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e6f737a9a0d19a659faebd731f5efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga77e6f737a9a0d19a659faebd731f5efe">USBHS_DEVIER_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga77e6f737a9a0d19a659faebd731f5efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 2 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga77e6f737a9a0d19a659faebd731f5efe">More...</a><br /></td></tr>
<tr class="separator:ga77e6f737a9a0d19a659faebd731f5efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6022a0b8ecbc042bd7efd4d85460946a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6022a0b8ecbc042bd7efd4d85460946a">USBHS_DEVIER_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga6022a0b8ecbc042bd7efd4d85460946a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 3 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6022a0b8ecbc042bd7efd4d85460946a">More...</a><br /></td></tr>
<tr class="separator:ga6022a0b8ecbc042bd7efd4d85460946a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9178945c2ec5b054a9fd64561189b413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9178945c2ec5b054a9fd64561189b413">USBHS_DEVIER_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga9178945c2ec5b054a9fd64561189b413"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 4 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9178945c2ec5b054a9fd64561189b413">More...</a><br /></td></tr>
<tr class="separator:ga9178945c2ec5b054a9fd64561189b413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44eeff27bff5b15f577c4fe9962a3fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga44eeff27bff5b15f577c4fe9962a3fdc">USBHS_DEVIER_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga44eeff27bff5b15f577c4fe9962a3fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 5 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga44eeff27bff5b15f577c4fe9962a3fdc">More...</a><br /></td></tr>
<tr class="separator:ga44eeff27bff5b15f577c4fe9962a3fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeecbf6bd179bec87833b4d9297ab7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaeecbf6bd179bec87833b4d9297ab7d9">USBHS_DEVIER_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:gaaeecbf6bd179bec87833b4d9297ab7d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 6 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaeecbf6bd179bec87833b4d9297ab7d9">More...</a><br /></td></tr>
<tr class="separator:gaaeecbf6bd179bec87833b4d9297ab7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5022ffc26a0de3a7e15f0f83771b0c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5022ffc26a0de3a7e15f0f83771b0c5e">USBHS_DEVIER_DMA_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga5022ffc26a0de3a7e15f0f83771b0c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVIER) DMA Channel 7 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5022ffc26a0de3a7e15f0f83771b0c5e">More...</a><br /></td></tr>
<tr class="separator:ga5022ffc26a0de3a7e15f0f83771b0c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495c810232976aa41c14bac75311c001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga495c810232976aa41c14bac75311c001">USBHS_DEVEPT_EPEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga495c810232976aa41c14bac75311c001"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 0 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga495c810232976aa41c14bac75311c001">More...</a><br /></td></tr>
<tr class="separator:ga495c810232976aa41c14bac75311c001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7278c56cef90735da6dc2727d2a01265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7278c56cef90735da6dc2727d2a01265">USBHS_DEVEPT_EPEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga7278c56cef90735da6dc2727d2a01265"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 1 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7278c56cef90735da6dc2727d2a01265">More...</a><br /></td></tr>
<tr class="separator:ga7278c56cef90735da6dc2727d2a01265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b6125c82a6a1e00ccca17eba98b146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf1b6125c82a6a1e00ccca17eba98b146">USBHS_DEVEPT_EPEN2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaf1b6125c82a6a1e00ccca17eba98b146"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 2 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf1b6125c82a6a1e00ccca17eba98b146">More...</a><br /></td></tr>
<tr class="separator:gaf1b6125c82a6a1e00ccca17eba98b146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43e7662a85e71511c9ce4a3a8ac628e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab43e7662a85e71511c9ce4a3a8ac628e">USBHS_DEVEPT_EPEN3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gab43e7662a85e71511c9ce4a3a8ac628e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 3 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab43e7662a85e71511c9ce4a3a8ac628e">More...</a><br /></td></tr>
<tr class="separator:gab43e7662a85e71511c9ce4a3a8ac628e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061bc8d4b4b15d911b06a560b6734978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga061bc8d4b4b15d911b06a560b6734978">USBHS_DEVEPT_EPEN4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga061bc8d4b4b15d911b06a560b6734978"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 4 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga061bc8d4b4b15d911b06a560b6734978">More...</a><br /></td></tr>
<tr class="separator:ga061bc8d4b4b15d911b06a560b6734978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129a8c5968a36f6a8c95fe96a9ba69bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga129a8c5968a36f6a8c95fe96a9ba69bb">USBHS_DEVEPT_EPEN5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga129a8c5968a36f6a8c95fe96a9ba69bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 5 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga129a8c5968a36f6a8c95fe96a9ba69bb">More...</a><br /></td></tr>
<tr class="separator:ga129a8c5968a36f6a8c95fe96a9ba69bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf558bdac0b92e81eb1efa72b184c9fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf558bdac0b92e81eb1efa72b184c9fbb">USBHS_DEVEPT_EPEN6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaf558bdac0b92e81eb1efa72b184c9fbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 6 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf558bdac0b92e81eb1efa72b184c9fbb">More...</a><br /></td></tr>
<tr class="separator:gaf558bdac0b92e81eb1efa72b184c9fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90a8c74e8571613e2e42b2058569e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab90a8c74e8571613e2e42b2058569e12">USBHS_DEVEPT_EPEN7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab90a8c74e8571613e2e42b2058569e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 7 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab90a8c74e8571613e2e42b2058569e12">More...</a><br /></td></tr>
<tr class="separator:gab90a8c74e8571613e2e42b2058569e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a373963e79552b55d5c58576acd26e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3a373963e79552b55d5c58576acd26e8">USBHS_DEVEPT_EPEN8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga3a373963e79552b55d5c58576acd26e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 8 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3a373963e79552b55d5c58576acd26e8">More...</a><br /></td></tr>
<tr class="separator:ga3a373963e79552b55d5c58576acd26e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1dded3e04fd3b1b0bb6974490c7eeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa1dded3e04fd3b1b0bb6974490c7eeb4">USBHS_DEVEPT_EPRST0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaa1dded3e04fd3b1b0bb6974490c7eeb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 0 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa1dded3e04fd3b1b0bb6974490c7eeb4">More...</a><br /></td></tr>
<tr class="separator:gaa1dded3e04fd3b1b0bb6974490c7eeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ccf2f6332cb69a6bcd437af4aa8de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga64ccf2f6332cb69a6bcd437af4aa8de8">USBHS_DEVEPT_EPRST1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga64ccf2f6332cb69a6bcd437af4aa8de8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 1 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga64ccf2f6332cb69a6bcd437af4aa8de8">More...</a><br /></td></tr>
<tr class="separator:ga64ccf2f6332cb69a6bcd437af4aa8de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe64f2436583cfadfcb6f9ea4615a793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabe64f2436583cfadfcb6f9ea4615a793">USBHS_DEVEPT_EPRST2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gabe64f2436583cfadfcb6f9ea4615a793"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 2 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabe64f2436583cfadfcb6f9ea4615a793">More...</a><br /></td></tr>
<tr class="separator:gabe64f2436583cfadfcb6f9ea4615a793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53657d7905f8b1def9da56935a73c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa53657d7905f8b1def9da56935a73c87">USBHS_DEVEPT_EPRST3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gaa53657d7905f8b1def9da56935a73c87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 3 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa53657d7905f8b1def9da56935a73c87">More...</a><br /></td></tr>
<tr class="separator:gaa53657d7905f8b1def9da56935a73c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc2be8154c74313a16be3080dc5e995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9fc2be8154c74313a16be3080dc5e995">USBHS_DEVEPT_EPRST4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga9fc2be8154c74313a16be3080dc5e995"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 4 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9fc2be8154c74313a16be3080dc5e995">More...</a><br /></td></tr>
<tr class="separator:ga9fc2be8154c74313a16be3080dc5e995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c82b1cb26f34d93d6a0a9b5c284e5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2c82b1cb26f34d93d6a0a9b5c284e5a9">USBHS_DEVEPT_EPRST5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga2c82b1cb26f34d93d6a0a9b5c284e5a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 5 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2c82b1cb26f34d93d6a0a9b5c284e5a9">More...</a><br /></td></tr>
<tr class="separator:ga2c82b1cb26f34d93d6a0a9b5c284e5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835b6246c121bfb9f26785a8e646ccd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga835b6246c121bfb9f26785a8e646ccd2">USBHS_DEVEPT_EPRST6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga835b6246c121bfb9f26785a8e646ccd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 6 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga835b6246c121bfb9f26785a8e646ccd2">More...</a><br /></td></tr>
<tr class="separator:ga835b6246c121bfb9f26785a8e646ccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa15b70824287596c6684c0649746115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaa15b70824287596c6684c0649746115">USBHS_DEVEPT_EPRST7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaaa15b70824287596c6684c0649746115"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 7 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaa15b70824287596c6684c0649746115">More...</a><br /></td></tr>
<tr class="separator:gaaa15b70824287596c6684c0649746115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3663936abe9f7d7cc8df94bd87d1e795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3663936abe9f7d7cc8df94bd87d1e795">USBHS_DEVEPT_EPRST8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga3663936abe9f7d7cc8df94bd87d1e795"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPT) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> 8 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3663936abe9f7d7cc8df94bd87d1e795">More...</a><br /></td></tr>
<tr class="separator:ga3663936abe9f7d7cc8df94bd87d1e795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga873923e4c9c51d208ae5cba2e3278c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga873923e4c9c51d208ae5cba2e3278c1a">USBHS_DEVFNUM_MFNUM_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga873923e4c9c51d208ae5cba2e3278c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cf1a9f4f20449528d26d4e5aae98e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab9cf1a9f4f20449528d26d4e5aae98e8">USBHS_DEVFNUM_MFNUM_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; USBHS_DEVFNUM_MFNUM_Pos)</td></tr>
<tr class="memdesc:gab9cf1a9f4f20449528d26d4e5aae98e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVFNUM) Micro Frame Number  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab9cf1a9f4f20449528d26d4e5aae98e8">More...</a><br /></td></tr>
<tr class="separator:gab9cf1a9f4f20449528d26d4e5aae98e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f513a49d74d6f2c5320712ebe32771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa0f513a49d74d6f2c5320712ebe32771">USBHS_DEVFNUM_FNUM_Pos</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa0f513a49d74d6f2c5320712ebe32771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99a382c8e0f0a7fe07ff224d0e1bd68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab99a382c8e0f0a7fe07ff224d0e1bd68">USBHS_DEVFNUM_FNUM_Msk</a>&#160;&#160;&#160;(0x7ffu &lt;&lt; USBHS_DEVFNUM_FNUM_Pos)</td></tr>
<tr class="memdesc:gab99a382c8e0f0a7fe07ff224d0e1bd68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVFNUM) Frame Number  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab99a382c8e0f0a7fe07ff224d0e1bd68">More...</a><br /></td></tr>
<tr class="separator:gab99a382c8e0f0a7fe07ff224d0e1bd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df9554cc274588bae10e6e109461aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4df9554cc274588bae10e6e109461aa3">USBHS_DEVFNUM_FNCERR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga4df9554cc274588bae10e6e109461aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVFNUM) Frame Number CRC Error  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4df9554cc274588bae10e6e109461aa3">More...</a><br /></td></tr>
<tr class="separator:ga4df9554cc274588bae10e6e109461aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca800bdf4e2d323dcf1455b8c6b77941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaca800bdf4e2d323dcf1455b8c6b77941">USBHS_DEVEPTCFG_ALLOC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaca800bdf4e2d323dcf1455b8c6b77941"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Memory Allocate  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaca800bdf4e2d323dcf1455b8c6b77941">More...</a><br /></td></tr>
<tr class="separator:gaca800bdf4e2d323dcf1455b8c6b77941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c204c7785eb0c1f229018919cdd962d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9c204c7785eb0c1f229018919cdd962d">USBHS_DEVEPTCFG_EPBK_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9c204c7785eb0c1f229018919cdd962d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ff629a9b5ae6ea0e8255180ca92df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga21ff629a9b5ae6ea0e8255180ca92df3">USBHS_DEVEPTCFG_EPBK_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_DEVEPTCFG_EPBK_Pos)</td></tr>
<tr class="memdesc:ga21ff629a9b5ae6ea0e8255180ca92df3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Banks  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga21ff629a9b5ae6ea0e8255180ca92df3">More...</a><br /></td></tr>
<tr class="separator:ga21ff629a9b5ae6ea0e8255180ca92df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bef4082a7cfc52ef17b3b669a605829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9bef4082a7cfc52ef17b3b669a605829">USBHS_DEVEPTCFG_EPBK</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga21ff629a9b5ae6ea0e8255180ca92df3">USBHS_DEVEPTCFG_EPBK_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9c204c7785eb0c1f229018919cdd962d">USBHS_DEVEPTCFG_EPBK_Pos</a>)))</td></tr>
<tr class="separator:ga9bef4082a7cfc52ef17b3b669a605829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad917d30d65138878950a81c136360142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad917d30d65138878950a81c136360142">USBHS_DEVEPTCFG_EPBK_1_BANK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad917d30d65138878950a81c136360142"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Single-bank endpoint  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad917d30d65138878950a81c136360142">More...</a><br /></td></tr>
<tr class="separator:gad917d30d65138878950a81c136360142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007501247a16b5f40536efe67c660458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga007501247a16b5f40536efe67c660458">USBHS_DEVEPTCFG_EPBK_2_BANK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga007501247a16b5f40536efe67c660458"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Double-bank endpoint  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga007501247a16b5f40536efe67c660458">More...</a><br /></td></tr>
<tr class="separator:ga007501247a16b5f40536efe67c660458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf793331bc0eb223c5ed1a5e8712165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaacf793331bc0eb223c5ed1a5e8712165">USBHS_DEVEPTCFG_EPBK_3_BANK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaacf793331bc0eb223c5ed1a5e8712165"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Triple-bank endpoint  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaacf793331bc0eb223c5ed1a5e8712165">More...</a><br /></td></tr>
<tr class="separator:gaacf793331bc0eb223c5ed1a5e8712165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9680371b4a34336747267e14d1f6bf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9680371b4a34336747267e14d1f6bf4c">USBHS_DEVEPTCFG_EPSIZE_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9680371b4a34336747267e14d1f6bf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7d8a83079e1c65a44d5028003969e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5e7d8a83079e1c65a44d5028003969e0">USBHS_DEVEPTCFG_EPSIZE_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_Pos)</td></tr>
<tr class="memdesc:ga5e7d8a83079e1c65a44d5028003969e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Size  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5e7d8a83079e1c65a44d5028003969e0">More...</a><br /></td></tr>
<tr class="separator:ga5e7d8a83079e1c65a44d5028003969e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0483c92acda760b06343a5291bc53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga00d0483c92acda760b06343a5291bc53">USBHS_DEVEPTCFG_EPSIZE</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5e7d8a83079e1c65a44d5028003969e0">USBHS_DEVEPTCFG_EPSIZE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9680371b4a34336747267e14d1f6bf4c">USBHS_DEVEPTCFG_EPSIZE_Pos</a>)))</td></tr>
<tr class="separator:ga00d0483c92acda760b06343a5291bc53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ef3637dc2e686e84af8f8a8dd47c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga76ef3637dc2e686e84af8f8a8dd47c75">USBHS_DEVEPTCFG_EPSIZE_8_BYTE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga76ef3637dc2e686e84af8f8a8dd47c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 8 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga76ef3637dc2e686e84af8f8a8dd47c75">More...</a><br /></td></tr>
<tr class="separator:ga76ef3637dc2e686e84af8f8a8dd47c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028f507272a99734cc04ae02211133f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga028f507272a99734cc04ae02211133f4">USBHS_DEVEPTCFG_EPSIZE_16_BYTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga028f507272a99734cc04ae02211133f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 16 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga028f507272a99734cc04ae02211133f4">More...</a><br /></td></tr>
<tr class="separator:ga028f507272a99734cc04ae02211133f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e727848abe36c82c1ed5ab621a68a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab2e727848abe36c82c1ed5ab621a68a1">USBHS_DEVEPTCFG_EPSIZE_32_BYTE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gab2e727848abe36c82c1ed5ab621a68a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 32 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab2e727848abe36c82c1ed5ab621a68a1">More...</a><br /></td></tr>
<tr class="separator:gab2e727848abe36c82c1ed5ab621a68a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801cd9c63c16350a53e9bc2d92872980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga801cd9c63c16350a53e9bc2d92872980">USBHS_DEVEPTCFG_EPSIZE_64_BYTE</a>&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga801cd9c63c16350a53e9bc2d92872980"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 64 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga801cd9c63c16350a53e9bc2d92872980">More...</a><br /></td></tr>
<tr class="separator:ga801cd9c63c16350a53e9bc2d92872980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaada6b4c339fd81152ebf6b88657ce678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaada6b4c339fd81152ebf6b88657ce678">USBHS_DEVEPTCFG_EPSIZE_128_BYTE</a>&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaada6b4c339fd81152ebf6b88657ce678"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 128 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaada6b4c339fd81152ebf6b88657ce678">More...</a><br /></td></tr>
<tr class="separator:gaada6b4c339fd81152ebf6b88657ce678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65463bfd966add42c50286017402b044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga65463bfd966add42c50286017402b044">USBHS_DEVEPTCFG_EPSIZE_256_BYTE</a>&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga65463bfd966add42c50286017402b044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 256 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga65463bfd966add42c50286017402b044">More...</a><br /></td></tr>
<tr class="separator:ga65463bfd966add42c50286017402b044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d333b468cf7268f13cf096b3fab2467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2d333b468cf7268f13cf096b3fab2467">USBHS_DEVEPTCFG_EPSIZE_512_BYTE</a>&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga2d333b468cf7268f13cf096b3fab2467"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 512 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2d333b468cf7268f13cf096b3fab2467">More...</a><br /></td></tr>
<tr class="separator:ga2d333b468cf7268f13cf096b3fab2467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22733ae82f074ec9b79dc1d573ada90d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga22733ae82f074ec9b79dc1d573ada90d">USBHS_DEVEPTCFG_EPSIZE_1024_BYTE</a>&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga22733ae82f074ec9b79dc1d573ada90d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) 1024 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga22733ae82f074ec9b79dc1d573ada90d">More...</a><br /></td></tr>
<tr class="separator:ga22733ae82f074ec9b79dc1d573ada90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ecea3cab7098eb72284e7764de66b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0ecea3cab7098eb72284e7764de66b99">USBHS_DEVEPTCFG_EPDIR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga0ecea3cab7098eb72284e7764de66b99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Direction  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0ecea3cab7098eb72284e7764de66b99">More...</a><br /></td></tr>
<tr class="separator:ga0ecea3cab7098eb72284e7764de66b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a02d73157950451d7a5264a081bd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa1a02d73157950451d7a5264a081bd58">USBHS_DEVEPTCFG_EPDIR_OUT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaa1a02d73157950451d7a5264a081bd58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) The endpoint direction is OUT.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa1a02d73157950451d7a5264a081bd58">More...</a><br /></td></tr>
<tr class="separator:gaa1a02d73157950451d7a5264a081bd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba830969571ea8556bc92f33d94c456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1ba830969571ea8556bc92f33d94c456">USBHS_DEVEPTCFG_EPDIR_IN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga1ba830969571ea8556bc92f33d94c456"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) The endpoint direction is IN (nor for control endpoints).  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1ba830969571ea8556bc92f33d94c456">More...</a><br /></td></tr>
<tr class="separator:ga1ba830969571ea8556bc92f33d94c456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52c2089b535eb7388ab6de35109624c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa52c2089b535eb7388ab6de35109624c">USBHS_DEVEPTCFG_AUTOSW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaa52c2089b535eb7388ab6de35109624c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Automatic Switch  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa52c2089b535eb7388ab6de35109624c">More...</a><br /></td></tr>
<tr class="separator:gaa52c2089b535eb7388ab6de35109624c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e514510978a9282eb52ca583ffbc46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab5e514510978a9282eb52ca583ffbc46">USBHS_DEVEPTCFG_EPTYPE_Pos</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gab5e514510978a9282eb52ca583ffbc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d958ff9ac36dece0834fdbc705fe4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1d958ff9ac36dece0834fdbc705fe4dc">USBHS_DEVEPTCFG_EPTYPE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_Pos)</td></tr>
<tr class="memdesc:ga1d958ff9ac36dece0834fdbc705fe4dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Type  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1d958ff9ac36dece0834fdbc705fe4dc">More...</a><br /></td></tr>
<tr class="separator:ga1d958ff9ac36dece0834fdbc705fe4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59c403a7daeaa04dbaf5d2b56b5bf5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad59c403a7daeaa04dbaf5d2b56b5bf5b">USBHS_DEVEPTCFG_EPTYPE</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1d958ff9ac36dece0834fdbc705fe4dc">USBHS_DEVEPTCFG_EPTYPE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab5e514510978a9282eb52ca583ffbc46">USBHS_DEVEPTCFG_EPTYPE_Pos</a>)))</td></tr>
<tr class="separator:gad59c403a7daeaa04dbaf5d2b56b5bf5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3788fed33d8c54c856093e2f45258f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaad3788fed33d8c54c856093e2f45258f">USBHS_DEVEPTCFG_EPTYPE_CTRL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gaad3788fed33d8c54c856093e2f45258f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Control  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaad3788fed33d8c54c856093e2f45258f">More...</a><br /></td></tr>
<tr class="separator:gaad3788fed33d8c54c856093e2f45258f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d13f79eb203b988827d920c0fb3fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga87d13f79eb203b988827d920c0fb3fb5">USBHS_DEVEPTCFG_EPTYPE_ISO</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga87d13f79eb203b988827d920c0fb3fb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Isochronous  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga87d13f79eb203b988827d920c0fb3fb5">More...</a><br /></td></tr>
<tr class="separator:ga87d13f79eb203b988827d920c0fb3fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7b543add6ac23998dae0d7eb75a5d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0e7b543add6ac23998dae0d7eb75a5d5">USBHS_DEVEPTCFG_EPTYPE_BLK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga0e7b543add6ac23998dae0d7eb75a5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Bulk  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0e7b543add6ac23998dae0d7eb75a5d5">More...</a><br /></td></tr>
<tr class="separator:ga0e7b543add6ac23998dae0d7eb75a5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebf575146574754d0803f2fe597888d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7ebf575146574754d0803f2fe597888d">USBHS_DEVEPTCFG_EPTYPE_INTRPT</a>&#160;&#160;&#160;(0x3u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga7ebf575146574754d0803f2fe597888d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7ebf575146574754d0803f2fe597888d">More...</a><br /></td></tr>
<tr class="separator:ga7ebf575146574754d0803f2fe597888d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c3134ced9c4452ebe91f53567813b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae6c3134ced9c4452ebe91f53567813b7">USBHS_DEVEPTCFG_NBTRANS_Pos</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gae6c3134ced9c4452ebe91f53567813b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90c7fa9a6197762b7b552d39b9e71f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab90c7fa9a6197762b7b552d39b9e71f2">USBHS_DEVEPTCFG_NBTRANS_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_DEVEPTCFG_NBTRANS_Pos)</td></tr>
<tr class="memdesc:gab90c7fa9a6197762b7b552d39b9e71f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Number of transactions per microframe for isochronous endpoint  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab90c7fa9a6197762b7b552d39b9e71f2">More...</a><br /></td></tr>
<tr class="separator:gab90c7fa9a6197762b7b552d39b9e71f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8cd28dc4bff779aea27ad425d9b82e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacb8cd28dc4bff779aea27ad425d9b82e">USBHS_DEVEPTCFG_NBTRANS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab90c7fa9a6197762b7b552d39b9e71f2">USBHS_DEVEPTCFG_NBTRANS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae6c3134ced9c4452ebe91f53567813b7">USBHS_DEVEPTCFG_NBTRANS_Pos</a>)))</td></tr>
<tr class="separator:gacb8cd28dc4bff779aea27ad425d9b82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b2db530b01ee6470bfc7054287b538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga43b2db530b01ee6470bfc7054287b538">USBHS_DEVEPTCFG_NBTRANS_0_TRANS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga43b2db530b01ee6470bfc7054287b538"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Reserved to endpoint that does not have the high-bandwidth isochronous capability.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga43b2db530b01ee6470bfc7054287b538">More...</a><br /></td></tr>
<tr class="separator:ga43b2db530b01ee6470bfc7054287b538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db69fd65f655a87942c2302b78e888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6db69fd65f655a87942c2302b78e888c">USBHS_DEVEPTCFG_NBTRANS_1_TRANS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga6db69fd65f655a87942c2302b78e888c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Default value: one transaction per microframe.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6db69fd65f655a87942c2302b78e888c">More...</a><br /></td></tr>
<tr class="separator:ga6db69fd65f655a87942c2302b78e888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344108e9f3093a59992c4b40dcf55d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga344108e9f3093a59992c4b40dcf55d85">USBHS_DEVEPTCFG_NBTRANS_2_TRANS</a>&#160;&#160;&#160;(0x2u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga344108e9f3093a59992c4b40dcf55d85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Two transactions per microframe.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga344108e9f3093a59992c4b40dcf55d85">More...</a><br /></td></tr>
<tr class="separator:ga344108e9f3093a59992c4b40dcf55d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668cdeba374eaa8796bc36556b33d305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga668cdeba374eaa8796bc36556b33d305">USBHS_DEVEPTCFG_NBTRANS_3_TRANS</a>&#160;&#160;&#160;(0x3u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga668cdeba374eaa8796bc36556b33d305"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTCFG[10]) Three transactions per microframe.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga668cdeba374eaa8796bc36556b33d305">More...</a><br /></td></tr>
<tr class="separator:ga668cdeba374eaa8796bc36556b33d305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f3eb46b67012a13277f7fa34a433d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga90f3eb46b67012a13277f7fa34a433d9">USBHS_DEVEPTISR_TXINI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga90f3eb46b67012a13277f7fa34a433d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Transmitted IN Data Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga90f3eb46b67012a13277f7fa34a433d9">More...</a><br /></td></tr>
<tr class="separator:ga90f3eb46b67012a13277f7fa34a433d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb192d6efb653c28e962175c389896a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0cb192d6efb653c28e962175c389896a">USBHS_DEVEPTISR_RXOUTI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga0cb192d6efb653c28e962175c389896a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Received OUT Data Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0cb192d6efb653c28e962175c389896a">More...</a><br /></td></tr>
<tr class="separator:ga0cb192d6efb653c28e962175c389896a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612669600cec1778ab5e97f869aee53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga612669600cec1778ab5e97f869aee53b">USBHS_DEVEPTISR_RXSTPI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga612669600cec1778ab5e97f869aee53b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Received SETUP Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga612669600cec1778ab5e97f869aee53b">More...</a><br /></td></tr>
<tr class="separator:ga612669600cec1778ab5e97f869aee53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b85a13a7b3e767ea4ff4480ffc4aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae9b85a13a7b3e767ea4ff4480ffc4aa4">USBHS_DEVEPTISR_NAKOUTI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gae9b85a13a7b3e767ea4ff4480ffc4aa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) NAKed OUT Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae9b85a13a7b3e767ea4ff4480ffc4aa4">More...</a><br /></td></tr>
<tr class="separator:gae9b85a13a7b3e767ea4ff4480ffc4aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga529fa6ed28b70b37d2fe4ab6e84f172a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga529fa6ed28b70b37d2fe4ab6e84f172a">USBHS_DEVEPTISR_NAKINI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga529fa6ed28b70b37d2fe4ab6e84f172a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) NAKed IN Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga529fa6ed28b70b37d2fe4ab6e84f172a">More...</a><br /></td></tr>
<tr class="separator:ga529fa6ed28b70b37d2fe4ab6e84f172a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8f42f7eb36900d7a54ab563c416d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacb8f42f7eb36900d7a54ab563c416d79">USBHS_DEVEPTISR_OVERFI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gacb8f42f7eb36900d7a54ab563c416d79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Overflow Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacb8f42f7eb36900d7a54ab563c416d79">More...</a><br /></td></tr>
<tr class="separator:gacb8f42f7eb36900d7a54ab563c416d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7202988532c09acf4906a50eb93b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8c7202988532c09acf4906a50eb93b1e">USBHS_DEVEPTISR_STALLEDI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga8c7202988532c09acf4906a50eb93b1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) STALLed Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8c7202988532c09acf4906a50eb93b1e">More...</a><br /></td></tr>
<tr class="separator:ga8c7202988532c09acf4906a50eb93b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772ac931e2e8399d48549904ea66137c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga772ac931e2e8399d48549904ea66137c">USBHS_DEVEPTISR_SHORTPACKET</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga772ac931e2e8399d48549904ea66137c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Short Packet Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga772ac931e2e8399d48549904ea66137c">More...</a><br /></td></tr>
<tr class="separator:ga772ac931e2e8399d48549904ea66137c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b20e7f751dce14b2a533e177695489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac0b20e7f751dce14b2a533e177695489">USBHS_DEVEPTISR_DTSEQ_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac0b20e7f751dce14b2a533e177695489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87a693003d1be232a36df45a45d35fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab87a693003d1be232a36df45a45d35fa">USBHS_DEVEPTISR_DTSEQ_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_DEVEPTISR_DTSEQ_Pos)</td></tr>
<tr class="memdesc:gab87a693003d1be232a36df45a45d35fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Data Toggle Sequence  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab87a693003d1be232a36df45a45d35fa">More...</a><br /></td></tr>
<tr class="separator:gab87a693003d1be232a36df45a45d35fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686110b80786155ed941911f7bf7bac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga686110b80786155ed941911f7bf7bac0">USBHS_DEVEPTISR_DTSEQ_DATA0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga686110b80786155ed941911f7bf7bac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Data0 toggle sequence  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga686110b80786155ed941911f7bf7bac0">More...</a><br /></td></tr>
<tr class="separator:ga686110b80786155ed941911f7bf7bac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80408964fc89b049ba2ba0d502597d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga80408964fc89b049ba2ba0d502597d9d">USBHS_DEVEPTISR_DTSEQ_DATA1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga80408964fc89b049ba2ba0d502597d9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Data1 toggle sequence  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga80408964fc89b049ba2ba0d502597d9d">More...</a><br /></td></tr>
<tr class="separator:ga80408964fc89b049ba2ba0d502597d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21f23dbbe4b746cb9b0bbf10ee091f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad21f23dbbe4b746cb9b0bbf10ee091f0">USBHS_DEVEPTISR_DTSEQ_DATA2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gad21f23dbbe4b746cb9b0bbf10ee091f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Reserved for high-bandwidth isochronous endpoint  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad21f23dbbe4b746cb9b0bbf10ee091f0">More...</a><br /></td></tr>
<tr class="separator:gad21f23dbbe4b746cb9b0bbf10ee091f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568eb6f4113642173ebcf3c303ad086e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga568eb6f4113642173ebcf3c303ad086e">USBHS_DEVEPTISR_DTSEQ_MDATA</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga568eb6f4113642173ebcf3c303ad086e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Reserved for high-bandwidth isochronous endpoint  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga568eb6f4113642173ebcf3c303ad086e">More...</a><br /></td></tr>
<tr class="separator:ga568eb6f4113642173ebcf3c303ad086e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa83d9b1cf59f18b0740871ce1541b398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa83d9b1cf59f18b0740871ce1541b398">USBHS_DEVEPTISR_NBUSYBK_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaa83d9b1cf59f18b0740871ce1541b398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4119a6fbd21e0fa7cdc7260da0996337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4119a6fbd21e0fa7cdc7260da0996337">USBHS_DEVEPTISR_NBUSYBK_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_DEVEPTISR_NBUSYBK_Pos)</td></tr>
<tr class="memdesc:ga4119a6fbd21e0fa7cdc7260da0996337"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Number of Busy Banks  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4119a6fbd21e0fa7cdc7260da0996337">More...</a><br /></td></tr>
<tr class="separator:ga4119a6fbd21e0fa7cdc7260da0996337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6f576b3dd9ea1df914ac0f6955a12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1d6f576b3dd9ea1df914ac0f6955a12e">USBHS_DEVEPTISR_NBUSYBK_0_BUSY</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga1d6f576b3dd9ea1df914ac0f6955a12e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) 0 busy bank (all banks free)  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1d6f576b3dd9ea1df914ac0f6955a12e">More...</a><br /></td></tr>
<tr class="separator:ga1d6f576b3dd9ea1df914ac0f6955a12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68c69091069c73fd28083895e80d878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa68c69091069c73fd28083895e80d878">USBHS_DEVEPTISR_NBUSYBK_1_BUSY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaa68c69091069c73fd28083895e80d878"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) 1 busy bank  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa68c69091069c73fd28083895e80d878">More...</a><br /></td></tr>
<tr class="separator:gaa68c69091069c73fd28083895e80d878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73f58e4156b8dd35070b4a14408aa20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad73f58e4156b8dd35070b4a14408aa20">USBHS_DEVEPTISR_NBUSYBK_2_BUSY</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gad73f58e4156b8dd35070b4a14408aa20"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) 2 busy banks  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad73f58e4156b8dd35070b4a14408aa20">More...</a><br /></td></tr>
<tr class="separator:gad73f58e4156b8dd35070b4a14408aa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39743799ddb041a3cb76d050d638892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa39743799ddb041a3cb76d050d638892">USBHS_DEVEPTISR_NBUSYBK_3_BUSY</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaa39743799ddb041a3cb76d050d638892"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) 3 busy banks  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa39743799ddb041a3cb76d050d638892">More...</a><br /></td></tr>
<tr class="separator:gaa39743799ddb041a3cb76d050d638892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1040327b8d8ee4bfc63394aa1f9b0d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf1040327b8d8ee4bfc63394aa1f9b0d7">USBHS_DEVEPTISR_CURRBK_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaf1040327b8d8ee4bfc63394aa1f9b0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c73d2b3727580bd7efba8f42386146a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7c73d2b3727580bd7efba8f42386146a">USBHS_DEVEPTISR_CURRBK_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_DEVEPTISR_CURRBK_Pos)</td></tr>
<tr class="memdesc:ga7c73d2b3727580bd7efba8f42386146a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Current Bank  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7c73d2b3727580bd7efba8f42386146a">More...</a><br /></td></tr>
<tr class="separator:ga7c73d2b3727580bd7efba8f42386146a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69452e2ef35a964e9d9565a530992986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga69452e2ef35a964e9d9565a530992986">USBHS_DEVEPTISR_CURRBK_BANK0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga69452e2ef35a964e9d9565a530992986"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Current bank is bank0  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga69452e2ef35a964e9d9565a530992986">More...</a><br /></td></tr>
<tr class="separator:ga69452e2ef35a964e9d9565a530992986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8469b25586b51f7157353843faee46a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8469b25586b51f7157353843faee46a5">USBHS_DEVEPTISR_CURRBK_BANK1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga8469b25586b51f7157353843faee46a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Current bank is bank1  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8469b25586b51f7157353843faee46a5">More...</a><br /></td></tr>
<tr class="separator:ga8469b25586b51f7157353843faee46a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b7b4890cb24cf67ab983ea62bb76bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac4b7b4890cb24cf67ab983ea62bb76bd">USBHS_DEVEPTISR_CURRBK_BANK2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gac4b7b4890cb24cf67ab983ea62bb76bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Current bank is bank2  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac4b7b4890cb24cf67ab983ea62bb76bd">More...</a><br /></td></tr>
<tr class="separator:gac4b7b4890cb24cf67ab983ea62bb76bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2222730ead1f5af9fbc5c3759d7b887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac2222730ead1f5af9fbc5c3759d7b887">USBHS_DEVEPTISR_RWALL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gac2222730ead1f5af9fbc5c3759d7b887"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Read/Write Allowed  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac2222730ead1f5af9fbc5c3759d7b887">More...</a><br /></td></tr>
<tr class="separator:gac2222730ead1f5af9fbc5c3759d7b887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771d902b6fdb7b43ba20de29e7a14b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga771d902b6fdb7b43ba20de29e7a14b8a">USBHS_DEVEPTISR_CTRLDIR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga771d902b6fdb7b43ba20de29e7a14b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Control Direction  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga771d902b6fdb7b43ba20de29e7a14b8a">More...</a><br /></td></tr>
<tr class="separator:ga771d902b6fdb7b43ba20de29e7a14b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11ea1f5bd0a35cb8ba91d188561bd13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab11ea1f5bd0a35cb8ba91d188561bd13">USBHS_DEVEPTISR_CFGOK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gab11ea1f5bd0a35cb8ba91d188561bd13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Configuration OK Status  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab11ea1f5bd0a35cb8ba91d188561bd13">More...</a><br /></td></tr>
<tr class="separator:gab11ea1f5bd0a35cb8ba91d188561bd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c9e40343f3741743d60f17568c13e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad6c9e40343f3741743d60f17568c13e0">USBHS_DEVEPTISR_BYCT_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gad6c9e40343f3741743d60f17568c13e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e48723f821a7a4a14d06945389604f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2e48723f821a7a4a14d06945389604f1">USBHS_DEVEPTISR_BYCT_Msk</a>&#160;&#160;&#160;(0x7ffu &lt;&lt; USBHS_DEVEPTISR_BYCT_Pos)</td></tr>
<tr class="memdesc:ga2e48723f821a7a4a14d06945389604f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Byte Count  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2e48723f821a7a4a14d06945389604f1">More...</a><br /></td></tr>
<tr class="separator:ga2e48723f821a7a4a14d06945389604f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3402a7aff01b4227937cf65febb10cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3402a7aff01b4227937cf65febb10cd1">USBHS_DEVEPTISR_UNDERFI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga3402a7aff01b4227937cf65febb10cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) Underflow Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3402a7aff01b4227937cf65febb10cd1">More...</a><br /></td></tr>
<tr class="separator:ga3402a7aff01b4227937cf65febb10cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb464c9795a551ffbc5f8caf82a300f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadb464c9795a551ffbc5f8caf82a300f4">USBHS_DEVEPTISR_HBISOINERRI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gadb464c9795a551ffbc5f8caf82a300f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) High Bandwidth Isochronous IN Underflow Error Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadb464c9795a551ffbc5f8caf82a300f4">More...</a><br /></td></tr>
<tr class="separator:gadb464c9795a551ffbc5f8caf82a300f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf329754c5659a3cfe71ea3bd88e139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4cf329754c5659a3cfe71ea3bd88e139">USBHS_DEVEPTISR_HBISOFLUSHI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga4cf329754c5659a3cfe71ea3bd88e139"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) High Bandwidth Isochronous IN Flush Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4cf329754c5659a3cfe71ea3bd88e139">More...</a><br /></td></tr>
<tr class="separator:ga4cf329754c5659a3cfe71ea3bd88e139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26c5077582903d5f4fe4cc7e73d9c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac26c5077582903d5f4fe4cc7e73d9c0e">USBHS_DEVEPTISR_CRCERRI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gac26c5077582903d5f4fe4cc7e73d9c0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) CRC Error Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac26c5077582903d5f4fe4cc7e73d9c0e">More...</a><br /></td></tr>
<tr class="separator:gac26c5077582903d5f4fe4cc7e73d9c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6dcbd03569ad3f323f84088229ac719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab6dcbd03569ad3f323f84088229ac719">USBHS_DEVEPTISR_ERRORTRANS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gab6dcbd03569ad3f323f84088229ac719"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTISR[10]) High-bandwidth Isochronous OUT <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Transaction Error Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab6dcbd03569ad3f323f84088229ac719">More...</a><br /></td></tr>
<tr class="separator:gab6dcbd03569ad3f323f84088229ac719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga072e1451366eb7e0bc4ee7dd308464a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga072e1451366eb7e0bc4ee7dd308464a8">USBHS_DEVEPTICR_TXINIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga072e1451366eb7e0bc4ee7dd308464a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) Transmitted IN Data Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga072e1451366eb7e0bc4ee7dd308464a8">More...</a><br /></td></tr>
<tr class="separator:ga072e1451366eb7e0bc4ee7dd308464a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17c69b4ae3937824710fad3af2af8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac17c69b4ae3937824710fad3af2af8c2">USBHS_DEVEPTICR_RXOUTIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gac17c69b4ae3937824710fad3af2af8c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) Received OUT Data Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac17c69b4ae3937824710fad3af2af8c2">More...</a><br /></td></tr>
<tr class="separator:gac17c69b4ae3937824710fad3af2af8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74aaf10c3b3f9a3c561430e1948f2177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga74aaf10c3b3f9a3c561430e1948f2177">USBHS_DEVEPTICR_RXSTPIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga74aaf10c3b3f9a3c561430e1948f2177"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) Received SETUP Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga74aaf10c3b3f9a3c561430e1948f2177">More...</a><br /></td></tr>
<tr class="separator:ga74aaf10c3b3f9a3c561430e1948f2177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3659c5fa83d6311cf6972873abab8175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3659c5fa83d6311cf6972873abab8175">USBHS_DEVEPTICR_NAKOUTIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga3659c5fa83d6311cf6972873abab8175"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) NAKed OUT Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3659c5fa83d6311cf6972873abab8175">More...</a><br /></td></tr>
<tr class="separator:ga3659c5fa83d6311cf6972873abab8175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7765091e9bc91c9256e0970fd461c910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7765091e9bc91c9256e0970fd461c910">USBHS_DEVEPTICR_NAKINIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga7765091e9bc91c9256e0970fd461c910"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) NAKed IN Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7765091e9bc91c9256e0970fd461c910">More...</a><br /></td></tr>
<tr class="separator:ga7765091e9bc91c9256e0970fd461c910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86269e7c828e6f56daa4d6d164cba205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga86269e7c828e6f56daa4d6d164cba205">USBHS_DEVEPTICR_OVERFIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga86269e7c828e6f56daa4d6d164cba205"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) Overflow Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga86269e7c828e6f56daa4d6d164cba205">More...</a><br /></td></tr>
<tr class="separator:ga86269e7c828e6f56daa4d6d164cba205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e26b5bde4aa55a5ccbf652d66eb58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa8e26b5bde4aa55a5ccbf652d66eb58c">USBHS_DEVEPTICR_STALLEDIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaa8e26b5bde4aa55a5ccbf652d66eb58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) STALLed Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa8e26b5bde4aa55a5ccbf652d66eb58c">More...</a><br /></td></tr>
<tr class="separator:gaa8e26b5bde4aa55a5ccbf652d66eb58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157a85d1247175cdabb46c823d30dcc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga157a85d1247175cdabb46c823d30dcc7">USBHS_DEVEPTICR_SHORTPACKETC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga157a85d1247175cdabb46c823d30dcc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) Short Packet Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga157a85d1247175cdabb46c823d30dcc7">More...</a><br /></td></tr>
<tr class="separator:ga157a85d1247175cdabb46c823d30dcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62fa84e30ca3a2de864ec235f99b1fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga62fa84e30ca3a2de864ec235f99b1fb2">USBHS_DEVEPTICR_UNDERFIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga62fa84e30ca3a2de864ec235f99b1fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) Underflow Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga62fa84e30ca3a2de864ec235f99b1fb2">More...</a><br /></td></tr>
<tr class="separator:ga62fa84e30ca3a2de864ec235f99b1fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545da4a14b5d0a1116acefa6b9f9ef06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga545da4a14b5d0a1116acefa6b9f9ef06">USBHS_DEVEPTICR_HBISOINERRIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga545da4a14b5d0a1116acefa6b9f9ef06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) High Bandwidth Isochronous IN Underflow Error Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga545da4a14b5d0a1116acefa6b9f9ef06">More...</a><br /></td></tr>
<tr class="separator:ga545da4a14b5d0a1116acefa6b9f9ef06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a950038e2e41020695d1a43f25593b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf7a950038e2e41020695d1a43f25593b">USBHS_DEVEPTICR_HBISOFLUSHIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaf7a950038e2e41020695d1a43f25593b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) High Bandwidth Isochronous IN Flush Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf7a950038e2e41020695d1a43f25593b">More...</a><br /></td></tr>
<tr class="separator:gaf7a950038e2e41020695d1a43f25593b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga113daf9e53959a559925a35d5e5fd7cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga113daf9e53959a559925a35d5e5fd7cd">USBHS_DEVEPTICR_CRCERRIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga113daf9e53959a559925a35d5e5fd7cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTICR[10]) CRC Error Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga113daf9e53959a559925a35d5e5fd7cd">More...</a><br /></td></tr>
<tr class="separator:ga113daf9e53959a559925a35d5e5fd7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5da0b534cb39cd8d5476f606569a6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad5da0b534cb39cd8d5476f606569a6d6">USBHS_DEVEPTIFR_TXINIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad5da0b534cb39cd8d5476f606569a6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Transmitted IN Data Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad5da0b534cb39cd8d5476f606569a6d6">More...</a><br /></td></tr>
<tr class="separator:gad5da0b534cb39cd8d5476f606569a6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3d6bfad543d172ba059744c175190e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaef3d6bfad543d172ba059744c175190e">USBHS_DEVEPTIFR_RXOUTIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaef3d6bfad543d172ba059744c175190e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Received OUT Data Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaef3d6bfad543d172ba059744c175190e">More...</a><br /></td></tr>
<tr class="separator:gaef3d6bfad543d172ba059744c175190e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974795f10c7e14d470d001c948a74803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga974795f10c7e14d470d001c948a74803">USBHS_DEVEPTIFR_RXSTPIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga974795f10c7e14d470d001c948a74803"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Received SETUP Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga974795f10c7e14d470d001c948a74803">More...</a><br /></td></tr>
<tr class="separator:ga974795f10c7e14d470d001c948a74803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7af5d0054bf3e037f35ccc1c952906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7a7af5d0054bf3e037f35ccc1c952906">USBHS_DEVEPTIFR_NAKOUTIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga7a7af5d0054bf3e037f35ccc1c952906"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) NAKed OUT Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7a7af5d0054bf3e037f35ccc1c952906">More...</a><br /></td></tr>
<tr class="separator:ga7a7af5d0054bf3e037f35ccc1c952906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053fa6b866c9381fa1de30765cbd3408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga053fa6b866c9381fa1de30765cbd3408">USBHS_DEVEPTIFR_NAKINIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga053fa6b866c9381fa1de30765cbd3408"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) NAKed IN Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga053fa6b866c9381fa1de30765cbd3408">More...</a><br /></td></tr>
<tr class="separator:ga053fa6b866c9381fa1de30765cbd3408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6aa026b3b128a93676d9c9d91d18ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5f6aa026b3b128a93676d9c9d91d18ef">USBHS_DEVEPTIFR_OVERFIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga5f6aa026b3b128a93676d9c9d91d18ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Overflow Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5f6aa026b3b128a93676d9c9d91d18ef">More...</a><br /></td></tr>
<tr class="separator:ga5f6aa026b3b128a93676d9c9d91d18ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846303c6eec66e5d8173a46e59853b49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga846303c6eec66e5d8173a46e59853b49">USBHS_DEVEPTIFR_STALLEDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga846303c6eec66e5d8173a46e59853b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) STALLed Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga846303c6eec66e5d8173a46e59853b49">More...</a><br /></td></tr>
<tr class="separator:ga846303c6eec66e5d8173a46e59853b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0296712d52b09beb0817d8f5c62cb452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0296712d52b09beb0817d8f5c62cb452">USBHS_DEVEPTIFR_SHORTPACKETS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga0296712d52b09beb0817d8f5c62cb452"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Short Packet Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0296712d52b09beb0817d8f5c62cb452">More...</a><br /></td></tr>
<tr class="separator:ga0296712d52b09beb0817d8f5c62cb452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f18604fd51b2f10dd5cc994437ec13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga75f18604fd51b2f10dd5cc994437ec13">USBHS_DEVEPTIFR_NBUSYBKS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga75f18604fd51b2f10dd5cc994437ec13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Number of Busy Banks Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga75f18604fd51b2f10dd5cc994437ec13">More...</a><br /></td></tr>
<tr class="separator:ga75f18604fd51b2f10dd5cc994437ec13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebbb91c6cde6340f9472320d19a88f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4ebbb91c6cde6340f9472320d19a88f2">USBHS_DEVEPTIFR_UNDERFIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga4ebbb91c6cde6340f9472320d19a88f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) Underflow Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4ebbb91c6cde6340f9472320d19a88f2">More...</a><br /></td></tr>
<tr class="separator:ga4ebbb91c6cde6340f9472320d19a88f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf573d3bfe9120072b6b2fe3c9615de63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf573d3bfe9120072b6b2fe3c9615de63">USBHS_DEVEPTIFR_HBISOINERRIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaf573d3bfe9120072b6b2fe3c9615de63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) High Bandwidth Isochronous IN Underflow Error Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf573d3bfe9120072b6b2fe3c9615de63">More...</a><br /></td></tr>
<tr class="separator:gaf573d3bfe9120072b6b2fe3c9615de63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf811824e1de2fe6e7b76c578ceff076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabf811824e1de2fe6e7b76c578ceff076">USBHS_DEVEPTIFR_HBISOFLUSHIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gabf811824e1de2fe6e7b76c578ceff076"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) High Bandwidth Isochronous IN Flush Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabf811824e1de2fe6e7b76c578ceff076">More...</a><br /></td></tr>
<tr class="separator:gabf811824e1de2fe6e7b76c578ceff076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5623b30feb810c965bbcb7ffe738409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa5623b30feb810c965bbcb7ffe738409">USBHS_DEVEPTIFR_CRCERRIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaa5623b30feb810c965bbcb7ffe738409"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIFR[10]) CRC Error Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa5623b30feb810c965bbcb7ffe738409">More...</a><br /></td></tr>
<tr class="separator:gaa5623b30feb810c965bbcb7ffe738409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5018fe01400b305ff6086d4005ff507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac5018fe01400b305ff6086d4005ff507">USBHS_DEVEPTIMR_TXINE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac5018fe01400b305ff6086d4005ff507"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Transmitted IN Data Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac5018fe01400b305ff6086d4005ff507">More...</a><br /></td></tr>
<tr class="separator:gac5018fe01400b305ff6086d4005ff507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46724001992bdc99d1f5a177bcbbb210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga46724001992bdc99d1f5a177bcbbb210">USBHS_DEVEPTIMR_RXOUTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga46724001992bdc99d1f5a177bcbbb210"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Received OUT Data Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga46724001992bdc99d1f5a177bcbbb210">More...</a><br /></td></tr>
<tr class="separator:ga46724001992bdc99d1f5a177bcbbb210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141de560807a878d246c69cc444e9c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga141de560807a878d246c69cc444e9c55">USBHS_DEVEPTIMR_RXSTPE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga141de560807a878d246c69cc444e9c55"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Received SETUP Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga141de560807a878d246c69cc444e9c55">More...</a><br /></td></tr>
<tr class="separator:ga141de560807a878d246c69cc444e9c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a77d73c670056fb0de1f3ebc76d0f01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2a77d73c670056fb0de1f3ebc76d0f01">USBHS_DEVEPTIMR_NAKOUTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga2a77d73c670056fb0de1f3ebc76d0f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) NAKed OUT Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2a77d73c670056fb0de1f3ebc76d0f01">More...</a><br /></td></tr>
<tr class="separator:ga2a77d73c670056fb0de1f3ebc76d0f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab957c542cda90bafce4132da398b452b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab957c542cda90bafce4132da398b452b">USBHS_DEVEPTIMR_NAKINE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gab957c542cda90bafce4132da398b452b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) NAKed IN Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab957c542cda90bafce4132da398b452b">More...</a><br /></td></tr>
<tr class="separator:gab957c542cda90bafce4132da398b452b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a07f350ef3b4d16358ed09df3501c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa1a07f350ef3b4d16358ed09df3501c6">USBHS_DEVEPTIMR_OVERFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaa1a07f350ef3b4d16358ed09df3501c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Overflow Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa1a07f350ef3b4d16358ed09df3501c6">More...</a><br /></td></tr>
<tr class="separator:gaa1a07f350ef3b4d16358ed09df3501c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e3b7630ee9295aa721592245766104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga82e3b7630ee9295aa721592245766104">USBHS_DEVEPTIMR_STALLEDE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga82e3b7630ee9295aa721592245766104"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) STALLed Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga82e3b7630ee9295aa721592245766104">More...</a><br /></td></tr>
<tr class="separator:ga82e3b7630ee9295aa721592245766104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2955dd02075653c70924a17e086e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafa2955dd02075653c70924a17e086e06">USBHS_DEVEPTIMR_SHORTPACKETE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gafa2955dd02075653c70924a17e086e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Short Packet Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafa2955dd02075653c70924a17e086e06">More...</a><br /></td></tr>
<tr class="separator:gafa2955dd02075653c70924a17e086e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f2dc9129bff47fff3b1b5232ea08d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga80f2dc9129bff47fff3b1b5232ea08d5">USBHS_DEVEPTIMR_NBUSYBKE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga80f2dc9129bff47fff3b1b5232ea08d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Number of Busy Banks Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga80f2dc9129bff47fff3b1b5232ea08d5">More...</a><br /></td></tr>
<tr class="separator:ga80f2dc9129bff47fff3b1b5232ea08d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1deaf9781f1fad44ea4877a95185d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad1deaf9781f1fad44ea4877a95185d40">USBHS_DEVEPTIMR_KILLBK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gad1deaf9781f1fad44ea4877a95185d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Kill IN Bank  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad1deaf9781f1fad44ea4877a95185d40">More...</a><br /></td></tr>
<tr class="separator:gad1deaf9781f1fad44ea4877a95185d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186ba487e59f7aa7e67c7a47ea3c4273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga186ba487e59f7aa7e67c7a47ea3c4273">USBHS_DEVEPTIMR_FIFOCON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga186ba487e59f7aa7e67c7a47ea3c4273"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) FIFO Control  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga186ba487e59f7aa7e67c7a47ea3c4273">More...</a><br /></td></tr>
<tr class="separator:ga186ba487e59f7aa7e67c7a47ea3c4273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33be39f8b06f32cf860d783b0d60e591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga33be39f8b06f32cf860d783b0d60e591">USBHS_DEVEPTIMR_EPDISHDMA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga33be39f8b06f32cf860d783b0d60e591"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Interrupts Disable HDMA Request  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga33be39f8b06f32cf860d783b0d60e591">More...</a><br /></td></tr>
<tr class="separator:ga33be39f8b06f32cf860d783b0d60e591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8ab726559173db686c4ed894e4d675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2b8ab726559173db686c4ed894e4d675">USBHS_DEVEPTIMR_NYETDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga2b8ab726559173db686c4ed894e4d675"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) NYET Token Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2b8ab726559173db686c4ed894e4d675">More...</a><br /></td></tr>
<tr class="separator:ga2b8ab726559173db686c4ed894e4d675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857d36877d31b2b9b4674812680e0127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga857d36877d31b2b9b4674812680e0127">USBHS_DEVEPTIMR_RSTDT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga857d36877d31b2b9b4674812680e0127"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Reset Data Toggle  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga857d36877d31b2b9b4674812680e0127">More...</a><br /></td></tr>
<tr class="separator:ga857d36877d31b2b9b4674812680e0127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9303a4c0d94535f879eec79d44321a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9303a4c0d94535f879eec79d44321a5f">USBHS_DEVEPTIMR_STALLRQ</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga9303a4c0d94535f879eec79d44321a5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) STALL Request  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9303a4c0d94535f879eec79d44321a5f">More...</a><br /></td></tr>
<tr class="separator:ga9303a4c0d94535f879eec79d44321a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36687100163c9ee32cdf3da0cd3d1bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga36687100163c9ee32cdf3da0cd3d1bb8">USBHS_DEVEPTIMR_UNDERFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga36687100163c9ee32cdf3da0cd3d1bb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Underflow Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga36687100163c9ee32cdf3da0cd3d1bb8">More...</a><br /></td></tr>
<tr class="separator:ga36687100163c9ee32cdf3da0cd3d1bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e551347b283a2baeaf23522e7eacab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga54e551347b283a2baeaf23522e7eacab">USBHS_DEVEPTIMR_HBISOINERRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga54e551347b283a2baeaf23522e7eacab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) High Bandwidth Isochronous IN Error Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga54e551347b283a2baeaf23522e7eacab">More...</a><br /></td></tr>
<tr class="separator:ga54e551347b283a2baeaf23522e7eacab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed6d79e76bd673a011e23626c594991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaed6d79e76bd673a011e23626c594991">USBHS_DEVEPTIMR_HBISOFLUSHE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaaed6d79e76bd673a011e23626c594991"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) High Bandwidth Isochronous IN Flush Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaed6d79e76bd673a011e23626c594991">More...</a><br /></td></tr>
<tr class="separator:gaaed6d79e76bd673a011e23626c594991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf11b63faa3c81681651d1c618d4a8896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf11b63faa3c81681651d1c618d4a8896">USBHS_DEVEPTIMR_CRCERRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaf11b63faa3c81681651d1c618d4a8896"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) CRC Error Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf11b63faa3c81681651d1c618d4a8896">More...</a><br /></td></tr>
<tr class="separator:gaf11b63faa3c81681651d1c618d4a8896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dbb85f27a0c6b5f6ddf2d3f7aee3c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8dbb85f27a0c6b5f6ddf2d3f7aee3c10">USBHS_DEVEPTIMR_MDATAE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga8dbb85f27a0c6b5f6ddf2d3f7aee3c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) MData Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8dbb85f27a0c6b5f6ddf2d3f7aee3c10">More...</a><br /></td></tr>
<tr class="separator:ga8dbb85f27a0c6b5f6ddf2d3f7aee3c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e4e1efe7661d24c3cb60e370824a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf3e4e1efe7661d24c3cb60e370824a04">USBHS_DEVEPTIMR_DATAXE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaf3e4e1efe7661d24c3cb60e370824a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) DataX Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf3e4e1efe7661d24c3cb60e370824a04">More...</a><br /></td></tr>
<tr class="separator:gaf3e4e1efe7661d24c3cb60e370824a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d2bc9137a99d759e889e72b20d5784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga39d2bc9137a99d759e889e72b20d5784">USBHS_DEVEPTIMR_ERRORTRANSE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga39d2bc9137a99d759e889e72b20d5784"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIMR[10]) Transaction Error Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga39d2bc9137a99d759e889e72b20d5784">More...</a><br /></td></tr>
<tr class="separator:ga39d2bc9137a99d759e889e72b20d5784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaf4a6b6fc4cd4f3ccb9f038c0dd961c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadaf4a6b6fc4cd4f3ccb9f038c0dd961c">USBHS_DEVEPTIER_TXINES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gadaf4a6b6fc4cd4f3ccb9f038c0dd961c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Transmitted IN Data Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadaf4a6b6fc4cd4f3ccb9f038c0dd961c">More...</a><br /></td></tr>
<tr class="separator:gadaf4a6b6fc4cd4f3ccb9f038c0dd961c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5b287a879e1d4f9a02bbe5a17c8114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4c5b287a879e1d4f9a02bbe5a17c8114">USBHS_DEVEPTIER_RXOUTES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga4c5b287a879e1d4f9a02bbe5a17c8114"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Received OUT Data Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4c5b287a879e1d4f9a02bbe5a17c8114">More...</a><br /></td></tr>
<tr class="separator:ga4c5b287a879e1d4f9a02bbe5a17c8114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a663a7ed6edeebe0935d7497d01b728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5a663a7ed6edeebe0935d7497d01b728">USBHS_DEVEPTIER_RXSTPES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga5a663a7ed6edeebe0935d7497d01b728"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Received SETUP Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5a663a7ed6edeebe0935d7497d01b728">More...</a><br /></td></tr>
<tr class="separator:ga5a663a7ed6edeebe0935d7497d01b728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24822d471dea7d8a4be842541b6ef704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga24822d471dea7d8a4be842541b6ef704">USBHS_DEVEPTIER_NAKOUTES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga24822d471dea7d8a4be842541b6ef704"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) NAKed OUT Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga24822d471dea7d8a4be842541b6ef704">More...</a><br /></td></tr>
<tr class="separator:ga24822d471dea7d8a4be842541b6ef704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931a5b704dfa8cfeee1cb5650f32d991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga931a5b704dfa8cfeee1cb5650f32d991">USBHS_DEVEPTIER_NAKINES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga931a5b704dfa8cfeee1cb5650f32d991"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) NAKed IN Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga931a5b704dfa8cfeee1cb5650f32d991">More...</a><br /></td></tr>
<tr class="separator:ga931a5b704dfa8cfeee1cb5650f32d991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14069bf434d86010c9be8ef0a8bc863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa14069bf434d86010c9be8ef0a8bc863">USBHS_DEVEPTIER_OVERFES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaa14069bf434d86010c9be8ef0a8bc863"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Overflow Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa14069bf434d86010c9be8ef0a8bc863">More...</a><br /></td></tr>
<tr class="separator:gaa14069bf434d86010c9be8ef0a8bc863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e15525c309dcb99a26f07281736ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac9e15525c309dcb99a26f07281736ce4">USBHS_DEVEPTIER_STALLEDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gac9e15525c309dcb99a26f07281736ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) STALLed Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac9e15525c309dcb99a26f07281736ce4">More...</a><br /></td></tr>
<tr class="separator:gac9e15525c309dcb99a26f07281736ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa960603e0e96ba2e7507de62afef68e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa960603e0e96ba2e7507de62afef68e2">USBHS_DEVEPTIER_SHORTPACKETES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaa960603e0e96ba2e7507de62afef68e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Short Packet Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa960603e0e96ba2e7507de62afef68e2">More...</a><br /></td></tr>
<tr class="separator:gaa960603e0e96ba2e7507de62afef68e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8952e10d17b2bc867d3f37b3cb8bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gada8952e10d17b2bc867d3f37b3cb8bd8">USBHS_DEVEPTIER_NBUSYBKES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gada8952e10d17b2bc867d3f37b3cb8bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Number of Busy Banks Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gada8952e10d17b2bc867d3f37b3cb8bd8">More...</a><br /></td></tr>
<tr class="separator:gada8952e10d17b2bc867d3f37b3cb8bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababd2e02f6d5b902c91d6d68efbd63d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gababd2e02f6d5b902c91d6d68efbd63d5">USBHS_DEVEPTIER_KILLBKS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gababd2e02f6d5b902c91d6d68efbd63d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Kill IN Bank  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gababd2e02f6d5b902c91d6d68efbd63d5">More...</a><br /></td></tr>
<tr class="separator:gababd2e02f6d5b902c91d6d68efbd63d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47ff868ad3b4e13fa73918958606212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf47ff868ad3b4e13fa73918958606212">USBHS_DEVEPTIER_FIFOCONS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaf47ff868ad3b4e13fa73918958606212"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) FIFO Control  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf47ff868ad3b4e13fa73918958606212">More...</a><br /></td></tr>
<tr class="separator:gaf47ff868ad3b4e13fa73918958606212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f603e41800a5ef025f8b06cb7a6db0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8f603e41800a5ef025f8b06cb7a6db0b">USBHS_DEVEPTIER_EPDISHDMAS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga8f603e41800a5ef025f8b06cb7a6db0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Interrupts Disable HDMA Request Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8f603e41800a5ef025f8b06cb7a6db0b">More...</a><br /></td></tr>
<tr class="separator:ga8f603e41800a5ef025f8b06cb7a6db0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f63a311e8256d18b622d9902b1784b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2f63a311e8256d18b622d9902b1784b2">USBHS_DEVEPTIER_NYETDISS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga2f63a311e8256d18b622d9902b1784b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) NYET Token Disable Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2f63a311e8256d18b622d9902b1784b2">More...</a><br /></td></tr>
<tr class="separator:ga2f63a311e8256d18b622d9902b1784b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc5b6381fc4d54e9e06e58b5cfd8908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1dc5b6381fc4d54e9e06e58b5cfd8908">USBHS_DEVEPTIER_RSTDTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga1dc5b6381fc4d54e9e06e58b5cfd8908"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Reset Data Toggle Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1dc5b6381fc4d54e9e06e58b5cfd8908">More...</a><br /></td></tr>
<tr class="separator:ga1dc5b6381fc4d54e9e06e58b5cfd8908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2127e0a1829e78eba8cad848855b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1a2127e0a1829e78eba8cad848855b0b">USBHS_DEVEPTIER_STALLRQS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga1a2127e0a1829e78eba8cad848855b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) STALL Request Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1a2127e0a1829e78eba8cad848855b0b">More...</a><br /></td></tr>
<tr class="separator:ga1a2127e0a1829e78eba8cad848855b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8665bfa8bb0933d916c146a65be36cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8665bfa8bb0933d916c146a65be36cd5">USBHS_DEVEPTIER_UNDERFES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga8665bfa8bb0933d916c146a65be36cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Underflow Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8665bfa8bb0933d916c146a65be36cd5">More...</a><br /></td></tr>
<tr class="separator:ga8665bfa8bb0933d916c146a65be36cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621edff4072d689f694edf11a284f770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga621edff4072d689f694edf11a284f770">USBHS_DEVEPTIER_HBISOINERRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga621edff4072d689f694edf11a284f770"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) High Bandwidth Isochronous IN Error Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga621edff4072d689f694edf11a284f770">More...</a><br /></td></tr>
<tr class="separator:ga621edff4072d689f694edf11a284f770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac4802b3713504a790b8f10c62f1a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4ac4802b3713504a790b8f10c62f1a89">USBHS_DEVEPTIER_HBISOFLUSHES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga4ac4802b3713504a790b8f10c62f1a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) High Bandwidth Isochronous IN Flush Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4ac4802b3713504a790b8f10c62f1a89">More...</a><br /></td></tr>
<tr class="separator:ga4ac4802b3713504a790b8f10c62f1a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e37d9a679da1fba5def79ccf2a498e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga07e37d9a679da1fba5def79ccf2a498e">USBHS_DEVEPTIER_CRCERRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga07e37d9a679da1fba5def79ccf2a498e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) CRC Error Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga07e37d9a679da1fba5def79ccf2a498e">More...</a><br /></td></tr>
<tr class="separator:ga07e37d9a679da1fba5def79ccf2a498e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbb7b3cdc6a6fd2701ace359856cee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4fbb7b3cdc6a6fd2701ace359856cee9">USBHS_DEVEPTIER_MDATAES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga4fbb7b3cdc6a6fd2701ace359856cee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) MData Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4fbb7b3cdc6a6fd2701ace359856cee9">More...</a><br /></td></tr>
<tr class="separator:ga4fbb7b3cdc6a6fd2701ace359856cee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0162e1889ef91809937c8e0bd91d1a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0162e1889ef91809937c8e0bd91d1a68">USBHS_DEVEPTIER_DATAXES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga0162e1889ef91809937c8e0bd91d1a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) DataX Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0162e1889ef91809937c8e0bd91d1a68">More...</a><br /></td></tr>
<tr class="separator:ga0162e1889ef91809937c8e0bd91d1a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a4312a4fef51e62f9bc659228378e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab8a4312a4fef51e62f9bc659228378e2">USBHS_DEVEPTIER_ERRORTRANSES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gab8a4312a4fef51e62f9bc659228378e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIER[10]) Transaction Error Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab8a4312a4fef51e62f9bc659228378e2">More...</a><br /></td></tr>
<tr class="separator:gab8a4312a4fef51e62f9bc659228378e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b395bca7982f0492694c66539197454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7b395bca7982f0492694c66539197454">USBHS_DEVEPTIDR_TXINEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga7b395bca7982f0492694c66539197454"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Transmitted IN Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7b395bca7982f0492694c66539197454">More...</a><br /></td></tr>
<tr class="separator:ga7b395bca7982f0492694c66539197454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b95dfd74fd8bec25a27705437795a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3b95dfd74fd8bec25a27705437795a3c">USBHS_DEVEPTIDR_RXOUTEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga3b95dfd74fd8bec25a27705437795a3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Received OUT Data Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3b95dfd74fd8bec25a27705437795a3c">More...</a><br /></td></tr>
<tr class="separator:ga3b95dfd74fd8bec25a27705437795a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18068a537cfad8da0c67350f65957253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga18068a537cfad8da0c67350f65957253">USBHS_DEVEPTIDR_RXSTPEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga18068a537cfad8da0c67350f65957253"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Received SETUP Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga18068a537cfad8da0c67350f65957253">More...</a><br /></td></tr>
<tr class="separator:ga18068a537cfad8da0c67350f65957253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129076516fd5a8e9f0067f014ac39e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga129076516fd5a8e9f0067f014ac39e12">USBHS_DEVEPTIDR_NAKOUTEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga129076516fd5a8e9f0067f014ac39e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) NAKed OUT Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga129076516fd5a8e9f0067f014ac39e12">More...</a><br /></td></tr>
<tr class="separator:ga129076516fd5a8e9f0067f014ac39e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421f5227963f7f012335278589732375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga421f5227963f7f012335278589732375">USBHS_DEVEPTIDR_NAKINEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga421f5227963f7f012335278589732375"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) NAKed IN Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga421f5227963f7f012335278589732375">More...</a><br /></td></tr>
<tr class="separator:ga421f5227963f7f012335278589732375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9709b9f1946dd48901e2a9a7b6ce9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabb9709b9f1946dd48901e2a9a7b6ce9f">USBHS_DEVEPTIDR_OVERFEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gabb9709b9f1946dd48901e2a9a7b6ce9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Overflow Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabb9709b9f1946dd48901e2a9a7b6ce9f">More...</a><br /></td></tr>
<tr class="separator:gabb9709b9f1946dd48901e2a9a7b6ce9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cea648181f2c3156e6032c654e37c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5cea648181f2c3156e6032c654e37c3f">USBHS_DEVEPTIDR_STALLEDEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga5cea648181f2c3156e6032c654e37c3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) STALLed Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5cea648181f2c3156e6032c654e37c3f">More...</a><br /></td></tr>
<tr class="separator:ga5cea648181f2c3156e6032c654e37c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d9c09a63e83aaddcd44de4b3bf5850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga96d9c09a63e83aaddcd44de4b3bf5850">USBHS_DEVEPTIDR_SHORTPACKETEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga96d9c09a63e83aaddcd44de4b3bf5850"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Shortpacket Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga96d9c09a63e83aaddcd44de4b3bf5850">More...</a><br /></td></tr>
<tr class="separator:ga96d9c09a63e83aaddcd44de4b3bf5850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2f76ccd5459ef8b5cfb351aced0739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4e2f76ccd5459ef8b5cfb351aced0739">USBHS_DEVEPTIDR_NBUSYBKEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga4e2f76ccd5459ef8b5cfb351aced0739"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Number of Busy Banks Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4e2f76ccd5459ef8b5cfb351aced0739">More...</a><br /></td></tr>
<tr class="separator:ga4e2f76ccd5459ef8b5cfb351aced0739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e288e661689315f4117ff53ee0d480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac5e288e661689315f4117ff53ee0d480">USBHS_DEVEPTIDR_FIFOCONC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gac5e288e661689315f4117ff53ee0d480"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) FIFO Control Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac5e288e661689315f4117ff53ee0d480">More...</a><br /></td></tr>
<tr class="separator:gac5e288e661689315f4117ff53ee0d480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9c8bb6c459044f908e16ad2aef1126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7e9c8bb6c459044f908e16ad2aef1126">USBHS_DEVEPTIDR_EPDISHDMAC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga7e9c8bb6c459044f908e16ad2aef1126"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Interrupts Disable HDMA Request Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7e9c8bb6c459044f908e16ad2aef1126">More...</a><br /></td></tr>
<tr class="separator:ga7e9c8bb6c459044f908e16ad2aef1126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa4e371d23a6435ba1b8a8f9a3e4ce70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafa4e371d23a6435ba1b8a8f9a3e4ce70">USBHS_DEVEPTIDR_NYETDISC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gafa4e371d23a6435ba1b8a8f9a3e4ce70"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) NYET Token Disable Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafa4e371d23a6435ba1b8a8f9a3e4ce70">More...</a><br /></td></tr>
<tr class="separator:gafa4e371d23a6435ba1b8a8f9a3e4ce70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81141d3f3ccca1357df2c39bfe225361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga81141d3f3ccca1357df2c39bfe225361">USBHS_DEVEPTIDR_STALLRQC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga81141d3f3ccca1357df2c39bfe225361"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) STALL Request Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga81141d3f3ccca1357df2c39bfe225361">More...</a><br /></td></tr>
<tr class="separator:ga81141d3f3ccca1357df2c39bfe225361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6fe55fbde9518c54e00e56313b47494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad6fe55fbde9518c54e00e56313b47494">USBHS_DEVEPTIDR_UNDERFEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad6fe55fbde9518c54e00e56313b47494"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Underflow Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad6fe55fbde9518c54e00e56313b47494">More...</a><br /></td></tr>
<tr class="separator:gad6fe55fbde9518c54e00e56313b47494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31522016bd125a523534dd7c553271e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae31522016bd125a523534dd7c553271e">USBHS_DEVEPTIDR_HBISOINERREC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gae31522016bd125a523534dd7c553271e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) High Bandwidth Isochronous IN Error Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae31522016bd125a523534dd7c553271e">More...</a><br /></td></tr>
<tr class="separator:gae31522016bd125a523534dd7c553271e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90dbdd59adbda71ac7694f08b8be186f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga90dbdd59adbda71ac7694f08b8be186f">USBHS_DEVEPTIDR_HBISOFLUSHEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga90dbdd59adbda71ac7694f08b8be186f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) High Bandwidth Isochronous IN Flush Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga90dbdd59adbda71ac7694f08b8be186f">More...</a><br /></td></tr>
<tr class="separator:ga90dbdd59adbda71ac7694f08b8be186f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd885c0cea5be8cc8537d20d45d3210a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafd885c0cea5be8cc8537d20d45d3210a">USBHS_DEVEPTIDR_CRCERREC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gafd885c0cea5be8cc8537d20d45d3210a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) CRC Error Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafd885c0cea5be8cc8537d20d45d3210a">More...</a><br /></td></tr>
<tr class="separator:gafd885c0cea5be8cc8537d20d45d3210a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81431fa866cee1e9b3a5e8c5cd69688d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga81431fa866cee1e9b3a5e8c5cd69688d">USBHS_DEVEPTIDR_MDATEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga81431fa866cee1e9b3a5e8c5cd69688d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) MData Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga81431fa866cee1e9b3a5e8c5cd69688d">More...</a><br /></td></tr>
<tr class="separator:ga81431fa866cee1e9b3a5e8c5cd69688d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabde3dafd4f65069cd51b19b9596d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacabde3dafd4f65069cd51b19b9596d1a">USBHS_DEVEPTIDR_DATAXEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gacabde3dafd4f65069cd51b19b9596d1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) DataX Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacabde3dafd4f65069cd51b19b9596d1a">More...</a><br /></td></tr>
<tr class="separator:gacabde3dafd4f65069cd51b19b9596d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c42e0218e778390bbf2d4b53cd7d6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0c42e0218e778390bbf2d4b53cd7d6bb">USBHS_DEVEPTIDR_ERRORTRANSEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga0c42e0218e778390bbf2d4b53cd7d6bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVEPTIDR[10]) Transaction Error Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0c42e0218e778390bbf2d4b53cd7d6bb">More...</a><br /></td></tr>
<tr class="separator:ga0c42e0218e778390bbf2d4b53cd7d6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f98cc37560215ee6b2a8bd6c868c558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0f98cc37560215ee6b2a8bd6c868c558">USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0f98cc37560215ee6b2a8bd6c868c558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6bf973de08b2632d2d3a23b19c5171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2c6bf973de08b2632d2d3a23b19c5171">USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos)</td></tr>
<tr class="memdesc:ga2c6bf973de08b2632d2d3a23b19c5171"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMANXTDSC) Next Descriptor Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2c6bf973de08b2632d2d3a23b19c5171">More...</a><br /></td></tr>
<tr class="separator:ga2c6bf973de08b2632d2d3a23b19c5171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66553c4922affd8b916af735846296f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac66553c4922affd8b916af735846296f">USBHS_DEVDMANXTDSC_NXT_DSC_ADD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2c6bf973de08b2632d2d3a23b19c5171">USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0f98cc37560215ee6b2a8bd6c868c558">USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos</a>)))</td></tr>
<tr class="separator:gac66553c4922affd8b916af735846296f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac772a3680418456eafef51ea774320a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaac772a3680418456eafef51ea774320a">USBHS_DEVDMAADDRESS_BUFF_ADD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaac772a3680418456eafef51ea774320a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379c376b6bcff645f7960a5086854f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga379c376b6bcff645f7960a5086854f03">USBHS_DEVDMAADDRESS_BUFF_ADD_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; USBHS_DEVDMAADDRESS_BUFF_ADD_Pos)</td></tr>
<tr class="memdesc:ga379c376b6bcff645f7960a5086854f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMAADDRESS) Buffer Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga379c376b6bcff645f7960a5086854f03">More...</a><br /></td></tr>
<tr class="separator:ga379c376b6bcff645f7960a5086854f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ea8206c20f15d27b490e7071645c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga97ea8206c20f15d27b490e7071645c66">USBHS_DEVDMAADDRESS_BUFF_ADD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga379c376b6bcff645f7960a5086854f03">USBHS_DEVDMAADDRESS_BUFF_ADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaac772a3680418456eafef51ea774320a">USBHS_DEVDMAADDRESS_BUFF_ADD_Pos</a>)))</td></tr>
<tr class="separator:ga97ea8206c20f15d27b490e7071645c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5eaec12bce454e6829bdfc4c4594a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafc5eaec12bce454e6829bdfc4c4594a5">USBHS_DEVDMACONTROL_CHANN_ENB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafc5eaec12bce454e6829bdfc4c4594a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) Channel Enable Command  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafc5eaec12bce454e6829bdfc4c4594a5">More...</a><br /></td></tr>
<tr class="separator:gafc5eaec12bce454e6829bdfc4c4594a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c878919619dac6d5c5042f75a54653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga90c878919619dac6d5c5042f75a54653">USBHS_DEVDMACONTROL_LDNXT_DSC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga90c878919619dac6d5c5042f75a54653"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) Load Next Channel <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Descriptor Enable Command  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga90c878919619dac6d5c5042f75a54653">More...</a><br /></td></tr>
<tr class="separator:ga90c878919619dac6d5c5042f75a54653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a472d5573d59ca01ab998d35fe42134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4a472d5573d59ca01ab998d35fe42134">USBHS_DEVDMACONTROL_END_TR_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga4a472d5573d59ca01ab998d35fe42134"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) End of <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Enable Control (OUT transfers only)  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4a472d5573d59ca01ab998d35fe42134">More...</a><br /></td></tr>
<tr class="separator:ga4a472d5573d59ca01ab998d35fe42134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a6018ba094d2c25e1e5d43fbf81725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga36a6018ba094d2c25e1e5d43fbf81725">USBHS_DEVDMACONTROL_END_B_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga36a6018ba094d2c25e1e5d43fbf81725"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) End of Buffer Enable Control  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga36a6018ba094d2c25e1e5d43fbf81725">More...</a><br /></td></tr>
<tr class="separator:ga36a6018ba094d2c25e1e5d43fbf81725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a52e66b770dc75e0bd3fa0306a56292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3a52e66b770dc75e0bd3fa0306a56292">USBHS_DEVDMACONTROL_END_TR_IT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga3a52e66b770dc75e0bd3fa0306a56292"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) End of <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3a52e66b770dc75e0bd3fa0306a56292">More...</a><br /></td></tr>
<tr class="separator:ga3a52e66b770dc75e0bd3fa0306a56292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c6fe730699f43a24dc19e6c7f2ac66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga86c6fe730699f43a24dc19e6c7f2ac66">USBHS_DEVDMACONTROL_END_BUFFIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga86c6fe730699f43a24dc19e6c7f2ac66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) End of Buffer Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga86c6fe730699f43a24dc19e6c7f2ac66">More...</a><br /></td></tr>
<tr class="separator:ga86c6fe730699f43a24dc19e6c7f2ac66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a14d59330c7ea07601a2b61ac6529e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga86a14d59330c7ea07601a2b61ac6529e">USBHS_DEVDMACONTROL_DESC_LD_IT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga86a14d59330c7ea07601a2b61ac6529e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) Descriptor Loaded Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga86a14d59330c7ea07601a2b61ac6529e">More...</a><br /></td></tr>
<tr class="separator:ga86a14d59330c7ea07601a2b61ac6529e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943997858212b2d56ab97dda52ffeb58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga943997858212b2d56ab97dda52ffeb58">USBHS_DEVDMACONTROL_BURST_LCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga943997858212b2d56ab97dda52ffeb58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) Burst Lock Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga943997858212b2d56ab97dda52ffeb58">More...</a><br /></td></tr>
<tr class="separator:ga943997858212b2d56ab97dda52ffeb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad173b16d3590fafce3d5e59024be02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaad173b16d3590fafce3d5e59024be02c">USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaad173b16d3590fafce3d5e59024be02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc3056aeb7d9b49c34b00988756993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab7cc3056aeb7d9b49c34b00988756993">USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos)</td></tr>
<tr class="memdesc:gab7cc3056aeb7d9b49c34b00988756993"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMACONTROL) Buffer Byte Length (Write-only)  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab7cc3056aeb7d9b49c34b00988756993">More...</a><br /></td></tr>
<tr class="separator:gab7cc3056aeb7d9b49c34b00988756993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeee9e744d9b3b4e0d05fdee54fa1ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaeeee9e744d9b3b4e0d05fdee54fa1ba3">USBHS_DEVDMACONTROL_BUFF_LENGTH</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab7cc3056aeb7d9b49c34b00988756993">USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaad173b16d3590fafce3d5e59024be02c">USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos</a>)))</td></tr>
<tr class="separator:gaeeee9e744d9b3b4e0d05fdee54fa1ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4102378a0925234238961d88caa949b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4102378a0925234238961d88caa949b1">USBHS_DEVDMASTATUS_CHANN_ENB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga4102378a0925234238961d88caa949b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMASTATUS) Channel Enable Status  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4102378a0925234238961d88caa949b1">More...</a><br /></td></tr>
<tr class="separator:ga4102378a0925234238961d88caa949b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982a52b634020ac48449b7a15532abcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga982a52b634020ac48449b7a15532abcc">USBHS_DEVDMASTATUS_CHANN_ACT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga982a52b634020ac48449b7a15532abcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMASTATUS) Channel Active Status  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga982a52b634020ac48449b7a15532abcc">More...</a><br /></td></tr>
<tr class="separator:ga982a52b634020ac48449b7a15532abcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425d05279c0c14944268728e346015b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga425d05279c0c14944268728e346015b0">USBHS_DEVDMASTATUS_END_TR_ST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga425d05279c0c14944268728e346015b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMASTATUS) End of Channel <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Status  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga425d05279c0c14944268728e346015b0">More...</a><br /></td></tr>
<tr class="separator:ga425d05279c0c14944268728e346015b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132996c11225849c258ce9718acb6ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga132996c11225849c258ce9718acb6ac9">USBHS_DEVDMASTATUS_END_BF_ST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga132996c11225849c258ce9718acb6ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMASTATUS) End of Channel Buffer Status  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga132996c11225849c258ce9718acb6ac9">More...</a><br /></td></tr>
<tr class="separator:ga132996c11225849c258ce9718acb6ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b0093e492bed9ea99e21a1cbd3d2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga35b0093e492bed9ea99e21a1cbd3d2ad">USBHS_DEVDMASTATUS_DESC_LDST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga35b0093e492bed9ea99e21a1cbd3d2ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMASTATUS) Descriptor Loaded Status  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga35b0093e492bed9ea99e21a1cbd3d2ad">More...</a><br /></td></tr>
<tr class="separator:ga35b0093e492bed9ea99e21a1cbd3d2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988543f1a187b28d82e02a88465a023b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga988543f1a187b28d82e02a88465a023b">USBHS_DEVDMASTATUS_BUFF_COUNT_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga988543f1a187b28d82e02a88465a023b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6441367716baec1f6e76bb93f74fde59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6441367716baec1f6e76bb93f74fde59">USBHS_DEVDMASTATUS_BUFF_COUNT_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; USBHS_DEVDMASTATUS_BUFF_COUNT_Pos)</td></tr>
<tr class="memdesc:ga6441367716baec1f6e76bb93f74fde59"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_DEVDMASTATUS) Buffer Byte Count  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6441367716baec1f6e76bb93f74fde59">More...</a><br /></td></tr>
<tr class="separator:ga6441367716baec1f6e76bb93f74fde59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6299edf554c36e9fb1beb29b8a55b08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6299edf554c36e9fb1beb29b8a55b08a">USBHS_DEVDMASTATUS_BUFF_COUNT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6441367716baec1f6e76bb93f74fde59">USBHS_DEVDMASTATUS_BUFF_COUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga988543f1a187b28d82e02a88465a023b">USBHS_DEVDMASTATUS_BUFF_COUNT_Pos</a>)))</td></tr>
<tr class="separator:ga6299edf554c36e9fb1beb29b8a55b08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09aa0f04e6a75533e7bf8062fdb0ef5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga09aa0f04e6a75533e7bf8062fdb0ef5a">USBHS_HSTCTRL_SOFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga09aa0f04e6a75533e7bf8062fdb0ef5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTCTRL) Start of Frame Generation Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga09aa0f04e6a75533e7bf8062fdb0ef5a">More...</a><br /></td></tr>
<tr class="separator:ga09aa0f04e6a75533e7bf8062fdb0ef5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14d017526803c9e24ead6001d3aa65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf14d017526803c9e24ead6001d3aa65e">USBHS_HSTCTRL_RESET</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaf14d017526803c9e24ead6001d3aa65e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTCTRL) Send USB Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf14d017526803c9e24ead6001d3aa65e">More...</a><br /></td></tr>
<tr class="separator:gaf14d017526803c9e24ead6001d3aa65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c41b3b0eb74877bcc83503849a3833b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5c41b3b0eb74877bcc83503849a3833b">USBHS_HSTCTRL_RESUME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga5c41b3b0eb74877bcc83503849a3833b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTCTRL) Send USB Resume  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5c41b3b0eb74877bcc83503849a3833b">More...</a><br /></td></tr>
<tr class="separator:ga5c41b3b0eb74877bcc83503849a3833b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dbc1f0e1a120ea37ac7e126e5048c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3dbc1f0e1a120ea37ac7e126e5048c18">USBHS_HSTCTRL_SPDCONF_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga3dbc1f0e1a120ea37ac7e126e5048c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ec7fd901405a233ec5fc86a4c8cf33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac7ec7fd901405a233ec5fc86a4c8cf33">USBHS_HSTCTRL_SPDCONF_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_HSTCTRL_SPDCONF_Pos)</td></tr>
<tr class="memdesc:gac7ec7fd901405a233ec5fc86a4c8cf33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTCTRL) Mode Configuration  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac7ec7fd901405a233ec5fc86a4c8cf33">More...</a><br /></td></tr>
<tr class="separator:gac7ec7fd901405a233ec5fc86a4c8cf33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa93266fe4a5db3f21621b544b3fcbf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafa93266fe4a5db3f21621b544b3fcbf0">USBHS_HSTCTRL_SPDCONF</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac7ec7fd901405a233ec5fc86a4c8cf33">USBHS_HSTCTRL_SPDCONF_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3dbc1f0e1a120ea37ac7e126e5048c18">USBHS_HSTCTRL_SPDCONF_Pos</a>)))</td></tr>
<tr class="separator:gafa93266fe4a5db3f21621b544b3fcbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e316d861e4536eeef786752d54af55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga64e316d861e4536eeef786752d54af55">USBHS_HSTCTRL_SPDCONF_NORMAL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga64e316d861e4536eeef786752d54af55"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTCTRL) The host starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the downstream peripheral is high-speed capable.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga64e316d861e4536eeef786752d54af55">More...</a><br /></td></tr>
<tr class="separator:ga64e316d861e4536eeef786752d54af55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2f66676fae0988982122a3832dda2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadf2f66676fae0988982122a3832dda2a">USBHS_HSTCTRL_SPDCONF_LOW_POWER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gadf2f66676fae0988982122a3832dda2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTCTRL) For a better consumption, if high speed is not needed.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadf2f66676fae0988982122a3832dda2a">More...</a><br /></td></tr>
<tr class="separator:gadf2f66676fae0988982122a3832dda2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f671e6b568ee3e943dfe0aff644c495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3f671e6b568ee3e943dfe0aff644c495">USBHS_HSTCTRL_SPDCONF_HIGH_SPEED</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga3f671e6b568ee3e943dfe0aff644c495"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTCTRL) Forced high speed.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3f671e6b568ee3e943dfe0aff644c495">More...</a><br /></td></tr>
<tr class="separator:ga3f671e6b568ee3e943dfe0aff644c495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e559a40a175b3cc826aa84a5bb485a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7e559a40a175b3cc826aa84a5bb485a5">USBHS_HSTCTRL_SPDCONF_FORCED_FS</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga7e559a40a175b3cc826aa84a5bb485a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTCTRL) The host remains in Full-speed mode whatever the peripheral speed capability.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7e559a40a175b3cc826aa84a5bb485a5">More...</a><br /></td></tr>
<tr class="separator:ga7e559a40a175b3cc826aa84a5bb485a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26736532c2bf0a1896b0623528e638f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga26736532c2bf0a1896b0623528e638f9">USBHS_HSTISR_DCONNI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga26736532c2bf0a1896b0623528e638f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Device Connection Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga26736532c2bf0a1896b0623528e638f9">More...</a><br /></td></tr>
<tr class="separator:ga26736532c2bf0a1896b0623528e638f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf0cbe3f438eb0ab5d55527be1666bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9bf0cbe3f438eb0ab5d55527be1666bb">USBHS_HSTISR_DDISCI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga9bf0cbe3f438eb0ab5d55527be1666bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Device Disconnection Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9bf0cbe3f438eb0ab5d55527be1666bb">More...</a><br /></td></tr>
<tr class="separator:ga9bf0cbe3f438eb0ab5d55527be1666bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf84113b919c558bfeb00a82f0b34ceaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf84113b919c558bfeb00a82f0b34ceaa">USBHS_HSTISR_RSTI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaf84113b919c558bfeb00a82f0b34ceaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) USB Reset Sent Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf84113b919c558bfeb00a82f0b34ceaa">More...</a><br /></td></tr>
<tr class="separator:gaf84113b919c558bfeb00a82f0b34ceaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c9fce8f7ee07463c038713026e71a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga09c9fce8f7ee07463c038713026e71a3">USBHS_HSTISR_RSMEDI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga09c9fce8f7ee07463c038713026e71a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Downstream Resume Sent Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga09c9fce8f7ee07463c038713026e71a3">More...</a><br /></td></tr>
<tr class="separator:ga09c9fce8f7ee07463c038713026e71a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6e204fe65d4c73c987271638fcdfdb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab6e204fe65d4c73c987271638fcdfdb6">USBHS_HSTISR_RXRSMI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gab6e204fe65d4c73c987271638fcdfdb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Upstream Resume Received Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab6e204fe65d4c73c987271638fcdfdb6">More...</a><br /></td></tr>
<tr class="separator:gab6e204fe65d4c73c987271638fcdfdb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e72394c9c97ef664be053cbd2c76bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2e72394c9c97ef664be053cbd2c76bc5">USBHS_HSTISR_HSOFI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga2e72394c9c97ef664be053cbd2c76bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Host Start of Frame Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2e72394c9c97ef664be053cbd2c76bc5">More...</a><br /></td></tr>
<tr class="separator:ga2e72394c9c97ef664be053cbd2c76bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd5ce141cbeda44deeeb8803154192b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafbd5ce141cbeda44deeeb8803154192b">USBHS_HSTISR_HWUPI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gafbd5ce141cbeda44deeeb8803154192b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Host Wake-Up Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafbd5ce141cbeda44deeeb8803154192b">More...</a><br /></td></tr>
<tr class="separator:gafbd5ce141cbeda44deeeb8803154192b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d551b0793867638a6420df8f4a25645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1d551b0793867638a6420df8f4a25645">USBHS_HSTISR_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga1d551b0793867638a6420df8f4a25645"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 0 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1d551b0793867638a6420df8f4a25645">More...</a><br /></td></tr>
<tr class="separator:ga1d551b0793867638a6420df8f4a25645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edb873128c0048654135ac51a4d9b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5edb873128c0048654135ac51a4d9b0a">USBHS_HSTISR_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga5edb873128c0048654135ac51a4d9b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 1 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5edb873128c0048654135ac51a4d9b0a">More...</a><br /></td></tr>
<tr class="separator:ga5edb873128c0048654135ac51a4d9b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461b2c6b064c0598a325c453934b9b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga461b2c6b064c0598a325c453934b9b1a">USBHS_HSTISR_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga461b2c6b064c0598a325c453934b9b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 2 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga461b2c6b064c0598a325c453934b9b1a">More...</a><br /></td></tr>
<tr class="separator:ga461b2c6b064c0598a325c453934b9b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98e3e9598d0c0a054482c1ab99b67c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac98e3e9598d0c0a054482c1ab99b67c3">USBHS_HSTISR_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gac98e3e9598d0c0a054482c1ab99b67c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 3 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac98e3e9598d0c0a054482c1ab99b67c3">More...</a><br /></td></tr>
<tr class="separator:gac98e3e9598d0c0a054482c1ab99b67c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802d50d6cd815190e49c85d15bb756de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga802d50d6cd815190e49c85d15bb756de">USBHS_HSTISR_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga802d50d6cd815190e49c85d15bb756de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 4 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga802d50d6cd815190e49c85d15bb756de">More...</a><br /></td></tr>
<tr class="separator:ga802d50d6cd815190e49c85d15bb756de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf084a4111ab96f3b4735efd9db47f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadf084a4111ab96f3b4735efd9db47f0c">USBHS_HSTISR_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gadf084a4111ab96f3b4735efd9db47f0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 5 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadf084a4111ab96f3b4735efd9db47f0c">More...</a><br /></td></tr>
<tr class="separator:gadf084a4111ab96f3b4735efd9db47f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae699148b334bf40e6a735502f700398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaae699148b334bf40e6a735502f700398">USBHS_HSTISR_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaae699148b334bf40e6a735502f700398"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 6 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaae699148b334bf40e6a735502f700398">More...</a><br /></td></tr>
<tr class="separator:gaae699148b334bf40e6a735502f700398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd73c0d3978efbd250532250d72b1016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacd73c0d3978efbd250532250d72b1016">USBHS_HSTISR_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:gacd73c0d3978efbd250532250d72b1016"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 7 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacd73c0d3978efbd250532250d72b1016">More...</a><br /></td></tr>
<tr class="separator:gacd73c0d3978efbd250532250d72b1016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e883a503835731f7719534b455560c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad4e883a503835731f7719534b455560c">USBHS_HSTISR_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gad4e883a503835731f7719534b455560c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 8 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad4e883a503835731f7719534b455560c">More...</a><br /></td></tr>
<tr class="separator:gad4e883a503835731f7719534b455560c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b98d4261f02c234ecef07686ec814f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf1b98d4261f02c234ecef07686ec814f">USBHS_HSTISR_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gaf1b98d4261f02c234ecef07686ec814f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 9 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf1b98d4261f02c234ecef07686ec814f">More...</a><br /></td></tr>
<tr class="separator:gaf1b98d4261f02c234ecef07686ec814f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edeb390c47bd11351a88bd21bd37fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3edeb390c47bd11351a88bd21bd37fbb">USBHS_HSTISR_PEP_10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga3edeb390c47bd11351a88bd21bd37fbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 10 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3edeb390c47bd11351a88bd21bd37fbb">More...</a><br /></td></tr>
<tr class="separator:ga3edeb390c47bd11351a88bd21bd37fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328dc807c6a17858f0ef7c0ebad45a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga328dc807c6a17858f0ef7c0ebad45a4e">USBHS_HSTISR_PEP_11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga328dc807c6a17858f0ef7c0ebad45a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) Pipe 11 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga328dc807c6a17858f0ef7c0ebad45a4e">More...</a><br /></td></tr>
<tr class="separator:ga328dc807c6a17858f0ef7c0ebad45a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee89d916fbd2f900cc36c2b9ad1afa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3ee89d916fbd2f900cc36c2b9ad1afa8">USBHS_HSTISR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ga3ee89d916fbd2f900cc36c2b9ad1afa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 1 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3ee89d916fbd2f900cc36c2b9ad1afa8">More...</a><br /></td></tr>
<tr class="separator:ga3ee89d916fbd2f900cc36c2b9ad1afa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f9d3b959cd003b4a776886a18ea4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab3f9d3b959cd003b4a776886a18ea4f1">USBHS_HSTISR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:gab3f9d3b959cd003b4a776886a18ea4f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 2 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab3f9d3b959cd003b4a776886a18ea4f1">More...</a><br /></td></tr>
<tr class="separator:gab3f9d3b959cd003b4a776886a18ea4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2635d3ce3f79939b4bd49adc86c8cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa2635d3ce3f79939b4bd49adc86c8cb5">USBHS_HSTISR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gaa2635d3ce3f79939b4bd49adc86c8cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 3 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa2635d3ce3f79939b4bd49adc86c8cb5">More...</a><br /></td></tr>
<tr class="separator:gaa2635d3ce3f79939b4bd49adc86c8cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed42ea806678b1da3552cfaea2dd4d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaed42ea806678b1da3552cfaea2dd4d60">USBHS_HSTISR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gaed42ea806678b1da3552cfaea2dd4d60"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 4 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaed42ea806678b1da3552cfaea2dd4d60">More...</a><br /></td></tr>
<tr class="separator:gaed42ea806678b1da3552cfaea2dd4d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0dbc9654f5ac451ec8bf9dcd61f4ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf0dbc9654f5ac451ec8bf9dcd61f4ba0">USBHS_HSTISR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gaf0dbc9654f5ac451ec8bf9dcd61f4ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 5 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf0dbc9654f5ac451ec8bf9dcd61f4ba0">More...</a><br /></td></tr>
<tr class="separator:gaf0dbc9654f5ac451ec8bf9dcd61f4ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b43811bc4572ab7cb7fc1399f71a7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7b43811bc4572ab7cb7fc1399f71a7b3">USBHS_HSTISR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga7b43811bc4572ab7cb7fc1399f71a7b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 6 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7b43811bc4572ab7cb7fc1399f71a7b3">More...</a><br /></td></tr>
<tr class="separator:ga7b43811bc4572ab7cb7fc1399f71a7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f49c8777ee76e4e23a0ea56235cdc9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8f49c8777ee76e4e23a0ea56235cdc9a">USBHS_HSTISR_DMA_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga8f49c8777ee76e4e23a0ea56235cdc9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTISR) DMA Channel 7 Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8f49c8777ee76e4e23a0ea56235cdc9a">More...</a><br /></td></tr>
<tr class="separator:ga8f49c8777ee76e4e23a0ea56235cdc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb7643d5be82c2ea2172850b38484e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0fb7643d5be82c2ea2172850b38484e2">USBHS_HSTICR_DCONNIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0fb7643d5be82c2ea2172850b38484e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTICR) Device Connection Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0fb7643d5be82c2ea2172850b38484e2">More...</a><br /></td></tr>
<tr class="separator:ga0fb7643d5be82c2ea2172850b38484e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23995ee5d7ddabec341170ca98b6d624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga23995ee5d7ddabec341170ca98b6d624">USBHS_HSTICR_DDISCIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga23995ee5d7ddabec341170ca98b6d624"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTICR) Device Disconnection Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga23995ee5d7ddabec341170ca98b6d624">More...</a><br /></td></tr>
<tr class="separator:ga23995ee5d7ddabec341170ca98b6d624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84df2c9bc871c6336be81958fe823f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga84df2c9bc871c6336be81958fe823f08">USBHS_HSTICR_RSTIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga84df2c9bc871c6336be81958fe823f08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTICR) USB Reset Sent Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga84df2c9bc871c6336be81958fe823f08">More...</a><br /></td></tr>
<tr class="separator:ga84df2c9bc871c6336be81958fe823f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0051eb6033ce6b61620c7ef787defcf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0051eb6033ce6b61620c7ef787defcf3">USBHS_HSTICR_RSMEDIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga0051eb6033ce6b61620c7ef787defcf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTICR) Downstream Resume Sent Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0051eb6033ce6b61620c7ef787defcf3">More...</a><br /></td></tr>
<tr class="separator:ga0051eb6033ce6b61620c7ef787defcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566346848e44c880a71dd89abcedd6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga566346848e44c880a71dd89abcedd6ce">USBHS_HSTICR_RXRSMIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga566346848e44c880a71dd89abcedd6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTICR) Upstream Resume Received Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga566346848e44c880a71dd89abcedd6ce">More...</a><br /></td></tr>
<tr class="separator:ga566346848e44c880a71dd89abcedd6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6df5ae7bc42d5c5a48f7780451ccd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa6df5ae7bc42d5c5a48f7780451ccd57">USBHS_HSTICR_HSOFIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaa6df5ae7bc42d5c5a48f7780451ccd57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTICR) Host Start of Frame Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa6df5ae7bc42d5c5a48f7780451ccd57">More...</a><br /></td></tr>
<tr class="separator:gaa6df5ae7bc42d5c5a48f7780451ccd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63908e82e8d8280a53314644efcda9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga63908e82e8d8280a53314644efcda9ba">USBHS_HSTICR_HWUPIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga63908e82e8d8280a53314644efcda9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTICR) Host Wake-Up Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga63908e82e8d8280a53314644efcda9ba">More...</a><br /></td></tr>
<tr class="separator:ga63908e82e8d8280a53314644efcda9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5c69a7b49bc8926d9f8d275945e043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8f5c69a7b49bc8926d9f8d275945e043">USBHS_HSTIFR_DCONNIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga8f5c69a7b49bc8926d9f8d275945e043"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) Device Connection Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8f5c69a7b49bc8926d9f8d275945e043">More...</a><br /></td></tr>
<tr class="separator:ga8f5c69a7b49bc8926d9f8d275945e043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3321538a1390a9a9525af429a00b471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac3321538a1390a9a9525af429a00b471">USBHS_HSTIFR_DDISCIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gac3321538a1390a9a9525af429a00b471"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) Device Disconnection Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac3321538a1390a9a9525af429a00b471">More...</a><br /></td></tr>
<tr class="separator:gac3321538a1390a9a9525af429a00b471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48da5d3e5cad30fa8fac9652f7584594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga48da5d3e5cad30fa8fac9652f7584594">USBHS_HSTIFR_RSTIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga48da5d3e5cad30fa8fac9652f7584594"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) USB Reset Sent Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga48da5d3e5cad30fa8fac9652f7584594">More...</a><br /></td></tr>
<tr class="separator:ga48da5d3e5cad30fa8fac9652f7584594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18272cc7c4f5f26e98dfccfc97bf59d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga18272cc7c4f5f26e98dfccfc97bf59d6">USBHS_HSTIFR_RSMEDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga18272cc7c4f5f26e98dfccfc97bf59d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) Downstream Resume Sent Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga18272cc7c4f5f26e98dfccfc97bf59d6">More...</a><br /></td></tr>
<tr class="separator:ga18272cc7c4f5f26e98dfccfc97bf59d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30bc239e13c9189a98b21b67f4240fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga30bc239e13c9189a98b21b67f4240fe9">USBHS_HSTIFR_RXRSMIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga30bc239e13c9189a98b21b67f4240fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) Upstream Resume Received Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga30bc239e13c9189a98b21b67f4240fe9">More...</a><br /></td></tr>
<tr class="separator:ga30bc239e13c9189a98b21b67f4240fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058eec9cbe60b84e56a33cb97ad48712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga058eec9cbe60b84e56a33cb97ad48712">USBHS_HSTIFR_HSOFIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga058eec9cbe60b84e56a33cb97ad48712"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) Host Start of Frame Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga058eec9cbe60b84e56a33cb97ad48712">More...</a><br /></td></tr>
<tr class="separator:ga058eec9cbe60b84e56a33cb97ad48712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfdb08e9e4fe591cd781dd845c9b7712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabfdb08e9e4fe591cd781dd845c9b7712">USBHS_HSTIFR_HWUPIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gabfdb08e9e4fe591cd781dd845c9b7712"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) Host Wake-Up Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabfdb08e9e4fe591cd781dd845c9b7712">More...</a><br /></td></tr>
<tr class="separator:gabfdb08e9e4fe591cd781dd845c9b7712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1888edbfcc052261aa510d80d58e295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac1888edbfcc052261aa510d80d58e295">USBHS_HSTIFR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gac1888edbfcc052261aa510d80d58e295"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 1 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac1888edbfcc052261aa510d80d58e295">More...</a><br /></td></tr>
<tr class="separator:gac1888edbfcc052261aa510d80d58e295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50434e1d59cd6cdc2450bd0006417753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga50434e1d59cd6cdc2450bd0006417753">USBHS_HSTIFR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga50434e1d59cd6cdc2450bd0006417753"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 2 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga50434e1d59cd6cdc2450bd0006417753">More...</a><br /></td></tr>
<tr class="separator:ga50434e1d59cd6cdc2450bd0006417753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579f95492fa987c10290c53146a8b647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga579f95492fa987c10290c53146a8b647">USBHS_HSTIFR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga579f95492fa987c10290c53146a8b647"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 3 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga579f95492fa987c10290c53146a8b647">More...</a><br /></td></tr>
<tr class="separator:ga579f95492fa987c10290c53146a8b647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3668c66c2f3ddc898a55ad26cbaed287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3668c66c2f3ddc898a55ad26cbaed287">USBHS_HSTIFR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga3668c66c2f3ddc898a55ad26cbaed287"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 4 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3668c66c2f3ddc898a55ad26cbaed287">More...</a><br /></td></tr>
<tr class="separator:ga3668c66c2f3ddc898a55ad26cbaed287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2554e3461869d5b36cb65dd4251719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4a2554e3461869d5b36cb65dd4251719">USBHS_HSTIFR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga4a2554e3461869d5b36cb65dd4251719"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 5 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4a2554e3461869d5b36cb65dd4251719">More...</a><br /></td></tr>
<tr class="separator:ga4a2554e3461869d5b36cb65dd4251719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e76b91c622cfc7c3a83a838ebd79dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7e76b91c622cfc7c3a83a838ebd79dd4">USBHS_HSTIFR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga7e76b91c622cfc7c3a83a838ebd79dd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 6 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7e76b91c622cfc7c3a83a838ebd79dd4">More...</a><br /></td></tr>
<tr class="separator:ga7e76b91c622cfc7c3a83a838ebd79dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357833ba3c2fb4ededbecd8e876b1380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga357833ba3c2fb4ededbecd8e876b1380">USBHS_HSTIFR_DMA_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga357833ba3c2fb4ededbecd8e876b1380"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIFR) DMA Channel 7 Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga357833ba3c2fb4ededbecd8e876b1380">More...</a><br /></td></tr>
<tr class="separator:ga357833ba3c2fb4ededbecd8e876b1380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e4f9a2f8424866113c488a83f3fe511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9e4f9a2f8424866113c488a83f3fe511">USBHS_HSTIMR_DCONNIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9e4f9a2f8424866113c488a83f3fe511"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Device Connection Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9e4f9a2f8424866113c488a83f3fe511">More...</a><br /></td></tr>
<tr class="separator:ga9e4f9a2f8424866113c488a83f3fe511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e7bad35dd2abc7543891f740c405ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab3e7bad35dd2abc7543891f740c405ca">USBHS_HSTIMR_DDISCIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gab3e7bad35dd2abc7543891f740c405ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Device Disconnection Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab3e7bad35dd2abc7543891f740c405ca">More...</a><br /></td></tr>
<tr class="separator:gab3e7bad35dd2abc7543891f740c405ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77028eadb2fe9bbea2b967cf5d8b0612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga77028eadb2fe9bbea2b967cf5d8b0612">USBHS_HSTIMR_RSTIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga77028eadb2fe9bbea2b967cf5d8b0612"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) USB Reset Sent Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga77028eadb2fe9bbea2b967cf5d8b0612">More...</a><br /></td></tr>
<tr class="separator:ga77028eadb2fe9bbea2b967cf5d8b0612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc1813f46febb964bb11d1b88652c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaafc1813f46febb964bb11d1b88652c2c">USBHS_HSTIMR_RSMEDIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaafc1813f46febb964bb11d1b88652c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Downstream Resume Sent Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaafc1813f46febb964bb11d1b88652c2c">More...</a><br /></td></tr>
<tr class="separator:gaafc1813f46febb964bb11d1b88652c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38a2f3aad430e94e8025b159a5b21ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa38a2f3aad430e94e8025b159a5b21ac">USBHS_HSTIMR_RXRSMIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaa38a2f3aad430e94e8025b159a5b21ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Upstream Resume Received Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa38a2f3aad430e94e8025b159a5b21ac">More...</a><br /></td></tr>
<tr class="separator:gaa38a2f3aad430e94e8025b159a5b21ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee6df30ca79ad576ed2eb15f029608e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4ee6df30ca79ad576ed2eb15f029608e">USBHS_HSTIMR_HSOFIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga4ee6df30ca79ad576ed2eb15f029608e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Host Start of Frame Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4ee6df30ca79ad576ed2eb15f029608e">More...</a><br /></td></tr>
<tr class="separator:ga4ee6df30ca79ad576ed2eb15f029608e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb0e3fbc603a463affb7a12d70bef38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaafb0e3fbc603a463affb7a12d70bef38">USBHS_HSTIMR_HWUPIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaafb0e3fbc603a463affb7a12d70bef38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Host Wake-Up Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaafb0e3fbc603a463affb7a12d70bef38">More...</a><br /></td></tr>
<tr class="separator:gaafb0e3fbc603a463affb7a12d70bef38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60199eab9715e425a8c753fc6d59dec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga60199eab9715e425a8c753fc6d59dec2">USBHS_HSTIMR_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga60199eab9715e425a8c753fc6d59dec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 0 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga60199eab9715e425a8c753fc6d59dec2">More...</a><br /></td></tr>
<tr class="separator:ga60199eab9715e425a8c753fc6d59dec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6172d112a349a26be5a03337ea3fc71d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6172d112a349a26be5a03337ea3fc71d">USBHS_HSTIMR_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga6172d112a349a26be5a03337ea3fc71d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 1 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6172d112a349a26be5a03337ea3fc71d">More...</a><br /></td></tr>
<tr class="separator:ga6172d112a349a26be5a03337ea3fc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9880b7c54d692247c9aba7f4f95c2e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9880b7c54d692247c9aba7f4f95c2e15">USBHS_HSTIMR_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga9880b7c54d692247c9aba7f4f95c2e15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 2 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9880b7c54d692247c9aba7f4f95c2e15">More...</a><br /></td></tr>
<tr class="separator:ga9880b7c54d692247c9aba7f4f95c2e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b559fada4c465d2b6bc299392ae540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga70b559fada4c465d2b6bc299392ae540">USBHS_HSTIMR_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga70b559fada4c465d2b6bc299392ae540"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 3 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga70b559fada4c465d2b6bc299392ae540">More...</a><br /></td></tr>
<tr class="separator:ga70b559fada4c465d2b6bc299392ae540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cb041dc277bbef3b58e0202ab628f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga26cb041dc277bbef3b58e0202ab628f8">USBHS_HSTIMR_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga26cb041dc277bbef3b58e0202ab628f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 4 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga26cb041dc277bbef3b58e0202ab628f8">More...</a><br /></td></tr>
<tr class="separator:ga26cb041dc277bbef3b58e0202ab628f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb5d8500512986ef44bafafe5f5aaa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaceb5d8500512986ef44bafafe5f5aaa5">USBHS_HSTIMR_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gaceb5d8500512986ef44bafafe5f5aaa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 5 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaceb5d8500512986ef44bafafe5f5aaa5">More...</a><br /></td></tr>
<tr class="separator:gaceb5d8500512986ef44bafafe5f5aaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad408856b09c79f2fda29bd4d14f8ed41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad408856b09c79f2fda29bd4d14f8ed41">USBHS_HSTIMR_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gad408856b09c79f2fda29bd4d14f8ed41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 6 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad408856b09c79f2fda29bd4d14f8ed41">More...</a><br /></td></tr>
<tr class="separator:gad408856b09c79f2fda29bd4d14f8ed41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15aaace81792c52e2bf71540dbaee3c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga15aaace81792c52e2bf71540dbaee3c6">USBHS_HSTIMR_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga15aaace81792c52e2bf71540dbaee3c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 7 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga15aaace81792c52e2bf71540dbaee3c6">More...</a><br /></td></tr>
<tr class="separator:ga15aaace81792c52e2bf71540dbaee3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58617dbb47d40379dd6f52bf457b61d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga58617dbb47d40379dd6f52bf457b61d0">USBHS_HSTIMR_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga58617dbb47d40379dd6f52bf457b61d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 8 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga58617dbb47d40379dd6f52bf457b61d0">More...</a><br /></td></tr>
<tr class="separator:ga58617dbb47d40379dd6f52bf457b61d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7d41188448729a8492aa7c0f3fbb81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2e7d41188448729a8492aa7c0f3fbb81">USBHS_HSTIMR_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga2e7d41188448729a8492aa7c0f3fbb81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 9 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2e7d41188448729a8492aa7c0f3fbb81">More...</a><br /></td></tr>
<tr class="separator:ga2e7d41188448729a8492aa7c0f3fbb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf35e21d17ce04631222332ce437d27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadf35e21d17ce04631222332ce437d27c">USBHS_HSTIMR_PEP_10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gadf35e21d17ce04631222332ce437d27c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 10 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadf35e21d17ce04631222332ce437d27c">More...</a><br /></td></tr>
<tr class="separator:gadf35e21d17ce04631222332ce437d27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad14cfd7810f5033137778fe92f388b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaad14cfd7810f5033137778fe92f388b8">USBHS_HSTIMR_PEP_11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gaad14cfd7810f5033137778fe92f388b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) Pipe 11 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaad14cfd7810f5033137778fe92f388b8">More...</a><br /></td></tr>
<tr class="separator:gaad14cfd7810f5033137778fe92f388b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c97e0acffdc442fd45707250b40ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga61c97e0acffdc442fd45707250b40ac2">USBHS_HSTIMR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ga61c97e0acffdc442fd45707250b40ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 1 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga61c97e0acffdc442fd45707250b40ac2">More...</a><br /></td></tr>
<tr class="separator:ga61c97e0acffdc442fd45707250b40ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5d45937a4321269f1dee8c851ecbc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4d5d45937a4321269f1dee8c851ecbc6">USBHS_HSTIMR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga4d5d45937a4321269f1dee8c851ecbc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 2 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4d5d45937a4321269f1dee8c851ecbc6">More...</a><br /></td></tr>
<tr class="separator:ga4d5d45937a4321269f1dee8c851ecbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c9d925156b3c6adf50cda93e273fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga00c9d925156b3c6adf50cda93e273fd3">USBHS_HSTIMR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga00c9d925156b3c6adf50cda93e273fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 3 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga00c9d925156b3c6adf50cda93e273fd3">More...</a><br /></td></tr>
<tr class="separator:ga00c9d925156b3c6adf50cda93e273fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21bef801a93c53da8eaa417d9c804ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga21bef801a93c53da8eaa417d9c804ee2">USBHS_HSTIMR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga21bef801a93c53da8eaa417d9c804ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 4 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga21bef801a93c53da8eaa417d9c804ee2">More...</a><br /></td></tr>
<tr class="separator:ga21bef801a93c53da8eaa417d9c804ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee1fd964c3d000bae0a979ebf13e123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9ee1fd964c3d000bae0a979ebf13e123">USBHS_HSTIMR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga9ee1fd964c3d000bae0a979ebf13e123"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 5 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9ee1fd964c3d000bae0a979ebf13e123">More...</a><br /></td></tr>
<tr class="separator:ga9ee1fd964c3d000bae0a979ebf13e123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf450dc1e38656073c51bdb2d455a4d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf450dc1e38656073c51bdb2d455a4d01">USBHS_HSTIMR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:gaf450dc1e38656073c51bdb2d455a4d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 6 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf450dc1e38656073c51bdb2d455a4d01">More...</a><br /></td></tr>
<tr class="separator:gaf450dc1e38656073c51bdb2d455a4d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a10247b930f6ffcc7deb2e894fe86d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0a10247b930f6ffcc7deb2e894fe86d3">USBHS_HSTIMR_DMA_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga0a10247b930f6ffcc7deb2e894fe86d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIMR) DMA Channel 7 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0a10247b930f6ffcc7deb2e894fe86d3">More...</a><br /></td></tr>
<tr class="separator:ga0a10247b930f6ffcc7deb2e894fe86d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae12d73aff52d4e956f581bcf23f118f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae12d73aff52d4e956f581bcf23f118f3">USBHS_HSTIDR_DCONNIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae12d73aff52d4e956f581bcf23f118f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Device Connection Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae12d73aff52d4e956f581bcf23f118f3">More...</a><br /></td></tr>
<tr class="separator:gae12d73aff52d4e956f581bcf23f118f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c9ec90aa2f4d31dcf59aa75706904b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae7c9ec90aa2f4d31dcf59aa75706904b">USBHS_HSTIDR_DDISCIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gae7c9ec90aa2f4d31dcf59aa75706904b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Device Disconnection Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae7c9ec90aa2f4d31dcf59aa75706904b">More...</a><br /></td></tr>
<tr class="separator:gae7c9ec90aa2f4d31dcf59aa75706904b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e59c5e9f7b06336c5891b816818d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga08e59c5e9f7b06336c5891b816818d20">USBHS_HSTIDR_RSTIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga08e59c5e9f7b06336c5891b816818d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) USB Reset Sent Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga08e59c5e9f7b06336c5891b816818d20">More...</a><br /></td></tr>
<tr class="separator:ga08e59c5e9f7b06336c5891b816818d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c699747f489cbb80ea42c95a9d6a8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7c699747f489cbb80ea42c95a9d6a8d0">USBHS_HSTIDR_RSMEDIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga7c699747f489cbb80ea42c95a9d6a8d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Downstream Resume Sent Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7c699747f489cbb80ea42c95a9d6a8d0">More...</a><br /></td></tr>
<tr class="separator:ga7c699747f489cbb80ea42c95a9d6a8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e07a0dbd66d3c04b103b99476029d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae0e07a0dbd66d3c04b103b99476029d1">USBHS_HSTIDR_RXRSMIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gae0e07a0dbd66d3c04b103b99476029d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Upstream Resume Received Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae0e07a0dbd66d3c04b103b99476029d1">More...</a><br /></td></tr>
<tr class="separator:gae0e07a0dbd66d3c04b103b99476029d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe37ad9df8dcc435346c4a9dd26c8276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafe37ad9df8dcc435346c4a9dd26c8276">USBHS_HSTIDR_HSOFIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gafe37ad9df8dcc435346c4a9dd26c8276"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Host Start of Frame Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafe37ad9df8dcc435346c4a9dd26c8276">More...</a><br /></td></tr>
<tr class="separator:gafe37ad9df8dcc435346c4a9dd26c8276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76e639effe266e8ea166bc9c5faf889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad76e639effe266e8ea166bc9c5faf889">USBHS_HSTIDR_HWUPIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gad76e639effe266e8ea166bc9c5faf889"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Host Wake-Up Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad76e639effe266e8ea166bc9c5faf889">More...</a><br /></td></tr>
<tr class="separator:gad76e639effe266e8ea166bc9c5faf889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb27e9e72459e863c26266f9f79b7df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadb27e9e72459e863c26266f9f79b7df1">USBHS_HSTIDR_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gadb27e9e72459e863c26266f9f79b7df1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 0 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadb27e9e72459e863c26266f9f79b7df1">More...</a><br /></td></tr>
<tr class="separator:gadb27e9e72459e863c26266f9f79b7df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb1a54b0b9a25a26524177876943ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7bb1a54b0b9a25a26524177876943ea8">USBHS_HSTIDR_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga7bb1a54b0b9a25a26524177876943ea8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 1 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7bb1a54b0b9a25a26524177876943ea8">More...</a><br /></td></tr>
<tr class="separator:ga7bb1a54b0b9a25a26524177876943ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca8cd64c1c4800bcb2635da7e905cc5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaca8cd64c1c4800bcb2635da7e905cc5a">USBHS_HSTIDR_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaca8cd64c1c4800bcb2635da7e905cc5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 2 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaca8cd64c1c4800bcb2635da7e905cc5a">More...</a><br /></td></tr>
<tr class="separator:gaca8cd64c1c4800bcb2635da7e905cc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf480d84efa4015cbc81a5a06282d611f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf480d84efa4015cbc81a5a06282d611f">USBHS_HSTIDR_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gaf480d84efa4015cbc81a5a06282d611f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 3 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf480d84efa4015cbc81a5a06282d611f">More...</a><br /></td></tr>
<tr class="separator:gaf480d84efa4015cbc81a5a06282d611f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c33676bb874c3c851f6a773fa53b81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6c33676bb874c3c851f6a773fa53b81e">USBHS_HSTIDR_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga6c33676bb874c3c851f6a773fa53b81e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 4 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6c33676bb874c3c851f6a773fa53b81e">More...</a><br /></td></tr>
<tr class="separator:ga6c33676bb874c3c851f6a773fa53b81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646228d3a1149c843385251baf382ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga646228d3a1149c843385251baf382ac0">USBHS_HSTIDR_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga646228d3a1149c843385251baf382ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 5 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga646228d3a1149c843385251baf382ac0">More...</a><br /></td></tr>
<tr class="separator:ga646228d3a1149c843385251baf382ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86b180ae6ec0fe7802eee525f13046e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab86b180ae6ec0fe7802eee525f13046e">USBHS_HSTIDR_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gab86b180ae6ec0fe7802eee525f13046e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 6 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab86b180ae6ec0fe7802eee525f13046e">More...</a><br /></td></tr>
<tr class="separator:gab86b180ae6ec0fe7802eee525f13046e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7010629d8f1e59daf94750989c878d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaec7010629d8f1e59daf94750989c878d">USBHS_HSTIDR_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:gaec7010629d8f1e59daf94750989c878d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 7 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaec7010629d8f1e59daf94750989c878d">More...</a><br /></td></tr>
<tr class="separator:gaec7010629d8f1e59daf94750989c878d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9015330b05ecb493199baf99632b2f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9015330b05ecb493199baf99632b2f04">USBHS_HSTIDR_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga9015330b05ecb493199baf99632b2f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 8 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9015330b05ecb493199baf99632b2f04">More...</a><br /></td></tr>
<tr class="separator:ga9015330b05ecb493199baf99632b2f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3b8583cd91aae6cf5fdd82191033db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafc3b8583cd91aae6cf5fdd82191033db">USBHS_HSTIDR_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gafc3b8583cd91aae6cf5fdd82191033db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 9 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafc3b8583cd91aae6cf5fdd82191033db">More...</a><br /></td></tr>
<tr class="separator:gafc3b8583cd91aae6cf5fdd82191033db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7214fd8298b4300174a230afe5a352fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7214fd8298b4300174a230afe5a352fb">USBHS_HSTIDR_PEP_10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga7214fd8298b4300174a230afe5a352fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 10 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7214fd8298b4300174a230afe5a352fb">More...</a><br /></td></tr>
<tr class="separator:ga7214fd8298b4300174a230afe5a352fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3abd77f8160b8f2c947e08480a3447ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3abd77f8160b8f2c947e08480a3447ba">USBHS_HSTIDR_PEP_11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga3abd77f8160b8f2c947e08480a3447ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) Pipe 11 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3abd77f8160b8f2c947e08480a3447ba">More...</a><br /></td></tr>
<tr class="separator:ga3abd77f8160b8f2c947e08480a3447ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093461bf7b81f1b606d9362880f396f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga093461bf7b81f1b606d9362880f396f1">USBHS_HSTIDR_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ga093461bf7b81f1b606d9362880f396f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 1 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga093461bf7b81f1b606d9362880f396f1">More...</a><br /></td></tr>
<tr class="separator:ga093461bf7b81f1b606d9362880f396f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918da75c8395361aa6433e3f7f0d698d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga918da75c8395361aa6433e3f7f0d698d">USBHS_HSTIDR_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga918da75c8395361aa6433e3f7f0d698d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 2 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga918da75c8395361aa6433e3f7f0d698d">More...</a><br /></td></tr>
<tr class="separator:ga918da75c8395361aa6433e3f7f0d698d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7209c9ffead11cc6099d64f2f2c902f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac7209c9ffead11cc6099d64f2f2c902f">USBHS_HSTIDR_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gac7209c9ffead11cc6099d64f2f2c902f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 3 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac7209c9ffead11cc6099d64f2f2c902f">More...</a><br /></td></tr>
<tr class="separator:gac7209c9ffead11cc6099d64f2f2c902f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2241db1c6d32aad6273c7ff2d74cb1bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2241db1c6d32aad6273c7ff2d74cb1bb">USBHS_HSTIDR_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga2241db1c6d32aad6273c7ff2d74cb1bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 4 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2241db1c6d32aad6273c7ff2d74cb1bb">More...</a><br /></td></tr>
<tr class="separator:ga2241db1c6d32aad6273c7ff2d74cb1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11082945215e5922c3f667372e20d570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga11082945215e5922c3f667372e20d570">USBHS_HSTIDR_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga11082945215e5922c3f667372e20d570"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 5 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga11082945215e5922c3f667372e20d570">More...</a><br /></td></tr>
<tr class="separator:ga11082945215e5922c3f667372e20d570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14eb02f7bd49e644a2436e86c3c5e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf14eb02f7bd49e644a2436e86c3c5e97">USBHS_HSTIDR_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:gaf14eb02f7bd49e644a2436e86c3c5e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 6 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf14eb02f7bd49e644a2436e86c3c5e97">More...</a><br /></td></tr>
<tr class="separator:gaf14eb02f7bd49e644a2436e86c3c5e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3e5f19e87931dbac7660d1ef1a7017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4c3e5f19e87931dbac7660d1ef1a7017">USBHS_HSTIDR_DMA_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga4c3e5f19e87931dbac7660d1ef1a7017"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIDR) DMA Channel 7 Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4c3e5f19e87931dbac7660d1ef1a7017">More...</a><br /></td></tr>
<tr class="separator:ga4c3e5f19e87931dbac7660d1ef1a7017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09be10f559e69bb67edafc93a6585788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga09be10f559e69bb67edafc93a6585788">USBHS_HSTIER_DCONNIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga09be10f559e69bb67edafc93a6585788"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Device Connection Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga09be10f559e69bb67edafc93a6585788">More...</a><br /></td></tr>
<tr class="separator:ga09be10f559e69bb67edafc93a6585788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20152f5f9facf06b69f6b83fba5f6cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga20152f5f9facf06b69f6b83fba5f6cfd">USBHS_HSTIER_DDISCIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga20152f5f9facf06b69f6b83fba5f6cfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Device Disconnection Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga20152f5f9facf06b69f6b83fba5f6cfd">More...</a><br /></td></tr>
<tr class="separator:ga20152f5f9facf06b69f6b83fba5f6cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef717bd9e7bd7a422a7e71193970926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8ef717bd9e7bd7a422a7e71193970926">USBHS_HSTIER_RSTIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga8ef717bd9e7bd7a422a7e71193970926"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) USB Reset Sent Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8ef717bd9e7bd7a422a7e71193970926">More...</a><br /></td></tr>
<tr class="separator:ga8ef717bd9e7bd7a422a7e71193970926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc91aa8af1300eda6c322094655413c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5bc91aa8af1300eda6c322094655413c">USBHS_HSTIER_RSMEDIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga5bc91aa8af1300eda6c322094655413c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Downstream Resume Sent Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5bc91aa8af1300eda6c322094655413c">More...</a><br /></td></tr>
<tr class="separator:ga5bc91aa8af1300eda6c322094655413c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1e614305c15e608f6d1783d4f9cf60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6e1e614305c15e608f6d1783d4f9cf60">USBHS_HSTIER_RXRSMIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga6e1e614305c15e608f6d1783d4f9cf60"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Upstream Resume Received Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6e1e614305c15e608f6d1783d4f9cf60">More...</a><br /></td></tr>
<tr class="separator:ga6e1e614305c15e608f6d1783d4f9cf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0589e8cb36be187b55ded881b30cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2b0589e8cb36be187b55ded881b30cac">USBHS_HSTIER_HSOFIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga2b0589e8cb36be187b55ded881b30cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Host Start of Frame Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2b0589e8cb36be187b55ded881b30cac">More...</a><br /></td></tr>
<tr class="separator:ga2b0589e8cb36be187b55ded881b30cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da0cf2e0f5a86423269e347cb1430f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3da0cf2e0f5a86423269e347cb1430f8">USBHS_HSTIER_HWUPIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga3da0cf2e0f5a86423269e347cb1430f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Host Wake-Up Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3da0cf2e0f5a86423269e347cb1430f8">More...</a><br /></td></tr>
<tr class="separator:ga3da0cf2e0f5a86423269e347cb1430f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0230c5800f4e19ff2dbb9ae8b23dbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad0230c5800f4e19ff2dbb9ae8b23dbf3">USBHS_HSTIER_PEP_0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gad0230c5800f4e19ff2dbb9ae8b23dbf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 0 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad0230c5800f4e19ff2dbb9ae8b23dbf3">More...</a><br /></td></tr>
<tr class="separator:gad0230c5800f4e19ff2dbb9ae8b23dbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39fdd07d706a1f440341bb3f8d80ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa39fdd07d706a1f440341bb3f8d80ce1">USBHS_HSTIER_PEP_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaa39fdd07d706a1f440341bb3f8d80ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 1 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa39fdd07d706a1f440341bb3f8d80ce1">More...</a><br /></td></tr>
<tr class="separator:gaa39fdd07d706a1f440341bb3f8d80ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ca3a88fabdca09432aba2c9bf90255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga54ca3a88fabdca09432aba2c9bf90255">USBHS_HSTIER_PEP_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga54ca3a88fabdca09432aba2c9bf90255"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 2 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga54ca3a88fabdca09432aba2c9bf90255">More...</a><br /></td></tr>
<tr class="separator:ga54ca3a88fabdca09432aba2c9bf90255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95892174d0850867e1e083048aaab773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga95892174d0850867e1e083048aaab773">USBHS_HSTIER_PEP_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga95892174d0850867e1e083048aaab773"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 3 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga95892174d0850867e1e083048aaab773">More...</a><br /></td></tr>
<tr class="separator:ga95892174d0850867e1e083048aaab773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c132fc69c3337e6671990fd1a7e991a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6c132fc69c3337e6671990fd1a7e991a">USBHS_HSTIER_PEP_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga6c132fc69c3337e6671990fd1a7e991a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 4 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6c132fc69c3337e6671990fd1a7e991a">More...</a><br /></td></tr>
<tr class="separator:ga6c132fc69c3337e6671990fd1a7e991a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b87a486fa83e0611c5a4eb9d501f7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6b87a486fa83e0611c5a4eb9d501f7b3">USBHS_HSTIER_PEP_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga6b87a486fa83e0611c5a4eb9d501f7b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 5 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6b87a486fa83e0611c5a4eb9d501f7b3">More...</a><br /></td></tr>
<tr class="separator:ga6b87a486fa83e0611c5a4eb9d501f7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1680335266b023196d8eec97400876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5e1680335266b023196d8eec97400876">USBHS_HSTIER_PEP_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga5e1680335266b023196d8eec97400876"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 6 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5e1680335266b023196d8eec97400876">More...</a><br /></td></tr>
<tr class="separator:ga5e1680335266b023196d8eec97400876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788ce64d2afdf12459e1d2ae8899323d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga788ce64d2afdf12459e1d2ae8899323d">USBHS_HSTIER_PEP_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga788ce64d2afdf12459e1d2ae8899323d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 7 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga788ce64d2afdf12459e1d2ae8899323d">More...</a><br /></td></tr>
<tr class="separator:ga788ce64d2afdf12459e1d2ae8899323d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7e9566a64821243147c3950f3a60d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4b7e9566a64821243147c3950f3a60d5">USBHS_HSTIER_PEP_8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga4b7e9566a64821243147c3950f3a60d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 8 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4b7e9566a64821243147c3950f3a60d5">More...</a><br /></td></tr>
<tr class="separator:ga4b7e9566a64821243147c3950f3a60d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5d8101cfdc2396ce20e75be173b1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5e5d8101cfdc2396ce20e75be173b1f7">USBHS_HSTIER_PEP_9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga5e5d8101cfdc2396ce20e75be173b1f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 9 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5e5d8101cfdc2396ce20e75be173b1f7">More...</a><br /></td></tr>
<tr class="separator:ga5e5d8101cfdc2396ce20e75be173b1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0624c6ef33a6f52bc5e59b739587c8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0624c6ef33a6f52bc5e59b739587c8b9">USBHS_HSTIER_PEP_10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga0624c6ef33a6f52bc5e59b739587c8b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 10 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0624c6ef33a6f52bc5e59b739587c8b9">More...</a><br /></td></tr>
<tr class="separator:ga0624c6ef33a6f52bc5e59b739587c8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2613a3c81d45c37427721970885786cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2613a3c81d45c37427721970885786cb">USBHS_HSTIER_PEP_11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga2613a3c81d45c37427721970885786cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) Pipe 11 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2613a3c81d45c37427721970885786cb">More...</a><br /></td></tr>
<tr class="separator:ga2613a3c81d45c37427721970885786cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969f463accb76d2fa7e9a36fab75e907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga969f463accb76d2fa7e9a36fab75e907">USBHS_HSTIER_DMA_1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ga969f463accb76d2fa7e9a36fab75e907"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 1 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga969f463accb76d2fa7e9a36fab75e907">More...</a><br /></td></tr>
<tr class="separator:ga969f463accb76d2fa7e9a36fab75e907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c7e5dc5feffd8ce5ed6ab20780d510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga18c7e5dc5feffd8ce5ed6ab20780d510">USBHS_HSTIER_DMA_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga18c7e5dc5feffd8ce5ed6ab20780d510"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 2 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga18c7e5dc5feffd8ce5ed6ab20780d510">More...</a><br /></td></tr>
<tr class="separator:ga18c7e5dc5feffd8ce5ed6ab20780d510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b833ec87eca584d0667bc7a0e63037f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1b833ec87eca584d0667bc7a0e63037f">USBHS_HSTIER_DMA_3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga1b833ec87eca584d0667bc7a0e63037f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 3 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1b833ec87eca584d0667bc7a0e63037f">More...</a><br /></td></tr>
<tr class="separator:ga1b833ec87eca584d0667bc7a0e63037f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13ed4a630e5f18cacd81de616e8d623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa13ed4a630e5f18cacd81de616e8d623">USBHS_HSTIER_DMA_4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gaa13ed4a630e5f18cacd81de616e8d623"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 4 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa13ed4a630e5f18cacd81de616e8d623">More...</a><br /></td></tr>
<tr class="separator:gaa13ed4a630e5f18cacd81de616e8d623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79c8a94551ca220fea0b1ffb3cdd45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac79c8a94551ca220fea0b1ffb3cdd45a">USBHS_HSTIER_DMA_5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gac79c8a94551ca220fea0b1ffb3cdd45a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 5 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac79c8a94551ca220fea0b1ffb3cdd45a">More...</a><br /></td></tr>
<tr class="separator:gac79c8a94551ca220fea0b1ffb3cdd45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80721903145e96669042ec154fd30176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga80721903145e96669042ec154fd30176">USBHS_HSTIER_DMA_6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga80721903145e96669042ec154fd30176"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 6 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga80721903145e96669042ec154fd30176">More...</a><br /></td></tr>
<tr class="separator:ga80721903145e96669042ec154fd30176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9d1366f1850d5774255cd13566cb42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4c9d1366f1850d5774255cd13566cb42">USBHS_HSTIER_DMA_7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga4c9d1366f1850d5774255cd13566cb42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTIER) DMA Channel 7 Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4c9d1366f1850d5774255cd13566cb42">More...</a><br /></td></tr>
<tr class="separator:ga4c9d1366f1850d5774255cd13566cb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7487e8a82f0ff8f8b6b69beda7cf55db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7487e8a82f0ff8f8b6b69beda7cf55db">USBHS_HSTPIP_PEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga7487e8a82f0ff8f8b6b69beda7cf55db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 0 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7487e8a82f0ff8f8b6b69beda7cf55db">More...</a><br /></td></tr>
<tr class="separator:ga7487e8a82f0ff8f8b6b69beda7cf55db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0887f2ef0207418052909aa2358d2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa0887f2ef0207418052909aa2358d2b1">USBHS_HSTPIP_PEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaa0887f2ef0207418052909aa2358d2b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 1 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa0887f2ef0207418052909aa2358d2b1">More...</a><br /></td></tr>
<tr class="separator:gaa0887f2ef0207418052909aa2358d2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c05b7dbe819883dedf80eac2596828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga53c05b7dbe819883dedf80eac2596828">USBHS_HSTPIP_PEN2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga53c05b7dbe819883dedf80eac2596828"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 2 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga53c05b7dbe819883dedf80eac2596828">More...</a><br /></td></tr>
<tr class="separator:ga53c05b7dbe819883dedf80eac2596828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96beaeeda6d25f9fa3be010d27498b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga96beaeeda6d25f9fa3be010d27498b15">USBHS_HSTPIP_PEN3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga96beaeeda6d25f9fa3be010d27498b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 3 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga96beaeeda6d25f9fa3be010d27498b15">More...</a><br /></td></tr>
<tr class="separator:ga96beaeeda6d25f9fa3be010d27498b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6888c4a72b7f8dd35a18e00c6a6daacf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6888c4a72b7f8dd35a18e00c6a6daacf">USBHS_HSTPIP_PEN4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga6888c4a72b7f8dd35a18e00c6a6daacf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 4 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6888c4a72b7f8dd35a18e00c6a6daacf">More...</a><br /></td></tr>
<tr class="separator:ga6888c4a72b7f8dd35a18e00c6a6daacf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5c7f817eb4da9974b885d7b9de06dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaab5c7f817eb4da9974b885d7b9de06dc">USBHS_HSTPIP_PEN5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaab5c7f817eb4da9974b885d7b9de06dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 5 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaab5c7f817eb4da9974b885d7b9de06dc">More...</a><br /></td></tr>
<tr class="separator:gaab5c7f817eb4da9974b885d7b9de06dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228d055418ac3fa91258155644bef5aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga228d055418ac3fa91258155644bef5aa">USBHS_HSTPIP_PEN6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga228d055418ac3fa91258155644bef5aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 6 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga228d055418ac3fa91258155644bef5aa">More...</a><br /></td></tr>
<tr class="separator:ga228d055418ac3fa91258155644bef5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f985d289cb1cfd228ca1829157ce2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga25f985d289cb1cfd228ca1829157ce2a">USBHS_HSTPIP_PEN7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga25f985d289cb1cfd228ca1829157ce2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 7 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga25f985d289cb1cfd228ca1829157ce2a">More...</a><br /></td></tr>
<tr class="separator:ga25f985d289cb1cfd228ca1829157ce2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0202485e22227369e96e2f379b2b22ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0202485e22227369e96e2f379b2b22ce">USBHS_HSTPIP_PEN8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga0202485e22227369e96e2f379b2b22ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 8 Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0202485e22227369e96e2f379b2b22ce">More...</a><br /></td></tr>
<tr class="separator:ga0202485e22227369e96e2f379b2b22ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f2334a1965f0ea164c16c7846a76e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga42f2334a1965f0ea164c16c7846a76e1">USBHS_HSTPIP_PRST0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga42f2334a1965f0ea164c16c7846a76e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 0 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga42f2334a1965f0ea164c16c7846a76e1">More...</a><br /></td></tr>
<tr class="separator:ga42f2334a1965f0ea164c16c7846a76e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4319ddf947a1ff53fd19f6221ba6f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5c4319ddf947a1ff53fd19f6221ba6f9">USBHS_HSTPIP_PRST1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga5c4319ddf947a1ff53fd19f6221ba6f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 1 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5c4319ddf947a1ff53fd19f6221ba6f9">More...</a><br /></td></tr>
<tr class="separator:ga5c4319ddf947a1ff53fd19f6221ba6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8fa4b5f8a83efb290859bac8f771c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1f8fa4b5f8a83efb290859bac8f771c5">USBHS_HSTPIP_PRST2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga1f8fa4b5f8a83efb290859bac8f771c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 2 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1f8fa4b5f8a83efb290859bac8f771c5">More...</a><br /></td></tr>
<tr class="separator:ga1f8fa4b5f8a83efb290859bac8f771c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc6e9276faa6b14b61d429b95e5aea1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabc6e9276faa6b14b61d429b95e5aea1e">USBHS_HSTPIP_PRST3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gabc6e9276faa6b14b61d429b95e5aea1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 3 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabc6e9276faa6b14b61d429b95e5aea1e">More...</a><br /></td></tr>
<tr class="separator:gabc6e9276faa6b14b61d429b95e5aea1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4594e7ba0e892fabce26a24a6ab993f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae4594e7ba0e892fabce26a24a6ab993f">USBHS_HSTPIP_PRST4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gae4594e7ba0e892fabce26a24a6ab993f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 4 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae4594e7ba0e892fabce26a24a6ab993f">More...</a><br /></td></tr>
<tr class="separator:gae4594e7ba0e892fabce26a24a6ab993f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22e342854890cef8d7fd408e52325c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf22e342854890cef8d7fd408e52325c5">USBHS_HSTPIP_PRST5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gaf22e342854890cef8d7fd408e52325c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 5 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf22e342854890cef8d7fd408e52325c5">More...</a><br /></td></tr>
<tr class="separator:gaf22e342854890cef8d7fd408e52325c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e41af494149ed687a3e2798d30fca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga91e41af494149ed687a3e2798d30fca9">USBHS_HSTPIP_PRST6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga91e41af494149ed687a3e2798d30fca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 6 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga91e41af494149ed687a3e2798d30fca9">More...</a><br /></td></tr>
<tr class="separator:ga91e41af494149ed687a3e2798d30fca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f06c94b3c0c887f0e9242db7b81f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa3f06c94b3c0c887f0e9242db7b81f78">USBHS_HSTPIP_PRST7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaa3f06c94b3c0c887f0e9242db7b81f78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 7 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa3f06c94b3c0c887f0e9242db7b81f78">More...</a><br /></td></tr>
<tr class="separator:gaa3f06c94b3c0c887f0e9242db7b81f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da6e19c73db3010526a8d3a42c4d49e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7da6e19c73db3010526a8d3a42c4d49e">USBHS_HSTPIP_PRST8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga7da6e19c73db3010526a8d3a42c4d49e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIP) Pipe 8 Reset  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7da6e19c73db3010526a8d3a42c4d49e">More...</a><br /></td></tr>
<tr class="separator:ga7da6e19c73db3010526a8d3a42c4d49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga516a648997039419b7b87f9798b97c60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga516a648997039419b7b87f9798b97c60">USBHS_HSTFNUM_MFNUM_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga516a648997039419b7b87f9798b97c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6eb63a90913102975022647c0b2af3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa6eb63a90913102975022647c0b2af3d">USBHS_HSTFNUM_MFNUM_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; USBHS_HSTFNUM_MFNUM_Pos)</td></tr>
<tr class="memdesc:gaa6eb63a90913102975022647c0b2af3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTFNUM) Micro Frame Number  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa6eb63a90913102975022647c0b2af3d">More...</a><br /></td></tr>
<tr class="separator:gaa6eb63a90913102975022647c0b2af3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3704452b0f8c713899f51e0a7dc20342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3704452b0f8c713899f51e0a7dc20342">USBHS_HSTFNUM_MFNUM</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa6eb63a90913102975022647c0b2af3d">USBHS_HSTFNUM_MFNUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga516a648997039419b7b87f9798b97c60">USBHS_HSTFNUM_MFNUM_Pos</a>)))</td></tr>
<tr class="separator:ga3704452b0f8c713899f51e0a7dc20342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6d368cfde9f1c4c6efeba049f87619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaca6d368cfde9f1c4c6efeba049f87619">USBHS_HSTFNUM_FNUM_Pos</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaca6d368cfde9f1c4c6efeba049f87619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d53a196a1de6bf54b6a602413ee6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga12d53a196a1de6bf54b6a602413ee6ba">USBHS_HSTFNUM_FNUM_Msk</a>&#160;&#160;&#160;(0x7ffu &lt;&lt; USBHS_HSTFNUM_FNUM_Pos)</td></tr>
<tr class="memdesc:ga12d53a196a1de6bf54b6a602413ee6ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTFNUM) Frame Number  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga12d53a196a1de6bf54b6a602413ee6ba">More...</a><br /></td></tr>
<tr class="separator:ga12d53a196a1de6bf54b6a602413ee6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf48953926e186a304e74e8fe451f9d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf48953926e186a304e74e8fe451f9d9b">USBHS_HSTFNUM_FNUM</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga12d53a196a1de6bf54b6a602413ee6ba">USBHS_HSTFNUM_FNUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaca6d368cfde9f1c4c6efeba049f87619">USBHS_HSTFNUM_FNUM_Pos</a>)))</td></tr>
<tr class="separator:gaf48953926e186a304e74e8fe451f9d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54b502818dd048054072353a8c118a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac54b502818dd048054072353a8c118a8">USBHS_HSTFNUM_FLENHIGH_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gac54b502818dd048054072353a8c118a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c06afa00bf9111922d09694dcee259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga40c06afa00bf9111922d09694dcee259">USBHS_HSTFNUM_FLENHIGH_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; USBHS_HSTFNUM_FLENHIGH_Pos)</td></tr>
<tr class="memdesc:ga40c06afa00bf9111922d09694dcee259"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTFNUM) Frame Length  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga40c06afa00bf9111922d09694dcee259">More...</a><br /></td></tr>
<tr class="separator:ga40c06afa00bf9111922d09694dcee259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74560a368797e55618ef4fcef9df6245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga74560a368797e55618ef4fcef9df6245">USBHS_HSTFNUM_FLENHIGH</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga40c06afa00bf9111922d09694dcee259">USBHS_HSTFNUM_FLENHIGH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac54b502818dd048054072353a8c118a8">USBHS_HSTFNUM_FLENHIGH_Pos</a>)))</td></tr>
<tr class="separator:ga74560a368797e55618ef4fcef9df6245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423f427c614cb5373d16a599593db7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga423f427c614cb5373d16a599593db7a0">USBHS_HSTADDR1_HSTADDRP0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga423f427c614cb5373d16a599593db7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af8a1d1df9aa442c92d6da93239944c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8af8a1d1df9aa442c92d6da93239944c">USBHS_HSTADDR1_HSTADDRP0_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP0_Pos)</td></tr>
<tr class="memdesc:ga8af8a1d1df9aa442c92d6da93239944c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTADDR1) USB Host Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8af8a1d1df9aa442c92d6da93239944c">More...</a><br /></td></tr>
<tr class="separator:ga8af8a1d1df9aa442c92d6da93239944c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2594cf9fe94725079ede68dd02eb1f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2594cf9fe94725079ede68dd02eb1f76">USBHS_HSTADDR1_HSTADDRP0</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8af8a1d1df9aa442c92d6da93239944c">USBHS_HSTADDR1_HSTADDRP0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga423f427c614cb5373d16a599593db7a0">USBHS_HSTADDR1_HSTADDRP0_Pos</a>)))</td></tr>
<tr class="separator:ga2594cf9fe94725079ede68dd02eb1f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed32a30d7ad5cfe15d4f01fb85e1109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0ed32a30d7ad5cfe15d4f01fb85e1109">USBHS_HSTADDR1_HSTADDRP1_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga0ed32a30d7ad5cfe15d4f01fb85e1109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80878790141adcc9d0ef83325a9d64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf80878790141adcc9d0ef83325a9d64d">USBHS_HSTADDR1_HSTADDRP1_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP1_Pos)</td></tr>
<tr class="memdesc:gaf80878790141adcc9d0ef83325a9d64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTADDR1) USB Host Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf80878790141adcc9d0ef83325a9d64d">More...</a><br /></td></tr>
<tr class="separator:gaf80878790141adcc9d0ef83325a9d64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645e25792703535a45acfc8aa4244ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga645e25792703535a45acfc8aa4244ded">USBHS_HSTADDR1_HSTADDRP1</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf80878790141adcc9d0ef83325a9d64d">USBHS_HSTADDR1_HSTADDRP1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0ed32a30d7ad5cfe15d4f01fb85e1109">USBHS_HSTADDR1_HSTADDRP1_Pos</a>)))</td></tr>
<tr class="separator:ga645e25792703535a45acfc8aa4244ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f13677da4dddc57bc2acd2087af67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga31f13677da4dddc57bc2acd2087af67a">USBHS_HSTADDR1_HSTADDRP2_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga31f13677da4dddc57bc2acd2087af67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fe50a00c0a40126a2c76fa490f14a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga58fe50a00c0a40126a2c76fa490f14a4">USBHS_HSTADDR1_HSTADDRP2_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP2_Pos)</td></tr>
<tr class="memdesc:ga58fe50a00c0a40126a2c76fa490f14a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTADDR1) USB Host Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga58fe50a00c0a40126a2c76fa490f14a4">More...</a><br /></td></tr>
<tr class="separator:ga58fe50a00c0a40126a2c76fa490f14a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e1c2748d679d354d1179d10e7de6862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2e1c2748d679d354d1179d10e7de6862">USBHS_HSTADDR1_HSTADDRP2</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga58fe50a00c0a40126a2c76fa490f14a4">USBHS_HSTADDR1_HSTADDRP2_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga31f13677da4dddc57bc2acd2087af67a">USBHS_HSTADDR1_HSTADDRP2_Pos</a>)))</td></tr>
<tr class="separator:ga2e1c2748d679d354d1179d10e7de6862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad9e240e9ea32635c4c3e7cb5245563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6ad9e240e9ea32635c4c3e7cb5245563">USBHS_HSTADDR1_HSTADDRP3_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga6ad9e240e9ea32635c4c3e7cb5245563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac393d1ef7204508fbd9ff3028522ffbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac393d1ef7204508fbd9ff3028522ffbd">USBHS_HSTADDR1_HSTADDRP3_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP3_Pos)</td></tr>
<tr class="memdesc:gac393d1ef7204508fbd9ff3028522ffbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTADDR1) USB Host Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac393d1ef7204508fbd9ff3028522ffbd">More...</a><br /></td></tr>
<tr class="separator:gac393d1ef7204508fbd9ff3028522ffbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e6cd7201d7dc57bcb0ec67dd5a8b0a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0e6cd7201d7dc57bcb0ec67dd5a8b0a9">USBHS_HSTADDR1_HSTADDRP3</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac393d1ef7204508fbd9ff3028522ffbd">USBHS_HSTADDR1_HSTADDRP3_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6ad9e240e9ea32635c4c3e7cb5245563">USBHS_HSTADDR1_HSTADDRP3_Pos</a>)))</td></tr>
<tr class="separator:ga0e6cd7201d7dc57bcb0ec67dd5a8b0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3f333b445e6112fd3e29edf6ca4250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaec3f333b445e6112fd3e29edf6ca4250">USBHS_HSTADDR2_HSTADDRP4_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaec3f333b445e6112fd3e29edf6ca4250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420ac4febfb6b3450b97cd0e77e79f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga420ac4febfb6b3450b97cd0e77e79f04">USBHS_HSTADDR2_HSTADDRP4_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP4_Pos)</td></tr>
<tr class="memdesc:ga420ac4febfb6b3450b97cd0e77e79f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTADDR2) USB Host Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga420ac4febfb6b3450b97cd0e77e79f04">More...</a><br /></td></tr>
<tr class="separator:ga420ac4febfb6b3450b97cd0e77e79f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf6e6f34c9e82dee526b5f2d49322dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabbf6e6f34c9e82dee526b5f2d49322dc">USBHS_HSTADDR2_HSTADDRP4</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga420ac4febfb6b3450b97cd0e77e79f04">USBHS_HSTADDR2_HSTADDRP4_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaec3f333b445e6112fd3e29edf6ca4250">USBHS_HSTADDR2_HSTADDRP4_Pos</a>)))</td></tr>
<tr class="separator:gabbf6e6f34c9e82dee526b5f2d49322dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1127285ccfd83e8e4f9aa3ad3d3b78de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1127285ccfd83e8e4f9aa3ad3d3b78de">USBHS_HSTADDR2_HSTADDRP5_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1127285ccfd83e8e4f9aa3ad3d3b78de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640723a5595cb0b6570c020283459642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga640723a5595cb0b6570c020283459642">USBHS_HSTADDR2_HSTADDRP5_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP5_Pos)</td></tr>
<tr class="memdesc:ga640723a5595cb0b6570c020283459642"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTADDR2) USB Host Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga640723a5595cb0b6570c020283459642">More...</a><br /></td></tr>
<tr class="separator:ga640723a5595cb0b6570c020283459642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe86d03749da7be8a210f8287a7416f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadbe86d03749da7be8a210f8287a7416f">USBHS_HSTADDR2_HSTADDRP5</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga640723a5595cb0b6570c020283459642">USBHS_HSTADDR2_HSTADDRP5_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1127285ccfd83e8e4f9aa3ad3d3b78de">USBHS_HSTADDR2_HSTADDRP5_Pos</a>)))</td></tr>
<tr class="separator:gadbe86d03749da7be8a210f8287a7416f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6278801ff91bfff0c8b5c5ff03386f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6278801ff91bfff0c8b5c5ff03386f86">USBHS_HSTADDR2_HSTADDRP6_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6278801ff91bfff0c8b5c5ff03386f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3763c3bc84fc901d65ff13c5a16be24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac3763c3bc84fc901d65ff13c5a16be24">USBHS_HSTADDR2_HSTADDRP6_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP6_Pos)</td></tr>
<tr class="memdesc:gac3763c3bc84fc901d65ff13c5a16be24"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTADDR2) USB Host Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac3763c3bc84fc901d65ff13c5a16be24">More...</a><br /></td></tr>
<tr class="separator:gac3763c3bc84fc901d65ff13c5a16be24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a1c6ff41592ecc6f4d489481924108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga01a1c6ff41592ecc6f4d489481924108">USBHS_HSTADDR2_HSTADDRP6</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac3763c3bc84fc901d65ff13c5a16be24">USBHS_HSTADDR2_HSTADDRP6_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6278801ff91bfff0c8b5c5ff03386f86">USBHS_HSTADDR2_HSTADDRP6_Pos</a>)))</td></tr>
<tr class="separator:ga01a1c6ff41592ecc6f4d489481924108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e50fa9a7f61b660b89fa26e6a2bf6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac6e50fa9a7f61b660b89fa26e6a2bf6c">USBHS_HSTADDR2_HSTADDRP7_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gac6e50fa9a7f61b660b89fa26e6a2bf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0a731ad16bca0bce8fe5eb35af9e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3c0a731ad16bca0bce8fe5eb35af9e2f">USBHS_HSTADDR2_HSTADDRP7_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP7_Pos)</td></tr>
<tr class="memdesc:ga3c0a731ad16bca0bce8fe5eb35af9e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTADDR2) USB Host Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3c0a731ad16bca0bce8fe5eb35af9e2f">More...</a><br /></td></tr>
<tr class="separator:ga3c0a731ad16bca0bce8fe5eb35af9e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b2673fbe53e56ae5e4a7cbc2f2949f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga73b2673fbe53e56ae5e4a7cbc2f2949f">USBHS_HSTADDR2_HSTADDRP7</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3c0a731ad16bca0bce8fe5eb35af9e2f">USBHS_HSTADDR2_HSTADDRP7_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac6e50fa9a7f61b660b89fa26e6a2bf6c">USBHS_HSTADDR2_HSTADDRP7_Pos</a>)))</td></tr>
<tr class="separator:ga73b2673fbe53e56ae5e4a7cbc2f2949f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabacf824c9b22255ea34cdcb087beb05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabacf824c9b22255ea34cdcb087beb05c">USBHS_HSTADDR3_HSTADDRP8_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabacf824c9b22255ea34cdcb087beb05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea2e5a1320c92fb706cd154af7f626b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadea2e5a1320c92fb706cd154af7f626b">USBHS_HSTADDR3_HSTADDRP8_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; USBHS_HSTADDR3_HSTADDRP8_Pos)</td></tr>
<tr class="memdesc:gadea2e5a1320c92fb706cd154af7f626b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTADDR3) USB Host Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadea2e5a1320c92fb706cd154af7f626b">More...</a><br /></td></tr>
<tr class="separator:gadea2e5a1320c92fb706cd154af7f626b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0678d72186eacf376d3999a876012560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0678d72186eacf376d3999a876012560">USBHS_HSTADDR3_HSTADDRP8</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadea2e5a1320c92fb706cd154af7f626b">USBHS_HSTADDR3_HSTADDRP8_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabacf824c9b22255ea34cdcb087beb05c">USBHS_HSTADDR3_HSTADDRP8_Pos</a>)))</td></tr>
<tr class="separator:ga0678d72186eacf376d3999a876012560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236b909f99bdb298b43a699a82c9cc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga236b909f99bdb298b43a699a82c9cc2c">USBHS_HSTADDR3_HSTADDRP9_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga236b909f99bdb298b43a699a82c9cc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7441ecd79e733d277b037d6579a2fe36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7441ecd79e733d277b037d6579a2fe36">USBHS_HSTADDR3_HSTADDRP9_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; USBHS_HSTADDR3_HSTADDRP9_Pos)</td></tr>
<tr class="memdesc:ga7441ecd79e733d277b037d6579a2fe36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTADDR3) USB Host Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7441ecd79e733d277b037d6579a2fe36">More...</a><br /></td></tr>
<tr class="separator:ga7441ecd79e733d277b037d6579a2fe36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5adc5f70b973439c7dc46a65bfe24a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad5adc5f70b973439c7dc46a65bfe24a3">USBHS_HSTADDR3_HSTADDRP9</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7441ecd79e733d277b037d6579a2fe36">USBHS_HSTADDR3_HSTADDRP9_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga236b909f99bdb298b43a699a82c9cc2c">USBHS_HSTADDR3_HSTADDRP9_Pos</a>)))</td></tr>
<tr class="separator:gad5adc5f70b973439c7dc46a65bfe24a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748a87e1440adf71b43858b99e3cc948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga748a87e1440adf71b43858b99e3cc948">USBHS_HSTPIPCFG_ALLOC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga748a87e1440adf71b43858b99e3cc948"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe Memory Allocate  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga748a87e1440adf71b43858b99e3cc948">More...</a><br /></td></tr>
<tr class="separator:ga748a87e1440adf71b43858b99e3cc948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f8218fe0338a75c16c89c69cb92356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab1f8218fe0338a75c16c89c69cb92356">USBHS_HSTPIPCFG_PBK_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab1f8218fe0338a75c16c89c69cb92356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9103cf0af08386de3cd07a457839e812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9103cf0af08386de3cd07a457839e812">USBHS_HSTPIPCFG_PBK_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_HSTPIPCFG_PBK_Pos)</td></tr>
<tr class="memdesc:ga9103cf0af08386de3cd07a457839e812"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe Banks  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9103cf0af08386de3cd07a457839e812">More...</a><br /></td></tr>
<tr class="separator:ga9103cf0af08386de3cd07a457839e812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f4600714971180d93ba18a7830f5a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga31f4600714971180d93ba18a7830f5a7">USBHS_HSTPIPCFG_PBK</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9103cf0af08386de3cd07a457839e812">USBHS_HSTPIPCFG_PBK_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab1f8218fe0338a75c16c89c69cb92356">USBHS_HSTPIPCFG_PBK_Pos</a>)))</td></tr>
<tr class="separator:ga31f4600714971180d93ba18a7830f5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac865ef54672a64bc27455bb233edbd67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac865ef54672a64bc27455bb233edbd67">USBHS_HSTPIPCFG_PBK_1_BANK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gac865ef54672a64bc27455bb233edbd67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Single-bank pipe  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac865ef54672a64bc27455bb233edbd67">More...</a><br /></td></tr>
<tr class="separator:gac865ef54672a64bc27455bb233edbd67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea6cc1697500d492897379045f858c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5ea6cc1697500d492897379045f858c3">USBHS_HSTPIPCFG_PBK_2_BANK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga5ea6cc1697500d492897379045f858c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Double-bank pipe  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5ea6cc1697500d492897379045f858c3">More...</a><br /></td></tr>
<tr class="separator:ga5ea6cc1697500d492897379045f858c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf2d01a41e4d6f044a24f7b44f64a1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacf2d01a41e4d6f044a24f7b44f64a1f6">USBHS_HSTPIPCFG_PBK_3_BANK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gacf2d01a41e4d6f044a24f7b44f64a1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Triple-bank pipe  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacf2d01a41e4d6f044a24f7b44f64a1f6">More...</a><br /></td></tr>
<tr class="separator:gacf2d01a41e4d6f044a24f7b44f64a1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684a43caf3f329a82c19b2d39750e3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga684a43caf3f329a82c19b2d39750e3ff">USBHS_HSTPIPCFG_PSIZE_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga684a43caf3f329a82c19b2d39750e3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f213ac27c22e9ca19df137d452a69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga77f213ac27c22e9ca19df137d452a69f">USBHS_HSTPIPCFG_PSIZE_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; USBHS_HSTPIPCFG_PSIZE_Pos)</td></tr>
<tr class="memdesc:ga77f213ac27c22e9ca19df137d452a69f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe Size  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga77f213ac27c22e9ca19df137d452a69f">More...</a><br /></td></tr>
<tr class="separator:ga77f213ac27c22e9ca19df137d452a69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac122951619bc7c68829b9d6fd843dc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac122951619bc7c68829b9d6fd843dc31">USBHS_HSTPIPCFG_PSIZE</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga77f213ac27c22e9ca19df137d452a69f">USBHS_HSTPIPCFG_PSIZE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga684a43caf3f329a82c19b2d39750e3ff">USBHS_HSTPIPCFG_PSIZE_Pos</a>)))</td></tr>
<tr class="separator:gac122951619bc7c68829b9d6fd843dc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4925e30bac220fa554147b9d58ab408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa4925e30bac220fa554147b9d58ab408">USBHS_HSTPIPCFG_PSIZE_8_BYTE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaa4925e30bac220fa554147b9d58ab408"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 8 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa4925e30bac220fa554147b9d58ab408">More...</a><br /></td></tr>
<tr class="separator:gaa4925e30bac220fa554147b9d58ab408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29ee9956753a47492c14355735f54e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad29ee9956753a47492c14355735f54e0">USBHS_HSTPIPCFG_PSIZE_16_BYTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad29ee9956753a47492c14355735f54e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 16 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad29ee9956753a47492c14355735f54e0">More...</a><br /></td></tr>
<tr class="separator:gad29ee9956753a47492c14355735f54e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb09cbf11f9301e13a44c5f3d6f9c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1eb09cbf11f9301e13a44c5f3d6f9c28">USBHS_HSTPIPCFG_PSIZE_32_BYTE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga1eb09cbf11f9301e13a44c5f3d6f9c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 32 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1eb09cbf11f9301e13a44c5f3d6f9c28">More...</a><br /></td></tr>
<tr class="separator:ga1eb09cbf11f9301e13a44c5f3d6f9c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e25221de729be34f34dcb8b0dfe357c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6e25221de729be34f34dcb8b0dfe357c">USBHS_HSTPIPCFG_PSIZE_64_BYTE</a>&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga6e25221de729be34f34dcb8b0dfe357c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 64 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6e25221de729be34f34dcb8b0dfe357c">More...</a><br /></td></tr>
<tr class="separator:ga6e25221de729be34f34dcb8b0dfe357c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bdb34d8abfe49e2495f03d6eab0334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga22bdb34d8abfe49e2495f03d6eab0334">USBHS_HSTPIPCFG_PSIZE_128_BYTE</a>&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga22bdb34d8abfe49e2495f03d6eab0334"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 128 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga22bdb34d8abfe49e2495f03d6eab0334">More...</a><br /></td></tr>
<tr class="separator:ga22bdb34d8abfe49e2495f03d6eab0334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8609c494ead12f66b21c1efb095173c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8609c494ead12f66b21c1efb095173c5">USBHS_HSTPIPCFG_PSIZE_256_BYTE</a>&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga8609c494ead12f66b21c1efb095173c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 256 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8609c494ead12f66b21c1efb095173c5">More...</a><br /></td></tr>
<tr class="separator:ga8609c494ead12f66b21c1efb095173c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28c4edde459d8b58d96f053b7cf402d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad28c4edde459d8b58d96f053b7cf402d">USBHS_HSTPIPCFG_PSIZE_512_BYTE</a>&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad28c4edde459d8b58d96f053b7cf402d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 512 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad28c4edde459d8b58d96f053b7cf402d">More...</a><br /></td></tr>
<tr class="separator:gad28c4edde459d8b58d96f053b7cf402d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185427a2b04f2207df1e03b7da4728e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga185427a2b04f2207df1e03b7da4728e4">USBHS_HSTPIPCFG_PSIZE_1024_BYTE</a>&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga185427a2b04f2207df1e03b7da4728e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) 1024 bytes  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga185427a2b04f2207df1e03b7da4728e4">More...</a><br /></td></tr>
<tr class="separator:ga185427a2b04f2207df1e03b7da4728e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d562fd233ad1cc2f8b5232c21c81b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2d562fd233ad1cc2f8b5232c21c81b60">USBHS_HSTPIPCFG_PTOKEN_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2d562fd233ad1cc2f8b5232c21c81b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9160ad51dac584e665f3ff920817ff34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9160ad51dac584e665f3ff920817ff34">USBHS_HSTPIPCFG_PTOKEN_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_HSTPIPCFG_PTOKEN_Pos)</td></tr>
<tr class="memdesc:ga9160ad51dac584e665f3ff920817ff34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe Token  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9160ad51dac584e665f3ff920817ff34">More...</a><br /></td></tr>
<tr class="separator:ga9160ad51dac584e665f3ff920817ff34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1b0be21cfe8f04388bcd96aa50b952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7d1b0be21cfe8f04388bcd96aa50b952">USBHS_HSTPIPCFG_PTOKEN</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9160ad51dac584e665f3ff920817ff34">USBHS_HSTPIPCFG_PTOKEN_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2d562fd233ad1cc2f8b5232c21c81b60">USBHS_HSTPIPCFG_PTOKEN_Pos</a>)))</td></tr>
<tr class="separator:ga7d1b0be21cfe8f04388bcd96aa50b952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13977671c7a6080fe0a24e1fa20b55b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga13977671c7a6080fe0a24e1fa20b55b2">USBHS_HSTPIPCFG_PTOKEN_SETUP</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga13977671c7a6080fe0a24e1fa20b55b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) SETUP  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga13977671c7a6080fe0a24e1fa20b55b2">More...</a><br /></td></tr>
<tr class="separator:ga13977671c7a6080fe0a24e1fa20b55b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05aed341b46e5deb78532b4e66ad3170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga05aed341b46e5deb78532b4e66ad3170">USBHS_HSTPIPCFG_PTOKEN_IN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga05aed341b46e5deb78532b4e66ad3170"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) IN  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga05aed341b46e5deb78532b4e66ad3170">More...</a><br /></td></tr>
<tr class="separator:ga05aed341b46e5deb78532b4e66ad3170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c650ad1cdbe06feef020ac64286b834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0c650ad1cdbe06feef020ac64286b834">USBHS_HSTPIPCFG_PTOKEN_OUT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga0c650ad1cdbe06feef020ac64286b834"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) OUT  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0c650ad1cdbe06feef020ac64286b834">More...</a><br /></td></tr>
<tr class="separator:ga0c650ad1cdbe06feef020ac64286b834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8f6bdfed56e18995257f9d6285e70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4c8f6bdfed56e18995257f9d6285e70b">USBHS_HSTPIPCFG_AUTOSW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga4c8f6bdfed56e18995257f9d6285e70b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Automatic Switch  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4c8f6bdfed56e18995257f9d6285e70b">More...</a><br /></td></tr>
<tr class="separator:ga4c8f6bdfed56e18995257f9d6285e70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6ea97d7708e544d1d41e477ca2417f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2c6ea97d7708e544d1d41e477ca2417f">USBHS_HSTPIPCFG_PTYPE_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2c6ea97d7708e544d1d41e477ca2417f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4039dc143d774deade05d8be793dc3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa4039dc143d774deade05d8be793dc3a">USBHS_HSTPIPCFG_PTYPE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_HSTPIPCFG_PTYPE_Pos)</td></tr>
<tr class="memdesc:gaa4039dc143d774deade05d8be793dc3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe Type  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa4039dc143d774deade05d8be793dc3a">More...</a><br /></td></tr>
<tr class="separator:gaa4039dc143d774deade05d8be793dc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3df522e85f3c338e0a05bbce366ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8a3df522e85f3c338e0a05bbce366ecf">USBHS_HSTPIPCFG_PTYPE</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa4039dc143d774deade05d8be793dc3a">USBHS_HSTPIPCFG_PTYPE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2c6ea97d7708e544d1d41e477ca2417f">USBHS_HSTPIPCFG_PTYPE_Pos</a>)))</td></tr>
<tr class="separator:ga8a3df522e85f3c338e0a05bbce366ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3afdd5bdfd55b608a71809a5687705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gace3afdd5bdfd55b608a71809a5687705">USBHS_HSTPIPCFG_PTYPE_CTRL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gace3afdd5bdfd55b608a71809a5687705"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Control  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gace3afdd5bdfd55b608a71809a5687705">More...</a><br /></td></tr>
<tr class="separator:gace3afdd5bdfd55b608a71809a5687705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b03ffb635a9a12458fc316d49bfb18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6b03ffb635a9a12458fc316d49bfb18e">USBHS_HSTPIPCFG_PTYPE_ISO</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga6b03ffb635a9a12458fc316d49bfb18e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Isochronous  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6b03ffb635a9a12458fc316d49bfb18e">More...</a><br /></td></tr>
<tr class="separator:ga6b03ffb635a9a12458fc316d49bfb18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d745287ca3ffa08bf8a024ee2217c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5d745287ca3ffa08bf8a024ee2217c94">USBHS_HSTPIPCFG_PTYPE_BLK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga5d745287ca3ffa08bf8a024ee2217c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Bulk  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5d745287ca3ffa08bf8a024ee2217c94">More...</a><br /></td></tr>
<tr class="separator:ga5d745287ca3ffa08bf8a024ee2217c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01cade33091230dcb050c23aadee6dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga01cade33091230dcb050c23aadee6dde">USBHS_HSTPIPCFG_PTYPE_INTRPT</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga01cade33091230dcb050c23aadee6dde"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga01cade33091230dcb050c23aadee6dde">More...</a><br /></td></tr>
<tr class="separator:ga01cade33091230dcb050c23aadee6dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d97ab3406c0f2e769a229c85a14ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa9d97ab3406c0f2e769a229c85a14ec6">USBHS_HSTPIPCFG_PEPNUM_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa9d97ab3406c0f2e769a229c85a14ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c427ae7b00860d3e38d2fb3a3b1cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae4c427ae7b00860d3e38d2fb3a3b1cd5">USBHS_HSTPIPCFG_PEPNUM_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; USBHS_HSTPIPCFG_PEPNUM_Pos)</td></tr>
<tr class="memdesc:gae4c427ae7b00860d3e38d2fb3a3b1cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe <a class="el" href="struct_endpoint.xhtml" title="Describes the state of an endpoint of the UDP controller. ">Endpoint</a> Number  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae4c427ae7b00860d3e38d2fb3a3b1cd5">More...</a><br /></td></tr>
<tr class="separator:gae4c427ae7b00860d3e38d2fb3a3b1cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747426e0b642ef7265ed29f97289fe1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga747426e0b642ef7265ed29f97289fe1e">USBHS_HSTPIPCFG_PEPNUM</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae4c427ae7b00860d3e38d2fb3a3b1cd5">USBHS_HSTPIPCFG_PEPNUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa9d97ab3406c0f2e769a229c85a14ec6">USBHS_HSTPIPCFG_PEPNUM_Pos</a>)))</td></tr>
<tr class="separator:ga747426e0b642ef7265ed29f97289fe1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23bd8cae85e668996cae3c7113652b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga23bd8cae85e668996cae3c7113652b35">USBHS_HSTPIPCFG_INTFRQ_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga23bd8cae85e668996cae3c7113652b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0861796b9d288b3bb1aab1e85fafec77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0861796b9d288b3bb1aab1e85fafec77">USBHS_HSTPIPCFG_INTFRQ_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; USBHS_HSTPIPCFG_INTFRQ_Pos)</td></tr>
<tr class="memdesc:ga0861796b9d288b3bb1aab1e85fafec77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Pipe Interrupt Request Frequency  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0861796b9d288b3bb1aab1e85fafec77">More...</a><br /></td></tr>
<tr class="separator:ga0861796b9d288b3bb1aab1e85fafec77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90973477f99168dd1b9b62c671c5ae2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga90973477f99168dd1b9b62c671c5ae2b">USBHS_HSTPIPCFG_INTFRQ</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0861796b9d288b3bb1aab1e85fafec77">USBHS_HSTPIPCFG_INTFRQ_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga23bd8cae85e668996cae3c7113652b35">USBHS_HSTPIPCFG_INTFRQ_Pos</a>)))</td></tr>
<tr class="separator:ga90973477f99168dd1b9b62c671c5ae2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0809494feabaf66ffe5b26414f8fd1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf0809494feabaf66ffe5b26414f8fd1f">USBHS_HSTPIPCFG_PINGEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gaf0809494feabaf66ffe5b26414f8fd1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Ping Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf0809494feabaf66ffe5b26414f8fd1f">More...</a><br /></td></tr>
<tr class="separator:gaf0809494feabaf66ffe5b26414f8fd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296398192bdd3d809eaa7b87256f23de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga296398192bdd3d809eaa7b87256f23de">USBHS_HSTPIPCFG_BINTERVAL_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga296398192bdd3d809eaa7b87256f23de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc9c4e67bfc7cc3d61e05ad12d33253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaedc9c4e67bfc7cc3d61e05ad12d33253">USBHS_HSTPIPCFG_BINTERVAL_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; USBHS_HSTPIPCFG_BINTERVAL_Pos)</td></tr>
<tr class="memdesc:gaedc9c4e67bfc7cc3d61e05ad12d33253"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPCFG[10]) Binterval Parameter for the Bulk-Out/Ping Transaction  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaedc9c4e67bfc7cc3d61e05ad12d33253">More...</a><br /></td></tr>
<tr class="separator:gaedc9c4e67bfc7cc3d61e05ad12d33253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfcf332f4e592710da5e84377e52306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9dfcf332f4e592710da5e84377e52306">USBHS_HSTPIPCFG_BINTERVAL</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaedc9c4e67bfc7cc3d61e05ad12d33253">USBHS_HSTPIPCFG_BINTERVAL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga296398192bdd3d809eaa7b87256f23de">USBHS_HSTPIPCFG_BINTERVAL_Pos</a>)))</td></tr>
<tr class="separator:ga9dfcf332f4e592710da5e84377e52306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4bff53529d3a63d2f2a6b288ea4404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabd4bff53529d3a63d2f2a6b288ea4404">USBHS_HSTPIPISR_RXINI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gabd4bff53529d3a63d2f2a6b288ea4404"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Received IN Data Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabd4bff53529d3a63d2f2a6b288ea4404">More...</a><br /></td></tr>
<tr class="separator:gabd4bff53529d3a63d2f2a6b288ea4404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab412d773f75086777987bce75d9c2c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab412d773f75086777987bce75d9c2c79">USBHS_HSTPIPISR_TXOUTI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gab412d773f75086777987bce75d9c2c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Transmitted OUT Data Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab412d773f75086777987bce75d9c2c79">More...</a><br /></td></tr>
<tr class="separator:gab412d773f75086777987bce75d9c2c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b657f7ffb9144716c472b4873838612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5b657f7ffb9144716c472b4873838612">USBHS_HSTPIPISR_TXSTPI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga5b657f7ffb9144716c472b4873838612"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Transmitted SETUP Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5b657f7ffb9144716c472b4873838612">More...</a><br /></td></tr>
<tr class="separator:ga5b657f7ffb9144716c472b4873838612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73998e12ffdfca1ab0bc9cf53797332c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga73998e12ffdfca1ab0bc9cf53797332c">USBHS_HSTPIPISR_PERRI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga73998e12ffdfca1ab0bc9cf53797332c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Pipe Error Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga73998e12ffdfca1ab0bc9cf53797332c">More...</a><br /></td></tr>
<tr class="separator:ga73998e12ffdfca1ab0bc9cf53797332c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefe427d47e2f528a7608c5313e2e9a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafefe427d47e2f528a7608c5313e2e9a7">USBHS_HSTPIPISR_NAKEDI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gafefe427d47e2f528a7608c5313e2e9a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) NAKed Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafefe427d47e2f528a7608c5313e2e9a7">More...</a><br /></td></tr>
<tr class="separator:gafefe427d47e2f528a7608c5313e2e9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga557f28502fc74053e78b6ee0144e37e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga557f28502fc74053e78b6ee0144e37e4">USBHS_HSTPIPISR_OVERFI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga557f28502fc74053e78b6ee0144e37e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Overflow Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga557f28502fc74053e78b6ee0144e37e4">More...</a><br /></td></tr>
<tr class="separator:ga557f28502fc74053e78b6ee0144e37e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bab8fafde4c709dd7decb1c97b0503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga49bab8fafde4c709dd7decb1c97b0503">USBHS_HSTPIPISR_RXSTALLDI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga49bab8fafde4c709dd7decb1c97b0503"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Received STALLed Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga49bab8fafde4c709dd7decb1c97b0503">More...</a><br /></td></tr>
<tr class="separator:ga49bab8fafde4c709dd7decb1c97b0503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f69fdd9e7c0327a46178c23dffba8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga24f69fdd9e7c0327a46178c23dffba8a">USBHS_HSTPIPISR_SHORTPACKETI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga24f69fdd9e7c0327a46178c23dffba8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Short Packet Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga24f69fdd9e7c0327a46178c23dffba8a">More...</a><br /></td></tr>
<tr class="separator:ga24f69fdd9e7c0327a46178c23dffba8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12da3c3515367b9798455ca8ea4e2796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga12da3c3515367b9798455ca8ea4e2796">USBHS_HSTPIPISR_DTSEQ_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga12da3c3515367b9798455ca8ea4e2796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48469a6762c93aca952ebafb652278f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa48469a6762c93aca952ebafb652278f">USBHS_HSTPIPISR_DTSEQ_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_HSTPIPISR_DTSEQ_Pos)</td></tr>
<tr class="memdesc:gaa48469a6762c93aca952ebafb652278f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Data Toggle Sequence  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa48469a6762c93aca952ebafb652278f">More...</a><br /></td></tr>
<tr class="separator:gaa48469a6762c93aca952ebafb652278f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec96193aa502e7f2702f3165b1dd6ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaec96193aa502e7f2702f3165b1dd6ef7">USBHS_HSTPIPISR_DTSEQ_DATA0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaec96193aa502e7f2702f3165b1dd6ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Data0 toggle sequence  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaec96193aa502e7f2702f3165b1dd6ef7">More...</a><br /></td></tr>
<tr class="separator:gaec96193aa502e7f2702f3165b1dd6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db02e490de471fec3fbd8b63c6826ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7db02e490de471fec3fbd8b63c6826ff">USBHS_HSTPIPISR_DTSEQ_DATA1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga7db02e490de471fec3fbd8b63c6826ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Data1 toggle sequence  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7db02e490de471fec3fbd8b63c6826ff">More...</a><br /></td></tr>
<tr class="separator:ga7db02e490de471fec3fbd8b63c6826ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793816e0d2e1badddf3eaee8d1f0ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga793816e0d2e1badddf3eaee8d1f0ee60">USBHS_HSTPIPISR_NBUSYBK_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga793816e0d2e1badddf3eaee8d1f0ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3953333edc965b39903c078a4d3618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaac3953333edc965b39903c078a4d3618">USBHS_HSTPIPISR_NBUSYBK_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_HSTPIPISR_NBUSYBK_Pos)</td></tr>
<tr class="memdesc:gaac3953333edc965b39903c078a4d3618"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Number of Busy Banks  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaac3953333edc965b39903c078a4d3618">More...</a><br /></td></tr>
<tr class="separator:gaac3953333edc965b39903c078a4d3618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30ce07927f90132f9ed05f375223a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf30ce07927f90132f9ed05f375223a0a">USBHS_HSTPIPISR_NBUSYBK_0_BUSY</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaf30ce07927f90132f9ed05f375223a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) 0 busy bank (all banks free)  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf30ce07927f90132f9ed05f375223a0a">More...</a><br /></td></tr>
<tr class="separator:gaf30ce07927f90132f9ed05f375223a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b2e98bd0490406a3b0bcae895aa64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga74b2e98bd0490406a3b0bcae895aa64d">USBHS_HSTPIPISR_NBUSYBK_1_BUSY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga74b2e98bd0490406a3b0bcae895aa64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) 1 busy bank  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga74b2e98bd0490406a3b0bcae895aa64d">More...</a><br /></td></tr>
<tr class="separator:ga74b2e98bd0490406a3b0bcae895aa64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093005453538858f150418b95d93b6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga093005453538858f150418b95d93b6fd">USBHS_HSTPIPISR_NBUSYBK_2_BUSY</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga093005453538858f150418b95d93b6fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) 2 busy banks  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga093005453538858f150418b95d93b6fd">More...</a><br /></td></tr>
<tr class="separator:ga093005453538858f150418b95d93b6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631ddf08fbd103f880bdaf3d48636fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga631ddf08fbd103f880bdaf3d48636fa4">USBHS_HSTPIPISR_NBUSYBK_3_BUSY</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga631ddf08fbd103f880bdaf3d48636fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) 3 busy banks  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga631ddf08fbd103f880bdaf3d48636fa4">More...</a><br /></td></tr>
<tr class="separator:ga631ddf08fbd103f880bdaf3d48636fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c487497918f652043c9fc56d726d0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3c487497918f652043c9fc56d726d0e8">USBHS_HSTPIPISR_CURRBK_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga3c487497918f652043c9fc56d726d0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aec15ccc7fc41b6d9bd60ec7ea518d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2aec15ccc7fc41b6d9bd60ec7ea518d9">USBHS_HSTPIPISR_CURRBK_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_HSTPIPISR_CURRBK_Pos)</td></tr>
<tr class="memdesc:ga2aec15ccc7fc41b6d9bd60ec7ea518d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Current Bank  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2aec15ccc7fc41b6d9bd60ec7ea518d9">More...</a><br /></td></tr>
<tr class="separator:ga2aec15ccc7fc41b6d9bd60ec7ea518d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56234bb0d333584c0da7c7fb4e822b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga56234bb0d333584c0da7c7fb4e822b12">USBHS_HSTPIPISR_CURRBK_BANK0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga56234bb0d333584c0da7c7fb4e822b12"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Current bank is bank0  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga56234bb0d333584c0da7c7fb4e822b12">More...</a><br /></td></tr>
<tr class="separator:ga56234bb0d333584c0da7c7fb4e822b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a498b200fdb07fb86b99b65a219e429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4a498b200fdb07fb86b99b65a219e429">USBHS_HSTPIPISR_CURRBK_BANK1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga4a498b200fdb07fb86b99b65a219e429"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Current bank is bank1  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4a498b200fdb07fb86b99b65a219e429">More...</a><br /></td></tr>
<tr class="separator:ga4a498b200fdb07fb86b99b65a219e429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0256b1b23996ffdb780862cf09f150f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0256b1b23996ffdb780862cf09f150f8">USBHS_HSTPIPISR_CURRBK_BANK2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga0256b1b23996ffdb780862cf09f150f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Current bank is bank2  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0256b1b23996ffdb780862cf09f150f8">More...</a><br /></td></tr>
<tr class="separator:ga0256b1b23996ffdb780862cf09f150f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga281964646ce15b9f3f7f0a95160ec1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga281964646ce15b9f3f7f0a95160ec1a8">USBHS_HSTPIPISR_RWALL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga281964646ce15b9f3f7f0a95160ec1a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Read/Write Allowed  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga281964646ce15b9f3f7f0a95160ec1a8">More...</a><br /></td></tr>
<tr class="separator:ga281964646ce15b9f3f7f0a95160ec1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818be42ad304f49ef0e008b5d22a403e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga818be42ad304f49ef0e008b5d22a403e">USBHS_HSTPIPISR_CFGOK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga818be42ad304f49ef0e008b5d22a403e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Configuration OK Status  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga818be42ad304f49ef0e008b5d22a403e">More...</a><br /></td></tr>
<tr class="separator:ga818be42ad304f49ef0e008b5d22a403e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab682e001b29d2970499088e4f39173b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab682e001b29d2970499088e4f39173b4">USBHS_HSTPIPISR_PBYCT_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gab682e001b29d2970499088e4f39173b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f1a16a169514cc07a181ff579b6f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga86f1a16a169514cc07a181ff579b6f23">USBHS_HSTPIPISR_PBYCT_Msk</a>&#160;&#160;&#160;(0x7ffu &lt;&lt; USBHS_HSTPIPISR_PBYCT_Pos)</td></tr>
<tr class="memdesc:ga86f1a16a169514cc07a181ff579b6f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Pipe Byte Count  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga86f1a16a169514cc07a181ff579b6f23">More...</a><br /></td></tr>
<tr class="separator:ga86f1a16a169514cc07a181ff579b6f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5342330335dba1b424149250b5ad1723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5342330335dba1b424149250b5ad1723">USBHS_HSTPIPISR_UNDERFI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga5342330335dba1b424149250b5ad1723"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) Underflow Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5342330335dba1b424149250b5ad1723">More...</a><br /></td></tr>
<tr class="separator:ga5342330335dba1b424149250b5ad1723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f11360093b89ac86b6e177343ef20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga62f11360093b89ac86b6e177343ef20f">USBHS_HSTPIPISR_CRCERRI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga62f11360093b89ac86b6e177343ef20f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPISR[10]) CRC Error Interrupt  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga62f11360093b89ac86b6e177343ef20f">More...</a><br /></td></tr>
<tr class="separator:ga62f11360093b89ac86b6e177343ef20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9067ea47ec30664e8fd73e8ab7e35181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9067ea47ec30664e8fd73e8ab7e35181">USBHS_HSTPIPICR_RXINIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9067ea47ec30664e8fd73e8ab7e35181"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Received IN Data Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9067ea47ec30664e8fd73e8ab7e35181">More...</a><br /></td></tr>
<tr class="separator:ga9067ea47ec30664e8fd73e8ab7e35181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dee7d148bee9d67b2d3f846b2d642b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0dee7d148bee9d67b2d3f846b2d642b3">USBHS_HSTPIPICR_TXOUTIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga0dee7d148bee9d67b2d3f846b2d642b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Transmitted OUT Data Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0dee7d148bee9d67b2d3f846b2d642b3">More...</a><br /></td></tr>
<tr class="separator:ga0dee7d148bee9d67b2d3f846b2d642b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8293d760ef53097d408ae75d6946d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5c8293d760ef53097d408ae75d6946d2">USBHS_HSTPIPICR_TXSTPIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga5c8293d760ef53097d408ae75d6946d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Transmitted SETUP Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5c8293d760ef53097d408ae75d6946d2">More...</a><br /></td></tr>
<tr class="separator:ga5c8293d760ef53097d408ae75d6946d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ac24a6a5ab2b0122c0106ca9bc53de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga44ac24a6a5ab2b0122c0106ca9bc53de">USBHS_HSTPIPICR_NAKEDIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga44ac24a6a5ab2b0122c0106ca9bc53de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) NAKed Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga44ac24a6a5ab2b0122c0106ca9bc53de">More...</a><br /></td></tr>
<tr class="separator:ga44ac24a6a5ab2b0122c0106ca9bc53de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1cdab87767f5669d0f2866071dc486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8c1cdab87767f5669d0f2866071dc486">USBHS_HSTPIPICR_OVERFIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga8c1cdab87767f5669d0f2866071dc486"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Overflow Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8c1cdab87767f5669d0f2866071dc486">More...</a><br /></td></tr>
<tr class="separator:ga8c1cdab87767f5669d0f2866071dc486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae263c0a5e8d2cd8c473fe9219cc66a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaae263c0a5e8d2cd8c473fe9219cc66a8">USBHS_HSTPIPICR_RXSTALLDIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaae263c0a5e8d2cd8c473fe9219cc66a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Received STALLed Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaae263c0a5e8d2cd8c473fe9219cc66a8">More...</a><br /></td></tr>
<tr class="separator:gaae263c0a5e8d2cd8c473fe9219cc66a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cb30399ab291612e71d221afe83b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga78cb30399ab291612e71d221afe83b74">USBHS_HSTPIPICR_SHORTPACKETIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga78cb30399ab291612e71d221afe83b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Short Packet Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga78cb30399ab291612e71d221afe83b74">More...</a><br /></td></tr>
<tr class="separator:ga78cb30399ab291612e71d221afe83b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2188b08753f03e94bd047867693b0655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2188b08753f03e94bd047867693b0655">USBHS_HSTPIPICR_UNDERFIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga2188b08753f03e94bd047867693b0655"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) Underflow Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2188b08753f03e94bd047867693b0655">More...</a><br /></td></tr>
<tr class="separator:ga2188b08753f03e94bd047867693b0655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c10bba2dc328e78d5fa40516d6581c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga92c10bba2dc328e78d5fa40516d6581c">USBHS_HSTPIPICR_CRCERRIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga92c10bba2dc328e78d5fa40516d6581c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPICR[10]) CRC Error Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga92c10bba2dc328e78d5fa40516d6581c">More...</a><br /></td></tr>
<tr class="separator:ga92c10bba2dc328e78d5fa40516d6581c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f30935bd21f13e9871217a25913e6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4f30935bd21f13e9871217a25913e6b2">USBHS_HSTPIPIFR_RXINIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga4f30935bd21f13e9871217a25913e6b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Received IN Data Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4f30935bd21f13e9871217a25913e6b2">More...</a><br /></td></tr>
<tr class="separator:ga4f30935bd21f13e9871217a25913e6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32e0484f0ccbe73701fa041f563eef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae32e0484f0ccbe73701fa041f563eef4">USBHS_HSTPIPIFR_TXOUTIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gae32e0484f0ccbe73701fa041f563eef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Transmitted OUT Data Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae32e0484f0ccbe73701fa041f563eef4">More...</a><br /></td></tr>
<tr class="separator:gae32e0484f0ccbe73701fa041f563eef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1210abf340005ec33a56c044b674658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf1210abf340005ec33a56c044b674658">USBHS_HSTPIPIFR_TXSTPIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaf1210abf340005ec33a56c044b674658"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Transmitted SETUP Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf1210abf340005ec33a56c044b674658">More...</a><br /></td></tr>
<tr class="separator:gaf1210abf340005ec33a56c044b674658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856529ca8101a88434f2b7203be60f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga856529ca8101a88434f2b7203be60f8a">USBHS_HSTPIPIFR_PERRIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga856529ca8101a88434f2b7203be60f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Pipe Error Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga856529ca8101a88434f2b7203be60f8a">More...</a><br /></td></tr>
<tr class="separator:ga856529ca8101a88434f2b7203be60f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b7455aa5cddd54cc6ed2cae2cd2998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga88b7455aa5cddd54cc6ed2cae2cd2998">USBHS_HSTPIPIFR_NAKEDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga88b7455aa5cddd54cc6ed2cae2cd2998"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) NAKed Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga88b7455aa5cddd54cc6ed2cae2cd2998">More...</a><br /></td></tr>
<tr class="separator:ga88b7455aa5cddd54cc6ed2cae2cd2998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e3d04c97c00498cc770ca8a6d80057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga15e3d04c97c00498cc770ca8a6d80057">USBHS_HSTPIPIFR_OVERFIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga15e3d04c97c00498cc770ca8a6d80057"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Overflow Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga15e3d04c97c00498cc770ca8a6d80057">More...</a><br /></td></tr>
<tr class="separator:ga15e3d04c97c00498cc770ca8a6d80057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232c978d90232b05542a22a329761176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga232c978d90232b05542a22a329761176">USBHS_HSTPIPIFR_RXSTALLDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga232c978d90232b05542a22a329761176"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Received STALLed Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga232c978d90232b05542a22a329761176">More...</a><br /></td></tr>
<tr class="separator:ga232c978d90232b05542a22a329761176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga469cc9dae64715c6e2463b25bc4b4754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga469cc9dae64715c6e2463b25bc4b4754">USBHS_HSTPIPIFR_SHORTPACKETIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga469cc9dae64715c6e2463b25bc4b4754"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Short Packet Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga469cc9dae64715c6e2463b25bc4b4754">More...</a><br /></td></tr>
<tr class="separator:ga469cc9dae64715c6e2463b25bc4b4754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124517e71aca0f803f3cd2abb232436a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga124517e71aca0f803f3cd2abb232436a">USBHS_HSTPIPIFR_NBUSYBKS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga124517e71aca0f803f3cd2abb232436a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Number of Busy Banks Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga124517e71aca0f803f3cd2abb232436a">More...</a><br /></td></tr>
<tr class="separator:ga124517e71aca0f803f3cd2abb232436a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4289c9b9e958f254af5f53b3980110ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4289c9b9e958f254af5f53b3980110ba">USBHS_HSTPIPIFR_UNDERFIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga4289c9b9e958f254af5f53b3980110ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) Underflow Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4289c9b9e958f254af5f53b3980110ba">More...</a><br /></td></tr>
<tr class="separator:ga4289c9b9e958f254af5f53b3980110ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd447ae2e557b53bbefcd1eec72854d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadd447ae2e557b53bbefcd1eec72854d7">USBHS_HSTPIPIFR_CRCERRIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gadd447ae2e557b53bbefcd1eec72854d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIFR[10]) CRC Error Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadd447ae2e557b53bbefcd1eec72854d7">More...</a><br /></td></tr>
<tr class="separator:gadd447ae2e557b53bbefcd1eec72854d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ad12bf25420763cff4831d07b0e40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf9ad12bf25420763cff4831d07b0e40b">USBHS_HSTPIPIMR_RXINE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf9ad12bf25420763cff4831d07b0e40b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Received IN Data Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf9ad12bf25420763cff4831d07b0e40b">More...</a><br /></td></tr>
<tr class="separator:gaf9ad12bf25420763cff4831d07b0e40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0539e2356a3f274b330397c434ea986f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0539e2356a3f274b330397c434ea986f">USBHS_HSTPIPIMR_TXOUTE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga0539e2356a3f274b330397c434ea986f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Transmitted OUT Data Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0539e2356a3f274b330397c434ea986f">More...</a><br /></td></tr>
<tr class="separator:ga0539e2356a3f274b330397c434ea986f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9788414308fa9cfafb372dfd1f041471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9788414308fa9cfafb372dfd1f041471">USBHS_HSTPIPIMR_TXSTPE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga9788414308fa9cfafb372dfd1f041471"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Transmitted SETUP Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9788414308fa9cfafb372dfd1f041471">More...</a><br /></td></tr>
<tr class="separator:ga9788414308fa9cfafb372dfd1f041471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03324ea100e514c7853aa6e4ddbd00ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga03324ea100e514c7853aa6e4ddbd00ec">USBHS_HSTPIPIMR_PERRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga03324ea100e514c7853aa6e4ddbd00ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Pipe Error Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga03324ea100e514c7853aa6e4ddbd00ec">More...</a><br /></td></tr>
<tr class="separator:ga03324ea100e514c7853aa6e4ddbd00ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82a3060cb8fffa179db79a814c386cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab82a3060cb8fffa179db79a814c386cf">USBHS_HSTPIPIMR_NAKEDE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gab82a3060cb8fffa179db79a814c386cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) NAKed Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab82a3060cb8fffa179db79a814c386cf">More...</a><br /></td></tr>
<tr class="separator:gab82a3060cb8fffa179db79a814c386cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8dccfba78fa6bdb316f230a486f7614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac8dccfba78fa6bdb316f230a486f7614">USBHS_HSTPIPIMR_OVERFIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gac8dccfba78fa6bdb316f230a486f7614"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Overflow Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac8dccfba78fa6bdb316f230a486f7614">More...</a><br /></td></tr>
<tr class="separator:gac8dccfba78fa6bdb316f230a486f7614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4349957f339ac219466819403d4ac0a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4349957f339ac219466819403d4ac0a0">USBHS_HSTPIPIMR_RXSTALLDE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga4349957f339ac219466819403d4ac0a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Received STALLed Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4349957f339ac219466819403d4ac0a0">More...</a><br /></td></tr>
<tr class="separator:ga4349957f339ac219466819403d4ac0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae950443b7bb44f57013db8db44aaaab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae950443b7bb44f57013db8db44aaaab8">USBHS_HSTPIPIMR_SHORTPACKETIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gae950443b7bb44f57013db8db44aaaab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Short Packet Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae950443b7bb44f57013db8db44aaaab8">More...</a><br /></td></tr>
<tr class="separator:gae950443b7bb44f57013db8db44aaaab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f9964410273efb2afbcb794ec3619e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga52f9964410273efb2afbcb794ec3619e">USBHS_HSTPIPIMR_NBUSYBKE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga52f9964410273efb2afbcb794ec3619e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Number of Busy Banks Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga52f9964410273efb2afbcb794ec3619e">More...</a><br /></td></tr>
<tr class="separator:ga52f9964410273efb2afbcb794ec3619e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45a8b3b6d31d9c23b7e671be0570d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac45a8b3b6d31d9c23b7e671be0570d8a">USBHS_HSTPIPIMR_FIFOCON</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gac45a8b3b6d31d9c23b7e671be0570d8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) FIFO Control  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac45a8b3b6d31d9c23b7e671be0570d8a">More...</a><br /></td></tr>
<tr class="separator:gac45a8b3b6d31d9c23b7e671be0570d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247de257e7801d47dde96a0098d0f2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga247de257e7801d47dde96a0098d0f2a4">USBHS_HSTPIPIMR_PDISHDMA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga247de257e7801d47dde96a0098d0f2a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Pipe Interrupts Disable HDMA Request Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga247de257e7801d47dde96a0098d0f2a4">More...</a><br /></td></tr>
<tr class="separator:ga247de257e7801d47dde96a0098d0f2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c445ad9e88f7bd07fa360f3ee17acbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7c445ad9e88f7bd07fa360f3ee17acbe">USBHS_HSTPIPIMR_PFREEZE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga7c445ad9e88f7bd07fa360f3ee17acbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Pipe Freeze  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7c445ad9e88f7bd07fa360f3ee17acbe">More...</a><br /></td></tr>
<tr class="separator:ga7c445ad9e88f7bd07fa360f3ee17acbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeac95f4c1c510ab8540860f4faeabc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafeac95f4c1c510ab8540860f4faeabc7">USBHS_HSTPIPIMR_RSTDT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gafeac95f4c1c510ab8540860f4faeabc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Reset Data Toggle  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gafeac95f4c1c510ab8540860f4faeabc7">More...</a><br /></td></tr>
<tr class="separator:gafeac95f4c1c510ab8540860f4faeabc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2575a24fdc8e3fed5ea55a2c11abfac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad2575a24fdc8e3fed5ea55a2c11abfac">USBHS_HSTPIPIMR_UNDERFIE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad2575a24fdc8e3fed5ea55a2c11abfac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) Underflow Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad2575a24fdc8e3fed5ea55a2c11abfac">More...</a><br /></td></tr>
<tr class="separator:gad2575a24fdc8e3fed5ea55a2c11abfac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6adbb8676010adc21bc2b7f9e28fce16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6adbb8676010adc21bc2b7f9e28fce16">USBHS_HSTPIPIMR_CRCERRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga6adbb8676010adc21bc2b7f9e28fce16"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIMR[10]) CRC Error Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6adbb8676010adc21bc2b7f9e28fce16">More...</a><br /></td></tr>
<tr class="separator:ga6adbb8676010adc21bc2b7f9e28fce16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae7fc25e5d572a2e50316b1e72cffd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1ae7fc25e5d572a2e50316b1e72cffd5">USBHS_HSTPIPIER_RXINES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1ae7fc25e5d572a2e50316b1e72cffd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Received IN Data Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1ae7fc25e5d572a2e50316b1e72cffd5">More...</a><br /></td></tr>
<tr class="separator:ga1ae7fc25e5d572a2e50316b1e72cffd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd1b8ced4705724713f5ec3222c8ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5dd1b8ced4705724713f5ec3222c8ee7">USBHS_HSTPIPIER_TXOUTES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga5dd1b8ced4705724713f5ec3222c8ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Transmitted OUT Data Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5dd1b8ced4705724713f5ec3222c8ee7">More...</a><br /></td></tr>
<tr class="separator:ga5dd1b8ced4705724713f5ec3222c8ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd0d2d010e615f198d7e3a6913290d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadcd0d2d010e615f198d7e3a6913290d0">USBHS_HSTPIPIER_TXSTPES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gadcd0d2d010e615f198d7e3a6913290d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Transmitted SETUP Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadcd0d2d010e615f198d7e3a6913290d0">More...</a><br /></td></tr>
<tr class="separator:gadcd0d2d010e615f198d7e3a6913290d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233107ba8d4fb36bc0362bf1628b4570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga233107ba8d4fb36bc0362bf1628b4570">USBHS_HSTPIPIER_PERRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga233107ba8d4fb36bc0362bf1628b4570"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Pipe Error Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga233107ba8d4fb36bc0362bf1628b4570">More...</a><br /></td></tr>
<tr class="separator:ga233107ba8d4fb36bc0362bf1628b4570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb4b1d925f356455320a3a23b7894ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabfb4b1d925f356455320a3a23b7894ef">USBHS_HSTPIPIER_NAKEDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gabfb4b1d925f356455320a3a23b7894ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) NAKed Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabfb4b1d925f356455320a3a23b7894ef">More...</a><br /></td></tr>
<tr class="separator:gabfb4b1d925f356455320a3a23b7894ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8af37d66099c581c4cc689b158cfba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadd8af37d66099c581c4cc689b158cfba">USBHS_HSTPIPIER_OVERFIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gadd8af37d66099c581c4cc689b158cfba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Overflow Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadd8af37d66099c581c4cc689b158cfba">More...</a><br /></td></tr>
<tr class="separator:gadd8af37d66099c581c4cc689b158cfba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16e4bf12ba2658f953e4deaaa5dd511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab16e4bf12ba2658f953e4deaaa5dd511">USBHS_HSTPIPIER_RXSTALLDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gab16e4bf12ba2658f953e4deaaa5dd511"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Received STALLed Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab16e4bf12ba2658f953e4deaaa5dd511">More...</a><br /></td></tr>
<tr class="separator:gab16e4bf12ba2658f953e4deaaa5dd511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40f73ab2d7b4bce022171444427b847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae40f73ab2d7b4bce022171444427b847">USBHS_HSTPIPIER_SHORTPACKETIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gae40f73ab2d7b4bce022171444427b847"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Short Packet Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae40f73ab2d7b4bce022171444427b847">More...</a><br /></td></tr>
<tr class="separator:gae40f73ab2d7b4bce022171444427b847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd1bd3dd202a99c1e4a2f80539dc31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8cd1bd3dd202a99c1e4a2f80539dc31c">USBHS_HSTPIPIER_NBUSYBKES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga8cd1bd3dd202a99c1e4a2f80539dc31c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Number of Busy Banks Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8cd1bd3dd202a99c1e4a2f80539dc31c">More...</a><br /></td></tr>
<tr class="separator:ga8cd1bd3dd202a99c1e4a2f80539dc31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c86fb8f404dfd1370edb1999cffedc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5c86fb8f404dfd1370edb1999cffedc7">USBHS_HSTPIPIER_PDISHDMAS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga5c86fb8f404dfd1370edb1999cffedc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Pipe Interrupts Disable HDMA Request Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5c86fb8f404dfd1370edb1999cffedc7">More...</a><br /></td></tr>
<tr class="separator:ga5c86fb8f404dfd1370edb1999cffedc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a09e9f1a8824d9033ebfa3a0570d848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8a09e9f1a8824d9033ebfa3a0570d848">USBHS_HSTPIPIER_PFREEZES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga8a09e9f1a8824d9033ebfa3a0570d848"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Pipe Freeze Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8a09e9f1a8824d9033ebfa3a0570d848">More...</a><br /></td></tr>
<tr class="separator:ga8a09e9f1a8824d9033ebfa3a0570d848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62474721067494d9ab289d8167421b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf62474721067494d9ab289d8167421b3">USBHS_HSTPIPIER_RSTDTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaf62474721067494d9ab289d8167421b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Reset Data Toggle Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf62474721067494d9ab289d8167421b3">More...</a><br /></td></tr>
<tr class="separator:gaf62474721067494d9ab289d8167421b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa839542728a176d19b5bdbd611e871b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa839542728a176d19b5bdbd611e871b4">USBHS_HSTPIPIER_UNDERFIES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaa839542728a176d19b5bdbd611e871b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) Underflow Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa839542728a176d19b5bdbd611e871b4">More...</a><br /></td></tr>
<tr class="separator:gaa839542728a176d19b5bdbd611e871b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga720f2d8ba25bad84721c4f448784812d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga720f2d8ba25bad84721c4f448784812d">USBHS_HSTPIPIER_CRCERRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga720f2d8ba25bad84721c4f448784812d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIER[10]) CRC Error Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga720f2d8ba25bad84721c4f448784812d">More...</a><br /></td></tr>
<tr class="separator:ga720f2d8ba25bad84721c4f448784812d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d08723be4a935ed53c94f9d7f6d24a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0d08723be4a935ed53c94f9d7f6d24a0">USBHS_HSTPIPIDR_RXINEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0d08723be4a935ed53c94f9d7f6d24a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Received IN Data Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0d08723be4a935ed53c94f9d7f6d24a0">More...</a><br /></td></tr>
<tr class="separator:ga0d08723be4a935ed53c94f9d7f6d24a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19293155d73146950142d5284d73b490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga19293155d73146950142d5284d73b490">USBHS_HSTPIPIDR_TXOUTEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga19293155d73146950142d5284d73b490"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Transmitted OUT Data Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga19293155d73146950142d5284d73b490">More...</a><br /></td></tr>
<tr class="separator:ga19293155d73146950142d5284d73b490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c871429344a461a4e56354ffe4f699f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0c871429344a461a4e56354ffe4f699f">USBHS_HSTPIPIDR_TXSTPEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga0c871429344a461a4e56354ffe4f699f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Transmitted SETUP Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0c871429344a461a4e56354ffe4f699f">More...</a><br /></td></tr>
<tr class="separator:ga0c871429344a461a4e56354ffe4f699f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810c8c4c6a7048a56c5ac84a7583477d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga810c8c4c6a7048a56c5ac84a7583477d">USBHS_HSTPIPIDR_PERREC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga810c8c4c6a7048a56c5ac84a7583477d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Pipe Error Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga810c8c4c6a7048a56c5ac84a7583477d">More...</a><br /></td></tr>
<tr class="separator:ga810c8c4c6a7048a56c5ac84a7583477d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3055451848b3029e7c2d72282d1fb7df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3055451848b3029e7c2d72282d1fb7df">USBHS_HSTPIPIDR_NAKEDEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga3055451848b3029e7c2d72282d1fb7df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) NAKed Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3055451848b3029e7c2d72282d1fb7df">More...</a><br /></td></tr>
<tr class="separator:ga3055451848b3029e7c2d72282d1fb7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9b0ab47e2cdb5d578e7fae5dd73a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3c9b0ab47e2cdb5d578e7fae5dd73a8b">USBHS_HSTPIPIDR_OVERFIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga3c9b0ab47e2cdb5d578e7fae5dd73a8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Overflow Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3c9b0ab47e2cdb5d578e7fae5dd73a8b">More...</a><br /></td></tr>
<tr class="separator:ga3c9b0ab47e2cdb5d578e7fae5dd73a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875c7b3f897a8c73e42f374aa53592ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga875c7b3f897a8c73e42f374aa53592ca">USBHS_HSTPIPIDR_RXSTALLDEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga875c7b3f897a8c73e42f374aa53592ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Received STALLed Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga875c7b3f897a8c73e42f374aa53592ca">More...</a><br /></td></tr>
<tr class="separator:ga875c7b3f897a8c73e42f374aa53592ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b96d50e478dde0b204c5eb294171bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9b96d50e478dde0b204c5eb294171bf9">USBHS_HSTPIPIDR_SHORTPACKETIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga9b96d50e478dde0b204c5eb294171bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Short Packet Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9b96d50e478dde0b204c5eb294171bf9">More...</a><br /></td></tr>
<tr class="separator:ga9b96d50e478dde0b204c5eb294171bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bb07d57156a86a6ac3534c0f07c8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad3bb07d57156a86a6ac3534c0f07c8ab">USBHS_HSTPIPIDR_NBUSYBKEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gad3bb07d57156a86a6ac3534c0f07c8ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Number of Busy Banks Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad3bb07d57156a86a6ac3534c0f07c8ab">More...</a><br /></td></tr>
<tr class="separator:gad3bb07d57156a86a6ac3534c0f07c8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcec9beefeab1700242da4c88f1b7a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabcec9beefeab1700242da4c88f1b7a51">USBHS_HSTPIPIDR_FIFOCONC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gabcec9beefeab1700242da4c88f1b7a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) FIFO Control Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabcec9beefeab1700242da4c88f1b7a51">More...</a><br /></td></tr>
<tr class="separator:gabcec9beefeab1700242da4c88f1b7a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ecf64e8d6cd298b79c0e60d3f81dd28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4ecf64e8d6cd298b79c0e60d3f81dd28">USBHS_HSTPIPIDR_PDISHDMAC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga4ecf64e8d6cd298b79c0e60d3f81dd28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Pipe Interrupts Disable HDMA Request Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4ecf64e8d6cd298b79c0e60d3f81dd28">More...</a><br /></td></tr>
<tr class="separator:ga4ecf64e8d6cd298b79c0e60d3f81dd28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b99057bec6aa1f5a541cede730c657e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2b99057bec6aa1f5a541cede730c657e">USBHS_HSTPIPIDR_PFREEZEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga2b99057bec6aa1f5a541cede730c657e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Pipe Freeze Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga2b99057bec6aa1f5a541cede730c657e">More...</a><br /></td></tr>
<tr class="separator:ga2b99057bec6aa1f5a541cede730c657e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b71ae243ffd9003173655cd648441f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8b71ae243ffd9003173655cd648441f3">USBHS_HSTPIPIDR_UNDERFIEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga8b71ae243ffd9003173655cd648441f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) Underflow Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8b71ae243ffd9003173655cd648441f3">More...</a><br /></td></tr>
<tr class="separator:ga8b71ae243ffd9003173655cd648441f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688714d7f58dca568ab847cf43d5c0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga688714d7f58dca568ab847cf43d5c0c8">USBHS_HSTPIPIDR_CRCERREC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga688714d7f58dca568ab847cf43d5c0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPIDR[10]) CRC Error Interrupt Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga688714d7f58dca568ab847cf43d5c0c8">More...</a><br /></td></tr>
<tr class="separator:ga688714d7f58dca568ab847cf43d5c0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6922f7a82e41f5f6e29547d54aedf61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6922f7a82e41f5f6e29547d54aedf61b">USBHS_HSTPIPINRQ_INRQ_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6922f7a82e41f5f6e29547d54aedf61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ffc5a310d72cddac1aeb791eee127e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga14ffc5a310d72cddac1aeb791eee127e">USBHS_HSTPIPINRQ_INRQ_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; USBHS_HSTPIPINRQ_INRQ_Pos)</td></tr>
<tr class="memdesc:ga14ffc5a310d72cddac1aeb791eee127e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPINRQ[10]) IN Request Number before Freeze  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga14ffc5a310d72cddac1aeb791eee127e">More...</a><br /></td></tr>
<tr class="separator:ga14ffc5a310d72cddac1aeb791eee127e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac285bd3f8c88d320ac21ce71b0a3011c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac285bd3f8c88d320ac21ce71b0a3011c">USBHS_HSTPIPINRQ_INRQ</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga14ffc5a310d72cddac1aeb791eee127e">USBHS_HSTPIPINRQ_INRQ_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6922f7a82e41f5f6e29547d54aedf61b">USBHS_HSTPIPINRQ_INRQ_Pos</a>)))</td></tr>
<tr class="separator:gac285bd3f8c88d320ac21ce71b0a3011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf84ebe5227ee73e8c08b1892becfd87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacf84ebe5227ee73e8c08b1892becfd87">USBHS_HSTPIPINRQ_INMODE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gacf84ebe5227ee73e8c08b1892becfd87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPINRQ[10]) IN Request Mode  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gacf84ebe5227ee73e8c08b1892becfd87">More...</a><br /></td></tr>
<tr class="separator:gacf84ebe5227ee73e8c08b1892becfd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600320ddbdac73e695233b7fc6b21b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga600320ddbdac73e695233b7fc6b21b3e">USBHS_HSTPIPERR_DATATGL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga600320ddbdac73e695233b7fc6b21b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPERR[10]) Data Toggle Error  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga600320ddbdac73e695233b7fc6b21b3e">More...</a><br /></td></tr>
<tr class="separator:ga600320ddbdac73e695233b7fc6b21b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c93574c440f71759d7bbf5cec635d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8c93574c440f71759d7bbf5cec635d4a">USBHS_HSTPIPERR_DATAPID</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga8c93574c440f71759d7bbf5cec635d4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPERR[10]) Data PID Error  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga8c93574c440f71759d7bbf5cec635d4a">More...</a><br /></td></tr>
<tr class="separator:ga8c93574c440f71759d7bbf5cec635d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278a87268f584e9dc0a8cc132662a75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga278a87268f584e9dc0a8cc132662a75f">USBHS_HSTPIPERR_PID</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga278a87268f584e9dc0a8cc132662a75f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPERR[10]) Data PID Error  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga278a87268f584e9dc0a8cc132662a75f">More...</a><br /></td></tr>
<tr class="separator:ga278a87268f584e9dc0a8cc132662a75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5200b876ec983cceb30c0012a359c7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5200b876ec983cceb30c0012a359c7ea">USBHS_HSTPIPERR_TIMEOUT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga5200b876ec983cceb30c0012a359c7ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPERR[10]) Time-Out Error  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5200b876ec983cceb30c0012a359c7ea">More...</a><br /></td></tr>
<tr class="separator:ga5200b876ec983cceb30c0012a359c7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a1945ce8283c432a557a20e8b63450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf4a1945ce8283c432a557a20e8b63450">USBHS_HSTPIPERR_CRC16</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaf4a1945ce8283c432a557a20e8b63450"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPERR[10]) CRC16 Error  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf4a1945ce8283c432a557a20e8b63450">More...</a><br /></td></tr>
<tr class="separator:gaf4a1945ce8283c432a557a20e8b63450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad0504725809f9c5796f979cf2bfaa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabad0504725809f9c5796f979cf2bfaa9">USBHS_HSTPIPERR_COUNTER_Pos</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabad0504725809f9c5796f979cf2bfaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc77aff1bced4814b0ada53f7222c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5fc77aff1bced4814b0ada53f7222c6e">USBHS_HSTPIPERR_COUNTER_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_HSTPIPERR_COUNTER_Pos)</td></tr>
<tr class="memdesc:ga5fc77aff1bced4814b0ada53f7222c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTPIPERR[10]) Error Counter  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5fc77aff1bced4814b0ada53f7222c6e">More...</a><br /></td></tr>
<tr class="separator:ga5fc77aff1bced4814b0ada53f7222c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d398b4379b7985aa18bf7841c0245eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1d398b4379b7985aa18bf7841c0245eb">USBHS_HSTPIPERR_COUNTER</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5fc77aff1bced4814b0ada53f7222c6e">USBHS_HSTPIPERR_COUNTER_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabad0504725809f9c5796f979cf2bfaa9">USBHS_HSTPIPERR_COUNTER_Pos</a>)))</td></tr>
<tr class="separator:ga1d398b4379b7985aa18bf7841c0245eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07901cf6a45e47ad88c832d8ef241f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga07901cf6a45e47ad88c832d8ef241f75">USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga07901cf6a45e47ad88c832d8ef241f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30bcdc948006ec3037a9aa11e7fc306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf30bcdc948006ec3037a9aa11e7fc306">USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos)</td></tr>
<tr class="memdesc:gaf30bcdc948006ec3037a9aa11e7fc306"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMANXTDSC) Next Descriptor Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf30bcdc948006ec3037a9aa11e7fc306">More...</a><br /></td></tr>
<tr class="separator:gaf30bcdc948006ec3037a9aa11e7fc306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0ea0ba4accaf35481ad0d151deaef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1e0ea0ba4accaf35481ad0d151deaef9">USBHS_HSTDMANXTDSC_NXT_DSC_ADD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf30bcdc948006ec3037a9aa11e7fc306">USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga07901cf6a45e47ad88c832d8ef241f75">USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos</a>)))</td></tr>
<tr class="separator:ga1e0ea0ba4accaf35481ad0d151deaef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa221802e416784531d91e9bb5ef071eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa221802e416784531d91e9bb5ef071eb">USBHS_HSTDMAADDRESS_BUFF_ADD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa221802e416784531d91e9bb5ef071eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25fa526760a30e9fba2765511aa4e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac25fa526760a30e9fba2765511aa4e48">USBHS_HSTDMAADDRESS_BUFF_ADD_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; USBHS_HSTDMAADDRESS_BUFF_ADD_Pos)</td></tr>
<tr class="memdesc:gac25fa526760a30e9fba2765511aa4e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMAADDRESS) Buffer Address  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac25fa526760a30e9fba2765511aa4e48">More...</a><br /></td></tr>
<tr class="separator:gac25fa526760a30e9fba2765511aa4e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf24fc10f63cfaf58c8fe4e8da4d30d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabf24fc10f63cfaf58c8fe4e8da4d30d8">USBHS_HSTDMAADDRESS_BUFF_ADD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac25fa526760a30e9fba2765511aa4e48">USBHS_HSTDMAADDRESS_BUFF_ADD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa221802e416784531d91e9bb5ef071eb">USBHS_HSTDMAADDRESS_BUFF_ADD_Pos</a>)))</td></tr>
<tr class="separator:gabf24fc10f63cfaf58c8fe4e8da4d30d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d831241f9c80030a2659f092202966d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1d831241f9c80030a2659f092202966d">USBHS_HSTDMACONTROL_CHANN_ENB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1d831241f9c80030a2659f092202966d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) Channel Enable Command  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1d831241f9c80030a2659f092202966d">More...</a><br /></td></tr>
<tr class="separator:ga1d831241f9c80030a2659f092202966d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa80b0aeff40d2a172ea733f05a9cc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaa80b0aeff40d2a172ea733f05a9cc1f">USBHS_HSTDMACONTROL_LDNXT_DSC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaaa80b0aeff40d2a172ea733f05a9cc1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) Load Next Channel <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Descriptor Enable Command  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaa80b0aeff40d2a172ea733f05a9cc1f">More...</a><br /></td></tr>
<tr class="separator:gaaa80b0aeff40d2a172ea733f05a9cc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c7b7b9ab5409d34dbecea540aef7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad3c7b7b9ab5409d34dbecea540aef7f2">USBHS_HSTDMACONTROL_END_TR_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad3c7b7b9ab5409d34dbecea540aef7f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) End of <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Enable Control (OUT transfers only)  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad3c7b7b9ab5409d34dbecea540aef7f2">More...</a><br /></td></tr>
<tr class="separator:gad3c7b7b9ab5409d34dbecea540aef7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643443ab4b9f078627d710ee1ad77556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga643443ab4b9f078627d710ee1ad77556">USBHS_HSTDMACONTROL_END_B_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga643443ab4b9f078627d710ee1ad77556"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) End of Buffer Enable Control  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga643443ab4b9f078627d710ee1ad77556">More...</a><br /></td></tr>
<tr class="separator:ga643443ab4b9f078627d710ee1ad77556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363d9c6d460e65cc48615bd6cda95322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga363d9c6d460e65cc48615bd6cda95322">USBHS_HSTDMACONTROL_END_TR_IT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga363d9c6d460e65cc48615bd6cda95322"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) End of <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga363d9c6d460e65cc48615bd6cda95322">More...</a><br /></td></tr>
<tr class="separator:ga363d9c6d460e65cc48615bd6cda95322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9141f74b0c766a0e33e65dd31bfc39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7d9141f74b0c766a0e33e65dd31bfc39">USBHS_HSTDMACONTROL_END_BUFFIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga7d9141f74b0c766a0e33e65dd31bfc39"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) End of Buffer Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7d9141f74b0c766a0e33e65dd31bfc39">More...</a><br /></td></tr>
<tr class="separator:ga7d9141f74b0c766a0e33e65dd31bfc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9169cb568f11b80f25115649226ec00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac9169cb568f11b80f25115649226ec00">USBHS_HSTDMACONTROL_DESC_LD_IT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gac9169cb568f11b80f25115649226ec00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) Descriptor Loaded Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac9169cb568f11b80f25115649226ec00">More...</a><br /></td></tr>
<tr class="separator:gac9169cb568f11b80f25115649226ec00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94eb9dfbfe5abdb9f0582a997826e324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga94eb9dfbfe5abdb9f0582a997826e324">USBHS_HSTDMACONTROL_BURST_LCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga94eb9dfbfe5abdb9f0582a997826e324"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) Burst Lock Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga94eb9dfbfe5abdb9f0582a997826e324">More...</a><br /></td></tr>
<tr class="separator:ga94eb9dfbfe5abdb9f0582a997826e324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae20ce7e9cbc448571ff5b957389fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaae20ce7e9cbc448571ff5b957389fc3">USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaaae20ce7e9cbc448571ff5b957389fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff72e18ca6845ed13537afc784cfa758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaff72e18ca6845ed13537afc784cfa758">USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos)</td></tr>
<tr class="memdesc:gaff72e18ca6845ed13537afc784cfa758"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMACONTROL) Buffer Byte Length (Write-only)  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaff72e18ca6845ed13537afc784cfa758">More...</a><br /></td></tr>
<tr class="separator:gaff72e18ca6845ed13537afc784cfa758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259a9fbb53dceb80d882eab925c4681f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga259a9fbb53dceb80d882eab925c4681f">USBHS_HSTDMACONTROL_BUFF_LENGTH</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaff72e18ca6845ed13537afc784cfa758">USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaae20ce7e9cbc448571ff5b957389fc3">USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos</a>)))</td></tr>
<tr class="separator:ga259a9fbb53dceb80d882eab925c4681f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0319af24ed59957f9bd0fb1ea88cd649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0319af24ed59957f9bd0fb1ea88cd649">USBHS_HSTDMASTATUS_CHANN_ENB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0319af24ed59957f9bd0fb1ea88cd649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMASTATUS) Channel Enable Status  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0319af24ed59957f9bd0fb1ea88cd649">More...</a><br /></td></tr>
<tr class="separator:ga0319af24ed59957f9bd0fb1ea88cd649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8e090541cd0b90ad21329be7808891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gade8e090541cd0b90ad21329be7808891">USBHS_HSTDMASTATUS_CHANN_ACT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gade8e090541cd0b90ad21329be7808891"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMASTATUS) Channel Active Status  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gade8e090541cd0b90ad21329be7808891">More...</a><br /></td></tr>
<tr class="separator:gade8e090541cd0b90ad21329be7808891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4e65fa1832fc585dd17d89c66ff067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadc4e65fa1832fc585dd17d89c66ff067">USBHS_HSTDMASTATUS_END_TR_ST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gadc4e65fa1832fc585dd17d89c66ff067"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMASTATUS) End of Channel <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Status  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadc4e65fa1832fc585dd17d89c66ff067">More...</a><br /></td></tr>
<tr class="separator:gadc4e65fa1832fc585dd17d89c66ff067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed619cfee94ba532f020fb6a5f982a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaeed619cfee94ba532f020fb6a5f982a5">USBHS_HSTDMASTATUS_END_BF_ST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaeed619cfee94ba532f020fb6a5f982a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMASTATUS) End of Channel Buffer Status  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaeed619cfee94ba532f020fb6a5f982a5">More...</a><br /></td></tr>
<tr class="separator:gaeed619cfee94ba532f020fb6a5f982a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e67d713dca38bf506b18ee1fbb3932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad3e67d713dca38bf506b18ee1fbb3932">USBHS_HSTDMASTATUS_DESC_LDST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gad3e67d713dca38bf506b18ee1fbb3932"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMASTATUS) Descriptor Loaded Status  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad3e67d713dca38bf506b18ee1fbb3932">More...</a><br /></td></tr>
<tr class="separator:gad3e67d713dca38bf506b18ee1fbb3932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0d5bb49c0f54f927d6f339cdc91ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6c0d5bb49c0f54f927d6f339cdc91ce7">USBHS_HSTDMASTATUS_BUFF_COUNT_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6c0d5bb49c0f54f927d6f339cdc91ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742c7882e58b1c8e74703afe98449bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga742c7882e58b1c8e74703afe98449bc9">USBHS_HSTDMASTATUS_BUFF_COUNT_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; USBHS_HSTDMASTATUS_BUFF_COUNT_Pos)</td></tr>
<tr class="memdesc:ga742c7882e58b1c8e74703afe98449bc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_HSTDMASTATUS) Buffer Byte Count  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga742c7882e58b1c8e74703afe98449bc9">More...</a><br /></td></tr>
<tr class="separator:ga742c7882e58b1c8e74703afe98449bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7cc5560bc19b0a55af58a825c9a06f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae7cc5560bc19b0a55af58a825c9a06f1">USBHS_HSTDMASTATUS_BUFF_COUNT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga742c7882e58b1c8e74703afe98449bc9">USBHS_HSTDMASTATUS_BUFF_COUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6c0d5bb49c0f54f927d6f339cdc91ce7">USBHS_HSTDMASTATUS_BUFF_COUNT_Pos</a>)))</td></tr>
<tr class="separator:gae7cc5560bc19b0a55af58a825c9a06f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae036a7cad49e0e8d7efaf2af7cbc26f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae036a7cad49e0e8d7efaf2af7cbc26f8">USBHS_CTRL_RDERRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gae036a7cad49e0e8d7efaf2af7cbc26f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_CTRL) Remote Device Connection Error Interrupt Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae036a7cad49e0e8d7efaf2af7cbc26f8">More...</a><br /></td></tr>
<tr class="separator:gae036a7cad49e0e8d7efaf2af7cbc26f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50eee59e7e32e813a1457c4e90d45df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga50eee59e7e32e813a1457c4e90d45df6">USBHS_CTRL_VBUSHWC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga50eee59e7e32e813a1457c4e90d45df6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_CTRL) VBUS Hardware Control  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga50eee59e7e32e813a1457c4e90d45df6">More...</a><br /></td></tr>
<tr class="separator:ga50eee59e7e32e813a1457c4e90d45df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa804200b9e9ef00a91c37b5e034161ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa804200b9e9ef00a91c37b5e034161ff">USBHS_CTRL_FRZCLK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaa804200b9e9ef00a91c37b5e034161ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_CTRL) Freeze USB Clock  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa804200b9e9ef00a91c37b5e034161ff">More...</a><br /></td></tr>
<tr class="separator:gaa804200b9e9ef00a91c37b5e034161ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ad9e7e4401e4a9b78c704b701e2184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga77ad9e7e4401e4a9b78c704b701e2184">USBHS_CTRL_USBE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga77ad9e7e4401e4a9b78c704b701e2184"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_CTRL) USBHS Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga77ad9e7e4401e4a9b78c704b701e2184">More...</a><br /></td></tr>
<tr class="separator:ga77ad9e7e4401e4a9b78c704b701e2184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade9ac12e6d2a6089a76124020b2e42d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gade9ac12e6d2a6089a76124020b2e42d1">USBHS_CTRL_UIMOD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gade9ac12e6d2a6089a76124020b2e42d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_CTRL) USBHS Mode  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gade9ac12e6d2a6089a76124020b2e42d1">More...</a><br /></td></tr>
<tr class="separator:gade9ac12e6d2a6089a76124020b2e42d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9488ddc210cfe69d65af406be0dd2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaf9488ddc210cfe69d65af406be0dd2e">USBHS_CTRL_UIMOD_HOST</a>&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gaaf9488ddc210cfe69d65af406be0dd2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_CTRL) The module is in USB Host mode.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaaf9488ddc210cfe69d65af406be0dd2e">More...</a><br /></td></tr>
<tr class="separator:gaaf9488ddc210cfe69d65af406be0dd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f7dca7bd59ead35ffed739f9ff62f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga47f7dca7bd59ead35ffed739f9ff62f6">USBHS_CTRL_UIMOD_DEVICE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ga47f7dca7bd59ead35ffed739f9ff62f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_CTRL) The module is in USB Device mode.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga47f7dca7bd59ead35ffed739f9ff62f6">More...</a><br /></td></tr>
<tr class="separator:ga47f7dca7bd59ead35ffed739f9ff62f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ee14481fca0499bc3246f954458982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae5ee14481fca0499bc3246f954458982">USBHS_SR_RDERRI</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gae5ee14481fca0499bc3246f954458982"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_SR) Remote Device Connection Error Interrupt (Host mode only)  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae5ee14481fca0499bc3246f954458982">More...</a><br /></td></tr>
<tr class="separator:gae5ee14481fca0499bc3246f954458982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b63a0fd26b0556923946ffda9966153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5b63a0fd26b0556923946ffda9966153">USBHS_SR_VBUSRQ</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga5b63a0fd26b0556923946ffda9966153"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_SR) VBUS Request (Host mode only)  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5b63a0fd26b0556923946ffda9966153">More...</a><br /></td></tr>
<tr class="separator:ga5b63a0fd26b0556923946ffda9966153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06ae70b68a3774600504b59bfa2dc56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad06ae70b68a3774600504b59bfa2dc56">USBHS_SR_SPEED_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gad06ae70b68a3774600504b59bfa2dc56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a957d5596cd9e61bb891f1cea9a0e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7a957d5596cd9e61bb891f1cea9a0e30">USBHS_SR_SPEED_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; USBHS_SR_SPEED_Pos)</td></tr>
<tr class="memdesc:ga7a957d5596cd9e61bb891f1cea9a0e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_SR) Speed Status (Device mode only)  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga7a957d5596cd9e61bb891f1cea9a0e30">More...</a><br /></td></tr>
<tr class="separator:ga7a957d5596cd9e61bb891f1cea9a0e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096dbebf7943b10d6a339a0ac10b6091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga096dbebf7943b10d6a339a0ac10b6091">USBHS_SR_SPEED_FULL_SPEED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga096dbebf7943b10d6a339a0ac10b6091"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_SR) Full-Speed mode  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga096dbebf7943b10d6a339a0ac10b6091">More...</a><br /></td></tr>
<tr class="separator:ga096dbebf7943b10d6a339a0ac10b6091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac258c2bfc867253a34cd8fab6ea2b732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac258c2bfc867253a34cd8fab6ea2b732">USBHS_SR_SPEED_HIGH_SPEED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gac258c2bfc867253a34cd8fab6ea2b732"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_SR) High-Speed mode  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac258c2bfc867253a34cd8fab6ea2b732">More...</a><br /></td></tr>
<tr class="separator:gac258c2bfc867253a34cd8fab6ea2b732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a328659df1b0ab128a7bca5e9c7959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga33a328659df1b0ab128a7bca5e9c7959">USBHS_SR_SPEED_LOW_SPEED</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga33a328659df1b0ab128a7bca5e9c7959"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_SR) Low-Speed mode  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga33a328659df1b0ab128a7bca5e9c7959">More...</a><br /></td></tr>
<tr class="separator:ga33a328659df1b0ab128a7bca5e9c7959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40a5beef1c317d3842f770cf297b9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa40a5beef1c317d3842f770cf297b9f4">USBHS_SR_CLKUSABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaa40a5beef1c317d3842f770cf297b9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_SR) UTMI Clock Usable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa40a5beef1c317d3842f770cf297b9f4">More...</a><br /></td></tr>
<tr class="separator:gaa40a5beef1c317d3842f770cf297b9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa236caae68da69619868a69898fc5695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa236caae68da69619868a69898fc5695">USBHS_SCR_RDERRIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaa236caae68da69619868a69898fc5695"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_SCR) Remote Device Connection Error Interrupt Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa236caae68da69619868a69898fc5695">More...</a><br /></td></tr>
<tr class="separator:gaa236caae68da69619868a69898fc5695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e871610733843b30fb93043b28f9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad1e871610733843b30fb93043b28f9a2">USBHS_SCR_VBUSRQC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gad1e871610733843b30fb93043b28f9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_SCR) VBUS Request Clear  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gad1e871610733843b30fb93043b28f9a2">More...</a><br /></td></tr>
<tr class="separator:gad1e871610733843b30fb93043b28f9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b0735f9ffeb525f9723d4a1796aae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga76b0735f9ffeb525f9723d4a1796aae0">USBHS_SFR_RDERRIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga76b0735f9ffeb525f9723d4a1796aae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_SFR) Remote Device Connection Error Interrupt Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga76b0735f9ffeb525f9723d4a1796aae0">More...</a><br /></td></tr>
<tr class="separator:ga76b0735f9ffeb525f9723d4a1796aae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1d4d07e12a2208954896e8ffe64c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1a1d4d07e12a2208954896e8ffe64c81">USBHS_SFR_VBUSRQS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga1a1d4d07e12a2208954896e8ffe64c81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_SFR) VBUS Request Set  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1a1d4d07e12a2208954896e8ffe64c81">More...</a><br /></td></tr>
<tr class="separator:ga1a1d4d07e12a2208954896e8ffe64c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd94ba6fd6269a8348c028dc5d44cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9dd94ba6fd6269a8348c028dc5d44cc1">USBHS_TSTA1_CounterA_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9dd94ba6fd6269a8348c028dc5d44cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1de9d7ed6010ea0e25fb96344c926a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1de9d7ed6010ea0e25fb96344c926a3c">USBHS_TSTA1_CounterA_Msk</a>&#160;&#160;&#160;(0x7fffu &lt;&lt; USBHS_TSTA1_CounterA_Pos)</td></tr>
<tr class="memdesc:ga1de9d7ed6010ea0e25fb96344c926a3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA1) Counter A  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1de9d7ed6010ea0e25fb96344c926a3c">More...</a><br /></td></tr>
<tr class="separator:ga1de9d7ed6010ea0e25fb96344c926a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5171639f6b9651d60afb92e5237a1962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga5171639f6b9651d60afb92e5237a1962">USBHS_TSTA1_CounterA</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga1de9d7ed6010ea0e25fb96344c926a3c">USBHS_TSTA1_CounterA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga9dd94ba6fd6269a8348c028dc5d44cc1">USBHS_TSTA1_CounterA_Pos</a>)))</td></tr>
<tr class="separator:ga5171639f6b9651d60afb92e5237a1962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248a94d9f9e0cf59cf2fde47733220c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga248a94d9f9e0cf59cf2fde47733220c1">USBHS_TSTA1_LoadCntA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga248a94d9f9e0cf59cf2fde47733220c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA1) Load CounterA  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga248a94d9f9e0cf59cf2fde47733220c1">More...</a><br /></td></tr>
<tr class="separator:ga248a94d9f9e0cf59cf2fde47733220c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga071ed34f9feda0ff03dadb5d2ee74635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga071ed34f9feda0ff03dadb5d2ee74635">USBHS_TSTA1_CounterB_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga071ed34f9feda0ff03dadb5d2ee74635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62a489cca8f4f52dd58b6d032bd29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4a62a489cca8f4f52dd58b6d032bd29e">USBHS_TSTA1_CounterB_Msk</a>&#160;&#160;&#160;(0x3fu &lt;&lt; USBHS_TSTA1_CounterB_Pos)</td></tr>
<tr class="memdesc:ga4a62a489cca8f4f52dd58b6d032bd29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA1) Counter B  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4a62a489cca8f4f52dd58b6d032bd29e">More...</a><br /></td></tr>
<tr class="separator:ga4a62a489cca8f4f52dd58b6d032bd29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0811ced00d5cac3090d4d20c1bbf816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae0811ced00d5cac3090d4d20c1bbf816">USBHS_TSTA1_CounterB</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4a62a489cca8f4f52dd58b6d032bd29e">USBHS_TSTA1_CounterB_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga071ed34f9feda0ff03dadb5d2ee74635">USBHS_TSTA1_CounterB_Pos</a>)))</td></tr>
<tr class="separator:gae0811ced00d5cac3090d4d20c1bbf816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3940be2859c64ea26da4b9dee92f80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac3940be2859c64ea26da4b9dee92f80a">USBHS_TSTA1_LoadCntB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gac3940be2859c64ea26da4b9dee92f80a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA1) Load CounterB  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac3940be2859c64ea26da4b9dee92f80a">More...</a><br /></td></tr>
<tr class="separator:gac3940be2859c64ea26da4b9dee92f80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c4bf6d2e88a8dc87f05fd6c859d00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae4c4bf6d2e88a8dc87f05fd6c859d00d">USBHS_TSTA1_SOFCntMa1_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gae4c4bf6d2e88a8dc87f05fd6c859d00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0864a8c1e77aa7632decbbe8ba4e64b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0864a8c1e77aa7632decbbe8ba4e64b2">USBHS_TSTA1_SOFCntMa1_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; USBHS_TSTA1_SOFCntMa1_Pos)</td></tr>
<tr class="memdesc:ga0864a8c1e77aa7632decbbe8ba4e64b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA1) SOF Counter Max  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0864a8c1e77aa7632decbbe8ba4e64b2">More...</a><br /></td></tr>
<tr class="separator:ga0864a8c1e77aa7632decbbe8ba4e64b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bc263d664a9f6b122ab70f7c9c8b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga62bc263d664a9f6b122ab70f7c9c8b40">USBHS_TSTA1_SOFCntMa1</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0864a8c1e77aa7632decbbe8ba4e64b2">USBHS_TSTA1_SOFCntMa1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae4c4bf6d2e88a8dc87f05fd6c859d00d">USBHS_TSTA1_SOFCntMa1_Pos</a>)))</td></tr>
<tr class="separator:ga62bc263d664a9f6b122ab70f7c9c8b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff380ee4d555130ba802c0b11e91eeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaff380ee4d555130ba802c0b11e91eeb9">USBHS_TSTA1_LoadSOFCnt</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:gaff380ee4d555130ba802c0b11e91eeb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA1) Load SOF Counter  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaff380ee4d555130ba802c0b11e91eeb9">More...</a><br /></td></tr>
<tr class="separator:gaff380ee4d555130ba802c0b11e91eeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b26587842c140d96679f30745fa8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac8b26587842c140d96679f30745fa8f3">USBHS_TSTA2_FullDetachEn</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac8b26587842c140d96679f30745fa8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA2) Full Detach Enable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gac8b26587842c140d96679f30745fa8f3">More...</a><br /></td></tr>
<tr class="separator:gac8b26587842c140d96679f30745fa8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a5ff484298f94e214e972de6352335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga54a5ff484298f94e214e972de6352335">USBHS_TSTA2_HSSerialMode</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga54a5ff484298f94e214e972de6352335"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA2) HS Serial Mode  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga54a5ff484298f94e214e972de6352335">More...</a><br /></td></tr>
<tr class="separator:ga54a5ff484298f94e214e972de6352335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91f59e53863e20ead7d3418f3d00575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae91f59e53863e20ead7d3418f3d00575">USBHS_TSTA2_LoopBackMode</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gae91f59e53863e20ead7d3418f3d00575"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA2) Loop-back Mode  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae91f59e53863e20ead7d3418f3d00575">More...</a><br /></td></tr>
<tr class="separator:gae91f59e53863e20ead7d3418f3d00575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f6f21f8251ee7968cb3eaad3d2fd2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga82f6f21f8251ee7968cb3eaad3d2fd2c">USBHS_TSTA2_DisableGatedClock</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga82f6f21f8251ee7968cb3eaad3d2fd2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA2) Disable Gated Clock  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga82f6f21f8251ee7968cb3eaad3d2fd2c">More...</a><br /></td></tr>
<tr class="separator:ga82f6f21f8251ee7968cb3eaad3d2fd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a91e14ad72e92d8b5dcad046c28f4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6a91e14ad72e92d8b5dcad046c28f4c4">USBHS_TSTA2_ForceSuspendMTo1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga6a91e14ad72e92d8b5dcad046c28f4c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA2) Force SuspendM to 1  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga6a91e14ad72e92d8b5dcad046c28f4c4">More...</a><br /></td></tr>
<tr class="separator:ga6a91e14ad72e92d8b5dcad046c28f4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd97ff3fa74cdd54d3bf3ed6d8918e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabdd97ff3fa74cdd54d3bf3ed6d8918e6">USBHS_TSTA2_ByPassDpll</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gabdd97ff3fa74cdd54d3bf3ed6d8918e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA2) Bypass DPLL  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gabdd97ff3fa74cdd54d3bf3ed6d8918e6">More...</a><br /></td></tr>
<tr class="separator:gabdd97ff3fa74cdd54d3bf3ed6d8918e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3280d26ff32464fcb8b677a845c8283f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3280d26ff32464fcb8b677a845c8283f">USBHS_TSTA2_HostHSDisconnectDisable</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga3280d26ff32464fcb8b677a845c8283f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA2) Host HS Disconnect Disable  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga3280d26ff32464fcb8b677a845c8283f">More...</a><br /></td></tr>
<tr class="separator:ga3280d26ff32464fcb8b677a845c8283f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b64957e8b116056eca38dca9b3d55cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4b64957e8b116056eca38dca9b3d55cc">USBHS_TSTA2_ForceHSRst_50ms</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga4b64957e8b116056eca38dca9b3d55cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA2) Force HS Reset to 50 ms  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4b64957e8b116056eca38dca9b3d55cc">More...</a><br /></td></tr>
<tr class="separator:ga4b64957e8b116056eca38dca9b3d55cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4ef160cfb3677195325ed439f4ba6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadb4ef160cfb3677195325ed439f4ba6a">USBHS_TSTA2_RemovePUWhenTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gadb4ef160cfb3677195325ed439f4ba6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_TSTA2) Remove Pull-up When TX  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadb4ef160cfb3677195325ed439f4ba6a">More...</a><br /></td></tr>
<tr class="separator:gadb4ef160cfb3677195325ed439f4ba6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0023138cfa62ae3dc9e5df1fba50352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gab0023138cfa62ae3dc9e5df1fba50352">USBHS_VERSION_VERSION_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab0023138cfa62ae3dc9e5df1fba50352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e6e6105270c3896e646742140b7efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf5e6e6105270c3896e646742140b7efd">USBHS_VERSION_VERSION_Msk</a>&#160;&#160;&#160;(0xfffu &lt;&lt; USBHS_VERSION_VERSION_Pos)</td></tr>
<tr class="memdesc:gaf5e6e6105270c3896e646742140b7efd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_VERSION) Version Number  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf5e6e6105270c3896e646742140b7efd">More...</a><br /></td></tr>
<tr class="separator:gaf5e6e6105270c3896e646742140b7efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45962a1feb26f9d4faed6a9caa0082ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga45962a1feb26f9d4faed6a9caa0082ee">USBHS_VERSION_MFN_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga45962a1feb26f9d4faed6a9caa0082ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741375bf869d6f55f82f29e283097309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga741375bf869d6f55f82f29e283097309">USBHS_VERSION_MFN_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; USBHS_VERSION_MFN_Pos)</td></tr>
<tr class="memdesc:ga741375bf869d6f55f82f29e283097309"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_VERSION) Metal Fix Number  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga741375bf869d6f55f82f29e283097309">More...</a><br /></td></tr>
<tr class="separator:ga741375bf869d6f55f82f29e283097309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff80a351e97d5d783a43ee07ef82e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadff80a351e97d5d783a43ee07ef82e0b">USBHS_FSM_DRDSTATE_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gadff80a351e97d5d783a43ee07ef82e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf279ef0477db2a4be741c35b142684ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf279ef0477db2a4be741c35b142684ba">USBHS_FSM_DRDSTATE_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; USBHS_FSM_DRDSTATE_Pos)</td></tr>
<tr class="memdesc:gaf279ef0477db2a4be741c35b142684ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) Dual Role Device State  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf279ef0477db2a4be741c35b142684ba">More...</a><br /></td></tr>
<tr class="separator:gaf279ef0477db2a4be741c35b142684ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba646508ed0a2e2bc5b196e612838536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaba646508ed0a2e2bc5b196e612838536">USBHS_FSM_DRDSTATE_A_IDLESTATE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaba646508ed0a2e2bc5b196e612838536"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) This is the start state for A-devices (when the ID pin is 0)  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaba646508ed0a2e2bc5b196e612838536">More...</a><br /></td></tr>
<tr class="separator:gaba646508ed0a2e2bc5b196e612838536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cc0eef7a3864e54f6f2de98940505b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa5cc0eef7a3864e54f6f2de98940505b">USBHS_FSM_DRDSTATE_A_WAIT_VRISE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa5cc0eef7a3864e54f6f2de98940505b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) In this state, the A-device waits for the voltage on VBus to rise above the A-device VBus Valid threshold (4.4 V).  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa5cc0eef7a3864e54f6f2de98940505b">More...</a><br /></td></tr>
<tr class="separator:gaa5cc0eef7a3864e54f6f2de98940505b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1aa89b409d6b83239ceec606691fd83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa1aa89b409d6b83239ceec606691fd83">USBHS_FSM_DRDSTATE_A_WAIT_BCON</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa1aa89b409d6b83239ceec606691fd83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) In this state, the A-device waits for the B-device to signal a connection.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaa1aa89b409d6b83239ceec606691fd83">More...</a><br /></td></tr>
<tr class="separator:gaa1aa89b409d6b83239ceec606691fd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedc241fa17ca1f43ddebdd976b6dcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadedc241fa17ca1f43ddebdd976b6dcbe">USBHS_FSM_DRDSTATE_A_HOST</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gadedc241fa17ca1f43ddebdd976b6dcbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) In this state, the A-device that operates in Host mode is operational.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gadedc241fa17ca1f43ddebdd976b6dcbe">More...</a><br /></td></tr>
<tr class="separator:gadedc241fa17ca1f43ddebdd976b6dcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a55d4fe1a019c54f2a313371c34b24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga09a55d4fe1a019c54f2a313371c34b24">USBHS_FSM_DRDSTATE_A_SUSPEND</a>&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga09a55d4fe1a019c54f2a313371c34b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) The A-device operating as a host is in the Suspend mode.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga09a55d4fe1a019c54f2a313371c34b24">More...</a><br /></td></tr>
<tr class="separator:ga09a55d4fe1a019c54f2a313371c34b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554f3d0cd63ae4d1bfd0b8e20342ecd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga554f3d0cd63ae4d1bfd0b8e20342ecd3">USBHS_FSM_DRDSTATE_A_PERIPHERAL</a>&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga554f3d0cd63ae4d1bfd0b8e20342ecd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) The A-device operates as a peripheral.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga554f3d0cd63ae4d1bfd0b8e20342ecd3">More...</a><br /></td></tr>
<tr class="separator:ga554f3d0cd63ae4d1bfd0b8e20342ecd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404f14a5a63ed1c48e647c177f84488c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga404f14a5a63ed1c48e647c177f84488c">USBHS_FSM_DRDSTATE_A_WAIT_VFALL</a>&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga404f14a5a63ed1c48e647c177f84488c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) In this state, the A-device waits for the voltage on VBus to drop below the A-device Session Valid threshold (1.4 V).  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga404f14a5a63ed1c48e647c177f84488c">More...</a><br /></td></tr>
<tr class="separator:ga404f14a5a63ed1c48e647c177f84488c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da7b28beb231378bc2969cd48c2e7c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4da7b28beb231378bc2969cd48c2e7c2">USBHS_FSM_DRDSTATE_A_VBUS_ERR</a>&#160;&#160;&#160;(0x7u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga4da7b28beb231378bc2969cd48c2e7c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) In this state, the A-device waits for recovery of the over-current condition that caused it to enter this state.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga4da7b28beb231378bc2969cd48c2e7c2">More...</a><br /></td></tr>
<tr class="separator:ga4da7b28beb231378bc2969cd48c2e7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a21bf18c64b8fc1f9140f2aee3a60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga73a21bf18c64b8fc1f9140f2aee3a60d">USBHS_FSM_DRDSTATE_A_WAIT_DISCHARGE</a>&#160;&#160;&#160;(0x8u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga73a21bf18c64b8fc1f9140f2aee3a60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) In this state, the A-device waits for the data USB line to discharge (100 us).  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga73a21bf18c64b8fc1f9140f2aee3a60d">More...</a><br /></td></tr>
<tr class="separator:ga73a21bf18c64b8fc1f9140f2aee3a60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a65b3730682ddf864a9da2822bd24f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga52a65b3730682ddf864a9da2822bd24f">USBHS_FSM_DRDSTATE_B_IDLE</a>&#160;&#160;&#160;(0x9u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga52a65b3730682ddf864a9da2822bd24f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) This is the start state for B-device (when the ID pin is 1).  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga52a65b3730682ddf864a9da2822bd24f">More...</a><br /></td></tr>
<tr class="separator:ga52a65b3730682ddf864a9da2822bd24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8e631d59ff509e8457448a5632685f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaec8e631d59ff509e8457448a5632685f">USBHS_FSM_DRDSTATE_B_PERIPHERAL</a>&#160;&#160;&#160;(0xAu &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaec8e631d59ff509e8457448a5632685f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) In this state, the B-device acts as the peripheral.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaec8e631d59ff509e8457448a5632685f">More...</a><br /></td></tr>
<tr class="separator:gaec8e631d59ff509e8457448a5632685f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf360d605658449354fceceededb81156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf360d605658449354fceceededb81156">USBHS_FSM_DRDSTATE_B_WAIT_BEGIN_HNP</a>&#160;&#160;&#160;(0xBu &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf360d605658449354fceceededb81156"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) In this state, the B-device is in Suspend mode and waits until 3 ms before initiating the HNP protocol if requested.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gaf360d605658449354fceceededb81156">More...</a><br /></td></tr>
<tr class="separator:gaf360d605658449354fceceededb81156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e527095a2da0a240485373035325de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0e527095a2da0a240485373035325de7">USBHS_FSM_DRDSTATE_B_WAIT_DISCHARGE</a>&#160;&#160;&#160;(0xCu &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0e527095a2da0a240485373035325de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) In this state, the B-device waits for the data USB line to discharge (100 us)) before becoming Host.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga0e527095a2da0a240485373035325de7">More...</a><br /></td></tr>
<tr class="separator:ga0e527095a2da0a240485373035325de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56d9bf36ddba24694d0da715511b79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae56d9bf36ddba24694d0da715511b79c">USBHS_FSM_DRDSTATE_B_WAIT_ACON</a>&#160;&#160;&#160;(0xDu &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae56d9bf36ddba24694d0da715511b79c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) In this state, the B-device waits for the A-device to signal a connect before becoming B-Host.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae56d9bf36ddba24694d0da715511b79c">More...</a><br /></td></tr>
<tr class="separator:gae56d9bf36ddba24694d0da715511b79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465094e34f02a30e398274d74b56488f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga465094e34f02a30e398274d74b56488f">USBHS_FSM_DRDSTATE_B_HOST</a>&#160;&#160;&#160;(0xEu &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga465094e34f02a30e398274d74b56488f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) In this state, the B-device acts as the Host.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#ga465094e34f02a30e398274d74b56488f">More...</a><br /></td></tr>
<tr class="separator:ga465094e34f02a30e398274d74b56488f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e6ef19a56b988eb5efe18d07f2a0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae7e6ef19a56b988eb5efe18d07f2a0b9">USBHS_FSM_DRDSTATE_B_SRP_INIT</a>&#160;&#160;&#160;(0xFu &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae7e6ef19a56b988eb5efe18d07f2a0b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USBHS_FSM) In this state, the B-device attempts to start a session using the SRP protocol.  <a href="group___s_a_m_v71___u_s_b_h_s.xhtml#gae7e6ef19a56b988eb5efe18d07f2a0b9">More...</a><br /></td></tr>
<tr class="separator:gae7e6ef19a56b988eb5efe18d07f2a0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
