// Seed: 266258161
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  ;
  bit   id_6;
  logic id_7;
  ;
  assign id_5[1'h0] = id_7;
  always @(id_7 or negedge {1, 1, id_5, id_7} < -1) begin : LABEL_0
    id_7 <= 1;
    id_7 = (1) == id_7;
    id_6 <= 1'b0;
  end
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    input supply0 id_3,
    output uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input supply0 id_7,
    output uwire id_8,
    output supply0 id_9,
    input wire id_10,
    input tri1 id_11,
    input wor id_12
);
  tri1 id_14;
  localparam id_15 = 1;
  logic [1 : 1] id_16;
  ;
  assign id_8  = id_15 < 1;
  assign id_16 = id_7;
  assign id_14 = -1 ? 1 : id_16;
  assign id_9  = 1;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14
  );
  always @* begin : LABEL_0
    assume (1 - id_7);
  end
endmodule
