$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Thu Oct 05 14:21:18 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module alu_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 4 # sel [3:0] $end
$var wire 1 $ display_7_seg [6] $end
$var wire 1 % display_7_seg [5] $end
$var wire 1 & display_7_seg [4] $end
$var wire 1 ' display_7_seg [3] $end
$var wire 1 ( display_7_seg [2] $end
$var wire 1 ) display_7_seg [1] $end
$var wire 1 * display_7_seg [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 inst_sub|resultado[0]~0_combout $end
$var wire 1 3 inst_soma|resultado[0]~0_combout $end
$var wire 1 4 inst_sub|resultado[1]~2_combout $end
$var wire 1 5 inst_soma|resultado[1]~2_combout $end
$var wire 1 6 inst_sub|resultado[2]~4_combout $end
$var wire 1 7 inst_soma|resultado[2]~4_combout $end
$var wire 1 8 inst_mux|Mux1~0_combout $end
$var wire 1 9 inst_mux|Mux1~1_combout $end
$var wire 1 : inst_mux|Mux3~0_combout $end
$var wire 1 ; inst_mux|Mux3~2_combout $end
$var wire 1 < inst_mux|Mux3~3_combout $end
$var wire 1 = inst_mux|Mux0~0_combout $end
$var wire 1 > inst_mux|Mux3~1_combout $end
$var wire 1 ? inst_mux|Mux2~0_combout $end
$var wire 1 @ inst_mux|Mux2~1_combout $end
$var wire 1 A inst_mux|Mux2~2_combout $end
$var wire 1 B inst_mux|Mux2~3_combout $end
$var wire 1 C inst_mux|Mux2~4_combout $end
$var wire 1 D inst_mux|Mux2~5_combout $end
$var wire 1 E inst_mux|Mux2~6_combout $end
$var wire 1 F inst_mux|Mux2~7_combout $end
$var wire 1 G inst_mux|Mux2~8_combout $end
$var wire 1 H inst_mux|Mux1~2_combout $end
$var wire 1 I inst_mux|Mux1~3_combout $end
$var wire 1 J inst_mux|Mux1~4_combout $end
$var wire 1 K inst_mux|Mux1~5_combout $end
$var wire 1 L inst_mux|Mux1~6_combout $end
$var wire 1 M inst_mux|Mux1~7_combout $end
$var wire 1 N inst_mux|Mux0~1_combout $end
$var wire 1 O inst_mux|Mux0~2_combout $end
$var wire 1 P inst_mux|Mux0~3_combout $end
$var wire 1 Q inst_mux|Mux0~4_combout $end
$var wire 1 R inst_sub|resultado[0]~1 $end
$var wire 1 S inst_sub|resultado[1]~3 $end
$var wire 1 T inst_sub|resultado[2]~5 $end
$var wire 1 U inst_sub|resultado[3]~6_combout $end
$var wire 1 V inst_soma|resultado[0]~1 $end
$var wire 1 W inst_soma|resultado[1]~3 $end
$var wire 1 X inst_soma|resultado[2]~5 $end
$var wire 1 Y inst_soma|resultado[3]~6_combout $end
$var wire 1 Z inst_mux|Mux0~5_combout $end
$var wire 1 [ inst_mux|Mux0~6_combout $end
$var wire 1 \ inst_mux|Mux0~7_combout $end
$var wire 1 ] inst_display|Mux6~0_combout $end
$var wire 1 ^ inst_display|Mux5~0_combout $end
$var wire 1 _ inst_display|Mux4~0_combout $end
$var wire 1 ` inst_display|Mux3~0_combout $end
$var wire 1 a inst_display|Mux2~0_combout $end
$var wire 1 b inst_display|Mux1~0_combout $end
$var wire 1 c inst_display|Mux0~0_combout $end
$var wire 1 d A~combout [3] $end
$var wire 1 e A~combout [2] $end
$var wire 1 f A~combout [1] $end
$var wire 1 g A~combout [0] $end
$var wire 1 h B~combout [3] $end
$var wire 1 i B~combout [2] $end
$var wire 1 j B~combout [1] $end
$var wire 1 k B~combout [0] $end
$var wire 1 l sel~combout [3] $end
$var wire 1 m sel~combout [2] $end
$var wire 1 n sel~combout [1] $end
$var wire 1 o sel~combout [0] $end
$var wire 1 p inst_and|resultado [3] $end
$var wire 1 q inst_and|resultado [2] $end
$var wire 1 r inst_and|resultado [1] $end
$var wire 1 s inst_and|resultado [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b1 #
0*
0)
0(
0'
0&
0%
1$
x+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
1;
0<
0=
0>
1?
0@
1A
1B
1C
0D
0E
0F
0G
1H
1I
1J
0K
0L
0M
1N
1O
1P
1Q
1R
0S
1T
0U
0V
1W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0g
0f
0e
0d
0k
0j
0i
0h
1o
0n
0m
0l
zs
0r
0q
zp
$end
#1000000
