<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/BreakFalseDeps.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">BreakFalseDeps.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="BreakFalseDeps_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//==- llvm/CodeGen/BreakFalseDeps.cpp - Break False Dependency Fix -*- C++ -*==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file Break False Dependency pass.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">///</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// Some instructions have false dependencies which cause unnecessary stalls.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/// For exmaple, instructions that only write part of a register, and implicitly</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/// need to read the other parts of the register.  This may cause unwanted</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/// stalls preventing otherwise unrelated instructions from executing in</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/// parallel in an out-of-order CPU.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/// This pass is aimed at identifying and avoiding these depepndencies when</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/// possible.</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="LivePhysRegs_8h.html">llvm/CodeGen/LivePhysRegs.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="ReachingDefAnalysis_8h.html">llvm/CodeGen/ReachingDefAnalysis.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="classllvm_1_1BreakFalseDeps.html">   33</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1BreakFalseDeps.html">BreakFalseDeps</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *TII;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>  <a class="code hl_class" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> RegClassInfo;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"></span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">  /// List of undefined register reads in this block in forward order.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"></span>  std::vector&lt;std::pair&lt;MachineInstr *, unsigned&gt;&gt; UndefReads;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"></span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">  /// Storage for register unit liveness.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> <a class="code hl_class" href="classllvm_1_1LiveRegSet.html">LiveRegSet</a>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>  <a class="code hl_class" href="classllvm_1_1ReachingDefAnalysis.html">ReachingDefAnalysis</a> *RDA;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1BreakFalseDeps.html#a3eac4fd5f4375454a175f33e19b6bf9b">   49</a></span>  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code hl_variable" href="classllvm_1_1BreakFalseDeps.html#a3eac4fd5f4375454a175f33e19b6bf9b">ID</a>; <span class="comment">// Pass identification, replacement for typeid</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1BreakFalseDeps.html#aee9e205adc440a2bc0e4acc1f2b2c112">   51</a></span>  <a class="code hl_function" href="classllvm_1_1BreakFalseDeps.html#aee9e205adc440a2bc0e4acc1f2b2c112">BreakFalseDeps</a>() : <a class="code hl_class" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(<a class="code hl_variable" href="classllvm_1_1BreakFalseDeps.html#a3eac4fd5f4375454a175f33e19b6bf9b">ID</a>) {</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <a class="code hl_function" href="namespacellvm.html#aa2d618e627ab713af6b8340bf29dc1c9">initializeBreakFalseDepsPass</a>(*<a class="code hl_function" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>());</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  }</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="classllvm_1_1BreakFalseDeps.html#a19ddb6c23028cd28bd1a8af5ce87d7c0">   55</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1BreakFalseDeps.html#a19ddb6c23028cd28bd1a8af5ce87d7c0">getAnalysisUsage</a>(<a class="code hl_class" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    AU.<a class="code hl_function" href="classllvm_1_1AnalysisUsage.html#af22b06a6a4f9df80454071685a0d6a02">setPreservesAll</a>();</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    AU.<a class="code hl_function" href="classllvm_1_1AnalysisUsage.html#ae0adcccca08fb686c9ce00f9397b660c">addRequired</a>&lt;<a class="code hl_class" href="classllvm_1_1ReachingDefAnalysis.html">ReachingDefAnalysis</a>&gt;();</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <a class="code hl_function" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  }</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1BreakFalseDeps.html#ad21a053369c2ee6c4adef784d6af900e">runOnMachineFunction</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="classllvm_1_1BreakFalseDeps.html#a3ab7ee3a2d7fe2ee12b7b0604c3de817">   63</a></span>  <a class="code hl_class" href="classllvm_1_1MachineFunctionProperties.html">MachineFunctionProperties</a> <a class="code hl_function" href="classllvm_1_1BreakFalseDeps.html#a3ab7ee3a2d7fe2ee12b7b0604c3de817">getRequiredProperties</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1MachineFunctionProperties.html">MachineFunctionProperties</a>().<a class="code hl_function" href="classllvm_1_1MachineFunctionProperties.html#aa7780563d7ca260d0ae67d957b56427f">set</a>(</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>      <a class="code hl_enumvalue" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">MachineFunctionProperties::Property::NoVRegs</a>);</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  }</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">  /// Process he given basic block.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"></span>  <span class="keywordtype">void</span> processBasicBlock(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB);</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"></span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">  /// Update def-ages for registers defined by MI.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">  /// Also break dependencies on partial defs and undef uses.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"></span>  <span class="keywordtype">void</span> processDefs(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"></span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">  /// Helps avoid false dependencies on undef registers by updating the</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">  /// machine instructions&#39; undef operand to use a register that the instruction</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">  /// is truly dependent on, or use a register with clearance higher than Pref.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">  /// Returns true if it was able to find a true dependency, thus not requiring</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">  /// a dependency breaking instruction regardless of clearance.</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"></span>  <span class="keywordtype">bool</span> pickBestRegisterForUndef(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="keywordtype">unsigned</span> Pref);</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"></span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">  /// Return true to if it makes sense to break dependence on a partial</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">  /// def or undef use.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"></span>  <span class="keywordtype">bool</span> shouldBreakDependence(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <span class="keywordtype">unsigned</span> OpIdx, <span class="keywordtype">unsigned</span> Pref);</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"></span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">  /// Break false dependencies on undefined register reads.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">  /// Walk the block backward computing precise liveness. This is expensive, so</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">  /// we only do it on demand. Note that the occurrence of undefined register</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">  /// reads that should be broken is very rare, but when they occur we may have</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">  /// many in a single block.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"></span>  <span class="keywordtype">void</span> processUndefReads(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *);</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>};</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>} <span class="comment">// namespace llvm</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="BreakFalseDeps_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   98</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;break-false-deps&quot;</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="keywordtype">char</span> <a class="code hl_enumeration" href="namespacellvm_1_1Intrinsic.html#a2bbee8c5fe6b399c136d84248090178b">BreakFalseDeps::ID</a> = 0;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><a class="code hl_define" href="PassSupport_8h.html#aaa970fc931c1c63037a8182e028d04b1">INITIALIZE_PASS_BEGIN</a>(<a class="code hl_class" href="classllvm_1_1BreakFalseDeps.html">BreakFalseDeps</a>, <a class="code hl_define" href="BreakFalseDeps_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, <span class="stringliteral">&quot;BreakFalseDeps&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><a class="code hl_define" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code hl_class" href="classllvm_1_1ReachingDefAnalysis.html">ReachingDefAnalysis</a>)</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><a class="code hl_define" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(<a class="code hl_class" href="classllvm_1_1BreakFalseDeps.html">BreakFalseDeps</a>, <a class="code hl_define" href="BreakFalseDeps_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, &quot;<a class="code hl_class" href="classllvm_1_1BreakFalseDeps.html">BreakFalseDeps</a>&quot;, <a class="code hl_namespace" href="namespacefalse.html">false</a>, <a class="code hl_namespace" href="namespacefalse.html">false</a>)</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa90b598062541e048f08b37ba0b5c09a">  105</a></span><a class="code hl_class" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code hl_namespace" href="namespacellvm.html">llvm</a>::<a class="code hl_function" href="namespacellvm.html#aa90b598062541e048f08b37ba0b5c09a">createBreakFalseDeps</a>() { <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1BreakFalseDeps.html">BreakFalseDeps</a>(); }</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="keywordtype">bool</span> BreakFalseDeps::pickBestRegisterForUndef(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="keywordtype">unsigned</span> Pref) {</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OpIdx);</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; <span class="stringliteral">&quot;Expected undef machine operand&quot;</span>);</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <span class="keywordtype">unsigned</span> OriginalReg = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="comment">// Update only undef operands that have reg units that are mapped to one root.</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Unit(OriginalReg, TRI); Unit.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Unit) {</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="keywordtype">unsigned</span> NumRoots = 0;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> Root(*Unit, TRI); Root.<a class="code hl_function" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">isValid</a>(); ++Root) {</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>      NumRoots++;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>      <span class="keywordflow">if</span> (NumRoots &gt; 1)</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    }</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  }</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="comment">// Get the undef operand&#39;s register class</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OpRC =</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDesc(), OpIdx, TRI, *MF);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <span class="comment">// If the instruction has a true dependency, we can hide the false depdency</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="comment">// behind it.</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CurrMO : <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;operands()) {</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="keywordflow">if</span> (!CurrMO.isReg() || CurrMO.isDef() || CurrMO.isUndef() ||</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>      !OpRC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">contains</a>(CurrMO.getReg()))</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="comment">// We found a true dependency - replace the undef register with the true</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="comment">// dependency.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(CurrMO.getReg());</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  }</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="comment">// Go over all registers in the register class and find the register with</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <span class="comment">// max clearance or clearance higher than Pref.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="keywordtype">unsigned</span> MaxClearance = 0;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="keywordtype">unsigned</span> MaxClearanceReg = OriginalReg;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order = RegClassInfo.<a class="code hl_function" href="classllvm_1_1RegisterClassInfo.html#af70a84f2b85d3855dfed655b61dce250">getOrder</a>(OpRC);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  <span class="keywordflow">for</span> (<a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> Reg : Order) {</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="keywordtype">unsigned</span> Clearance = RDA-&gt;<a class="code hl_function" href="classllvm_1_1ReachingDefAnalysis.html#abbb04bf54c51eec22192bbba0703a335">getClearance</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Reg);</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <span class="keywordflow">if</span> (Clearance &lt;= MaxClearance)</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    MaxClearance = Clearance;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    MaxClearanceReg = <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="keywordflow">if</span> (MaxClearance &gt; Pref)</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  }</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="comment">// Update the operand if we found a register with better clearance.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="keywordflow">if</span> (MaxClearanceReg != OriginalReg)</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(MaxClearanceReg);</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>}</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="keywordtype">bool</span> BreakFalseDeps::shouldBreakDependence(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                                           <span class="keywordtype">unsigned</span> Pref) {</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <span class="keywordtype">unsigned</span> reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OpIdx).getReg();</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="keywordtype">unsigned</span> Clearance = RDA-&gt;<a class="code hl_function" href="classllvm_1_1ReachingDefAnalysis.html#abbb04bf54c51eec22192bbba0703a335">getClearance</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, reg);</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Clearance: &quot;</span> &lt;&lt; Clearance &lt;&lt; <span class="stringliteral">&quot;, want &quot;</span> &lt;&lt; Pref);</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <span class="keywordflow">if</span> (Pref &gt; Clearance) {</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;: Break dependency.\n&quot;</span>);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  }</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;: OK .\n&quot;</span>);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>}</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="keywordtype">void</span> BreakFalseDeps::processDefs(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isDebugInstr() &amp;&amp; <span class="stringliteral">&quot;Won&#39;t process debug values&quot;</span>);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="comment">// Break dependence on undef uses. Do this before updating LiveRegs below.</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keywordtype">unsigned</span> OpNum;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="keywordtype">unsigned</span> Pref = TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a853f5b5b8b136db8b0f2cf31dafe6610">getUndefRegClearance</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpNum, TRI);</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <span class="keywordflow">if</span> (Pref) {</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="keywordtype">bool</span> HadTrueDependency = pickBestRegisterForUndef(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpNum, Pref);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <span class="comment">// We don&#39;t need to bother trying to break a dependency if this</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <span class="comment">// instruction has a true dependency on that register through another</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <span class="comment">// operand - we&#39;ll have to wait for it to be available regardless.</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="keywordflow">if</span> (!HadTrueDependency &amp;&amp; shouldBreakDependence(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpNum, Pref))</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>      UndefReads.push_back(std::make_pair(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpNum));</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  }</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDesc();</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0,</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isVariadic() ? <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getNumOperands() : MCID.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    i != e; ++i) {</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(i);</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>())</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="comment">// Check clearance before partial register updates.</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <span class="keywordtype">unsigned</span> Pref = TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a">getPartialRegUpdateClearance</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, i, TRI);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <span class="keywordflow">if</span> (Pref &amp;&amp; shouldBreakDependence(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, i, Pref))</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>      TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e">breakPartialRegDependency</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, i, TRI);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  }</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>}</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="keywordtype">void</span> BreakFalseDeps::processUndefReads(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <span class="keywordflow">if</span> (UndefReads.empty())</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <span class="comment">// Collect this block&#39;s live out register units.</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <a class="code hl_class" href="classllvm_1_1LiveRegSet.html">LiveRegSet</a>.<a class="code hl_function" href="classllvm_1_1LiveRegSet.html#a550d4a10f48068094cb9e4dc85a7ac5a">init</a>(*TRI);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="comment">// We do not need to care about pristine registers as they are just preserved</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="comment">// but not actually used in the function.</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <a class="code hl_class" href="classllvm_1_1LiveRegSet.html">LiveRegSet</a>.addLiveOutsNoPristines(*MBB);</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UndefMI = UndefReads.back().first;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="keywordtype">unsigned</span> OpIdx = UndefReads.back().second;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : <a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">rbegin</a>(), MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>())) {</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <span class="comment">// Update liveness, including the current instruction&#39;s defs.</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <a class="code hl_class" href="classllvm_1_1LiveRegSet.html">LiveRegSet</a>.stepBackward(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="keywordflow">if</span> (UndefMI == &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1LiveRegSet.html">LiveRegSet</a>.<a class="code hl_function" href="classllvm_1_1LiveRegSet.html#aa8e7b64d8e2a4dce1fd1a9311fdf8604">contains</a>(UndefMI-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(OpIdx).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>        TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e">breakPartialRegDependency</a>(*UndefMI, OpIdx, TRI);</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>      UndefReads.pop_back();</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>      <span class="keywordflow">if</span> (UndefReads.empty())</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>      UndefMI = UndefReads.back().first;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>      OpIdx = UndefReads.back().second;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    }</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  }</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>}</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="keywordtype">void</span> BreakFalseDeps::processBasicBlock(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  UndefReads.clear();</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="comment">// If this block is not done, it makes little sense to make any decisions</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="comment">// based on clearance information. We need to make a second pass anyway,</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="comment">// and by then we&#39;ll have better information, so we can avoid doing the work</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <span class="comment">// to try and break dependencies now.</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : *MBB) {</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugInstr())</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>      processDefs(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  }</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  processUndefReads(MBB);</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>}</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="classllvm_1_1BreakFalseDeps.html#ad21a053369c2ee6c4adef784d6af900e">  252</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1BreakFalseDeps.html#ad21a053369c2ee6c4adef784d6af900e">BreakFalseDeps::runOnMachineFunction</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf) {</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1FunctionPass.html#af9f5f511d75e16f09a5520cb9444cfa8">skipFunction</a>(mf.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>()))</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  MF = &amp;mf;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  TII = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>();</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  TRI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  RDA = &amp;getAnalysis&lt;ReachingDefAnalysis&gt;();</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  RegClassInfo.<a class="code hl_function" href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">runOnMachineFunction</a>(mf);</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;********** BREAK FALSE DEPENDENCIES **********\n&quot;</span>);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="comment">// Traverse the basic blocks.</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : mf) {</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    processBasicBlock(&amp;MBB);</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  }</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>}</div>
<div class="ttc" id="aBreakFalseDeps_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="BreakFalseDeps_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="BreakFalseDeps_8cpp_source.html#l00098">BreakFalseDeps.cpp:98</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aLivePhysRegs_8h_html"><div class="ttname"><a href="LivePhysRegs_8h.html">LivePhysRegs.h</a></div><div class="ttdoc">This file implements the LivePhysRegs utility for tracking liveness of physical registers.</div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_a14724f1ccf528e73bb29bc9230737967"><div class="ttname"><a href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">#define INITIALIZE_PASS_DEPENDENCY(depName)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00050">PassSupport.h:50</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_a74ce8276b89067e806f67c45a6d92575"><div class="ttname"><a href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a></div><div class="ttdeci">#define INITIALIZE_PASS_END(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00054">PassSupport.h:54</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_aaa970fc931c1c63037a8182e028d04b1"><div class="ttname"><a href="PassSupport_8h.html#aaa970fc931c1c63037a8182e028d04b1">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">#define INITIALIZE_PASS_BEGIN(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00047">PassSupport.h:47</a></div></div>
<div class="ttc" id="aReachingDefAnalysis_8h_html"><div class="ttname"><a href="ReachingDefAnalysis_8h.html">ReachingDefAnalysis.h</a></div></div>
<div class="ttc" id="aRegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass.</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html_ae0adcccca08fb686c9ce00f9397b660c"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae0adcccca08fb686c9ce00f9397b660c">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00065">PassAnalysisSupport.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html_af22b06a6a4f9df80454071685a0d6a02"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af22b06a6a4f9df80454071685a0d6a02">llvm::AnalysisUsage::setPreservesAll</a></div><div class="ttdeci">void setPreservesAll()</div><div class="ttdoc">Set by analyses that do not transform their input at all.</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00120">PassAnalysisSupport.h:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1BreakFalseDeps_html"><div class="ttname"><a href="classllvm_1_1BreakFalseDeps.html">llvm::BreakFalseDeps</a></div><div class="ttdef"><b>Definition:</b> <a href="BreakFalseDeps_8cpp_source.html#l00033">BreakFalseDeps.cpp:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1BreakFalseDeps_html_a19ddb6c23028cd28bd1a8af5ce87d7c0"><div class="ttname"><a href="classllvm_1_1BreakFalseDeps.html#a19ddb6c23028cd28bd1a8af5ce87d7c0">llvm::BreakFalseDeps::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this.</div><div class="ttdef"><b>Definition:</b> <a href="BreakFalseDeps_8cpp_source.html#l00055">BreakFalseDeps.cpp:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1BreakFalseDeps_html_a3ab7ee3a2d7fe2ee12b7b0604c3de817"><div class="ttname"><a href="classllvm_1_1BreakFalseDeps.html#a3ab7ee3a2d7fe2ee12b7b0604c3de817">llvm::BreakFalseDeps::getRequiredProperties</a></div><div class="ttdeci">MachineFunctionProperties getRequiredProperties() const override</div><div class="ttdef"><b>Definition:</b> <a href="BreakFalseDeps_8cpp_source.html#l00063">BreakFalseDeps.cpp:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1BreakFalseDeps_html_a3eac4fd5f4375454a175f33e19b6bf9b"><div class="ttname"><a href="classllvm_1_1BreakFalseDeps.html#a3eac4fd5f4375454a175f33e19b6bf9b">llvm::BreakFalseDeps::ID</a></div><div class="ttdeci">static char ID</div><div class="ttdef"><b>Definition:</b> <a href="BreakFalseDeps_8cpp_source.html#l00049">BreakFalseDeps.cpp:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1BreakFalseDeps_html_ad21a053369c2ee6c4adef784d6af900e"><div class="ttname"><a href="classllvm_1_1BreakFalseDeps.html#ad21a053369c2ee6c4adef784d6af900e">llvm::BreakFalseDeps::runOnMachineFunction</a></div><div class="ttdeci">bool runOnMachineFunction(MachineFunction &amp;MF) override</div><div class="ttdoc">runOnMachineFunction - This method must be overloaded to perform the desired machine code transformat...</div><div class="ttdef"><b>Definition:</b> <a href="BreakFalseDeps_8cpp_source.html#l00252">BreakFalseDeps.cpp:252</a></div></div>
<div class="ttc" id="aclassllvm_1_1BreakFalseDeps_html_aee9e205adc440a2bc0e4acc1f2b2c112"><div class="ttname"><a href="classllvm_1_1BreakFalseDeps.html#aee9e205adc440a2bc0e4acc1f2b2c112">llvm::BreakFalseDeps::BreakFalseDeps</a></div><div class="ttdeci">BreakFalseDeps()</div><div class="ttdef"><b>Definition:</b> <a href="BreakFalseDeps_8cpp_source.html#l00051">BreakFalseDeps.cpp:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations.</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00284">Pass.h:284</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionPass_html_af9f5f511d75e16f09a5520cb9444cfa8"><div class="ttname"><a href="classllvm_1_1FunctionPass.html#af9f5f511d75e16f09a5520cb9444cfa8">llvm::FunctionPass::skipFunction</a></div><div class="ttdeci">bool skipFunction(const Function &amp;F) const</div><div class="ttdoc">Optional passes call this function to check whether the pass should be skipped.</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00166">Pass.cpp:166</a></div></div>
<div class="ttc" id="aclassllvm_1_1LivePhysRegs_html"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html">llvm::LivePhysRegs</a></div><div class="ttdoc">A set of physical registers with utility functions to track liveness when walking backward/forward th...</div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00048">LivePhysRegs.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegSet_html"><div class="ttname"><a href="classllvm_1_1LiveRegSet.html">llvm::LiveRegSet</a></div><div class="ttdoc">A set of live virtual registers and physical register units.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00257">RegisterPressure.h:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegSet_html_a550d4a10f48068094cb9e4dc85a7ac5a"><div class="ttname"><a href="classllvm_1_1LiveRegSet.html#a550d4a10f48068094cb9e4dc85a7ac5a">llvm::LiveRegSet::init</a></div><div class="ttdeci">void init(const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00209">RegisterPressure.cpp:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegSet_html_aa8e7b64d8e2a4dce1fd1a9311fdf8604"><div class="ttname"><a href="classllvm_1_1LiveRegSet.html#aa8e7b64d8e2a4dce1fd1a9311fdf8604">llvm::LiveRegSet::contains</a></div><div class="ttdeci">LaneBitmask contains(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00292">RegisterPressure.h:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00164">MCInstrDesc.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a3496944fcc473dfe584e6615503a7a76"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const</div><div class="ttdoc">Return the number of MachineOperands that are register definitions.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00226">MCInstrDesc.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00566">MCRegisterInfo.h:566</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitRootIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html">llvm::MCRegUnitRootIterator</a></div><div class="ttdoc">MCRegUnitRootIterator enumerates the root registers of a register unit.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00634">MCRegisterInfo.h:634</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitRootIterator_html_abd29ecab24058fdf823addcad29c6939"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">llvm::MCRegUnitRootIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check if the iterator is at the end of the list.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00653">MCRegisterInfo.h:653</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00214">MCRegisterInfo.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a2a25c462b91ac5da41f4ab7edc32b650"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">llvm::MachineBasicBlock::rend</a></div><div class="ttdeci">reverse_iterator rend()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00226">MachineBasicBlock.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ad8c9657cfb03ef2ebf6364ba9d68c127"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">llvm::MachineBasicBlock::rbegin</a></div><div class="ttdeci">reverse_iterator rbegin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00220">MachineBasicBlock.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionProperties_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html">llvm::MachineFunctionProperties</a></div><div class="ttdoc">Properties which a MachineFunction may have at a given point in time.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00109">MachineFunction.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionProperties_html_aa7780563d7ca260d0ae67d957b56427f"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aa7780563d7ca260d0ae67d957b56427f">llvm::MachineFunctionProperties::set</a></div><div class="ttdeci">MachineFunctionProperties &amp; set(Property P)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00161">MachineFunction.h:161</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">llvm::MachineFunctionProperties::Property::NoVRegs</a></div><div class="ttdeci">@ NoVRegs</div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00464">MachineFunction.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a7bbd043f57d1d0ab11080103d057e662"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00451">MachineFunction.h:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00432">MachineInstr.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00384">MachineOperand.h:384</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00311">MachineOperand.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a624a062754a09d3787614d8627096705"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(unsigned Reg)</div><div class="ttdoc">Change the register this operand corresponds to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00052">MachineOperand.cpp:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00359">MachineOperand.h:359</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00349">MachineOperand.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8cpp_source.html#l00031">PassRegistry.cpp:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReachingDefAnalysis_html"><div class="ttname"><a href="classllvm_1_1ReachingDefAnalysis.html">llvm::ReachingDefAnalysis</a></div><div class="ttdoc">This class provides the reaching def analysis.</div><div class="ttdef"><b>Definition:</b> <a href="ReachingDefAnalysis_8h_source.html#l00035">ReachingDefAnalysis.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReachingDefAnalysis_html_abbb04bf54c51eec22192bbba0703a335"><div class="ttname"><a href="classllvm_1_1ReachingDefAnalysis.html#abbb04bf54c51eec22192bbba0703a335">llvm::ReachingDefAnalysis::getClearance</a></div><div class="ttdeci">int getClearance(MachineInstr *MI, MCPhysReg PhysReg)</div><div class="ttdoc">Provides the clearance - the number of instructions since the closest reaching def instuction of Phys...</div><div class="ttdef"><b>Definition:</b> <a href="ReachingDefAnalysis_8cpp_source.html#l00191">ReachingDefAnalysis.cpp:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00030">RegisterClassInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html_ac892fad5c3d0080c8cca7557659668d5"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">llvm::RegisterClassInfo::runOnMachineFunction</a></div><div class="ttdeci">void runOnMachineFunction(const MachineFunction &amp;MF)</div><div class="ttdoc">runOnFunction - Prepare to answer questions about MF.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8cpp_source.html#l00043">RegisterClassInfo.cpp:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html_af70a84f2b85d3855dfed655b61dce250"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#af70a84f2b85d3855dfed655b61dce250">llvm::RegisterClassInfo::getOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getOrder(const TargetRegisterClass *RC) const</div><div class="ttdoc">getOrder - Returns the preferred allocation order for RC.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00096">RegisterClassInfo.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a14308e147ea57526f7fd1198ab551a9a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a">llvm::TargetInstrInfo::getPartialRegUpdateClearance</a></div><div class="ttdeci">virtual unsigned getPartialRegUpdateClearance(const MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Returns the preferred minimum clearance before an instruction with an unwanted partial register updat...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01496">TargetInstrInfo.h:1496</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a525a9aaabc1362deb245b0099ea5538e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e">llvm::TargetInstrInfo::breakPartialRegDependency</a></div><div class="ttdeci">virtual void breakPartialRegDependency(MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Insert a dependency-breaking instruction before MI to eliminate an unwanted dependency on OpNum.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01539">TargetInstrInfo.h:1539</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a853f5b5b8b136db8b0f2cf31dafe6610"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a853f5b5b8b136db8b0f2cf31dafe6610">llvm::TargetInstrInfo::getUndefRegClearance</a></div><div class="ttdeci">virtual unsigned getUndefRegClearance(const MachineInstr &amp;MI, unsigned &amp;OpNum, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return the minimum clearance before an instruction that reads an unused register.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01516">TargetInstrInfo.h:1516</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af81ceec76ff4ca95f29b037c28a54ba7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const</div><div class="ttdoc">Given a machine instruction descriptor, returns the register class constraint for OpNum,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00044">TargetInstrInfo.cpp:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_abd520c7b7939c6d4c37dff9e30e23fc6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const</div><div class="ttdoc">Return true if the specified register is included in this register class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00089">TargetRegisterInfo.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a43c530c830206ecf5ad3359364634c75"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00125">TargetSubtargetInfo.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_acd858ed72f11db9444617740c3622608"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00141">StackSlotColoring.cpp:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Intrinsic_html_a2bbee8c5fe6b399c136d84248090178b"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a2bbee8c5fe6b399c136d84248090178b">llvm::Intrinsic::ID</a></div><div class="ttdeci">ID</div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00036">Intrinsics.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00457">X86DisassemblerDecoder.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a341215803e83773a3e97860dc291f121"><div class="ttname"><a href="namespacellvm.html#a341215803e83773a3e97860dc291f121">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges.</div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00053">iterator_range.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa2d618e627ab713af6b8340bf29dc1c9"><div class="ttname"><a href="namespacellvm.html#aa2d618e627ab713af6b8340bf29dc1c9">llvm::initializeBreakFalseDepsPass</a></div><div class="ttdeci">void initializeBreakFalseDepsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_aa90b598062541e048f08b37ba0b5c09a"><div class="ttname"><a href="namespacellvm.html#aa90b598062541e048f08b37ba0b5c09a">llvm::createBreakFalseDeps</a></div><div class="ttdeci">FunctionPass * createBreakFalseDeps()</div><div class="ttdoc">Creates Break False Dependencies pass.</div><div class="ttdef"><b>Definition:</b> <a href="BreakFalseDeps_8cpp_source.html#l00105">BreakFalseDeps.cpp:105</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:22:15 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
