#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr  6 16:39:03 2024
# Process ID: 4276
# Current directory: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8456 C:\Users\ngchk\OneDrive\Desktop\testing for ee2026\FINALPARTLIMPEHINTEGRATE\thursday_FIVEpm\thursday_FIVEpm.xpr
# Log file: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/vivado.log
# Journal file: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm'
INFO: [Project 1-313] Project file moved from 'C:/Users/marcu/Downloads/friday_11pm.xpr/thursday_FIVEpm/.Xil/Vivado-66336-Dino/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 842.059 ; gain = 150.117
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 16:51:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/synth_1/runme.log
[Sat Apr  6 16:51:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr  6 16:57:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/synth_1/runme.log
[Sat Apr  6 16:57:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713974A
set_property PROGRAM.FILE {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Apr  6 17:12:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/synth_1/runme.log
[Sat Apr  6 17:12:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Apr  6 17:18:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/synth_1/runme.log
[Sat Apr  6 17:18:01 2024] Launched impl_1...
Run output will be captured here: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Apr  6 17:30:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/synth_1/runme.log
[Sat Apr  6 17:30:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Apr  6 17:43:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/synth_1/runme.log
[Sat Apr  6 17:43:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.262 ; gain = 5.531
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.262 ; gain = 5.531
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 2617.078 ; gain = 1030.383
open_report: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2678.715 ; gain = 53.379
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
archive_project {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINAL_SATURDAYYYYYYYYYYYYYYYY.xpr.zip} -temp_dir {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/.Xil/Vivado-4276-cheekiang} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/.Xil/Vivado-4276-cheekiang' for archiving project
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm'
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/.Xil/Vivado-4276-cheekiang/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINAL_SATURDAYYYYYYYYYYYYYYYY.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2699.387 ; gain = 4.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/thursday_FIVEpm.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
archive_project {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/S3_01_LIM YU_MARCUS WONG_NG CHEE_ZACKERMAX SEE_Improvements_Archive.xpr.zip} -temp_dir {C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/.Xil/Vivado-4276-cheekiang} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/.Xil/Vivado-4276-cheekiang' for archiving project
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm'
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/ngchk/OneDrive/Desktop/testing for ee2026/FINALPARTLIMPEHINTEGRATE/thursday_FIVEpm/.Xil/Vivado-4276-cheekiang/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
