<p><br/></p><h2 id="IOAIUACE-LiteNativeInterfaceCoverpoints-ACE-LiteNativeInterface">ACE-Lite Native Interface</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th colspan="1" class="confluenceTh">ID</th><th class="confluenceTh">Name</th><th class="confluenceTh">Coverpoint</th><th colspan="1" class="confluenceTh">Coding Done</th><th colspan="1" class="confluenceTh">Coverage</th><th colspan="1" class="confluenceTh">Description</th><th class="confluenceTh">Hashtag</th><th class="confluenceTh">Comments</th></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><strong>ReadNoSnoop</strong></td><td class="confluenceTd">arbar[0] x ardomain x arsnoop = {1'b0, 2'b00, 4'b0000}, {1'b0, 2'b11, 4'b0000} </td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><strong>ReadOnce</strong></td><td class="confluenceTd">arbar[0] x ardomain x arsnoop = {1'b0, 2'b01, 4'b0000}, {1'b0, 2'b10, 4'b0000} </td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><strong>CleanShared</strong></td><td class="confluenceTd">arbar[0] x ardomain x arsnoop = {1'b0, 2'b00, 4'b1000}, {1'b0, 2'b01, 4'b1000}, {1'b0, 2'b10, 4'b1000} </td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><strong>CleanInvalid</strong></td><td colspan="1" class="confluenceTd">arbar[0] x ardomain x arsnoop = {1'b0, 2'b00, 4'b1001}, {1'b0, 2'b01, 4'b1001}, {1'b0, 2'b10, 4'b1001}</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><strong>MakeInvalid</strong></td><td colspan="1" class="confluenceTd">arbar[0] x ardomain x arsnoop = {1'b0, 2'b00, 4'b1101}, {1'b0, 2'b01, 4'b1101}, {1'b0, 2'b10, 4'b1101}</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><strong>Barrier (Read)</strong></td><td colspan="1" class="confluenceTd">arbar[0] x ardomain x arsnoop = {1'b1, 2'b00, 4'b0000}, {1'b1, 2'b01, 4'b0000}, {1'b1, 2'b10, 4'b0000}, {1'b1, 2'b11, 4'b0000}</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><strong>Barrier (Write)</strong></td><td colspan="1" class="confluenceTd">awbar[0] x awdomain x awsnoop = {1'b1, 2'b00, 3'b000}, {1'b1, 2'b01, 3'b000}, {1'b1, 2'b10, 3'b000}, {1'b1, 2'b11, 3'b000}</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><strong>WriteNoSnoop</strong></td><td colspan="1" class="confluenceTd">awbar[0] x awdomain x awsnoop = {1'b0, 2'b00, 3'b000}, {1'b0, 2'b11, 3'b000}</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><strong>WriteUnique</strong></td><td colspan="1" class="confluenceTd">awbar[0] x awdomain x awsnoop = {1'b0, 2'b01, 3'b000}, {1'b0, 2'b10, 3'b000}</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><strong>WriteLineUnique</strong></td><td colspan="1" class="confluenceTd">awbar[0] x awdomain x awsnoop = {1'b0, 2'b01, 3'b001}, {1'b0, 2'b10, 3'b001}</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM_MSG_ID_AW</td><td colspan="1" class="confluenceTd">DVM_MSG_ID == AWID</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>A DVM msg id and AWID can be same. Can we cover in functional coverage?</p><p>Section - C12.3.5</p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM_MSG_ID_SAME</td><td colspan="1" class="confluenceTd">Multiple DVM transactions can use the same AXID or different</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Can this be implemented with functional coverage?</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><strong>DVMs on AR Channel (sending):</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Operation Completion</td><td colspan="1" class="confluenceTd">araddr[15]={0,1}</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Secure TLB Invalidate all</td><td colspan="1" class="confluenceTd"><p>araddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b10, [6]=1'b0, [5]=1'b0, [0]=1'b0 X DVM_Operation_Completion</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Table C12-6</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Secure TLB Invalidate by VA</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b10, [6]=1'b0, [5]=1'b0, [0]=1'b1 X DVM_Operation_Completion</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Table C12-6</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Secure TLB Invalidate by ASID</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b10, [6]=1'b0, [5]=1'b1, [0]=1'b0 X DVM_Operation_Completion</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Table C12-6</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Secure TLB Invalidate by VA and ASID</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b10, [6]=1'b0, [5]=1'b1, [0]=1'b1 X DVM_Operation_Completion</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Table C12-6</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM all OS TLB Invalidate all</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b0, [5]=1'b0, [0]=1'b0 X DVM_Operation_Completion</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Table C12-6</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Guest OS TLB Invalidate all</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b1, [5]=1'b0, [0]=1'b0 X DVM_Operation_Completion</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Table C12-6</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Guest OS TLB Invalidate by VA</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b1, [5]=1'b0, [0]=1'b1 X DVM_Operation_Completion</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Table C12-6</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Guest OS TLB Invalidate by ASID</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b1, [5]=1'b1, [0]=1'b0 X DVM_Operation_Completion</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Table C12-6</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Guest OS TLB Invalidate by VA and ASID</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b1, [5]=1'b1, [0]=1'b1 X DVM_Operation_Completion</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Table C12-6</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Hypervisor TLB Invalidate all</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b000, [11:10]=2'b11, [9:8]=2'b11, [6]=1'b0, [5]=1'b0, [0]=1'b0 X DVM_Operation_Completion</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Table C12-6</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Hypervisor TLB Invalidate by VA</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b000, [11:10]=2'b11, [9:8]=2'b11, [6]=1'b0, [5]=1'b0, [0]=1'b1 X DVM_Operation_Completion</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Table C12-6</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Branch Predictor Invalidate all</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b001, [11:10]=2'b00, [9:8]=2'b00, [6]=1'b0, [5]=1'b0, [0]=1'b0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>Completion is never required so no need to cross with that bit - Table C12-8</p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Branch Predictor Invalidate by VA</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b001, [11:10]=2'b00, [9:8]=2'b00, [6]=1'b0, [5]=1'b0, [0]=1'b1</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>Completion is never required so no need to cross with that bit - Table C12-8</p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM secure Physical Instruction Cache Invalidate all</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b010, [9:8]=2'b10, [6:5]=2'b00, [0]=1'b0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Completion is never required so no need to cross with that bit - Table C12-10</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM secure Physical Instruction Cache Invalidate all</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b010, [9:8]=2'b10, [6:5]=2'b00, [0]=1'b1</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Completion is never required so no need to cross with that bit - Table C12-10</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM non-secure Physical Instruction Cache Invalidate by PA without Virtual Index</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b010, [9:8]=2'b10, [6:5]=2'b11, [0]=1'b1</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Completion is never required so no need to cross with that bit - Table C12-10</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM non-secure Physical Instruction Cache Invalidate by PA with Virtual Index</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b010, [9:8]=2'b11, [6:5]=2'b00, [0]=1'b0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Completion is never required so no need to cross with that bit - Table C12-10</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM non-secure Physical Instruction Cache Invalidate all</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b010, [9:8]=2'b11, [6:5]=2'b00, [0]=1'b1</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Completion is never required so no need to cross with that bit - Table C12-10</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM non-secure Physical Instruction Cache Invalidate by PA without Virtual Index</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b010, [9:8]=2'b11, [6:5]=2'b11, [0]=1'b1</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Completion is never required so no need to cross with that bit - Table C12-10</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM hypervisor, all guest OS, secure and non-secure Virtual Instruction Cache Invalidate </td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b011, [11:10]=2'b00, [9:8]=2'b00, [6]=1'b0, [5]=1'b0, [0]=1'b1</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Completion is never required so no need to cross with that bit - Table C12-12</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM hypervisor, all guest OS, non-secure Virtual Instruction Cache Invalidate </td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b011, [11:10]=2'b00, [9:8]=2'b11, [6]=1'b0, [5]=1'b0, [0]=1'b1</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Completion is never required so no need to cross with that bit - Table C12-12</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM guest OS, secure, invalidate by ASID and VA</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b011, [11:10]=2'b10, [9:8]=2'b10, [6]=1'b0, [5]=1'b1, [0]=1'b1</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Completion is never required so no need to cross with that bit - Table C12-12</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM guest OS, non-secure, invalidate all</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b011, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b1, [5]=1'b0, [0]=1'b0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Completion is never required so no need to cross with that bit - Table C12-12</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM guest OS, non-secure, invalidate by ASID and VA</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b011, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b1, [5]=1'b1, [0]=1'b1</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Completion is never required so no need to cross with that bit - Table C12-12</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Hypervisor invalidate by VA</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b011, [11:10]=2'b11, [9:8]=2'b11, [6]=1'b0, [5]=1'b0, [0]=1'b1</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Completion is never required so no need to cross with that bit - Table C12-12</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Synchronization</td><td colspan="1" class="confluenceTd">araddr[14:12]=3'b100</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><strong>DVMs on AC Channel (receiving):</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DVM Operation Status</td><td colspan="1" class="confluenceTd">acsnoop = {5'b00000, 5'b00010}   (Success, Fail)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">No concept of acaddr[15] right? Which is complete bit</span></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Secure TLB Invalidate all</td><td class="confluenceTd"><p>acaddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b10, [6]=1'b0, [5]=1'b0, [0]=1'b0 X DVM_Operation_Status</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-6</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Secure TLB Invalidate by VA</td><td class="confluenceTd">acaddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b10, [6]=1'b0, [5]=1'b0, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-6</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Secure TLB Invalidate by ASID</td><td class="confluenceTd">acaddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b10, [6]=1'b0, [5]=1'b1, [0]=1'b0 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-6</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Secure TLB Invalidate by VA and ASID</td><td class="confluenceTd">acaddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b10, [6]=1'b0, [5]=1'b1, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-6</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM all OS TLB Invalidate all</td><td class="confluenceTd">acaddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b0, [5]=1'b0, [0]=1'b0 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-6</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Guest OS TLB Invalidate all</td><td class="confluenceTd">acaddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b1, [5]=1'b0, [0]=1'b0 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-6</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Guest OS TLB Invalidate by VA</td><td class="confluenceTd">acaddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b1, [5]=1'b0, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-6</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Guest OS TLB Invalidate by ASID</td><td class="confluenceTd">acaddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b1, [5]=1'b1, [0]=1'b0 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-6</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Guest OS TLB Invalidate by VA and ASID</td><td class="confluenceTd">acaddr[14:12]=3'b000, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b1, [5]=1'b1, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-6</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Hypervisor TLB Invalidate all</td><td class="confluenceTd">acaddr[14:12]=3'b000, [11:10]=2'b11, [9:8]=2'b11, [6]=1'b0, [5]=1'b0, [0]=1'b0 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-6</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Hypervisor TLB Invalidate by VA</td><td class="confluenceTd">acaddr[14:12]=3'b000, [11:10]=2'b11, [9:8]=2'b11, [6]=1'b0, [5]=1'b0, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-6</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Branch Predictor Invalidate all</td><td class="confluenceTd">acaddr[14:12]=3'b001, [11:10]=2'b00, [9:8]=2'b00, [6]=1'b0, [5]=1'b0, [0]=1'b0 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>Table C12-8</p></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Branch Predictor Invalidate by VA</td><td class="confluenceTd">acaddr[14:12]=3'b001, [11:10]=2'b00, [9:8]=2'b00, [6]=1'b0, [5]=1'b0, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>Table C12-8</p></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM secure Physical Instruction Cache Invalidate all</td><td class="confluenceTd">acaddr[14:12]=3'b010, [9:8]=2'b10, [6:5]=2'b00, [0]=1'b0 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-10</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM secure Physical Instruction Cache Invalidate all</td><td class="confluenceTd">acaddr[14:12]=3'b010, [9:8]=2'b10, [6:5]=2'b00, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-10</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM non-secure Physical Instruction Cache Invalidate by PA without Virtual Index</td><td class="confluenceTd">acaddr[14:12]=3'b010, [9:8]=2'b10, [6:5]=2'b11, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-10</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM non-secure Physical Instruction Cache Invalidate by PA with Virtual Index</td><td class="confluenceTd">acaddr[14:12]=3'b010, [9:8]=2'b11, [6:5]=2'b00, [0]=1'b0 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-10</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM non-secure Physical Instruction Cache Invalidate all</td><td class="confluenceTd">acaddr[14:12]=3'b010, [9:8]=2'b11, [6:5]=2'b00, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-10</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM non-secure Physical Instruction Cache Invalidate by PA without Virtual Index</td><td class="confluenceTd">acaddr[14:12]=3'b010, [9:8]=2'b11, [6:5]=2'b11, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-10</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM hypervisor, all guest OS, secure and non-secure Virtual Instruction Cache Invalidate </td><td class="confluenceTd">acaddr[14:12]=3'b011, [11:10]=2'b00, [9:8]=2'b00, [6]=1'b0, [5]=1'b0, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-12</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM hypervisor, all guest OS, non-secure Virtual Instruction Cache Invalidate </td><td class="confluenceTd">acaddr[14:12]=3'b011, [11:10]=2'b00, [9:8]=2'b11, [6]=1'b0, [5]=1'b0, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-12</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM guest OS, secure, invalidate by ASID and VA</td><td class="confluenceTd">acaddr[14:12]=3'b011, [11:10]=2'b10, [9:8]=2'b10, [6]=1'b0, [5]=1'b1, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-12</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM guest OS, non-secure, invalidate all</td><td class="confluenceTd">acaddr[14:12]=3'b011, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b1, [5]=1'b0, [0]=1'b0 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-12</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM guest OS, non-secure, invalidate by ASID and VA</td><td class="confluenceTd">acaddr[14:12]=3'b011, [11:10]=2'b10, [9:8]=2'b11, [6]=1'b1, [5]=1'b1, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-12</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Hypervisor invalidate by VA</td><td class="confluenceTd">acaddr[14:12]=3'b011, [11:10]=2'b11, [9:8]=2'b11, [6]=1'b0, [5]=1'b0, [0]=1'b1 X DVM_Operation_Status</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">Table C12-12</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd">DVM Synchronization</td><td class="confluenceTd">acaddr[14:12]=3'b100</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr></tbody></table></div>