![ëŒ€í•œìƒê³µíšŒì˜ì†Œ](https://img.shields.io/badge/ëŒ€í•œìƒê³µíšŒì˜ì†Œ_ì„œìš¸ê¸°ìˆ êµìœ¡ì„¼í„°-003366?style=flat&logo=git&logoColor=1E90FF)
![ê³¼ì •: AI ì‹œìŠ¤í…œë°˜ë„ì²´ì„¤ê³„ 2ê¸°](https://img.shields.io/badge/ê³¼ì •-AI%20ì‹œìŠ¤í…œë°˜ë„ì²´ì„¤ê³„%202ê¸°-FFD700?style=flat&logo=github&logoColor=FFD700)
![ê³¼ëª©: ì˜ìƒì²˜ë¦¬ ê¸°ë°˜ SoC í”„ë¡œì íŠ¸](https://img.shields.io/badge/ê³¼ëª©-ì˜ìƒì²˜ë¦¬%20ê¸°ë°˜%20SoC%20í”„ë¡œì íŠ¸-4CAF50?style=flat&logo=databricks&logoColor=white)

---

## ğŸ’» ê¸°ìˆ  ìŠ¤íƒ (Tech Stack)

### ğŸ“• ì–¸ì–´ (Languages)
![Verilog](https://img.shields.io/badge/Verilog-HDL-008B8B?style=flat&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-HDL-4682B4?style=flat&logo=verilog&logoColor=white)
![Python GUI](https://img.shields.io/badge/Python-GUI-FFD43B?style=flat&logo=python&logoColor=3776AB)

---

### ğŸ”§ íˆ´ (Tools)
![Vivado](https://img.shields.io/badge/Xilinx-Vivado-FF8C00?style=flat&logo=xilinx&logoColor=white)
![Logic Analyzer](https://img.shields.io/badge/Logic-Analyzer-800080?style=flat&logo=oscilloscope&logoColor=white)
![VS Code](https://img.shields.io/badge/Editor-VS%20Code-007ACC?style=flat&logo=visualstudiocode&logoColor=white)

---

### ğŸ”² FPGA ë³´ë“œ (FPGA Boards)
![Basys3](https://img.shields.io/badge/FPGA-Basys3-1E90FF?style=flat&logo=amd&logoColor=white)
![Zybo-Z7-20](https://img.shields.io/badge/FPGA-Zybo--Z7--20-228B22?style=flat&logo=xilinx&logoColor=white)

---

### âš™ï¸ ê°œë°œí™˜ê²½ (Development Environment)
![Windows 11](https://img.shields.io/badge/Windows-11-0078D6?style=flat&logo=windows&logoColor=white)
![Python 3.9](https://img.shields.io/badge/Python-3.9-FFD43B?style=flat&logo=python&logoColor=3776AB)
---

### ğŸ« êµìœ¡ ì •ë³´ (Education Info)
- êµìœ¡ëª…: ëŒ€í•œìƒê³µíšŒì˜ì†Œ ì„œìš¸ê¸°ìˆ êµìœ¡ì„¼í„°  
- ê³¼ì •: AI ì‹œìŠ¤í…œë°˜ë„ì²´ ì„¤ê³„ 2ê¸°  
- ê³¼ëª©: ì˜ìƒì²˜ë¦¬ ê¸°ë°˜ SoC í”„ë¡œì íŠ¸  

---

### ğŸ“Œ í”„ë¡œì íŠ¸ ì •ë³´ (Project Info)
- **í”„ë¡œì íŠ¸ ì£¼ì œ**: VGA ê¸°ë°˜ ì•¼êµ¬ ìë™ ì‹¬íŒ (ABS: Automatic Ball-Strike) ì‹œìŠ¤í…œ  
- **ì§„í–‰ ê¸°ê°„**: 25.09.01 ~ 25.09.29  
- **íŒ€ëª…**: ì™€ì¸ë“œì—…   
- **êµ¬ì„±ì›**: ë°•ì§€í›ˆ(íŒ€ì¥), ë³€ì¤€ì„­, ê¹€ì§€ì„, ì •ì§€ì›, ìµœì§€ìš°, ìœ¤ì˜ë¹ˆ(ë°œí‘œì), ì •ë¯¼êµ, ì¥í™˜

---------------------------------------------------  
- **Project Title**: VGA-based Baseball ABS (Automatic Ball-Strike) System  
- **Duration**: 25.09.01 ~ 25.09.29  
- **Team Name**: Wind Up
- **Members**: Park Jihun(Team Leader), Byun Junseob, Kim Jiseok, Jung Jiwon, Choi Jiwoo, Yun Euibin(Presenter), {ì •ë¯¼êµ ì˜ì–´}, {ì¥í™˜ ì˜ì–´}

---

## ğŸš€ ì£¼ìš” ì—…ë¬´ (Main Works)
- ROM ì´ë¯¸ì§€ ì¶œë ¥ â†’ VGA/HDMI ë””ìŠ¤í”Œë ˆì´ ì „ì†¡ (640Ã—480 í•´ìƒë„)   
- RGB ì¡°ê±´ ê¸°ë°˜ í¬ë¡œë§ˆí‚¤(Chroma Key) ì¸ì‹ ì ìš©  
- HSV ì¡°ê±´ ê¸°ë°˜ ê³µ ìƒ‰ìƒ ë° íƒ€ì ëª¨ì ìƒ‰ìƒ ì¸ì‹ ì ìš©  
- VGA ì»¨íŠ¸ë¡¤ëŸ¬ ê¸°ë°˜ ì¶œë ¥ (Basys3)  
- TMDS ì¸ì½”ë”©ì„ í†µí•œ HDMI ì¶œë ¥ (Zybo-Z7-20)  
- ILA(Logic Analyzer)ë¥¼ í†µí•œ ì‹ í˜¸ ë””ë²„ê¹…  
- NRF24 RF ì†Œìë¥¼ ì´ìš©í•œ FPGA ë³´ë“œ ê°„ì— ë¬´ì„  ë°ì´í„° ì†¡ìˆ˜ì‹   
- UARTë¥¼ í†µí•œ FPGA â†” PC ë°ì´í„° ì—°ë™  
- PyQt5 GUI ê¸°ë°˜ ìŠ¤íŠ¸ë¼ì´í¬/ë³¼/ì•„ì›ƒ ìƒíƒœ í‘œì‹œ  


---

## ğŸ“· ì‹œì—° í™”ë©´ (Demo)
![Demo Image](images/demo.png)

---
