{"position": "Package Design Engineer", "company": "Intel Corporation", "profiles": ["Experience Sr. Supplier Quality Engineer MiaSole Hi-Tech Corp. January 2015  \u2013 Present (8 months) Santa Clara, CA - Qualify domestic and APAC suppliers as identified by Supply Chain. Evaluate supplier questionnaires, supplier's quality documentation and perform vendor quality process audits with emphasis on IPQC and OQC and source inspections.  \n- Monitor supplier incoming quality and OTD, established and publish supplier scorecards with regular frequency. \n- Develop, execute and manage localization quality presence for APAC suppliers and Hanergy CM partners with intent to shadow all MiaSole Hi-Tech supplier quality procedures and expectations. \n- Developed or refined process flows and procedures for Discrepancy Report (DR), RMA, MRB, FAIR & Incoming Inspections, QC's and KIT auditing. \n- Technical liaison between suppliers, Suppliers Chain and Engineering.  \n Senior Quality Engineer Consultant Accuray August 2013  \u2013  December 2014  (1 year 5 months) Sunnyvale, CA \u2022 Develop and execute Quality Plans, Validation Master Plans and Process Risk Management Reports (P-RMR) for NPI and supplier material transfer  \n\u2022 Create and execute Validation Protocol (Plan), Installation, Operational and Performance qualifications and Final Validation Reports \n\u2022 Lead multifunctional team to plan, oversee and conduct the qualification/validation activities \n\u2022 Manages supplier quality activities, serves as supplier liaison for NPI and material transfer to product design and manufacturing process specifications \n\u2022 Participate in First Article Inspections and supplier manufacturing process validation Quality Systems and Engineering Manager MC Electronics May 2011  \u2013  June 2013  (2 years 2 months) Hollister, CA * Manage elements of the quality system for compliance to ISO9001:2008 and ISO13485:2003 standards. Quality systems advocate \n* Responsible for ISO9001 and ISO13485 re-certification and surveillance audit efforts \n* Strong working knowledge of ISO9001:2008, ISO13485:2003, ISO14971:2007 & WHMA/IPC-620-A  \n* ISO9001:2008 Lead Auditor certified through BSI \n* Prepare performance metrics and reports (OTD, FYI, RMA disposition and cost; Cost of Quality, MRB scrap cost, etc.) to support quality and management objectives.  \n* Quality policies and procedures development and implementation \n* Excellent communication, presentation and interpersonal skills Product Development Engineer SurfaceInk Corp May 2008  \u2013  August 2011  (3 years 4 months) - Access project scope and determine an estimated schedule to align with client PLC. \n- Develop production ready injection-molded and/or formed/stamped sheet metal 3D models for mass production readiness. Create fabrication and SOP/assembly documentation and BOM via ECN process. \n- Managed and lead cross-function teams - Engineering, Marketing, Quality/Reliability and Operations using excellent communication (written and verbal), presentation and interpersonal skills to ensure product design integrity and cost goals \n- Technical lead and vendor manager for FPCA\u2019s ODMs \n- CAD Skills: Proficient in ProE Wildfire, PTC Windchill PDMLink, MS-Office Suite, MS-Project, Agile PLM Package Design Engineer Intel Corporation August 2002  \u2013  October 2007  (5 years 3 months) Sr. Mechanical Engineer Intel Corporation April 1997  \u2013  August 2002  (5 years 5 months) Product Design Consultant SGI 1992  \u2013  1996  (4 years) Methods Analysis Amdahl Corp 1987  \u2013  1989  (2 years) Sr. Supplier Quality Engineer MiaSole Hi-Tech Corp. January 2015  \u2013 Present (8 months) Santa Clara, CA - Qualify domestic and APAC suppliers as identified by Supply Chain. Evaluate supplier questionnaires, supplier's quality documentation and perform vendor quality process audits with emphasis on IPQC and OQC and source inspections.  \n- Monitor supplier incoming quality and OTD, established and publish supplier scorecards with regular frequency. \n- Develop, execute and manage localization quality presence for APAC suppliers and Hanergy CM partners with intent to shadow all MiaSole Hi-Tech supplier quality procedures and expectations. \n- Developed or refined process flows and procedures for Discrepancy Report (DR), RMA, MRB, FAIR & Incoming Inspections, QC's and KIT auditing. \n- Technical liaison between suppliers, Suppliers Chain and Engineering.  \n Sr. Supplier Quality Engineer MiaSole Hi-Tech Corp. January 2015  \u2013 Present (8 months) Santa Clara, CA - Qualify domestic and APAC suppliers as identified by Supply Chain. Evaluate supplier questionnaires, supplier's quality documentation and perform vendor quality process audits with emphasis on IPQC and OQC and source inspections.  \n- Monitor supplier incoming quality and OTD, established and publish supplier scorecards with regular frequency. \n- Develop, execute and manage localization quality presence for APAC suppliers and Hanergy CM partners with intent to shadow all MiaSole Hi-Tech supplier quality procedures and expectations. \n- Developed or refined process flows and procedures for Discrepancy Report (DR), RMA, MRB, FAIR & Incoming Inspections, QC's and KIT auditing. \n- Technical liaison between suppliers, Suppliers Chain and Engineering.  \n Senior Quality Engineer Consultant Accuray August 2013  \u2013  December 2014  (1 year 5 months) Sunnyvale, CA \u2022 Develop and execute Quality Plans, Validation Master Plans and Process Risk Management Reports (P-RMR) for NPI and supplier material transfer  \n\u2022 Create and execute Validation Protocol (Plan), Installation, Operational and Performance qualifications and Final Validation Reports \n\u2022 Lead multifunctional team to plan, oversee and conduct the qualification/validation activities \n\u2022 Manages supplier quality activities, serves as supplier liaison for NPI and material transfer to product design and manufacturing process specifications \n\u2022 Participate in First Article Inspections and supplier manufacturing process validation Senior Quality Engineer Consultant Accuray August 2013  \u2013  December 2014  (1 year 5 months) Sunnyvale, CA \u2022 Develop and execute Quality Plans, Validation Master Plans and Process Risk Management Reports (P-RMR) for NPI and supplier material transfer  \n\u2022 Create and execute Validation Protocol (Plan), Installation, Operational and Performance qualifications and Final Validation Reports \n\u2022 Lead multifunctional team to plan, oversee and conduct the qualification/validation activities \n\u2022 Manages supplier quality activities, serves as supplier liaison for NPI and material transfer to product design and manufacturing process specifications \n\u2022 Participate in First Article Inspections and supplier manufacturing process validation Quality Systems and Engineering Manager MC Electronics May 2011  \u2013  June 2013  (2 years 2 months) Hollister, CA * Manage elements of the quality system for compliance to ISO9001:2008 and ISO13485:2003 standards. Quality systems advocate \n* Responsible for ISO9001 and ISO13485 re-certification and surveillance audit efforts \n* Strong working knowledge of ISO9001:2008, ISO13485:2003, ISO14971:2007 & WHMA/IPC-620-A  \n* ISO9001:2008 Lead Auditor certified through BSI \n* Prepare performance metrics and reports (OTD, FYI, RMA disposition and cost; Cost of Quality, MRB scrap cost, etc.) to support quality and management objectives.  \n* Quality policies and procedures development and implementation \n* Excellent communication, presentation and interpersonal skills Quality Systems and Engineering Manager MC Electronics May 2011  \u2013  June 2013  (2 years 2 months) Hollister, CA * Manage elements of the quality system for compliance to ISO9001:2008 and ISO13485:2003 standards. Quality systems advocate \n* Responsible for ISO9001 and ISO13485 re-certification and surveillance audit efforts \n* Strong working knowledge of ISO9001:2008, ISO13485:2003, ISO14971:2007 & WHMA/IPC-620-A  \n* ISO9001:2008 Lead Auditor certified through BSI \n* Prepare performance metrics and reports (OTD, FYI, RMA disposition and cost; Cost of Quality, MRB scrap cost, etc.) to support quality and management objectives.  \n* Quality policies and procedures development and implementation \n* Excellent communication, presentation and interpersonal skills Product Development Engineer SurfaceInk Corp May 2008  \u2013  August 2011  (3 years 4 months) - Access project scope and determine an estimated schedule to align with client PLC. \n- Develop production ready injection-molded and/or formed/stamped sheet metal 3D models for mass production readiness. Create fabrication and SOP/assembly documentation and BOM via ECN process. \n- Managed and lead cross-function teams - Engineering, Marketing, Quality/Reliability and Operations using excellent communication (written and verbal), presentation and interpersonal skills to ensure product design integrity and cost goals \n- Technical lead and vendor manager for FPCA\u2019s ODMs \n- CAD Skills: Proficient in ProE Wildfire, PTC Windchill PDMLink, MS-Office Suite, MS-Project, Agile PLM Product Development Engineer SurfaceInk Corp May 2008  \u2013  August 2011  (3 years 4 months) - Access project scope and determine an estimated schedule to align with client PLC. \n- Develop production ready injection-molded and/or formed/stamped sheet metal 3D models for mass production readiness. Create fabrication and SOP/assembly documentation and BOM via ECN process. \n- Managed and lead cross-function teams - Engineering, Marketing, Quality/Reliability and Operations using excellent communication (written and verbal), presentation and interpersonal skills to ensure product design integrity and cost goals \n- Technical lead and vendor manager for FPCA\u2019s ODMs \n- CAD Skills: Proficient in ProE Wildfire, PTC Windchill PDMLink, MS-Office Suite, MS-Project, Agile PLM Package Design Engineer Intel Corporation August 2002  \u2013  October 2007  (5 years 3 months) Package Design Engineer Intel Corporation August 2002  \u2013  October 2007  (5 years 3 months) Sr. Mechanical Engineer Intel Corporation April 1997  \u2013  August 2002  (5 years 5 months) Sr. Mechanical Engineer Intel Corporation April 1997  \u2013  August 2002  (5 years 5 months) Product Design Consultant SGI 1992  \u2013  1996  (4 years) Product Design Consultant SGI 1992  \u2013  1996  (4 years) Methods Analysis Amdahl Corp 1987  \u2013  1989  (2 years) Methods Analysis Amdahl Corp 1987  \u2013  1989  (2 years) Languages   Skills Validation Quality System Pro Engineer Product Development ISO 14971 Engineering ISO 13485 Product Design Sheet Metal Windchill Product Management Engineering Management Iso 9000 Mechanical Engineering Software Documentation Analysis MS Project Program Management CAD Design for Manufacturing Microsoft Office Supplier Quality Management Product Lifecycle... See 9+ \u00a0 \u00a0 See less Skills  Validation Quality System Pro Engineer Product Development ISO 14971 Engineering ISO 13485 Product Design Sheet Metal Windchill Product Management Engineering Management Iso 9000 Mechanical Engineering Software Documentation Analysis MS Project Program Management CAD Design for Manufacturing Microsoft Office Supplier Quality Management Product Lifecycle... See 9+ \u00a0 \u00a0 See less Validation Quality System Pro Engineer Product Development ISO 14971 Engineering ISO 13485 Product Design Sheet Metal Windchill Product Management Engineering Management Iso 9000 Mechanical Engineering Software Documentation Analysis MS Project Program Management CAD Design for Manufacturing Microsoft Office Supplier Quality Management Product Lifecycle... See 9+ \u00a0 \u00a0 See less Validation Quality System Pro Engineer Product Development ISO 14971 Engineering ISO 13485 Product Design Sheet Metal Windchill Product Management Engineering Management Iso 9000 Mechanical Engineering Software Documentation Analysis MS Project Program Management CAD Design for Manufacturing Microsoft Office Supplier Quality Management Product Lifecycle... See 9+ \u00a0 \u00a0 See less Education University of Phoenix Bachelor Science,  Business Management Bay Valley Technical Institute Associate Science,  Electrical Mechanical Design University of Phoenix Bachelor Science,  Business Management University of Phoenix Bachelor Science,  Business Management University of Phoenix Bachelor Science,  Business Management Bay Valley Technical Institute Associate Science,  Electrical Mechanical Design Bay Valley Technical Institute Associate Science,  Electrical Mechanical Design Bay Valley Technical Institute Associate Science,  Electrical Mechanical Design Honors & Awards ", "Experience New Product Development Manager Verizon February 2014  \u2013 Present (1 year 7 months) San Jose \u2022\tManaged product development for Verizon\u2019s first strategic venture establishing a video streaming platform \n\u2022\tLed the fastest development cycle for the remote control product: design to launch-ready in < 1 year \n\u2022\tAggressively drove cost savings of 20% across the board for Verizon\u2019s latest cable box product \n\u2022\tDrove user experience studies with 500+ existing customers to define next generation product features \n\u2022\tLead presenter for detailing video streaming platform strategy to senior management  \n\u2022\tManaged stakeholders across engineering and business organizations to plan and execute internet TV strategy \n New Product Development Manager Verizon February 2014  \u2013 Present (1 year 7 months) San Jose \u2022\tManaged product development for Verizon\u2019s first strategic venture establishing a video streaming platform \n\u2022\tLed the fastest development cycle for the remote control product: design to launch-ready in < 1 year \n\u2022\tAggressively drove cost savings of 20% across the board for Verizon\u2019s latest cable box product \n\u2022\tDrove user experience studies with 500+ existing customers to define next generation product features \n\u2022\tLead presenter for detailing video streaming platform strategy to senior management  \n\u2022\tManaged stakeholders across engineering and business organizations to plan and execute internet TV strategy \n New Product Development Manager Verizon February 2014  \u2013 Present (1 year 7 months) San Jose \u2022\tManaged product development for Verizon\u2019s first strategic venture establishing a video streaming platform \n\u2022\tLed the fastest development cycle for the remote control product: design to launch-ready in < 1 year \n\u2022\tAggressively drove cost savings of 20% across the board for Verizon\u2019s latest cable box product \n\u2022\tDrove user experience studies with 500+ existing customers to define next generation product features \n\u2022\tLead presenter for detailing video streaming platform strategy to senior management  \n\u2022\tManaged stakeholders across engineering and business organizations to plan and execute internet TV strategy \n Skills Skills     Education University of California, Berkeley, Haas School of Business Master of Business Administration (MBA) 2014  \u2013 2017 Arizona State University MS 2003  \u2013 2005 Indian Institute of Technology, Madras BTECH 1998  \u2013 2002 University of California, Berkeley, Haas School of Business Master of Business Administration (MBA) 2014  \u2013 2017 University of California, Berkeley, Haas School of Business Master of Business Administration (MBA) 2014  \u2013 2017 University of California, Berkeley, Haas School of Business Master of Business Administration (MBA) 2014  \u2013 2017 Arizona State University MS 2003  \u2013 2005 Arizona State University MS 2003  \u2013 2005 Arizona State University MS 2003  \u2013 2005 Indian Institute of Technology, Madras BTECH 1998  \u2013 2002 Indian Institute of Technology, Madras BTECH 1998  \u2013 2002 Indian Institute of Technology, Madras BTECH 1998  \u2013 2002 ", "Summary A graduate student specializing in VLSI seeking full time opportunity. Interested in designing and testing logic circuits with special focus on Electronic Design Automation, Circuit design, synthesis & APR, FPGA programming and RTL design & verification. \n \nSpecial Interests: VLSI, FPGA Programming, ASIC Designing, Memory Systems, Computer Architecture. \n \nTools: Cadence spectre, Virtuoso, LabView FPGA, Matlab, Hspice, Primetime, RC compiler, SoC Encounter, Modelsim. \n \nProgramming Languages: Verilog, VHDL, C, Python, Perl Scripting, System Verilog, C++, MIPS Assembly coding Summary A graduate student specializing in VLSI seeking full time opportunity. Interested in designing and testing logic circuits with special focus on Electronic Design Automation, Circuit design, synthesis & APR, FPGA programming and RTL design & verification. \n \nSpecial Interests: VLSI, FPGA Programming, ASIC Designing, Memory Systems, Computer Architecture. \n \nTools: Cadence spectre, Virtuoso, LabView FPGA, Matlab, Hspice, Primetime, RC compiler, SoC Encounter, Modelsim. \n \nProgramming Languages: Verilog, VHDL, C, Python, Perl Scripting, System Verilog, C++, MIPS Assembly coding A graduate student specializing in VLSI seeking full time opportunity. Interested in designing and testing logic circuits with special focus on Electronic Design Automation, Circuit design, synthesis & APR, FPGA programming and RTL design & verification. \n \nSpecial Interests: VLSI, FPGA Programming, ASIC Designing, Memory Systems, Computer Architecture. \n \nTools: Cadence spectre, Virtuoso, LabView FPGA, Matlab, Hspice, Primetime, RC compiler, SoC Encounter, Modelsim. \n \nProgramming Languages: Verilog, VHDL, C, Python, Perl Scripting, System Verilog, C++, MIPS Assembly coding A graduate student specializing in VLSI seeking full time opportunity. Interested in designing and testing logic circuits with special focus on Electronic Design Automation, Circuit design, synthesis & APR, FPGA programming and RTL design & verification. \n \nSpecial Interests: VLSI, FPGA Programming, ASIC Designing, Memory Systems, Computer Architecture. \n \nTools: Cadence spectre, Virtuoso, LabView FPGA, Matlab, Hspice, Primetime, RC compiler, SoC Encounter, Modelsim. \n \nProgramming Languages: Verilog, VHDL, C, Python, Perl Scripting, System Verilog, C++, MIPS Assembly coding Experience Package Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Chandler, Arizona Grader Arizona State University August 2014  \u2013  May 2015  (10 months) Tempe, Arizona Duties involve grading in-class assignments, quizzes , home works of Hardware Description Language(VHDL), EEE333 and assisting professor in setting new assignments. Graduate Intern UT Southwestern Medical Center June 2014  \u2013  August 2014  (3 months) Dallas/Fort Worth Area Programmed FPGA's using LabVIEW in NI RIO, NI FlexRIO(with LVDS adapter) and Redlen Technologies CZT Detector Module for improving the performance of Gamma Rays Detector used for Medical Imaging. Package Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Chandler, Arizona Package Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Chandler, Arizona Grader Arizona State University August 2014  \u2013  May 2015  (10 months) Tempe, Arizona Duties involve grading in-class assignments, quizzes , home works of Hardware Description Language(VHDL), EEE333 and assisting professor in setting new assignments. Grader Arizona State University August 2014  \u2013  May 2015  (10 months) Tempe, Arizona Duties involve grading in-class assignments, quizzes , home works of Hardware Description Language(VHDL), EEE333 and assisting professor in setting new assignments. Graduate Intern UT Southwestern Medical Center June 2014  \u2013  August 2014  (3 months) Dallas/Fort Worth Area Programmed FPGA's using LabVIEW in NI RIO, NI FlexRIO(with LVDS adapter) and Redlen Technologies CZT Detector Module for improving the performance of Gamma Rays Detector used for Medical Imaging. Graduate Intern UT Southwestern Medical Center June 2014  \u2013  August 2014  (3 months) Dallas/Fort Worth Area Programmed FPGA's using LabVIEW in NI RIO, NI FlexRIO(with LVDS adapter) and Redlen Technologies CZT Detector Module for improving the performance of Gamma Rays Detector used for Medical Imaging. Languages Tamil Telugu Hindi English Tamil Telugu Hindi English Tamil Telugu Hindi English Skills Verilog VHDL VLSI C Python Perl Cadence Virtuoso Microsoft Excel Microsoft Word MIPS Assembly Language... PCB design Matlab LabVIEW Cadence Encounter Synopsys Primetime ModelSim ASIC PCB Design FPGA SystemVerilog See 5+ \u00a0 \u00a0 See less Skills  Verilog VHDL VLSI C Python Perl Cadence Virtuoso Microsoft Excel Microsoft Word MIPS Assembly Language... PCB design Matlab LabVIEW Cadence Encounter Synopsys Primetime ModelSim ASIC PCB Design FPGA SystemVerilog See 5+ \u00a0 \u00a0 See less Verilog VHDL VLSI C Python Perl Cadence Virtuoso Microsoft Excel Microsoft Word MIPS Assembly Language... PCB design Matlab LabVIEW Cadence Encounter Synopsys Primetime ModelSim ASIC PCB Design FPGA SystemVerilog See 5+ \u00a0 \u00a0 See less Verilog VHDL VLSI C Python Perl Cadence Virtuoso Microsoft Excel Microsoft Word MIPS Assembly Language... PCB design Matlab LabVIEW Cadence Encounter Synopsys Primetime ModelSim ASIC PCB Design FPGA SystemVerilog See 5+ \u00a0 \u00a0 See less Education Arizona State University \"Master's\",  Electrical , Electronics and Communications Engineering 2013  \u2013 2015 SRM University \"B.Tech\",  Electrical , Electronics and Communications Engineering 2009  \u2013 2013 Arizona State University \"Master's\",  Electrical , Electronics and Communications Engineering 2013  \u2013 2015 Arizona State University \"Master's\",  Electrical , Electronics and Communications Engineering 2013  \u2013 2015 Arizona State University \"Master's\",  Electrical , Electronics and Communications Engineering 2013  \u2013 2015 SRM University \"B.Tech\",  Electrical , Electronics and Communications Engineering 2009  \u2013 2013 SRM University \"B.Tech\",  Electrical , Electronics and Communications Engineering 2009  \u2013 2013 SRM University \"B.Tech\",  Electrical , Electronics and Communications Engineering 2009  \u2013 2013 ", "Summary \u2714 7 years of experience in signal integrity & power integrity \n \n\u2714 3 years of experience in analog & high speed serial design and validation \n \n\u2714 Vast experience in various field solving / ECAD / simulation tools and lab measurement equipment \n \n\u2714 Mentored by industry gurus, including training, consulting and reviewing \n \n\u2714 Great analytical skills, initiator, driver and creative thinker \n \nContact Info: \n\u2709 jbrener@gmail.com Summary \u2714 7 years of experience in signal integrity & power integrity \n \n\u2714 3 years of experience in analog & high speed serial design and validation \n \n\u2714 Vast experience in various field solving / ECAD / simulation tools and lab measurement equipment \n \n\u2714 Mentored by industry gurus, including training, consulting and reviewing \n \n\u2714 Great analytical skills, initiator, driver and creative thinker \n \nContact Info: \n\u2709 jbrener@gmail.com \u2714 7 years of experience in signal integrity & power integrity \n \n\u2714 3 years of experience in analog & high speed serial design and validation \n \n\u2714 Vast experience in various field solving / ECAD / simulation tools and lab measurement equipment \n \n\u2714 Mentored by industry gurus, including training, consulting and reviewing \n \n\u2714 Great analytical skills, initiator, driver and creative thinker \n \nContact Info: \n\u2709 jbrener@gmail.com \u2714 7 years of experience in signal integrity & power integrity \n \n\u2714 3 years of experience in analog & high speed serial design and validation \n \n\u2714 Vast experience in various field solving / ECAD / simulation tools and lab measurement equipment \n \n\u2714 Mentored by industry gurus, including training, consulting and reviewing \n \n\u2714 Great analytical skills, initiator, driver and creative thinker \n \nContact Info: \n\u2709 jbrener@gmail.com Experience Senior Signal Integrity Engineer Marvell Israel Ltd. January 2015  \u2013 Present (8 months) Israel, Yokneam PHY Electromagnetics Design Engineer Intel Corporation January 2013  \u2013  December 2014  (2 years) Israel, Jerusalem High-speed serial PHY's electromagnetics focal point, signal integrity & power integrity modeling and analysis \n \n\u00bb On-silicon inductor design \n \n\u00bb Package high-speed design (HSIO & PDN) \n \n\u00bb Silicon-Package-Board co-design lead \n. PHY Package Design Engineer Intel Corporation January 2010  \u2013  December 2012  (3 years) Israel, Jerusalem High-speed serial PHY's package HSIO & PDN design, signal integrity & power integrity modeling and analysis \n \n\u00bb Package high-speed input/output (HSIO) and power delivery network (PDN) system owner \n \n\u00bb Design -> model -> analyze -> layout -> measure -> correlate HSIO & PDN \n. Analog Design Engineer Intel Corporation March 2008  \u2013  December 2009  (1 year 10 months) Israel, Jerusalem Co-designer of analog PCIE2 transmitter used for Thunderbolt technology chips \n. Signal Integrity Engineer Intel Corporation August 2006  \u2013  February 2008  (1 year 7 months) Israel, Haifa Signal integrity modeling and analysis \n \n\u00bb Model, simulate and measure high speed serial channels \n \n\u00bb Consult and solve various signal integrity issues \n \n\u00bb Develop signal integrity solutions for electrical validation \n. Analog Validation Student Intel Corporation August 2005  \u2013  July 2006  (1 year) Israel, Haifa Development and execution of analog electrical validation of high speed serial channels \n. Senior Signal Integrity Engineer Marvell Israel Ltd. January 2015  \u2013 Present (8 months) Israel, Yokneam Senior Signal Integrity Engineer Marvell Israel Ltd. January 2015  \u2013 Present (8 months) Israel, Yokneam PHY Electromagnetics Design Engineer Intel Corporation January 2013  \u2013  December 2014  (2 years) Israel, Jerusalem High-speed serial PHY's electromagnetics focal point, signal integrity & power integrity modeling and analysis \n \n\u00bb On-silicon inductor design \n \n\u00bb Package high-speed design (HSIO & PDN) \n \n\u00bb Silicon-Package-Board co-design lead \n. PHY Electromagnetics Design Engineer Intel Corporation January 2013  \u2013  December 2014  (2 years) Israel, Jerusalem High-speed serial PHY's electromagnetics focal point, signal integrity & power integrity modeling and analysis \n \n\u00bb On-silicon inductor design \n \n\u00bb Package high-speed design (HSIO & PDN) \n \n\u00bb Silicon-Package-Board co-design lead \n. PHY Package Design Engineer Intel Corporation January 2010  \u2013  December 2012  (3 years) Israel, Jerusalem High-speed serial PHY's package HSIO & PDN design, signal integrity & power integrity modeling and analysis \n \n\u00bb Package high-speed input/output (HSIO) and power delivery network (PDN) system owner \n \n\u00bb Design -> model -> analyze -> layout -> measure -> correlate HSIO & PDN \n. PHY Package Design Engineer Intel Corporation January 2010  \u2013  December 2012  (3 years) Israel, Jerusalem High-speed serial PHY's package HSIO & PDN design, signal integrity & power integrity modeling and analysis \n \n\u00bb Package high-speed input/output (HSIO) and power delivery network (PDN) system owner \n \n\u00bb Design -> model -> analyze -> layout -> measure -> correlate HSIO & PDN \n. Analog Design Engineer Intel Corporation March 2008  \u2013  December 2009  (1 year 10 months) Israel, Jerusalem Co-designer of analog PCIE2 transmitter used for Thunderbolt technology chips \n. Analog Design Engineer Intel Corporation March 2008  \u2013  December 2009  (1 year 10 months) Israel, Jerusalem Co-designer of analog PCIE2 transmitter used for Thunderbolt technology chips \n. Signal Integrity Engineer Intel Corporation August 2006  \u2013  February 2008  (1 year 7 months) Israel, Haifa Signal integrity modeling and analysis \n \n\u00bb Model, simulate and measure high speed serial channels \n \n\u00bb Consult and solve various signal integrity issues \n \n\u00bb Develop signal integrity solutions for electrical validation \n. Signal Integrity Engineer Intel Corporation August 2006  \u2013  February 2008  (1 year 7 months) Israel, Haifa Signal integrity modeling and analysis \n \n\u00bb Model, simulate and measure high speed serial channels \n \n\u00bb Consult and solve various signal integrity issues \n \n\u00bb Develop signal integrity solutions for electrical validation \n. Analog Validation Student Intel Corporation August 2005  \u2013  July 2006  (1 year) Israel, Haifa Development and execution of analog electrical validation of high speed serial channels \n. Analog Validation Student Intel Corporation August 2005  \u2013  July 2006  (1 year) Israel, Haifa Development and execution of analog electrical validation of high speed serial channels \n. Languages English Full professional proficiency Hebrew Native or bilingual proficiency Russian Native or bilingual proficiency English Full professional proficiency Hebrew Native or bilingual proficiency Russian Native or bilingual proficiency English Full professional proficiency Hebrew Native or bilingual proficiency Russian Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Signal Integrity Analog Circuit Design Simulations PCB design Electromagnetics High Speed Design Package Design Power Integrity Analog Validation Leadership PCB Design Debugging Skills  Signal Integrity Analog Circuit Design Simulations PCB design Electromagnetics High Speed Design Package Design Power Integrity Analog Validation Leadership PCB Design Debugging Signal Integrity Analog Circuit Design Simulations PCB design Electromagnetics High Speed Design Package Design Power Integrity Analog Validation Leadership PCB Design Debugging Signal Integrity Analog Circuit Design Simulations PCB design Electromagnetics High Speed Design Package Design Power Integrity Analog Validation Leadership PCB Design Debugging Education Technion-Machon Technologi Le' Israel Bachelor of Arts (BA),  Physics 2003  \u2013 2007 Cum Laude The Hebrew University Master of Science (MS),  Engineering Physics/Applied Physics 2007 Thesis is on hold University of Oxford High-Speed Digital Engineering and EMC 2011  \u2013 2013 Activities and Societies:\u00a0 Department of Continuing Education Independent Coursework Technion-Machon Technologi Le' Israel Bachelor of Arts (BA),  Physics 2003  \u2013 2007 Cum Laude Technion-Machon Technologi Le' Israel Bachelor of Arts (BA),  Physics 2003  \u2013 2007 Cum Laude Technion-Machon Technologi Le' Israel Bachelor of Arts (BA),  Physics 2003  \u2013 2007 Cum Laude The Hebrew University Master of Science (MS),  Engineering Physics/Applied Physics 2007 Thesis is on hold The Hebrew University Master of Science (MS),  Engineering Physics/Applied Physics 2007 Thesis is on hold The Hebrew University Master of Science (MS),  Engineering Physics/Applied Physics 2007 Thesis is on hold University of Oxford High-Speed Digital Engineering and EMC 2011  \u2013 2013 Activities and Societies:\u00a0 Department of Continuing Education University of Oxford High-Speed Digital Engineering and EMC 2011  \u2013 2013 Activities and Societies:\u00a0 Department of Continuing Education University of Oxford High-Speed Digital Engineering and EMC 2011  \u2013 2013 Activities and Societies:\u00a0 Department of Continuing Education Independent Coursework Independent Coursework Independent Coursework Honors & Awards ", "Summary Over 9 years communication system design and high performance analog IC selling experience. Deep understanding on macro base station system design and identify value proposition in the high performance signal chain. Diversified knowledge and experience in BTS, small cell, PON, PTN and CATV for IC signal chain promotion. Successful experience to build up solid strong team and drive the whole team to achieve assigned goal. Always hungery for the new opportunity and energic to be successful. Summary Over 9 years communication system design and high performance analog IC selling experience. Deep understanding on macro base station system design and identify value proposition in the high performance signal chain. Diversified knowledge and experience in BTS, small cell, PON, PTN and CATV for IC signal chain promotion. Successful experience to build up solid strong team and drive the whole team to achieve assigned goal. Always hungery for the new opportunity and energic to be successful. Over 9 years communication system design and high performance analog IC selling experience. Deep understanding on macro base station system design and identify value proposition in the high performance signal chain. Diversified knowledge and experience in BTS, small cell, PON, PTN and CATV for IC signal chain promotion. Successful experience to build up solid strong team and drive the whole team to achieve assigned goal. Always hungery for the new opportunity and energic to be successful. Over 9 years communication system design and high performance analog IC selling experience. Deep understanding on macro base station system design and identify value proposition in the high performance signal chain. Diversified knowledge and experience in BTS, small cell, PON, PTN and CATV for IC signal chain promotion. Successful experience to build up solid strong team and drive the whole team to achieve assigned goal. Always hungery for the new opportunity and energic to be successful. Experience System architect Analog Devices September 2013  \u2013 Present (2 years) Shanghai Define new generation chipset solution for communication system. Key achievement are: \n1. TDD-LTE 2T2R TRX for macro base station system. \n2. OTDR optical fiber fault detection single chip solution. \n3. One chip downstream RF chip for DOCSIS3.1 digital TV system. FAM ADI 2009  \u2013  July 2014  (5 years) Responsible for overall technical support work for ZTE stratigic account in ADI. \nCollecting customer requirement and work with product line people to define customization solution for ZTE. \nPromoting any ADI latest solution and device to ZTE. \nMaintain relationship with ZTE high level technical management team Serior RF design engineer Motorola Solutions August 2006  \u2013  August 2009  (3 years 1 month) Design base station production for Motorola wireless BU on the WCDMA, CDMA2000 and LTE system. Has design experience on receiver, transmitter, DPD observation path and PA for CDMA 2000 system. Package Design engineer Intel Corporation January 2006  \u2013  August 2006  (8 months) Design package for Intel communication and Flash product System architect Analog Devices September 2013  \u2013 Present (2 years) Shanghai Define new generation chipset solution for communication system. Key achievement are: \n1. TDD-LTE 2T2R TRX for macro base station system. \n2. OTDR optical fiber fault detection single chip solution. \n3. One chip downstream RF chip for DOCSIS3.1 digital TV system. System architect Analog Devices September 2013  \u2013 Present (2 years) Shanghai Define new generation chipset solution for communication system. Key achievement are: \n1. TDD-LTE 2T2R TRX for macro base station system. \n2. OTDR optical fiber fault detection single chip solution. \n3. One chip downstream RF chip for DOCSIS3.1 digital TV system. FAM ADI 2009  \u2013  July 2014  (5 years) Responsible for overall technical support work for ZTE stratigic account in ADI. \nCollecting customer requirement and work with product line people to define customization solution for ZTE. \nPromoting any ADI latest solution and device to ZTE. \nMaintain relationship with ZTE high level technical management team FAM ADI 2009  \u2013  July 2014  (5 years) Responsible for overall technical support work for ZTE stratigic account in ADI. \nCollecting customer requirement and work with product line people to define customization solution for ZTE. \nPromoting any ADI latest solution and device to ZTE. \nMaintain relationship with ZTE high level technical management team Serior RF design engineer Motorola Solutions August 2006  \u2013  August 2009  (3 years 1 month) Design base station production for Motorola wireless BU on the WCDMA, CDMA2000 and LTE system. Has design experience on receiver, transmitter, DPD observation path and PA for CDMA 2000 system. Serior RF design engineer Motorola Solutions August 2006  \u2013  August 2009  (3 years 1 month) Design base station production for Motorola wireless BU on the WCDMA, CDMA2000 and LTE system. Has design experience on receiver, transmitter, DPD observation path and PA for CDMA 2000 system. Package Design engineer Intel Corporation January 2006  \u2013  August 2006  (8 months) Design package for Intel communication and Flash product Package Design engineer Intel Corporation January 2006  \u2013  August 2006  (8 months) Design package for Intel communication and Flash product Skills Analog Semiconductors IC Mixed Signal ASIC SoC Semiconductor Industry RTL design Hardware Architecture Analog Circuit Design Wireless Communications... PLL clock Clocking Optical Communications Power Management See 1+ \u00a0 \u00a0 See less Skills  Analog Semiconductors IC Mixed Signal ASIC SoC Semiconductor Industry RTL design Hardware Architecture Analog Circuit Design Wireless Communications... PLL clock Clocking Optical Communications Power Management See 1+ \u00a0 \u00a0 See less Analog Semiconductors IC Mixed Signal ASIC SoC Semiconductor Industry RTL design Hardware Architecture Analog Circuit Design Wireless Communications... PLL clock Clocking Optical Communications Power Management See 1+ \u00a0 \u00a0 See less Analog Semiconductors IC Mixed Signal ASIC SoC Semiconductor Industry RTL design Hardware Architecture Analog Circuit Design Wireless Communications... PLL clock Clocking Optical Communications Power Management See 1+ \u00a0 \u00a0 See less Education Shanghai Jiao Tong University Master of Business Administration (M.B.A.),  Business Administration and Management , General , Master 2013  \u2013 2015 In this MBA course, I have get systematic training on business operation and management. And also get solid financial and accounting knowledge. It helps me to get the capability to acheive a big goal with suitable strategy and teamwork. Shanghai Jiao Tong University master,  circuit and system 1999  \u2013 2006 Shanghai Jiao Tong University Master of Business Administration (M.B.A.),  Business Administration and Management , General , Master 2013  \u2013 2015 In this MBA course, I have get systematic training on business operation and management. And also get solid financial and accounting knowledge. It helps me to get the capability to acheive a big goal with suitable strategy and teamwork. Shanghai Jiao Tong University Master of Business Administration (M.B.A.),  Business Administration and Management , General , Master 2013  \u2013 2015 In this MBA course, I have get systematic training on business operation and management. And also get solid financial and accounting knowledge. It helps me to get the capability to acheive a big goal with suitable strategy and teamwork. Shanghai Jiao Tong University Master of Business Administration (M.B.A.),  Business Administration and Management , General , Master 2013  \u2013 2015 In this MBA course, I have get systematic training on business operation and management. And also get solid financial and accounting knowledge. It helps me to get the capability to acheive a big goal with suitable strategy and teamwork. Shanghai Jiao Tong University master,  circuit and system 1999  \u2013 2006 Shanghai Jiao Tong University master,  circuit and system 1999  \u2013 2006 Shanghai Jiao Tong University master,  circuit and system 1999  \u2013 2006 ", "Summary Securities licensed (6 and 63) and CA state life insurance licensed. Strategic plans that will help my clients visualize their monetary assets working for them so that they will soon be providing the income needed to make work a choice not a necessity. Specialties:Specializing in financial strategies for families, individuals and business owners through life insurance and investment vehicles like IRA's, 529 plans, 401k's and mutual fund portfolios. Summary Securities licensed (6 and 63) and CA state life insurance licensed. Strategic plans that will help my clients visualize their monetary assets working for them so that they will soon be providing the income needed to make work a choice not a necessity. Specialties:Specializing in financial strategies for families, individuals and business owners through life insurance and investment vehicles like IRA's, 529 plans, 401k's and mutual fund portfolios. Securities licensed (6 and 63) and CA state life insurance licensed. Strategic plans that will help my clients visualize their monetary assets working for them so that they will soon be providing the income needed to make work a choice not a necessity. Specialties:Specializing in financial strategies for families, individuals and business owners through life insurance and investment vehicles like IRA's, 529 plans, 401k's and mutual fund portfolios. Securities licensed (6 and 63) and CA state life insurance licensed. Strategic plans that will help my clients visualize their monetary assets working for them so that they will soon be providing the income needed to make work a choice not a necessity. Specialties:Specializing in financial strategies for families, individuals and business owners through life insurance and investment vehicles like IRA's, 529 plans, 401k's and mutual fund portfolios. Experience Field Sales Manager Appreciation Financial July 2015  \u2013 Present (2 months) Roseville, CA Helping public employees with the retirement and insurance needs Trustee Clearwater Family Foundation October 2013  \u2013 Present (1 year 11 months) Lincoln Package Design Engineer Intel Corporation May 2002  \u2013 Present (13 years 4 months) Project management and design work Financial Consultant - Registered Representative Allstate Financial April 2008  \u2013  July 2015  (7 years 4 months) I am licensed to sell investments and life insurance. I help families, individuals and business owners get on the path to financial independence. With business owners I help set up retirement and life insurance programs for their employees. For families and individuals I help them find money in their budget to invest and get money working for them. I specialize in retirement plan rollovers and life insurance contracts. The most fun aspect is showing people how they can get Uncle Sam to pay for their life insurance. Owner Clearwater Real Estate Investments, LLC February 2007  \u2013  December 2014  (7 years 11 months) Property management Personal Financial Representative World Financial Group (WFG) October 2004  \u2013  April 2008  (3 years 7 months) Elk Grove, CA Help people with all aspects of their finances Field Sales Manager Appreciation Financial July 2015  \u2013 Present (2 months) Roseville, CA Helping public employees with the retirement and insurance needs Field Sales Manager Appreciation Financial July 2015  \u2013 Present (2 months) Roseville, CA Helping public employees with the retirement and insurance needs Trustee Clearwater Family Foundation October 2013  \u2013 Present (1 year 11 months) Lincoln Trustee Clearwater Family Foundation October 2013  \u2013 Present (1 year 11 months) Lincoln Package Design Engineer Intel Corporation May 2002  \u2013 Present (13 years 4 months) Project management and design work Package Design Engineer Intel Corporation May 2002  \u2013 Present (13 years 4 months) Project management and design work Financial Consultant - Registered Representative Allstate Financial April 2008  \u2013  July 2015  (7 years 4 months) I am licensed to sell investments and life insurance. I help families, individuals and business owners get on the path to financial independence. With business owners I help set up retirement and life insurance programs for their employees. For families and individuals I help them find money in their budget to invest and get money working for them. I specialize in retirement plan rollovers and life insurance contracts. The most fun aspect is showing people how they can get Uncle Sam to pay for their life insurance. Financial Consultant - Registered Representative Allstate Financial April 2008  \u2013  July 2015  (7 years 4 months) I am licensed to sell investments and life insurance. I help families, individuals and business owners get on the path to financial independence. With business owners I help set up retirement and life insurance programs for their employees. For families and individuals I help them find money in their budget to invest and get money working for them. I specialize in retirement plan rollovers and life insurance contracts. The most fun aspect is showing people how they can get Uncle Sam to pay for their life insurance. Owner Clearwater Real Estate Investments, LLC February 2007  \u2013  December 2014  (7 years 11 months) Property management Owner Clearwater Real Estate Investments, LLC February 2007  \u2013  December 2014  (7 years 11 months) Property management Personal Financial Representative World Financial Group (WFG) October 2004  \u2013  April 2008  (3 years 7 months) Elk Grove, CA Help people with all aspects of their finances Personal Financial Representative World Financial Group (WFG) October 2004  \u2013  April 2008  (3 years 7 months) Elk Grove, CA Help people with all aspects of their finances Languages English English English Skills Small Business Insurance Employee Benefits Retirement Planning Strategic Financial... Finance Investments Life Insurance Strategic Planning Analysis Project Management Team Building Budgets Mutual Funds Retirement Portfolio Management Financial Planning See 2+ \u00a0 \u00a0 See less Skills  Small Business Insurance Employee Benefits Retirement Planning Strategic Financial... Finance Investments Life Insurance Strategic Planning Analysis Project Management Team Building Budgets Mutual Funds Retirement Portfolio Management Financial Planning See 2+ \u00a0 \u00a0 See less Small Business Insurance Employee Benefits Retirement Planning Strategic Financial... Finance Investments Life Insurance Strategic Planning Analysis Project Management Team Building Budgets Mutual Funds Retirement Portfolio Management Financial Planning See 2+ \u00a0 \u00a0 See less Small Business Insurance Employee Benefits Retirement Planning Strategic Financial... Finance Investments Life Insurance Strategic Planning Analysis Project Management Team Building Budgets Mutual Funds Retirement Portfolio Management Financial Planning See 2+ \u00a0 \u00a0 See less Education University of the Pacific Bachelor of Science (BS),  Electrical and Electronics Engineering 1998  \u2013 2003 Studied Electrical Engineering University of the Pacific Bachelor of Science (BS),  Electrical and Electronics Engineering 1998  \u2013 2003 Studied Electrical Engineering University of the Pacific Bachelor of Science (BS),  Electrical and Electronics Engineering 1998  \u2013 2003 Studied Electrical Engineering University of the Pacific Bachelor of Science (BS),  Electrical and Electronics Engineering 1998  \u2013 2003 Studied Electrical Engineering ", "Experience Package Design Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Penang, Malaysia  -Experience in package layout design using Cadence Allegro Package Designer and Mentor Expedition. \n-Have knowledge on package layout design on various package technology. \n-Involved in pathfinding projects to access the package layout routability on the new technology. \n-Have knowledge on physical and electrical aspect on the package layout design. Physical aspects of package design such as define package form factor, routing density, pad/bump pitch placement etc. Electrical performance is one of the major considerations for package design. Have some basic knowledge on power integrity simulation using PowerSI and HSPICE.  \n-Working collaboratively with the team including platform, Signal integrity,power delivery and assembly in order to deliver a quality package layout design.  \n-Generate fabrication and assembly data while ensuring all design requirements are met. \n Package Design Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Penang, Malaysia  -Experience in package layout design using Cadence Allegro Package Designer and Mentor Expedition. \n-Have knowledge on package layout design on various package technology. \n-Involved in pathfinding projects to access the package layout routability on the new technology. \n-Have knowledge on physical and electrical aspect on the package layout design. Physical aspects of package design such as define package form factor, routing density, pad/bump pitch placement etc. Electrical performance is one of the major considerations for package design. Have some basic knowledge on power integrity simulation using PowerSI and HSPICE.  \n-Working collaboratively with the team including platform, Signal integrity,power delivery and assembly in order to deliver a quality package layout design.  \n-Generate fabrication and assembly data while ensuring all design requirements are met. \n Package Design Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Penang, Malaysia  -Experience in package layout design using Cadence Allegro Package Designer and Mentor Expedition. \n-Have knowledge on package layout design on various package technology. \n-Involved in pathfinding projects to access the package layout routability on the new technology. \n-Have knowledge on physical and electrical aspect on the package layout design. Physical aspects of package design such as define package form factor, routing density, pad/bump pitch placement etc. Electrical performance is one of the major considerations for package design. Have some basic knowledge on power integrity simulation using PowerSI and HSPICE.  \n-Working collaboratively with the team including platform, Signal integrity,power delivery and assembly in order to deliver a quality package layout design.  \n-Generate fabrication and assembly data while ensuring all design requirements are met. \n Education Universiti Putra Malaysia Bachelor's Degree of Chemistry,  Chemistry , A 2005  \u2013 2008 Universiti Putra Malaysia Bachelor's Degree of Chemistry,  Chemistry , A 2005  \u2013 2008 Universiti Putra Malaysia Bachelor's Degree of Chemistry,  Chemistry , A 2005  \u2013 2008 Universiti Putra Malaysia Bachelor's Degree of Chemistry,  Chemistry , A 2005  \u2013 2008 ", "Experience Analog Engineer Intel Corporation June 1997  \u2013 Present (18 years 3 months) Package Design Engineer Intel Corporation 2004  \u2013  2010  (6 years) Analog Engineer Intel Corporation June 1997  \u2013 Present (18 years 3 months) Analog Engineer Intel Corporation June 1997  \u2013 Present (18 years 3 months) Package Design Engineer Intel Corporation 2004  \u2013  2010  (6 years) Package Design Engineer Intel Corporation 2004  \u2013  2010  (6 years) Skills Cadence Signal Integrity Processors SPICE C IC Semiconductors ASIC Electronics SoC Simulations PCB design Manufacturing Skills  Cadence Signal Integrity Processors SPICE C IC Semiconductors ASIC Electronics SoC Simulations PCB design Manufacturing Cadence Signal Integrity Processors SPICE C IC Semiconductors ASIC Electronics SoC Simulations PCB design Manufacturing Cadence Signal Integrity Processors SPICE C IC Semiconductors ASIC Electronics SoC Simulations PCB design Manufacturing Education B.Eng,  Electrical & Electronics 1998  \u2013 2002 B.Eng,  Electrical & Electronics 1998  \u2013 2002 B.Eng,  Electrical & Electronics 1998  \u2013 2002 B.Eng,  Electrical & Electronics 1998  \u2013 2002 ", "Experience Manager Package Design Team Intel Corporation January 2013  \u2013 Present (2 years 8 months) Hillsboro, Oregon Package Design Engineer Intel Corporation May 2011  \u2013  January 2013  (1 year 9 months) CAD Engineer Intel June 2000  \u2013  May 2011  (11 years) engineer flir systems 1994  \u2013  2000  (6 years) Sr PCB Designer FLIR Systems 1994  \u2013  1999  (5 years) PCB Designer IIMorrow 1990  \u2013  1992  (2 years) PCB Designer ITI 1986  \u2013  1988  (2 years) CAD Tektronix 1979  \u2013  1986  (7 years) Manager Package Design Team Intel Corporation January 2013  \u2013 Present (2 years 8 months) Hillsboro, Oregon Manager Package Design Team Intel Corporation January 2013  \u2013 Present (2 years 8 months) Hillsboro, Oregon Package Design Engineer Intel Corporation May 2011  \u2013  January 2013  (1 year 9 months) Package Design Engineer Intel Corporation May 2011  \u2013  January 2013  (1 year 9 months) CAD Engineer Intel June 2000  \u2013  May 2011  (11 years) CAD Engineer Intel June 2000  \u2013  May 2011  (11 years) engineer flir systems 1994  \u2013  2000  (6 years) engineer flir systems 1994  \u2013  2000  (6 years) Sr PCB Designer FLIR Systems 1994  \u2013  1999  (5 years) Sr PCB Designer FLIR Systems 1994  \u2013  1999  (5 years) PCB Designer IIMorrow 1990  \u2013  1992  (2 years) PCB Designer IIMorrow 1990  \u2013  1992  (2 years) PCB Designer ITI 1986  \u2013  1988  (2 years) PCB Designer ITI 1986  \u2013  1988  (2 years) CAD Tektronix 1979  \u2013  1986  (7 years) CAD Tektronix 1979  \u2013  1986  (7 years) Skills PCB design EDA Analog Semiconductors Hardware Architecture Debugging Mixed Signal Electronics FPGA Verilog Embedded Systems Design for Manufacturing CAD Skills  PCB design EDA Analog Semiconductors Hardware Architecture Debugging Mixed Signal Electronics FPGA Verilog Embedded Systems Design for Manufacturing CAD PCB design EDA Analog Semiconductors Hardware Architecture Debugging Mixed Signal Electronics FPGA Verilog Embedded Systems Design for Manufacturing CAD PCB design EDA Analog Semiconductors Hardware Architecture Debugging Mixed Signal Electronics FPGA Verilog Embedded Systems Design for Manufacturing CAD Education Portland Community College AAS,  Business Administration and Management , General 2007  \u2013 2011 Portland Community College AAS,  Business Administration and Management , General 2007  \u2013 2011 Portland Community College AAS,  Business Administration and Management , General 2007  \u2013 2011 Portland Community College AAS,  Business Administration and Management , General 2007  \u2013 2011 ", "Skills Cadence CAD IC Microprocessors AutoCAD Layout Semiconductors Circuit Design Packaging Design for Manufacturing Mentor Expedition Analog Skills  Cadence CAD IC Microprocessors AutoCAD Layout Semiconductors Circuit Design Packaging Design for Manufacturing Mentor Expedition Analog Cadence CAD IC Microprocessors AutoCAD Layout Semiconductors Circuit Design Packaging Design for Manufacturing Mentor Expedition Analog Cadence CAD IC Microprocessors AutoCAD Layout Semiconductors Circuit Design Packaging Design for Manufacturing Mentor Expedition Analog ", "Summary \u2022\t11+ years working experience in IC packaging industry with solid academic background in IC Packaging Engineering. \n\u2022\tExposure to multi-culture environment and high working pressure on positions such as Process Technician, Technology Development Technician GL, Package Design Engineer, and Package Engineer as well. \n\u2022\tKnowledge of modules in IC packaging with solid hands-on experience in following areas: Equipment Maintenance, Process Development, Package Design, Signal Integrity, NPI and Subcontractor Management as well. \n\u2022\tStrong ability to work in challenging and various environments. Summary \u2022\t11+ years working experience in IC packaging industry with solid academic background in IC Packaging Engineering. \n\u2022\tExposure to multi-culture environment and high working pressure on positions such as Process Technician, Technology Development Technician GL, Package Design Engineer, and Package Engineer as well. \n\u2022\tKnowledge of modules in IC packaging with solid hands-on experience in following areas: Equipment Maintenance, Process Development, Package Design, Signal Integrity, NPI and Subcontractor Management as well. \n\u2022\tStrong ability to work in challenging and various environments. \u2022\t11+ years working experience in IC packaging industry with solid academic background in IC Packaging Engineering. \n\u2022\tExposure to multi-culture environment and high working pressure on positions such as Process Technician, Technology Development Technician GL, Package Design Engineer, and Package Engineer as well. \n\u2022\tKnowledge of modules in IC packaging with solid hands-on experience in following areas: Equipment Maintenance, Process Development, Package Design, Signal Integrity, NPI and Subcontractor Management as well. \n\u2022\tStrong ability to work in challenging and various environments. \u2022\t11+ years working experience in IC packaging industry with solid academic background in IC Packaging Engineering. \n\u2022\tExposure to multi-culture environment and high working pressure on positions such as Process Technician, Technology Development Technician GL, Package Design Engineer, and Package Engineer as well. \n\u2022\tKnowledge of modules in IC packaging with solid hands-on experience in following areas: Equipment Maintenance, Process Development, Package Design, Signal Integrity, NPI and Subcontractor Management as well. \n\u2022\tStrong ability to work in challenging and various environments. Experience Package Design & Process Development Intel Corporation March 2011  \u2013 Present (4 years 6 months) Shanghai City, China \u2022\tPackage design on the platform of Cadence Allegro APD, with trade-off among SiPD/thermal/mechanics/SJR, DFM and cost as well. \n\u2022\tManage design documentations include but not limited to wire bonding diagram, GMD, POD, Material Sheet etc. \n\u2022\tAPD software secondary development by Allegro skill* programming language.  \n\u2022\tManage design rule and design process to pursue technology developing. \n\u2022\tNew package development includes define ballmap, package attributes, routing study etc to justify the feasibility.  \n\u2022\tResponsible for process development when introduce new package family, material change, process technology upgrade etc. \n\u2022\tDeal with process issue: yield loss, excursion, reliability failure and other process related issue. Package Engineer Celestial Semiconductor March 2010  \u2013  April 2011  (1 year 2 months) Shanghai City, China \u2022\tPackage design with trade-off among SiPD, thermal, mechanics, SJR, on the Cadence APD platform.  \n\u2022\tWork with IC design team to co-design the silicon chip/package for cutting-edge products. \n\u2022\tManage and conduct subcon on each NPI stage.  \n\u2022\tGenerate SPEC for product qualification, from assembly to reliability. \n\u2022\tDeal with yield issue, excursion, process CCB for products already in HVM. Package Design Engineer Intel Corporation October 2006  \u2013  December 2008  (2 years 3 months) a.\tPackage design on the platform of Cadence Allegro APD environment, for any package family required by division, with trade-off among SiPD, DFM and cost as well. \nb.\tDesign documentations such as wire bonding diagram generating, POD, strip drawing etc. \nc.\tPackage feasibility study while a new package would be proposed or new silicon chip introduced. Technology Development Technician GL Intel Corporation January 2004  \u2013  September 2006  (2 years 9 months) Shanghai City, China a.\tNew process technology development include: New package family, material change and process technology upgrade etc. \nb.\tRoutine job of process module: process control, metrology calibration, SPEC update and validation, CI project etc. \nc.\tConduct Technician Group to handle routine jobs, built development pipeline and training system for technicians. Process Technician Intel Corporation December 2001  \u2013  December 2003  (2 years 1 month) Shanghai City, China a.\tExecute Module CZ, DOE and data collection as well.  \nb.\tResponsible for equipment troubleshooting, maintenance, installation and upgrade at Wire Bonding module. Package Design & Process Development Intel Corporation March 2011  \u2013 Present (4 years 6 months) Shanghai City, China \u2022\tPackage design on the platform of Cadence Allegro APD, with trade-off among SiPD/thermal/mechanics/SJR, DFM and cost as well. \n\u2022\tManage design documentations include but not limited to wire bonding diagram, GMD, POD, Material Sheet etc. \n\u2022\tAPD software secondary development by Allegro skill* programming language.  \n\u2022\tManage design rule and design process to pursue technology developing. \n\u2022\tNew package development includes define ballmap, package attributes, routing study etc to justify the feasibility.  \n\u2022\tResponsible for process development when introduce new package family, material change, process technology upgrade etc. \n\u2022\tDeal with process issue: yield loss, excursion, reliability failure and other process related issue. Package Design & Process Development Intel Corporation March 2011  \u2013 Present (4 years 6 months) Shanghai City, China \u2022\tPackage design on the platform of Cadence Allegro APD, with trade-off among SiPD/thermal/mechanics/SJR, DFM and cost as well. \n\u2022\tManage design documentations include but not limited to wire bonding diagram, GMD, POD, Material Sheet etc. \n\u2022\tAPD software secondary development by Allegro skill* programming language.  \n\u2022\tManage design rule and design process to pursue technology developing. \n\u2022\tNew package development includes define ballmap, package attributes, routing study etc to justify the feasibility.  \n\u2022\tResponsible for process development when introduce new package family, material change, process technology upgrade etc. \n\u2022\tDeal with process issue: yield loss, excursion, reliability failure and other process related issue. Package Engineer Celestial Semiconductor March 2010  \u2013  April 2011  (1 year 2 months) Shanghai City, China \u2022\tPackage design with trade-off among SiPD, thermal, mechanics, SJR, on the Cadence APD platform.  \n\u2022\tWork with IC design team to co-design the silicon chip/package for cutting-edge products. \n\u2022\tManage and conduct subcon on each NPI stage.  \n\u2022\tGenerate SPEC for product qualification, from assembly to reliability. \n\u2022\tDeal with yield issue, excursion, process CCB for products already in HVM. Package Engineer Celestial Semiconductor March 2010  \u2013  April 2011  (1 year 2 months) Shanghai City, China \u2022\tPackage design with trade-off among SiPD, thermal, mechanics, SJR, on the Cadence APD platform.  \n\u2022\tWork with IC design team to co-design the silicon chip/package for cutting-edge products. \n\u2022\tManage and conduct subcon on each NPI stage.  \n\u2022\tGenerate SPEC for product qualification, from assembly to reliability. \n\u2022\tDeal with yield issue, excursion, process CCB for products already in HVM. Package Design Engineer Intel Corporation October 2006  \u2013  December 2008  (2 years 3 months) a.\tPackage design on the platform of Cadence Allegro APD environment, for any package family required by division, with trade-off among SiPD, DFM and cost as well. \nb.\tDesign documentations such as wire bonding diagram generating, POD, strip drawing etc. \nc.\tPackage feasibility study while a new package would be proposed or new silicon chip introduced. Package Design Engineer Intel Corporation October 2006  \u2013  December 2008  (2 years 3 months) a.\tPackage design on the platform of Cadence Allegro APD environment, for any package family required by division, with trade-off among SiPD, DFM and cost as well. \nb.\tDesign documentations such as wire bonding diagram generating, POD, strip drawing etc. \nc.\tPackage feasibility study while a new package would be proposed or new silicon chip introduced. Technology Development Technician GL Intel Corporation January 2004  \u2013  September 2006  (2 years 9 months) Shanghai City, China a.\tNew process technology development include: New package family, material change and process technology upgrade etc. \nb.\tRoutine job of process module: process control, metrology calibration, SPEC update and validation, CI project etc. \nc.\tConduct Technician Group to handle routine jobs, built development pipeline and training system for technicians. Technology Development Technician GL Intel Corporation January 2004  \u2013  September 2006  (2 years 9 months) Shanghai City, China a.\tNew process technology development include: New package family, material change and process technology upgrade etc. \nb.\tRoutine job of process module: process control, metrology calibration, SPEC update and validation, CI project etc. \nc.\tConduct Technician Group to handle routine jobs, built development pipeline and training system for technicians. Process Technician Intel Corporation December 2001  \u2013  December 2003  (2 years 1 month) Shanghai City, China a.\tExecute Module CZ, DOE and data collection as well.  \nb.\tResponsible for equipment troubleshooting, maintenance, installation and upgrade at Wire Bonding module. Process Technician Intel Corporation December 2001  \u2013  December 2003  (2 years 1 month) Shanghai City, China a.\tExecute Module CZ, DOE and data collection as well.  \nb.\tResponsible for equipment troubleshooting, maintenance, installation and upgrade at Wire Bonding module. Skills JMP Packaging SPC IC Design of Experiments Intel SoC Semiconductors Semiconductor Industry Mixed Signal Skills  JMP Packaging SPC IC Design of Experiments Intel SoC Semiconductors Semiconductor Industry Mixed Signal JMP Packaging SPC IC Design of Experiments Intel SoC Semiconductors Semiconductor Industry Mixed Signal JMP Packaging SPC IC Design of Experiments Intel SoC Semiconductors Semiconductor Industry Mixed Signal Education Fudan University Master,  Microelectronics 2008  \u2013 2010 Fudan University Bachelor's degree,  Computer Science 2004  \u2013 2007 Shanghai Dianji University Associate's degree,  Industrial Electronics Technology/Technician 1996  \u2013 2001 Fudan University Master,  Microelectronics 2008  \u2013 2010 Fudan University Master,  Microelectronics 2008  \u2013 2010 Fudan University Master,  Microelectronics 2008  \u2013 2010 Fudan University Bachelor's degree,  Computer Science 2004  \u2013 2007 Fudan University Bachelor's degree,  Computer Science 2004  \u2013 2007 Fudan University Bachelor's degree,  Computer Science 2004  \u2013 2007 Shanghai Dianji University Associate's degree,  Industrial Electronics Technology/Technician 1996  \u2013 2001 Shanghai Dianji University Associate's degree,  Industrial Electronics Technology/Technician 1996  \u2013 2001 Shanghai Dianji University Associate's degree,  Industrial Electronics Technology/Technician 1996  \u2013 2001 ", "Summary Task and procedure oriented Senior PCB Layout Designer with more than15 years of experience in the field. Background includes layout using Cadence Allegro, Cadence HDL Concept, CCT Spectra Auto-Router, ACCEL-EDA, Orcad Capture, CAM350 and PADS software. Full knowledge in the step-by-step procedure starting from netlist-to-design implementation, Gerber generation to Fabrication and Assembly. Self motivated and a team player. Summary Task and procedure oriented Senior PCB Layout Designer with more than15 years of experience in the field. Background includes layout using Cadence Allegro, Cadence HDL Concept, CCT Spectra Auto-Router, ACCEL-EDA, Orcad Capture, CAM350 and PADS software. Full knowledge in the step-by-step procedure starting from netlist-to-design implementation, Gerber generation to Fabrication and Assembly. Self motivated and a team player. Task and procedure oriented Senior PCB Layout Designer with more than15 years of experience in the field. Background includes layout using Cadence Allegro, Cadence HDL Concept, CCT Spectra Auto-Router, ACCEL-EDA, Orcad Capture, CAM350 and PADS software. Full knowledge in the step-by-step procedure starting from netlist-to-design implementation, Gerber generation to Fabrication and Assembly. Self motivated and a team player. Task and procedure oriented Senior PCB Layout Designer with more than15 years of experience in the field. Background includes layout using Cadence Allegro, Cadence HDL Concept, CCT Spectra Auto-Router, ACCEL-EDA, Orcad Capture, CAM350 and PADS software. Full knowledge in the step-by-step procedure starting from netlist-to-design implementation, Gerber generation to Fabrication and Assembly. Self motivated and a team player. Experience Package Design Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Folsom, CA Package Designer using Mentor Expedition.for CCG Group Design Review Engineer Intel Corporation March 2009  \u2013 Present (6 years 6 months) Folsom, CA Under contract for Crumbs Engineering. \nPerforming Design Reviews for Intel's Major customer using internal Schematic Checking Tool. Reviewing against Intel Platform Design Guide and determing all Board Spin Issues before customers proceed to layout and tapeout of their motherboard design. Using multiple schematic interface including Cadence Concept, Orcad and Mentor Expediton schematic tools. Sr. PCB Designer Crumbs Engineering Inc. 2009  \u2013  2013  (4 years) Sr. PCB Designer Form Factor Design LLC 2009  \u2013  2011  (2 years) Sr. PCB Designer CoSine Communications 2000  \u2013  2002  (2 years) \uf0a7\tDesigned high speed PC boards with all aspects of design constraints while maintaining focus on due dates as well as quality. \n\uf0a7\tDelivered finished design packaged to manufacturing on time and within budget for DFM and DFT review. \n\uf0a7\tSaved the company $2,000,000 by eliminating outsourcing of the jobs. Sr. PCB Designer Pycon Inc. July 1992  \u2013  September 1997  (5 years 3 months) Package Design Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Folsom, CA Package Designer using Mentor Expedition.for CCG Group Package Design Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Folsom, CA Package Designer using Mentor Expedition.for CCG Group Design Review Engineer Intel Corporation March 2009  \u2013 Present (6 years 6 months) Folsom, CA Under contract for Crumbs Engineering. \nPerforming Design Reviews for Intel's Major customer using internal Schematic Checking Tool. Reviewing against Intel Platform Design Guide and determing all Board Spin Issues before customers proceed to layout and tapeout of their motherboard design. Using multiple schematic interface including Cadence Concept, Orcad and Mentor Expediton schematic tools. Design Review Engineer Intel Corporation March 2009  \u2013 Present (6 years 6 months) Folsom, CA Under contract for Crumbs Engineering. \nPerforming Design Reviews for Intel's Major customer using internal Schematic Checking Tool. Reviewing against Intel Platform Design Guide and determing all Board Spin Issues before customers proceed to layout and tapeout of their motherboard design. Using multiple schematic interface including Cadence Concept, Orcad and Mentor Expediton schematic tools. Sr. PCB Designer Crumbs Engineering Inc. 2009  \u2013  2013  (4 years) Sr. PCB Designer Crumbs Engineering Inc. 2009  \u2013  2013  (4 years) Sr. PCB Designer Form Factor Design LLC 2009  \u2013  2011  (2 years) Sr. PCB Designer Form Factor Design LLC 2009  \u2013  2011  (2 years) Sr. PCB Designer CoSine Communications 2000  \u2013  2002  (2 years) \uf0a7\tDesigned high speed PC boards with all aspects of design constraints while maintaining focus on due dates as well as quality. \n\uf0a7\tDelivered finished design packaged to manufacturing on time and within budget for DFM and DFT review. \n\uf0a7\tSaved the company $2,000,000 by eliminating outsourcing of the jobs. Sr. PCB Designer CoSine Communications 2000  \u2013  2002  (2 years) \uf0a7\tDesigned high speed PC boards with all aspects of design constraints while maintaining focus on due dates as well as quality. \n\uf0a7\tDelivered finished design packaged to manufacturing on time and within budget for DFM and DFT review. \n\uf0a7\tSaved the company $2,000,000 by eliminating outsourcing of the jobs. Sr. PCB Designer Pycon Inc. July 1992  \u2013  September 1997  (5 years 3 months) Sr. PCB Designer Pycon Inc. July 1992  \u2013  September 1997  (5 years 3 months) Skills Orcad Allegro PCB design Windows Cadence Board Layout PCB layout design Cadence Skill Mentor Expedition Signal Integrity PADS Analog Mixed Signal Schematic Capture Design for Manufacturing Electronics PCB Design Engineering OrCAD IC Manufacturing See 6+ \u00a0 \u00a0 See less Skills  Orcad Allegro PCB design Windows Cadence Board Layout PCB layout design Cadence Skill Mentor Expedition Signal Integrity PADS Analog Mixed Signal Schematic Capture Design for Manufacturing Electronics PCB Design Engineering OrCAD IC Manufacturing See 6+ \u00a0 \u00a0 See less Orcad Allegro PCB design Windows Cadence Board Layout PCB layout design Cadence Skill Mentor Expedition Signal Integrity PADS Analog Mixed Signal Schematic Capture Design for Manufacturing Electronics PCB Design Engineering OrCAD IC Manufacturing See 6+ \u00a0 \u00a0 See less Orcad Allegro PCB design Windows Cadence Board Layout PCB layout design Cadence Skill Mentor Expedition Signal Integrity PADS Analog Mixed Signal Schematic Capture Design for Manufacturing Electronics PCB Design Engineering OrCAD IC Manufacturing See 6+ \u00a0 \u00a0 See less ", "Experience ZTE and Inspur Key Account Manager Fairchild December 2014  \u2013 Present (9 months) Shanghai City, China Key Account Manager for ZTE and Inspur. \nCreate sales strategy for VR12.5 and VR13 promotion for Intel Purley platform. \nManage FAE and disti team to drive for the sales goal.  \nBuild up high level management relationship with ZTE and Inspur. MBA Shanghai Jiao Tong University August 2013  \u2013  July 2015  (2 years) \u4e2d\u56fd \u4e0a\u6d77\u5e02\u533a Focus on management skills and financial capability FAM for ZTE Key account Analog Devices March 2011  \u2013  November 2014  (3 years 9 months) Shanghai City, China responsible for Strategic account technical support. FAE for Key account Analog Devices August 2009  \u2013  March 2011  (1 year 8 months) Shanghai Suburb, China Responsible for customer technical support for ADI analog high performance devices. Senior RF design engineer Motorola Solutions August 2006  \u2013  August 2009  (3 years 1 month) Shanghai responsible for RF design for GSM, CDMA and LTE BTS for Motorola wireless business group. Package design engineer Intel Corporation January 2006  \u2013  August 2009  (3 years 8 months) Shanghai City, China Design package for Intel Flash and communication Chipset. ZTE and Inspur Key Account Manager Fairchild December 2014  \u2013 Present (9 months) Shanghai City, China Key Account Manager for ZTE and Inspur. \nCreate sales strategy for VR12.5 and VR13 promotion for Intel Purley platform. \nManage FAE and disti team to drive for the sales goal.  \nBuild up high level management relationship with ZTE and Inspur. ZTE and Inspur Key Account Manager Fairchild December 2014  \u2013 Present (9 months) Shanghai City, China Key Account Manager for ZTE and Inspur. \nCreate sales strategy for VR12.5 and VR13 promotion for Intel Purley platform. \nManage FAE and disti team to drive for the sales goal.  \nBuild up high level management relationship with ZTE and Inspur. MBA Shanghai Jiao Tong University August 2013  \u2013  July 2015  (2 years) \u4e2d\u56fd \u4e0a\u6d77\u5e02\u533a Focus on management skills and financial capability MBA Shanghai Jiao Tong University August 2013  \u2013  July 2015  (2 years) \u4e2d\u56fd \u4e0a\u6d77\u5e02\u533a Focus on management skills and financial capability FAM for ZTE Key account Analog Devices March 2011  \u2013  November 2014  (3 years 9 months) Shanghai City, China responsible for Strategic account technical support. FAM for ZTE Key account Analog Devices March 2011  \u2013  November 2014  (3 years 9 months) Shanghai City, China responsible for Strategic account technical support. FAE for Key account Analog Devices August 2009  \u2013  March 2011  (1 year 8 months) Shanghai Suburb, China Responsible for customer technical support for ADI analog high performance devices. FAE for Key account Analog Devices August 2009  \u2013  March 2011  (1 year 8 months) Shanghai Suburb, China Responsible for customer technical support for ADI analog high performance devices. Senior RF design engineer Motorola Solutions August 2006  \u2013  August 2009  (3 years 1 month) Shanghai responsible for RF design for GSM, CDMA and LTE BTS for Motorola wireless business group. Senior RF design engineer Motorola Solutions August 2006  \u2013  August 2009  (3 years 1 month) Shanghai responsible for RF design for GSM, CDMA and LTE BTS for Motorola wireless business group. Package design engineer Intel Corporation January 2006  \u2013  August 2009  (3 years 8 months) Shanghai City, China Design package for Intel Flash and communication Chipset. Package design engineer Intel Corporation January 2006  \u2013  August 2009  (3 years 8 months) Shanghai City, China Design package for Intel Flash and communication Chipset. Skills Wireless infrastructure... Wireless LTE GSM CDMA RF design Analog Analog Circuit Design Mixed Signal Semiconductors IC SoC ASIC RF Embedded Systems Electronics Semiconductor Industry WCDMA Hardware Architecture CMOS Product Marketing Circuit Design FPGA EDA Digital Signal... Firmware Debugging PCB design See 13+ \u00a0 \u00a0 See less Skills  Wireless infrastructure... Wireless LTE GSM CDMA RF design Analog Analog Circuit Design Mixed Signal Semiconductors IC SoC ASIC RF Embedded Systems Electronics Semiconductor Industry WCDMA Hardware Architecture CMOS Product Marketing Circuit Design FPGA EDA Digital Signal... Firmware Debugging PCB design See 13+ \u00a0 \u00a0 See less Wireless infrastructure... Wireless LTE GSM CDMA RF design Analog Analog Circuit Design Mixed Signal Semiconductors IC SoC ASIC RF Embedded Systems Electronics Semiconductor Industry WCDMA Hardware Architecture CMOS Product Marketing Circuit Design FPGA EDA Digital Signal... Firmware Debugging PCB design See 13+ \u00a0 \u00a0 See less Wireless infrastructure... Wireless LTE GSM CDMA RF design Analog Analog Circuit Design Mixed Signal Semiconductors IC SoC ASIC RF Embedded Systems Electronics Semiconductor Industry WCDMA Hardware Architecture CMOS Product Marketing Circuit Design FPGA EDA Digital Signal... Firmware Debugging PCB design See 13+ \u00a0 \u00a0 See less Education Shanghai JiaoTong Univercity Master's degree,  Circuit and system , Top 5 2003  \u2013 2006 Take the full MBA course for business strategy creation and implementation. Shanghai Jiao Tong University Bachelor's degree,  EE , Top 5 1999  \u2013 2003 Shanghai JiaoTong Univercity Master's degree,  Circuit and system , Top 5 2003  \u2013 2006 Take the full MBA course for business strategy creation and implementation. Shanghai JiaoTong Univercity Master's degree,  Circuit and system , Top 5 2003  \u2013 2006 Take the full MBA course for business strategy creation and implementation. Shanghai JiaoTong Univercity Master's degree,  Circuit and system , Top 5 2003  \u2013 2006 Take the full MBA course for business strategy creation and implementation. Shanghai Jiao Tong University Bachelor's degree,  EE , Top 5 1999  \u2013 2003 Shanghai Jiao Tong University Bachelor's degree,  EE , Top 5 1999  \u2013 2003 Shanghai Jiao Tong University Bachelor's degree,  EE , Top 5 1999  \u2013 2003 ", "Experience Package Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Arizona Process Engineer Intel Corporation August 2012  \u2013  June 2015  (2 years 11 months) Arizona Research Engineer EMX International LLC January 2012  \u2013  July 2012  (7 months) Orlando, Florida Area Graduate Research Assistant University of Central Florida August 2007  \u2013  December 2011  (4 years 5 months) Project Associate Indian Institute of Technology, Kanpur November 2006  \u2013  June 2007  (8 months) Kanpur, India Package Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Arizona Package Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Arizona Process Engineer Intel Corporation August 2012  \u2013  June 2015  (2 years 11 months) Arizona Process Engineer Intel Corporation August 2012  \u2013  June 2015  (2 years 11 months) Arizona Research Engineer EMX International LLC January 2012  \u2013  July 2012  (7 months) Orlando, Florida Area Research Engineer EMX International LLC January 2012  \u2013  July 2012  (7 months) Orlando, Florida Area Graduate Research Assistant University of Central Florida August 2007  \u2013  December 2011  (4 years 5 months) Graduate Research Assistant University of Central Florida August 2007  \u2013  December 2011  (4 years 5 months) Project Associate Indian Institute of Technology, Kanpur November 2006  \u2013  June 2007  (8 months) Kanpur, India Project Associate Indian Institute of Technology, Kanpur November 2006  \u2013  June 2007  (8 months) Kanpur, India Skills Research Photonics Optics Engineering Matlab Microsoft Office Characterization MathCAD Physics AutoCAD Fabrication Labview AFM Spectroscopy Ellipsometry FIB Thin Films Nanofabrication Nanotechnology Photolithography See 5+ \u00a0 \u00a0 See less Skills  Research Photonics Optics Engineering Matlab Microsoft Office Characterization MathCAD Physics AutoCAD Fabrication Labview AFM Spectroscopy Ellipsometry FIB Thin Films Nanofabrication Nanotechnology Photolithography See 5+ \u00a0 \u00a0 See less Research Photonics Optics Engineering Matlab Microsoft Office Characterization MathCAD Physics AutoCAD Fabrication Labview AFM Spectroscopy Ellipsometry FIB Thin Films Nanofabrication Nanotechnology Photolithography See 5+ \u00a0 \u00a0 See less Research Photonics Optics Engineering Matlab Microsoft Office Characterization MathCAD Physics AutoCAD Fabrication Labview AFM Spectroscopy Ellipsometry FIB Thin Films Nanofabrication Nanotechnology Photolithography See 5+ \u00a0 \u00a0 See less Education University of Central Florida, Department of Physics PhD,  Physics 2007  \u2013 2011 Indian Institute of Technology, Guwahati M.S,  Physics 2003  \u2013 2005 University of Central Florida, Department of Physics PhD,  Physics 2007  \u2013 2011 University of Central Florida, Department of Physics PhD,  Physics 2007  \u2013 2011 University of Central Florida, Department of Physics PhD,  Physics 2007  \u2013 2011 Indian Institute of Technology, Guwahati M.S,  Physics 2003  \u2013 2005 Indian Institute of Technology, Guwahati M.S,  Physics 2003  \u2013 2005 Indian Institute of Technology, Guwahati M.S,  Physics 2003  \u2013 2005 ", "Experience Packaging Program Manager Altera April 2013  \u2013 Present (2 years 5 months) - Responsible for planning & tracking all Packaging critical activities & deliverables, and ensuring a quality hand-off into our suppliers (roll-out) \n- Working across all Packaging functions and external organizations, and drives priority and execution process from Research through EOL. \n- Risk assessment, trade-off analysis and contingency planning coupled with flexible development practices toward high efficiency. Senior Package Design Project Lead Altera May 2012  \u2013  April 2013  (1 year) Senior Package Design Engineer Intel Corporation May 2008  \u2013  May 2012  (4 years 1 month) Packaging Program Manager Altera April 2013  \u2013 Present (2 years 5 months) - Responsible for planning & tracking all Packaging critical activities & deliverables, and ensuring a quality hand-off into our suppliers (roll-out) \n- Working across all Packaging functions and external organizations, and drives priority and execution process from Research through EOL. \n- Risk assessment, trade-off analysis and contingency planning coupled with flexible development practices toward high efficiency. Packaging Program Manager Altera April 2013  \u2013 Present (2 years 5 months) - Responsible for planning & tracking all Packaging critical activities & deliverables, and ensuring a quality hand-off into our suppliers (roll-out) \n- Working across all Packaging functions and external organizations, and drives priority and execution process from Research through EOL. \n- Risk assessment, trade-off analysis and contingency planning coupled with flexible development practices toward high efficiency. Senior Package Design Project Lead Altera May 2012  \u2013  April 2013  (1 year) Senior Package Design Project Lead Altera May 2012  \u2013  April 2013  (1 year) Senior Package Design Engineer Intel Corporation May 2008  \u2013  May 2012  (4 years 1 month) Senior Package Design Engineer Intel Corporation May 2008  \u2013  May 2012  (4 years 1 month) Languages English Mandarin Cantonese Malay English Mandarin Cantonese Malay English Mandarin Cantonese Malay Skills FPGA Packaging Signal Integrity Semiconductor Industry Silicon Failure Analysis SPICE Analog PCB design Cadence Analog Circuit Design Microprocessors Power Management Hardware Architecture Circuit Design Skills  FPGA Packaging Signal Integrity Semiconductor Industry Silicon Failure Analysis SPICE Analog PCB design Cadence Analog Circuit Design Microprocessors Power Management Hardware Architecture Circuit Design FPGA Packaging Signal Integrity Semiconductor Industry Silicon Failure Analysis SPICE Analog PCB design Cadence Analog Circuit Design Microprocessors Power Management Hardware Architecture Circuit Design FPGA Packaging Signal Integrity Semiconductor Industry Silicon Failure Analysis SPICE Analog PCB design Cadence Analog Circuit Design Microprocessors Power Management Hardware Architecture Circuit Design Education University of Sunderland Bachelor of Mechanical Engineering 2006  \u2013 2008 Chung Ling High School 1992  \u2013 1997 University of Sunderland Bachelor of Mechanical Engineering 2006  \u2013 2008 University of Sunderland Bachelor of Mechanical Engineering 2006  \u2013 2008 University of Sunderland Bachelor of Mechanical Engineering 2006  \u2013 2008 Chung Ling High School 1992  \u2013 1997 Chung Ling High School 1992  \u2013 1997 Chung Ling High School 1992  \u2013 1997 ", "Experience Senior Package Design Engineer Intel Corporation April 2000  \u2013 Present (15 years 5 months) \u2022\tPerform PCB platform IO breakout and Power Delivery routing study, package footprint and ball map development for Mobile packages. \n\u2022\tCollaborated closely with Chip Designer, PCB Designer, System/Platform Engineer and SI/PI engineers to develop the optimal bump map and ball/pin map solution. \n\u2022\tGained experience in product development cycle from early silicon team engagement, pathfinding, product definition, design and layout execution to product tape out. \n\u2022\tPerformed full package layout electrical modeling using Cadence ExtractIM to ensure design layout quality. \n\u2022\tDemonstrated capability of extracting package parasitic, IR drop analysis and PDN S-parameter extraction using Cadence Sigrity PowerSI, Power DC and ExtractIM to support signal integrity and power integrity team needs. \n\u2022\tDemonstrated capability of 2D transmission line modeling and 3D via/PTH modeling using psiTPRO and HFSS, PowerSI 3D. \n\u2022\tDeveloped and characterized package Air Core Inductor (ACI) designs to support silicon IP development for fully integrated VR (FIVR) designs. \n\u2022\tDirected technical aspects of a package design process including perform early route feasibilities for package technology pathfinding and development, create package design requirements document, manage package design schedules, conduct the design reviews, and responsible for production layout, package tape-out and creation of design collaterals, assembly documentations & drawings. \n\u2022\tExperienced in package design & layout in Wirebonding PBGA, CSP/MMAP, QFN, QFP (LDI), SIP and FCxBGA (HDI) for communication, server, mobile and desktop products \n\u2022\tTrained and coached junior layout engineers. \n Senior Package Design Engineer Intel Corporation April 2000  \u2013 Present (15 years 5 months) \u2022\tPerform PCB platform IO breakout and Power Delivery routing study, package footprint and ball map development for Mobile packages. \n\u2022\tCollaborated closely with Chip Designer, PCB Designer, System/Platform Engineer and SI/PI engineers to develop the optimal bump map and ball/pin map solution. \n\u2022\tGained experience in product development cycle from early silicon team engagement, pathfinding, product definition, design and layout execution to product tape out. \n\u2022\tPerformed full package layout electrical modeling using Cadence ExtractIM to ensure design layout quality. \n\u2022\tDemonstrated capability of extracting package parasitic, IR drop analysis and PDN S-parameter extraction using Cadence Sigrity PowerSI, Power DC and ExtractIM to support signal integrity and power integrity team needs. \n\u2022\tDemonstrated capability of 2D transmission line modeling and 3D via/PTH modeling using psiTPRO and HFSS, PowerSI 3D. \n\u2022\tDeveloped and characterized package Air Core Inductor (ACI) designs to support silicon IP development for fully integrated VR (FIVR) designs. \n\u2022\tDirected technical aspects of a package design process including perform early route feasibilities for package technology pathfinding and development, create package design requirements document, manage package design schedules, conduct the design reviews, and responsible for production layout, package tape-out and creation of design collaterals, assembly documentations & drawings. \n\u2022\tExperienced in package design & layout in Wirebonding PBGA, CSP/MMAP, QFN, QFP (LDI), SIP and FCxBGA (HDI) for communication, server, mobile and desktop products \n\u2022\tTrained and coached junior layout engineers. \n Senior Package Design Engineer Intel Corporation April 2000  \u2013 Present (15 years 5 months) \u2022\tPerform PCB platform IO breakout and Power Delivery routing study, package footprint and ball map development for Mobile packages. \n\u2022\tCollaborated closely with Chip Designer, PCB Designer, System/Platform Engineer and SI/PI engineers to develop the optimal bump map and ball/pin map solution. \n\u2022\tGained experience in product development cycle from early silicon team engagement, pathfinding, product definition, design and layout execution to product tape out. \n\u2022\tPerformed full package layout electrical modeling using Cadence ExtractIM to ensure design layout quality. \n\u2022\tDemonstrated capability of extracting package parasitic, IR drop analysis and PDN S-parameter extraction using Cadence Sigrity PowerSI, Power DC and ExtractIM to support signal integrity and power integrity team needs. \n\u2022\tDemonstrated capability of 2D transmission line modeling and 3D via/PTH modeling using psiTPRO and HFSS, PowerSI 3D. \n\u2022\tDeveloped and characterized package Air Core Inductor (ACI) designs to support silicon IP development for fully integrated VR (FIVR) designs. \n\u2022\tDirected technical aspects of a package design process including perform early route feasibilities for package technology pathfinding and development, create package design requirements document, manage package design schedules, conduct the design reviews, and responsible for production layout, package tape-out and creation of design collaterals, assembly documentations & drawings. \n\u2022\tExperienced in package design & layout in Wirebonding PBGA, CSP/MMAP, QFN, QFP (LDI), SIP and FCxBGA (HDI) for communication, server, mobile and desktop products \n\u2022\tTrained and coached junior layout engineers. \n Languages English Vietnamese English Vietnamese English Vietnamese Education California State University of Fullerton B.S,  Computer Science 1988  \u2013 1992 California State University-Fullerton BS,  Computer Science 1988  \u2013 1992 California State University of Fullerton B.S,  Computer Science 1988  \u2013 1992 California State University of Fullerton B.S,  Computer Science 1988  \u2013 1992 California State University of Fullerton B.S,  Computer Science 1988  \u2013 1992 California State University-Fullerton BS,  Computer Science 1988  \u2013 1992 California State University-Fullerton BS,  Computer Science 1988  \u2013 1992 California State University-Fullerton BS,  Computer Science 1988  \u2013 1992 ", "Languages English, Malay, Cantonese English, Malay, Cantonese English, Malay, Cantonese Skills ASIC Semiconductors IC SoC Materials Management Failure Analysis Semiconductor Industry Product Engineering Analog CMOS Physical Design Design of Experiments Skills  ASIC Semiconductors IC SoC Materials Management Failure Analysis Semiconductor Industry Product Engineering Analog CMOS Physical Design Design of Experiments ASIC Semiconductors IC SoC Materials Management Failure Analysis Semiconductor Industry Product Engineering Analog CMOS Physical Design Design of Experiments ASIC Semiconductors IC SoC Materials Management Failure Analysis Semiconductor Industry Product Engineering Analog CMOS Physical Design Design of Experiments ", "Experience Package Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Chandler, Arizona Mechanical Engineer WYLIE Consulting Engineers August 2014  \u2013  July 2015  (1 year) Houston, Texas Area Engineering Designer-internship HOK May 2014  \u2013  August 2014  (4 months) Houston, Texas Area Help in designing a HVAC system for 50 stories building Research Assistant University of Arkansas May 2012  \u2013  May 2014  (2 years 1 month) Design one switch electronic package layout for two MOSFETs and two Diodes in parallel \nDesign a full bridge package with one MOSFET and one Diode in each switcher. \nRun thermal simulation and parasitic inductance simulation using SolidWorks and Q3D \nFabricate the package by applying chemcut, nickel plating, dry film and SST vacuum. Research Assistant/ Teacher Assistant University of Arkansas January 2012  \u2013  May 2014  (2 years 5 months) Fayetteville, Arkansas Area Design, fabricate electronic packages Teaching Assistant University of Arkansas January 2012  \u2013  May 2014  (2 years 5 months) Teaching the lab section of University of Arkansas Physics I \nGrading homework, exams and quizzes for Physics I \nGraded homework, quizzes, and exams for Aerospace Propulsion, Introduction to Materials, and Mechanics of Materials Electronic Research Developer-Co-op Toyota January 2013  \u2013  May 2013  (5 months) Ann Arbor, MI Research Assistant LED Electronic Packaging January 2012  \u2013  May 2012  (5 months) Member of an 8 persons team that worked in electronic packaging \nUsed SolidWorks and ANSYS\u00ae Workbench to design LED electronic packaging \nApplied thermal simulation on the 4 and 8 LEDs and applied chemcut on the substrate. Mechanical Engineering Intern Olivet International Inc October 2010  \u2013  January 2011  (4 months) Designed a pop-top ice cooler and analyzed the internal and external forces that act on the cooler, spring, and \nlatch using ANSYS\u00ae Mechanical 12.1. \nInnovated a novel, ergonomic design for a water bottle using SolidWorks. Computer Technician Lone Star Montgomery College January 2004  \u2013  January 2006  (2 years 1 month) Installed, configured, and upgraded operating systems for computer laboratories and offices \nMonitored Local Area Networks (LAN) and provided solutions for hardware and software problems Package Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Chandler, Arizona Package Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Chandler, Arizona Mechanical Engineer WYLIE Consulting Engineers August 2014  \u2013  July 2015  (1 year) Houston, Texas Area Mechanical Engineer WYLIE Consulting Engineers August 2014  \u2013  July 2015  (1 year) Houston, Texas Area Engineering Designer-internship HOK May 2014  \u2013  August 2014  (4 months) Houston, Texas Area Help in designing a HVAC system for 50 stories building Engineering Designer-internship HOK May 2014  \u2013  August 2014  (4 months) Houston, Texas Area Help in designing a HVAC system for 50 stories building Research Assistant University of Arkansas May 2012  \u2013  May 2014  (2 years 1 month) Design one switch electronic package layout for two MOSFETs and two Diodes in parallel \nDesign a full bridge package with one MOSFET and one Diode in each switcher. \nRun thermal simulation and parasitic inductance simulation using SolidWorks and Q3D \nFabricate the package by applying chemcut, nickel plating, dry film and SST vacuum. Research Assistant University of Arkansas May 2012  \u2013  May 2014  (2 years 1 month) Design one switch electronic package layout for two MOSFETs and two Diodes in parallel \nDesign a full bridge package with one MOSFET and one Diode in each switcher. \nRun thermal simulation and parasitic inductance simulation using SolidWorks and Q3D \nFabricate the package by applying chemcut, nickel plating, dry film and SST vacuum. Research Assistant/ Teacher Assistant University of Arkansas January 2012  \u2013  May 2014  (2 years 5 months) Fayetteville, Arkansas Area Design, fabricate electronic packages Research Assistant/ Teacher Assistant University of Arkansas January 2012  \u2013  May 2014  (2 years 5 months) Fayetteville, Arkansas Area Design, fabricate electronic packages Teaching Assistant University of Arkansas January 2012  \u2013  May 2014  (2 years 5 months) Teaching the lab section of University of Arkansas Physics I \nGrading homework, exams and quizzes for Physics I \nGraded homework, quizzes, and exams for Aerospace Propulsion, Introduction to Materials, and Mechanics of Materials Teaching Assistant University of Arkansas January 2012  \u2013  May 2014  (2 years 5 months) Teaching the lab section of University of Arkansas Physics I \nGrading homework, exams and quizzes for Physics I \nGraded homework, quizzes, and exams for Aerospace Propulsion, Introduction to Materials, and Mechanics of Materials Electronic Research Developer-Co-op Toyota January 2013  \u2013  May 2013  (5 months) Ann Arbor, MI Electronic Research Developer-Co-op Toyota January 2013  \u2013  May 2013  (5 months) Ann Arbor, MI Research Assistant LED Electronic Packaging January 2012  \u2013  May 2012  (5 months) Member of an 8 persons team that worked in electronic packaging \nUsed SolidWorks and ANSYS\u00ae Workbench to design LED electronic packaging \nApplied thermal simulation on the 4 and 8 LEDs and applied chemcut on the substrate. Research Assistant LED Electronic Packaging January 2012  \u2013  May 2012  (5 months) Member of an 8 persons team that worked in electronic packaging \nUsed SolidWorks and ANSYS\u00ae Workbench to design LED electronic packaging \nApplied thermal simulation on the 4 and 8 LEDs and applied chemcut on the substrate. Mechanical Engineering Intern Olivet International Inc October 2010  \u2013  January 2011  (4 months) Designed a pop-top ice cooler and analyzed the internal and external forces that act on the cooler, spring, and \nlatch using ANSYS\u00ae Mechanical 12.1. \nInnovated a novel, ergonomic design for a water bottle using SolidWorks. Mechanical Engineering Intern Olivet International Inc October 2010  \u2013  January 2011  (4 months) Designed a pop-top ice cooler and analyzed the internal and external forces that act on the cooler, spring, and \nlatch using ANSYS\u00ae Mechanical 12.1. \nInnovated a novel, ergonomic design for a water bottle using SolidWorks. Computer Technician Lone Star Montgomery College January 2004  \u2013  January 2006  (2 years 1 month) Installed, configured, and upgraded operating systems for computer laboratories and offices \nMonitored Local Area Networks (LAN) and provided solutions for hardware and software problems Computer Technician Lone Star Montgomery College January 2004  \u2013  January 2006  (2 years 1 month) Installed, configured, and upgraded operating systems for computer laboratories and offices \nMonitored Local Area Networks (LAN) and provided solutions for hardware and software problems Languages Arabic Native or bilingual proficiency English Full professional proficiency Arabic Native or bilingual proficiency English Full professional proficiency Arabic Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills ANSYS Finite Element Analysis Solidworks Matlab Mechanical Engineering Heat Transfer AFM Nanotechnology Engineering Catia v5 Comsol Multiphysics Revit MEP SolidWorks Skills  ANSYS Finite Element Analysis Solidworks Matlab Mechanical Engineering Heat Transfer AFM Nanotechnology Engineering Catia v5 Comsol Multiphysics Revit MEP SolidWorks ANSYS Finite Element Analysis Solidworks Matlab Mechanical Engineering Heat Transfer AFM Nanotechnology Engineering Catia v5 Comsol Multiphysics Revit MEP SolidWorks ANSYS Finite Element Analysis Solidworks Matlab Mechanical Engineering Heat Transfer AFM Nanotechnology Engineering Catia v5 Comsol Multiphysics Revit MEP SolidWorks Education University of Arkansas at Fayetteville Master's degree,  Microelectronics-Photonics 2012  \u2013 2014 University of Arkansas M.S.,  Mechanical Engineering 2009  \u2013 2011 University of Arkansas Bachelor's degree,  Mechanical Engineering 2007  \u2013 2009 University of Arkansas Bachelor of Science,  Mechanical Engineering 2009 Nanotechnology \nAdvanced Heat Transfer \nAdvanced Thermodynamics Advanced Mechanics of Materials \nSemiconductor Devices \nIndoor Environmental Control Heat Transfer \nMachine Design and Dynamics Finite Elements \nModal Analysis Methods,  \nMachine Element Design \nThermal System Analysis/Design Introduction to Materials Numerical Analysis \nEngineering Electronic \n \nMicroelectronic Fabrication Lab University of Arkansas Master of Science,  Micro Electronic-Photonics University of Arkansas at Fayetteville Master's degree,  Microelectronics-Photonics 2012  \u2013 2014 University of Arkansas at Fayetteville Master's degree,  Microelectronics-Photonics 2012  \u2013 2014 University of Arkansas at Fayetteville Master's degree,  Microelectronics-Photonics 2012  \u2013 2014 University of Arkansas M.S.,  Mechanical Engineering 2009  \u2013 2011 University of Arkansas M.S.,  Mechanical Engineering 2009  \u2013 2011 University of Arkansas M.S.,  Mechanical Engineering 2009  \u2013 2011 University of Arkansas Bachelor's degree,  Mechanical Engineering 2007  \u2013 2009 University of Arkansas Bachelor's degree,  Mechanical Engineering 2007  \u2013 2009 University of Arkansas Bachelor's degree,  Mechanical Engineering 2007  \u2013 2009 University of Arkansas Bachelor of Science,  Mechanical Engineering 2009 Nanotechnology \nAdvanced Heat Transfer \nAdvanced Thermodynamics Advanced Mechanics of Materials \nSemiconductor Devices \nIndoor Environmental Control Heat Transfer \nMachine Design and Dynamics Finite Elements \nModal Analysis Methods,  \nMachine Element Design \nThermal System Analysis/Design Introduction to Materials Numerical Analysis \nEngineering Electronic \n \nMicroelectronic Fabrication Lab University of Arkansas Bachelor of Science,  Mechanical Engineering 2009 Nanotechnology \nAdvanced Heat Transfer \nAdvanced Thermodynamics Advanced Mechanics of Materials \nSemiconductor Devices \nIndoor Environmental Control Heat Transfer \nMachine Design and Dynamics Finite Elements \nModal Analysis Methods,  \nMachine Element Design \nThermal System Analysis/Design Introduction to Materials Numerical Analysis \nEngineering Electronic \n \nMicroelectronic Fabrication Lab University of Arkansas Bachelor of Science,  Mechanical Engineering 2009 Nanotechnology \nAdvanced Heat Transfer \nAdvanced Thermodynamics Advanced Mechanics of Materials \nSemiconductor Devices \nIndoor Environmental Control Heat Transfer \nMachine Design and Dynamics Finite Elements \nModal Analysis Methods,  \nMachine Element Design \nThermal System Analysis/Design Introduction to Materials Numerical Analysis \nEngineering Electronic \n \nMicroelectronic Fabrication Lab University of Arkansas Master of Science,  Micro Electronic-Photonics University of Arkansas Master of Science,  Micro Electronic-Photonics University of Arkansas Master of Science,  Micro Electronic-Photonics ", "Experience PCB Design Engineer FireSteed Designs- Independent Contractor February 2015  \u2013 Present (7 months) Spokane, Washington Area Depending upon client needs, design varying complexity Printed Circuit Boards; using various tool sets from Altium, PADS, DXD-Expedition flow etc. Incorporating good Design for Manufacturabilty and signal integrity practices. Consult with clients to achieve best design strategies. PCB Design Engineer, SR. Telect July 2014  \u2013  February 2015  (8 months) Liberty Lake, WA. PCB Designer, SR. Telect November 2012  \u2013  February 2015  (2 years 4 months) Liberty Lake, WA Package Design Engineer Intel Corporation March 2014  \u2013  July 2014  (5 months) Chandler, AZ Collaborate with Global team to generate new Package designs; Assist with Migration from Cadence to Mentor Graphics tools.  PCB Designer High Speed Designs January 2010  \u2013  March 2013  (3 years 3 months) PCB Designer Printed Circuit Designer, SR. Agilent Technologies February 1993  \u2013  March 2013  (20 years 2 months) Printed Circuit Designer Agilent 1983  \u2013  2009  (26 years) Sr. PCB Designer Agilent Technologies/Hewlett Packard 1983  \u2013  2009  (26 years) PCB Design Engineer FireSteed Designs- Independent Contractor February 2015  \u2013 Present (7 months) Spokane, Washington Area Depending upon client needs, design varying complexity Printed Circuit Boards; using various tool sets from Altium, PADS, DXD-Expedition flow etc. Incorporating good Design for Manufacturabilty and signal integrity practices. Consult with clients to achieve best design strategies. PCB Design Engineer FireSteed Designs- Independent Contractor February 2015  \u2013 Present (7 months) Spokane, Washington Area Depending upon client needs, design varying complexity Printed Circuit Boards; using various tool sets from Altium, PADS, DXD-Expedition flow etc. Incorporating good Design for Manufacturabilty and signal integrity practices. Consult with clients to achieve best design strategies. PCB Design Engineer, SR. Telect July 2014  \u2013  February 2015  (8 months) Liberty Lake, WA. PCB Design Engineer, SR. Telect July 2014  \u2013  February 2015  (8 months) Liberty Lake, WA. PCB Designer, SR. Telect November 2012  \u2013  February 2015  (2 years 4 months) Liberty Lake, WA PCB Designer, SR. Telect November 2012  \u2013  February 2015  (2 years 4 months) Liberty Lake, WA Package Design Engineer Intel Corporation March 2014  \u2013  July 2014  (5 months) Chandler, AZ Collaborate with Global team to generate new Package designs; Assist with Migration from Cadence to Mentor Graphics tools.  Package Design Engineer Intel Corporation March 2014  \u2013  July 2014  (5 months) Chandler, AZ Collaborate with Global team to generate new Package designs; Assist with Migration from Cadence to Mentor Graphics tools.  PCB Designer High Speed Designs January 2010  \u2013  March 2013  (3 years 3 months) PCB Designer PCB Designer High Speed Designs January 2010  \u2013  March 2013  (3 years 3 months) PCB Designer Printed Circuit Designer, SR. Agilent Technologies February 1993  \u2013  March 2013  (20 years 2 months) Printed Circuit Designer, SR. Agilent Technologies February 1993  \u2013  March 2013  (20 years 2 months) Printed Circuit Designer Agilent 1983  \u2013  2009  (26 years) Printed Circuit Designer Agilent 1983  \u2013  2009  (26 years) Sr. PCB Designer Agilent Technologies/Hewlett Packard 1983  \u2013  2009  (26 years) Sr. PCB Designer Agilent Technologies/Hewlett Packard 1983  \u2013  2009  (26 years) Languages Spanish Spanish Spanish Skills RF PCB design Schematic Capture Analog Signal Integrity EDA Electronics FPGA Solidworks Hardware Architecture Skills  RF PCB design Schematic Capture Analog Signal Integrity EDA Electronics FPGA Solidworks Hardware Architecture RF PCB design Schematic Capture Analog Signal Integrity EDA Electronics FPGA Solidworks Hardware Architecture RF PCB design Schematic Capture Analog Signal Integrity EDA Electronics FPGA Solidworks Hardware Architecture Education Washington State University AA,  Math and Sciences 1980 Washington State University AA,  Math and Sciences 1980 Washington State University AA,  Math and Sciences 1980 Washington State University AA,  Math and Sciences 1980 ", "Summary The earlier research and development experiences with my graduate study and research in Center of Sensor and Technology in University of Pennsylvania, have given me exposure to a wide range of problems in Digital/Analog/RF integrated circuit analysis, design and testing. I gained hand-on experience in system-level analysis as well as transistor-level implementations for relevant blocks design such as Analog to digital Converter, RF front-end (LNA, Mixers, PA), VCO, power amplifier and reference circuits, etc. Summary The earlier research and development experiences with my graduate study and research in Center of Sensor and Technology in University of Pennsylvania, have given me exposure to a wide range of problems in Digital/Analog/RF integrated circuit analysis, design and testing. I gained hand-on experience in system-level analysis as well as transistor-level implementations for relevant blocks design such as Analog to digital Converter, RF front-end (LNA, Mixers, PA), VCO, power amplifier and reference circuits, etc. The earlier research and development experiences with my graduate study and research in Center of Sensor and Technology in University of Pennsylvania, have given me exposure to a wide range of problems in Digital/Analog/RF integrated circuit analysis, design and testing. I gained hand-on experience in system-level analysis as well as transistor-level implementations for relevant blocks design such as Analog to digital Converter, RF front-end (LNA, Mixers, PA), VCO, power amplifier and reference circuits, etc. The earlier research and development experiences with my graduate study and research in Center of Sensor and Technology in University of Pennsylvania, have given me exposure to a wide range of problems in Digital/Analog/RF integrated circuit analysis, design and testing. I gained hand-on experience in system-level analysis as well as transistor-level implementations for relevant blocks design such as Analog to digital Converter, RF front-end (LNA, Mixers, PA), VCO, power amplifier and reference circuits, etc. Experience Package Design Engineer Intel Corporation September 2014  \u2013 Present (1 year) Phoenix, Arizona Area Research Assistant Center for Sensor Technologies, University of Pennsylvania May 2013  \u2013  August 2014  (1 year 4 months) Most of the research projects are about Digital, Analog and Mixed Signals Integrated Circuits Design. Teaching Assistant for Digital Integrated Circuits and VLSI Fundamentals School of Engineering and Applied Science, University of Pennsylvania January 2014  \u2013  May 2014  (5 months) Philadelphia Teaching Assistant of ESE 570 Digital Integrated Circuits and VLSI Fundamentals \n1. Assisted professor in grading homework, answering questions and resolving issues during the office hours. \n2. Prepared materials for professor and students for use in Cadence lab session. Package Design Engineer Intel Corporation September 2014  \u2013 Present (1 year) Phoenix, Arizona Area Package Design Engineer Intel Corporation September 2014  \u2013 Present (1 year) Phoenix, Arizona Area Research Assistant Center for Sensor Technologies, University of Pennsylvania May 2013  \u2013  August 2014  (1 year 4 months) Most of the research projects are about Digital, Analog and Mixed Signals Integrated Circuits Design. Research Assistant Center for Sensor Technologies, University of Pennsylvania May 2013  \u2013  August 2014  (1 year 4 months) Most of the research projects are about Digital, Analog and Mixed Signals Integrated Circuits Design. Teaching Assistant for Digital Integrated Circuits and VLSI Fundamentals School of Engineering and Applied Science, University of Pennsylvania January 2014  \u2013  May 2014  (5 months) Philadelphia Teaching Assistant of ESE 570 Digital Integrated Circuits and VLSI Fundamentals \n1. Assisted professor in grading homework, answering questions and resolving issues during the office hours. \n2. Prepared materials for professor and students for use in Cadence lab session. Teaching Assistant for Digital Integrated Circuits and VLSI Fundamentals School of Engineering and Applied Science, University of Pennsylvania January 2014  \u2013  May 2014  (5 months) Philadelphia Teaching Assistant of ESE 570 Digital Integrated Circuits and VLSI Fundamentals \n1. Assisted professor in grading homework, answering questions and resolving issues during the office hours. \n2. Prepared materials for professor and students for use in Cadence lab session. Skills Microsoft Office Matlab Cadence Virtuoso Cadence Schematic... Allegro Agilent ADS Verilog Python English Photoshop C Integrated Circuit... HFSS Skills  Microsoft Office Matlab Cadence Virtuoso Cadence Schematic... Allegro Agilent ADS Verilog Python English Photoshop C Integrated Circuit... HFSS Microsoft Office Matlab Cadence Virtuoso Cadence Schematic... Allegro Agilent ADS Verilog Python English Photoshop C Integrated Circuit... HFSS Microsoft Office Matlab Cadence Virtuoso Cadence Schematic... Allegro Agilent ADS Verilog Python English Photoshop C Integrated Circuit... HFSS Education University of Pennsylvania Master's degree,  Electrical and Electronics Engineering 2012  \u2013 2014 Analog Integrated Circuits, Digital Integrated Circuits, Electromagnetic Theory, Semiconductor Devices, RF Integrated Circuits. Activities and Societies:\u00a0 CSSAP Xidian University Bachelor's degree,  Electrical and Electronics Engineering 2008  \u2013 2012 Main courses: High Frequency and Microwave Circuits, Principle of Antenna, Principle of Communication, Analog Circuits, Digital Circuits. University of Pennsylvania Master's degree,  Electrical and Electronics Engineering 2012  \u2013 2014 Analog Integrated Circuits, Digital Integrated Circuits, Electromagnetic Theory, Semiconductor Devices, RF Integrated Circuits. Activities and Societies:\u00a0 CSSAP University of Pennsylvania Master's degree,  Electrical and Electronics Engineering 2012  \u2013 2014 Analog Integrated Circuits, Digital Integrated Circuits, Electromagnetic Theory, Semiconductor Devices, RF Integrated Circuits. Activities and Societies:\u00a0 CSSAP University of Pennsylvania Master's degree,  Electrical and Electronics Engineering 2012  \u2013 2014 Analog Integrated Circuits, Digital Integrated Circuits, Electromagnetic Theory, Semiconductor Devices, RF Integrated Circuits. Activities and Societies:\u00a0 CSSAP Xidian University Bachelor's degree,  Electrical and Electronics Engineering 2008  \u2013 2012 Main courses: High Frequency and Microwave Circuits, Principle of Antenna, Principle of Communication, Analog Circuits, Digital Circuits. Xidian University Bachelor's degree,  Electrical and Electronics Engineering 2008  \u2013 2012 Main courses: High Frequency and Microwave Circuits, Principle of Antenna, Principle of Communication, Analog Circuits, Digital Circuits. Xidian University Bachelor's degree,  Electrical and Electronics Engineering 2008  \u2013 2012 Main courses: High Frequency and Microwave Circuits, Principle of Antenna, Principle of Communication, Analog Circuits, Digital Circuits. ", "Summary Dedicated and accomplished Senior Mechanical / Thermal Engineer offering over 15 years of experience in semiconductor design. Proven leader with the ability to manage teams, deliver projects on aggressive schedules, and technical problem solving & debugging. Additional core competencies include: \n \nDelivered innovative Thermal / Mechanical solutions \u25cf Proven knowledge of Mechanical / Thermal simulation & correlation \u25cf Statistical analysis \u25cf GD&T \u25cf Designed IC Package, Interpose, and PCB \u25cf Designed from concept to Production Phase \u25cf Team Leadership \u25cf Supplier Management \u25cf Risk Remediation \u25cf Developed Product Quality & Reliability test plan \u25cf Exceptional Verbal and Written Communication Skills.  \n Summary Dedicated and accomplished Senior Mechanical / Thermal Engineer offering over 15 years of experience in semiconductor design. Proven leader with the ability to manage teams, deliver projects on aggressive schedules, and technical problem solving & debugging. Additional core competencies include: \n \nDelivered innovative Thermal / Mechanical solutions \u25cf Proven knowledge of Mechanical / Thermal simulation & correlation \u25cf Statistical analysis \u25cf GD&T \u25cf Designed IC Package, Interpose, and PCB \u25cf Designed from concept to Production Phase \u25cf Team Leadership \u25cf Supplier Management \u25cf Risk Remediation \u25cf Developed Product Quality & Reliability test plan \u25cf Exceptional Verbal and Written Communication Skills.  \n Dedicated and accomplished Senior Mechanical / Thermal Engineer offering over 15 years of experience in semiconductor design. Proven leader with the ability to manage teams, deliver projects on aggressive schedules, and technical problem solving & debugging. Additional core competencies include: \n \nDelivered innovative Thermal / Mechanical solutions \u25cf Proven knowledge of Mechanical / Thermal simulation & correlation \u25cf Statistical analysis \u25cf GD&T \u25cf Designed IC Package, Interpose, and PCB \u25cf Designed from concept to Production Phase \u25cf Team Leadership \u25cf Supplier Management \u25cf Risk Remediation \u25cf Developed Product Quality & Reliability test plan \u25cf Exceptional Verbal and Written Communication Skills.  \n Dedicated and accomplished Senior Mechanical / Thermal Engineer offering over 15 years of experience in semiconductor design. Proven leader with the ability to manage teams, deliver projects on aggressive schedules, and technical problem solving & debugging. Additional core competencies include: \n \nDelivered innovative Thermal / Mechanical solutions \u25cf Proven knowledge of Mechanical / Thermal simulation & correlation \u25cf Statistical analysis \u25cf GD&T \u25cf Designed IC Package, Interpose, and PCB \u25cf Designed from concept to Production Phase \u25cf Team Leadership \u25cf Supplier Management \u25cf Risk Remediation \u25cf Developed Product Quality & Reliability test plan \u25cf Exceptional Verbal and Written Communication Skills.  \n Experience Senior Quality and Reliability Engineer Intel Corporation 2012  \u2013 Present (3 years) Folsom Responsible for qualifying Intel\u2019s phone and tablet platforms. Created Platform Quality and Reliability Test Plans, defined Q&R test cases, and MTBF test goals. Assessed health of platforms and determined platform risk score with stakeholders by reviewing, analyzing Q&R Rel data and validation data from various teams. Presented the Platform Quality and Reliability Release Criteria risk assessment to senior leaders and made final recommendations on platform milestones declaration.  \n \n\u25cf\tRecommended action on whether or not to launch platforms based on data from development teams. \n\u25cf\tCollaborated with many cross-functional teams to develop and automate Q&R stress test cases. \n\u25cf\tTested new features to ensure all planned features exceeded or meet minimum quality and reliability standards.  \n Senior Thermal / Mechanical Engineering Lead Intel Corporation 2009  \u2013  2012  (3 years) Folsom, CA Enabled test socket, thermal solutions, and chassis designs for Intel phones platform. Designed custom validation test sockets for platforms validations. Designed thermal solutions to enable EV/SV corner test cases. Collaborated with cross functional design teams to capture thermal / mechanical requirements to develop an enclosed Form Factor Design (FFD) and opening chassis design. Performed system / component thermal mechanical modeling and collected data for models correlation. Managed vendors, suppliers, and ODMs for prototypes and volume builds. Created characterization test plans and schedule.  \n \n\u25cf\tDelivered test sockets and thermal solutions for platforms validations.  \n\u25cf\tRealized cost savings of millions of dollars by redesigning the socket HW solution. \n\u25cf\tWorked with vendors, suppliers, and ODMs to deliver an opening chassis and FFD enclosed designs. \n Senior IC Package Design Engineer Intel Corporation 2006  \u2013  2009  (3 years) Sacramento, CA Designed wire-bond and flip-chip packages to support networking and embedded products. Collaborated with Product Development Teams (PDTs) to ensure package met design requirements. Owned driving package design rules and managed substrate/assembly houses relationships. Reviewed and signed off designs for fabrication.  \n \n\u25cf\tChaired Package Design Work Group to drive package design / assemblies rules to support products roadmap.  \n\u25cf\tMentored and trained team members on designs with DRCs free. \n\u25cf\tCollaborated with cross functional teams and drove ball-map / die bump freeze and tape out designs as planned.  \n\u25cf\tCollaborated with Design Automation and developed Package Layout Automation (PLA) to improve design TPT & quality. \n Senior Mechanical Engineer Intel Corporation 2003  \u2013  2006  (3 years) Folsom, CA Collaborated with Cisco packaging team to come to consensus on shock profiles, board strain gauge placement. Performed shocks testing and collected strain data to correlate with analytical modeling.  \n\u25cf\tWorked closely with customers to gather design requirements and scheduling needs. \n\u25cf\tDelivered results based on customer requests, consistently delighting customers with results. \n Senior Component Thermal Engineer Intel Corporation 2000  \u2013  2003  (3 years) Folsom, CA Designed passive/active HS solutions to support Intel Networking products. Developed detailed thermal models with Flotherm. Facilitated package thermal simulation and recommended heat sink solutions. Designed JEDEC test boards. Collaborated with external vendors to procure thermal die and heat sink. Collected and analyzed empirical data. Utilized Pro-E for passive/active heat sink modeling. Procured prototypes and released final drawings. \n\u2022\tDelivered passive and active heatsinks reference solutions to customers \n\u2022\tCorrelated thermal model with empirical data and provide correlated model to customers  \n IC Package design Engineer Intel Corporation 1997  \u2013  2000  (3 years) Chandler, AZ Designed IC packages to meet product roadmap goals. Designed PBGA wirebond packages in 15mm to 35mm technology with Allegro Cadence ADP. Collaborated with silicon design team and package team on ball map freeze and electrical requirements. Resolved assembly issues and substrate manufacturer issues. Defined PBGA design rules.  \n \n\u25cf\tDeveloped Package Layout Automation (PLA) to improve design TPT. \n\u25cf\tDrove substrate suppliers and assemblies house to continue to push design rules and assembly rules envelop \n Equipment Engineer Bausch + Lomb June 1996  \u2013  April 1997  (11 months) Rochester, New York Area Focus on redesigning manufacturing subsystems to reduce maintenance time to increase productivity. Senior Quality and Reliability Engineer Intel Corporation 2012  \u2013 Present (3 years) Folsom Responsible for qualifying Intel\u2019s phone and tablet platforms. Created Platform Quality and Reliability Test Plans, defined Q&R test cases, and MTBF test goals. Assessed health of platforms and determined platform risk score with stakeholders by reviewing, analyzing Q&R Rel data and validation data from various teams. Presented the Platform Quality and Reliability Release Criteria risk assessment to senior leaders and made final recommendations on platform milestones declaration.  \n \n\u25cf\tRecommended action on whether or not to launch platforms based on data from development teams. \n\u25cf\tCollaborated with many cross-functional teams to develop and automate Q&R stress test cases. \n\u25cf\tTested new features to ensure all planned features exceeded or meet minimum quality and reliability standards.  \n Senior Quality and Reliability Engineer Intel Corporation 2012  \u2013 Present (3 years) Folsom Responsible for qualifying Intel\u2019s phone and tablet platforms. Created Platform Quality and Reliability Test Plans, defined Q&R test cases, and MTBF test goals. Assessed health of platforms and determined platform risk score with stakeholders by reviewing, analyzing Q&R Rel data and validation data from various teams. Presented the Platform Quality and Reliability Release Criteria risk assessment to senior leaders and made final recommendations on platform milestones declaration.  \n \n\u25cf\tRecommended action on whether or not to launch platforms based on data from development teams. \n\u25cf\tCollaborated with many cross-functional teams to develop and automate Q&R stress test cases. \n\u25cf\tTested new features to ensure all planned features exceeded or meet minimum quality and reliability standards.  \n Senior Thermal / Mechanical Engineering Lead Intel Corporation 2009  \u2013  2012  (3 years) Folsom, CA Enabled test socket, thermal solutions, and chassis designs for Intel phones platform. Designed custom validation test sockets for platforms validations. Designed thermal solutions to enable EV/SV corner test cases. Collaborated with cross functional design teams to capture thermal / mechanical requirements to develop an enclosed Form Factor Design (FFD) and opening chassis design. Performed system / component thermal mechanical modeling and collected data for models correlation. Managed vendors, suppliers, and ODMs for prototypes and volume builds. Created characterization test plans and schedule.  \n \n\u25cf\tDelivered test sockets and thermal solutions for platforms validations.  \n\u25cf\tRealized cost savings of millions of dollars by redesigning the socket HW solution. \n\u25cf\tWorked with vendors, suppliers, and ODMs to deliver an opening chassis and FFD enclosed designs. \n Senior Thermal / Mechanical Engineering Lead Intel Corporation 2009  \u2013  2012  (3 years) Folsom, CA Enabled test socket, thermal solutions, and chassis designs for Intel phones platform. Designed custom validation test sockets for platforms validations. Designed thermal solutions to enable EV/SV corner test cases. Collaborated with cross functional design teams to capture thermal / mechanical requirements to develop an enclosed Form Factor Design (FFD) and opening chassis design. Performed system / component thermal mechanical modeling and collected data for models correlation. Managed vendors, suppliers, and ODMs for prototypes and volume builds. Created characterization test plans and schedule.  \n \n\u25cf\tDelivered test sockets and thermal solutions for platforms validations.  \n\u25cf\tRealized cost savings of millions of dollars by redesigning the socket HW solution. \n\u25cf\tWorked with vendors, suppliers, and ODMs to deliver an opening chassis and FFD enclosed designs. \n Senior IC Package Design Engineer Intel Corporation 2006  \u2013  2009  (3 years) Sacramento, CA Designed wire-bond and flip-chip packages to support networking and embedded products. Collaborated with Product Development Teams (PDTs) to ensure package met design requirements. Owned driving package design rules and managed substrate/assembly houses relationships. Reviewed and signed off designs for fabrication.  \n \n\u25cf\tChaired Package Design Work Group to drive package design / assemblies rules to support products roadmap.  \n\u25cf\tMentored and trained team members on designs with DRCs free. \n\u25cf\tCollaborated with cross functional teams and drove ball-map / die bump freeze and tape out designs as planned.  \n\u25cf\tCollaborated with Design Automation and developed Package Layout Automation (PLA) to improve design TPT & quality. \n Senior IC Package Design Engineer Intel Corporation 2006  \u2013  2009  (3 years) Sacramento, CA Designed wire-bond and flip-chip packages to support networking and embedded products. Collaborated with Product Development Teams (PDTs) to ensure package met design requirements. Owned driving package design rules and managed substrate/assembly houses relationships. Reviewed and signed off designs for fabrication.  \n \n\u25cf\tChaired Package Design Work Group to drive package design / assemblies rules to support products roadmap.  \n\u25cf\tMentored and trained team members on designs with DRCs free. \n\u25cf\tCollaborated with cross functional teams and drove ball-map / die bump freeze and tape out designs as planned.  \n\u25cf\tCollaborated with Design Automation and developed Package Layout Automation (PLA) to improve design TPT & quality. \n Senior Mechanical Engineer Intel Corporation 2003  \u2013  2006  (3 years) Folsom, CA Collaborated with Cisco packaging team to come to consensus on shock profiles, board strain gauge placement. Performed shocks testing and collected strain data to correlate with analytical modeling.  \n\u25cf\tWorked closely with customers to gather design requirements and scheduling needs. \n\u25cf\tDelivered results based on customer requests, consistently delighting customers with results. \n Senior Mechanical Engineer Intel Corporation 2003  \u2013  2006  (3 years) Folsom, CA Collaborated with Cisco packaging team to come to consensus on shock profiles, board strain gauge placement. Performed shocks testing and collected strain data to correlate with analytical modeling.  \n\u25cf\tWorked closely with customers to gather design requirements and scheduling needs. \n\u25cf\tDelivered results based on customer requests, consistently delighting customers with results. \n Senior Component Thermal Engineer Intel Corporation 2000  \u2013  2003  (3 years) Folsom, CA Designed passive/active HS solutions to support Intel Networking products. Developed detailed thermal models with Flotherm. Facilitated package thermal simulation and recommended heat sink solutions. Designed JEDEC test boards. Collaborated with external vendors to procure thermal die and heat sink. Collected and analyzed empirical data. Utilized Pro-E for passive/active heat sink modeling. Procured prototypes and released final drawings. \n\u2022\tDelivered passive and active heatsinks reference solutions to customers \n\u2022\tCorrelated thermal model with empirical data and provide correlated model to customers  \n Senior Component Thermal Engineer Intel Corporation 2000  \u2013  2003  (3 years) Folsom, CA Designed passive/active HS solutions to support Intel Networking products. Developed detailed thermal models with Flotherm. Facilitated package thermal simulation and recommended heat sink solutions. Designed JEDEC test boards. Collaborated with external vendors to procure thermal die and heat sink. Collected and analyzed empirical data. Utilized Pro-E for passive/active heat sink modeling. Procured prototypes and released final drawings. \n\u2022\tDelivered passive and active heatsinks reference solutions to customers \n\u2022\tCorrelated thermal model with empirical data and provide correlated model to customers  \n IC Package design Engineer Intel Corporation 1997  \u2013  2000  (3 years) Chandler, AZ Designed IC packages to meet product roadmap goals. Designed PBGA wirebond packages in 15mm to 35mm technology with Allegro Cadence ADP. Collaborated with silicon design team and package team on ball map freeze and electrical requirements. Resolved assembly issues and substrate manufacturer issues. Defined PBGA design rules.  \n \n\u25cf\tDeveloped Package Layout Automation (PLA) to improve design TPT. \n\u25cf\tDrove substrate suppliers and assemblies house to continue to push design rules and assembly rules envelop \n IC Package design Engineer Intel Corporation 1997  \u2013  2000  (3 years) Chandler, AZ Designed IC packages to meet product roadmap goals. Designed PBGA wirebond packages in 15mm to 35mm technology with Allegro Cadence ADP. Collaborated with silicon design team and package team on ball map freeze and electrical requirements. Resolved assembly issues and substrate manufacturer issues. Defined PBGA design rules.  \n \n\u25cf\tDeveloped Package Layout Automation (PLA) to improve design TPT. \n\u25cf\tDrove substrate suppliers and assemblies house to continue to push design rules and assembly rules envelop \n Equipment Engineer Bausch + Lomb June 1996  \u2013  April 1997  (11 months) Rochester, New York Area Focus on redesigning manufacturing subsystems to reduce maintenance time to increase productivity. Equipment Engineer Bausch + Lomb June 1996  \u2013  April 1997  (11 months) Rochester, New York Area Focus on redesigning manufacturing subsystems to reduce maintenance time to increase productivity. Languages English Chinese Vietnamese English Chinese Vietnamese English Chinese Vietnamese Skills Cross-functional Team... Program Management Board design Mechanical Product... Component Thermal Design Flip Chip / Wire Bond... Test Development Manufacturing Engineering Testing Simulations Semiconductors Automation Finite Element Analysis PTC Creo IC See 1+ \u00a0 \u00a0 See less Skills  Cross-functional Team... Program Management Board design Mechanical Product... Component Thermal Design Flip Chip / Wire Bond... Test Development Manufacturing Engineering Testing Simulations Semiconductors Automation Finite Element Analysis PTC Creo IC See 1+ \u00a0 \u00a0 See less Cross-functional Team... Program Management Board design Mechanical Product... Component Thermal Design Flip Chip / Wire Bond... Test Development Manufacturing Engineering Testing Simulations Semiconductors Automation Finite Element Analysis PTC Creo IC See 1+ \u00a0 \u00a0 See less Cross-functional Team... Program Management Board design Mechanical Product... Component Thermal Design Flip Chip / Wire Bond... Test Development Manufacturing Engineering Testing Simulations Semiconductors Automation Finite Element Analysis PTC Creo IC See 1+ \u00a0 \u00a0 See less Education Rochester Institute of Technology Bachelor of Science (B.S.),  Mechanical Engineering 1992  \u2013 1996 Rochester Institute of Technology Bachelor of Science (B.S.),  Mechanical Engineering 1992  \u2013 1996 Rochester Institute of Technology Bachelor of Science (B.S.),  Mechanical Engineering 1992  \u2013 1996 Rochester Institute of Technology Bachelor of Science (B.S.),  Mechanical Engineering 1992  \u2013 1996 ", "Summary A Staff IC Packaging Engineer with an MS degree and 10+ years of semiconductor industry experience in the areas of IC package development and innovation. Experienced in Flip Chip and wirebond high pin count BGA/LGA packages including multiple die stacking (5 die stack), Package on Package (POP MLP) with Embedded MLCC passives, Folded CSP using flex core substrate, Untra thin CSP die stacking using 3 mil die thickness and PBGA packages. Designed & released/taped out more than 70 substrate based packages ranging from 2 to 6 layer laminate/build up substrates for various applications such as Digital TV processors, Flash Memory & Logic application processors for Smart phones (Blackberry), Set Top Boxes, Mobile & Personal( Interface products), Tuner/Radio, Identification (NFC), Automotive, Biosensors & MEMS microphone. Specialties:High Performance Packages with high speed memory interface. \nEDA Tools (Sigrity & Cadence APD/CDNSIP) for substrate design (Flip Chip & Wire Bond, BGA, QFN), CAM 350 for gerber files DRC, Geometric Dimensioning and Tolerancing (GD&T), AutoCAD and ME10 CAD tools, Tolerance Analysis. Summary A Staff IC Packaging Engineer with an MS degree and 10+ years of semiconductor industry experience in the areas of IC package development and innovation. Experienced in Flip Chip and wirebond high pin count BGA/LGA packages including multiple die stacking (5 die stack), Package on Package (POP MLP) with Embedded MLCC passives, Folded CSP using flex core substrate, Untra thin CSP die stacking using 3 mil die thickness and PBGA packages. Designed & released/taped out more than 70 substrate based packages ranging from 2 to 6 layer laminate/build up substrates for various applications such as Digital TV processors, Flash Memory & Logic application processors for Smart phones (Blackberry), Set Top Boxes, Mobile & Personal( Interface products), Tuner/Radio, Identification (NFC), Automotive, Biosensors & MEMS microphone. Specialties:High Performance Packages with high speed memory interface. \nEDA Tools (Sigrity & Cadence APD/CDNSIP) for substrate design (Flip Chip & Wire Bond, BGA, QFN), CAM 350 for gerber files DRC, Geometric Dimensioning and Tolerancing (GD&T), AutoCAD and ME10 CAD tools, Tolerance Analysis. A Staff IC Packaging Engineer with an MS degree and 10+ years of semiconductor industry experience in the areas of IC package development and innovation. Experienced in Flip Chip and wirebond high pin count BGA/LGA packages including multiple die stacking (5 die stack), Package on Package (POP MLP) with Embedded MLCC passives, Folded CSP using flex core substrate, Untra thin CSP die stacking using 3 mil die thickness and PBGA packages. Designed & released/taped out more than 70 substrate based packages ranging from 2 to 6 layer laminate/build up substrates for various applications such as Digital TV processors, Flash Memory & Logic application processors for Smart phones (Blackberry), Set Top Boxes, Mobile & Personal( Interface products), Tuner/Radio, Identification (NFC), Automotive, Biosensors & MEMS microphone. Specialties:High Performance Packages with high speed memory interface. \nEDA Tools (Sigrity & Cadence APD/CDNSIP) for substrate design (Flip Chip & Wire Bond, BGA, QFN), CAM 350 for gerber files DRC, Geometric Dimensioning and Tolerancing (GD&T), AutoCAD and ME10 CAD tools, Tolerance Analysis. A Staff IC Packaging Engineer with an MS degree and 10+ years of semiconductor industry experience in the areas of IC package development and innovation. Experienced in Flip Chip and wirebond high pin count BGA/LGA packages including multiple die stacking (5 die stack), Package on Package (POP MLP) with Embedded MLCC passives, Folded CSP using flex core substrate, Untra thin CSP die stacking using 3 mil die thickness and PBGA packages. Designed & released/taped out more than 70 substrate based packages ranging from 2 to 6 layer laminate/build up substrates for various applications such as Digital TV processors, Flash Memory & Logic application processors for Smart phones (Blackberry), Set Top Boxes, Mobile & Personal( Interface products), Tuner/Radio, Identification (NFC), Automotive, Biosensors & MEMS microphone. Specialties:High Performance Packages with high speed memory interface. \nEDA Tools (Sigrity & Cadence APD/CDNSIP) for substrate design (Flip Chip & Wire Bond, BGA, QFN), CAM 350 for gerber files DRC, Geometric Dimensioning and Tolerancing (GD&T), AutoCAD and ME10 CAD tools, Tolerance Analysis. Experience Staff Packaging Engineer Qualcomm October 2012  \u2013 Present (2 years 11 months) Sr. IC Packaging Engineer Qualcomm February 2011  \u2013  September 2012  (1 year 8 months) Assembly & Substrate Design Rules development for 4+ layer build up and laminate based for Flip chip, Package on Package (PoP), Copper Pillar Flip chip using 65, 45, 32, 28 & 20 NM fab technology. \nBump/UBM design rule owner partnered with TSMC for 28 & 20 NM fab process. Senior Package Design Engineer NXP Semiconductors May 2008  \u2013  February 2011  (2 years 10 months) Responsible for the design study of package/substrate feasibility from the definition up to design tape out. Determines package type (FC or WB) for a given IC device application based on the physical and electrical aspects of substrate design including mechanical aspect. Collaborate with design tool engineers to optimize tool capabilities to reduce leadtimes in substrate designs. \nRouting study expert on DDR2/DDR3 interface for Flip Chip packages and an in-depth knowledge of substrate and assembly design rules to achieve design for excellence. Chief Engineer NXP Semiconductors June 2006  \u2013  April 2008  (1 year 11 months) Designed Ball Grid Array (BGA) and Quad Flat No Leads (QFN) packages for mobile, TV, automotive and other applications. Owner of assembly drawings, package outline drawings (POD) and substrate drawings for product documentation. Led design reviews with substrate suppliers to guarantee that NXP\u2019s specifications are met. Drove design improvement projects to resolve assembly and reliability issues encountered during package development. Senior Package Engineer Intel Corporation, Cavite, Philippines September 2005  \u2013  May 2006  (9 months) Initiated continues improvement projects (CIP) that focused on package/substrate redesign to increase yield in product assembly. Major player in the problem solving teams that resolved different package/substrate related issues detected in assembly. Responsible for stack up analysis of packages using RSS and GD&T to guarantee the correctness of package critical dimensions required during assembly. Senior Package Design Engineer Intel Corporation, Cavite Philippines April 2005  \u2013  September 2005  (6 months) Package Design Team Lead supporting Intel\u2019s overall Handheld and Communications and Flash Memory businesses. Responsibilities included design feasibility study/analysis of new product technology requirements and realizing package/substrate design projects in Folded Stack Chip Scale Packages (FS-CSP), Ultra Thin Chip Scale Packages (UT-SCSP), Small Chip Scale Packages (CSP) and Very Fine Pitch Ball Grid Array (VFBGA) packages. Substrate Design Integrator Intel Corporation, Cavite Philippines July 2003  \u2013  April 2005  (1 year 10 months) Substrate Design Integrator for Low Density Interconnect (LDI) packages such as FS-CSP, UTSCSP, Stacked Chip Scale Packages (SCSP), vfBGA, and PBGA packages. Developed, validated and maintained design rules for the same packages as corporate Design Rule owner for substrate and package design. Lead working groups comprised of mechanical, electrical, thermal, quality and reliability and assembly experts to define test vehicle and prototype design attributes for package technology development and certification requirements. Substrate Design Integrator Intel Corporation, Chandler AZ, USA November 2002  \u2013  June 2003  (8 months) Defined, validated and maintained test vehicle substrate design and documentation for FS-CSP packages for thermal, mechanical, electrical reliability and assembly characterization and evaluation in preparation for substrate and assembly design rules. Substrate Design Integrator Intel Corporation, Cavite Philippines April 2002  \u2013  October 2002  (7 months) Designed assembly test vehicles for Ultra Thin SCSP (UT-SCSP) test vehicles for package technology development and certification. \n \nKey Accomplishments: \nDesigned and completed proof of concept builds of a 1GB flash memory device with 4 dies in a 1.4mm thick package using a patented Spacerless CSP technology. IMPACT: Technology demonstration was adopted as an enabler for other packages/products. Staff Packaging Engineer Qualcomm October 2012  \u2013 Present (2 years 11 months) Staff Packaging Engineer Qualcomm October 2012  \u2013 Present (2 years 11 months) Sr. IC Packaging Engineer Qualcomm February 2011  \u2013  September 2012  (1 year 8 months) Assembly & Substrate Design Rules development for 4+ layer build up and laminate based for Flip chip, Package on Package (PoP), Copper Pillar Flip chip using 65, 45, 32, 28 & 20 NM fab technology. \nBump/UBM design rule owner partnered with TSMC for 28 & 20 NM fab process. Sr. IC Packaging Engineer Qualcomm February 2011  \u2013  September 2012  (1 year 8 months) Assembly & Substrate Design Rules development for 4+ layer build up and laminate based for Flip chip, Package on Package (PoP), Copper Pillar Flip chip using 65, 45, 32, 28 & 20 NM fab technology. \nBump/UBM design rule owner partnered with TSMC for 28 & 20 NM fab process. Senior Package Design Engineer NXP Semiconductors May 2008  \u2013  February 2011  (2 years 10 months) Responsible for the design study of package/substrate feasibility from the definition up to design tape out. Determines package type (FC or WB) for a given IC device application based on the physical and electrical aspects of substrate design including mechanical aspect. Collaborate with design tool engineers to optimize tool capabilities to reduce leadtimes in substrate designs. \nRouting study expert on DDR2/DDR3 interface for Flip Chip packages and an in-depth knowledge of substrate and assembly design rules to achieve design for excellence. Senior Package Design Engineer NXP Semiconductors May 2008  \u2013  February 2011  (2 years 10 months) Responsible for the design study of package/substrate feasibility from the definition up to design tape out. Determines package type (FC or WB) for a given IC device application based on the physical and electrical aspects of substrate design including mechanical aspect. Collaborate with design tool engineers to optimize tool capabilities to reduce leadtimes in substrate designs. \nRouting study expert on DDR2/DDR3 interface for Flip Chip packages and an in-depth knowledge of substrate and assembly design rules to achieve design for excellence. Chief Engineer NXP Semiconductors June 2006  \u2013  April 2008  (1 year 11 months) Designed Ball Grid Array (BGA) and Quad Flat No Leads (QFN) packages for mobile, TV, automotive and other applications. Owner of assembly drawings, package outline drawings (POD) and substrate drawings for product documentation. Led design reviews with substrate suppliers to guarantee that NXP\u2019s specifications are met. Drove design improvement projects to resolve assembly and reliability issues encountered during package development. Chief Engineer NXP Semiconductors June 2006  \u2013  April 2008  (1 year 11 months) Designed Ball Grid Array (BGA) and Quad Flat No Leads (QFN) packages for mobile, TV, automotive and other applications. Owner of assembly drawings, package outline drawings (POD) and substrate drawings for product documentation. Led design reviews with substrate suppliers to guarantee that NXP\u2019s specifications are met. Drove design improvement projects to resolve assembly and reliability issues encountered during package development. Senior Package Engineer Intel Corporation, Cavite, Philippines September 2005  \u2013  May 2006  (9 months) Initiated continues improvement projects (CIP) that focused on package/substrate redesign to increase yield in product assembly. Major player in the problem solving teams that resolved different package/substrate related issues detected in assembly. Responsible for stack up analysis of packages using RSS and GD&T to guarantee the correctness of package critical dimensions required during assembly. Senior Package Engineer Intel Corporation, Cavite, Philippines September 2005  \u2013  May 2006  (9 months) Initiated continues improvement projects (CIP) that focused on package/substrate redesign to increase yield in product assembly. Major player in the problem solving teams that resolved different package/substrate related issues detected in assembly. Responsible for stack up analysis of packages using RSS and GD&T to guarantee the correctness of package critical dimensions required during assembly. Senior Package Design Engineer Intel Corporation, Cavite Philippines April 2005  \u2013  September 2005  (6 months) Package Design Team Lead supporting Intel\u2019s overall Handheld and Communications and Flash Memory businesses. Responsibilities included design feasibility study/analysis of new product technology requirements and realizing package/substrate design projects in Folded Stack Chip Scale Packages (FS-CSP), Ultra Thin Chip Scale Packages (UT-SCSP), Small Chip Scale Packages (CSP) and Very Fine Pitch Ball Grid Array (VFBGA) packages. Senior Package Design Engineer Intel Corporation, Cavite Philippines April 2005  \u2013  September 2005  (6 months) Package Design Team Lead supporting Intel\u2019s overall Handheld and Communications and Flash Memory businesses. Responsibilities included design feasibility study/analysis of new product technology requirements and realizing package/substrate design projects in Folded Stack Chip Scale Packages (FS-CSP), Ultra Thin Chip Scale Packages (UT-SCSP), Small Chip Scale Packages (CSP) and Very Fine Pitch Ball Grid Array (VFBGA) packages. Substrate Design Integrator Intel Corporation, Cavite Philippines July 2003  \u2013  April 2005  (1 year 10 months) Substrate Design Integrator for Low Density Interconnect (LDI) packages such as FS-CSP, UTSCSP, Stacked Chip Scale Packages (SCSP), vfBGA, and PBGA packages. Developed, validated and maintained design rules for the same packages as corporate Design Rule owner for substrate and package design. Lead working groups comprised of mechanical, electrical, thermal, quality and reliability and assembly experts to define test vehicle and prototype design attributes for package technology development and certification requirements. Substrate Design Integrator Intel Corporation, Cavite Philippines July 2003  \u2013  April 2005  (1 year 10 months) Substrate Design Integrator for Low Density Interconnect (LDI) packages such as FS-CSP, UTSCSP, Stacked Chip Scale Packages (SCSP), vfBGA, and PBGA packages. Developed, validated and maintained design rules for the same packages as corporate Design Rule owner for substrate and package design. Lead working groups comprised of mechanical, electrical, thermal, quality and reliability and assembly experts to define test vehicle and prototype design attributes for package technology development and certification requirements. Substrate Design Integrator Intel Corporation, Chandler AZ, USA November 2002  \u2013  June 2003  (8 months) Defined, validated and maintained test vehicle substrate design and documentation for FS-CSP packages for thermal, mechanical, electrical reliability and assembly characterization and evaluation in preparation for substrate and assembly design rules. Substrate Design Integrator Intel Corporation, Chandler AZ, USA November 2002  \u2013  June 2003  (8 months) Defined, validated and maintained test vehicle substrate design and documentation for FS-CSP packages for thermal, mechanical, electrical reliability and assembly characterization and evaluation in preparation for substrate and assembly design rules. Substrate Design Integrator Intel Corporation, Cavite Philippines April 2002  \u2013  October 2002  (7 months) Designed assembly test vehicles for Ultra Thin SCSP (UT-SCSP) test vehicles for package technology development and certification. \n \nKey Accomplishments: \nDesigned and completed proof of concept builds of a 1GB flash memory device with 4 dies in a 1.4mm thick package using a patented Spacerless CSP technology. IMPACT: Technology demonstration was adopted as an enabler for other packages/products. Substrate Design Integrator Intel Corporation, Cavite Philippines April 2002  \u2013  October 2002  (7 months) Designed assembly test vehicles for Ultra Thin SCSP (UT-SCSP) test vehicles for package technology development and certification. \n \nKey Accomplishments: \nDesigned and completed proof of concept builds of a 1GB flash memory device with 4 dies in a 1.4mm thick package using a patented Spacerless CSP technology. IMPACT: Technology demonstration was adopted as an enabler for other packages/products. Skills Tolerance Analysis IC MEMS EDA CAD Analog Cadence Design for Manufacturing Design of Experiments FMEA Integration Manufacturing Semiconductor Industry Semiconductors Skills  Tolerance Analysis IC MEMS EDA CAD Analog Cadence Design for Manufacturing Design of Experiments FMEA Integration Manufacturing Semiconductor Industry Semiconductors Tolerance Analysis IC MEMS EDA CAD Analog Cadence Design for Manufacturing Design of Experiments FMEA Integration Manufacturing Semiconductor Industry Semiconductors Tolerance Analysis IC MEMS EDA CAD Analog Cadence Design for Manufacturing Design of Experiments FMEA Integration Manufacturing Semiconductor Industry Semiconductors Education Asian Institute of Technology Masters,  Design and Manufacturing Engineering 2000  \u2013 2001 Cebu Institute of Technology Bachelor,  Mechanical Engineering 1990  \u2013 1994 Activities and Societies:\u00a0 Philippine Society of Mechanical Engineers Don Bosco Technical High School High School,  Machine Shop 1984  \u2013 1990 Asian Institute of Technology Masters,  Design and Manufacturing Engineering 2000  \u2013 2001 Asian Institute of Technology Masters,  Design and Manufacturing Engineering 2000  \u2013 2001 Asian Institute of Technology Masters,  Design and Manufacturing Engineering 2000  \u2013 2001 Cebu Institute of Technology Bachelor,  Mechanical Engineering 1990  \u2013 1994 Activities and Societies:\u00a0 Philippine Society of Mechanical Engineers Cebu Institute of Technology Bachelor,  Mechanical Engineering 1990  \u2013 1994 Activities and Societies:\u00a0 Philippine Society of Mechanical Engineers Cebu Institute of Technology Bachelor,  Mechanical Engineering 1990  \u2013 1994 Activities and Societies:\u00a0 Philippine Society of Mechanical Engineers Don Bosco Technical High School High School,  Machine Shop 1984  \u2013 1990 Don Bosco Technical High School High School,  Machine Shop 1984  \u2013 1990 Don Bosco Technical High School High School,  Machine Shop 1984  \u2013 1990 Honors & Awards Additional Honors & Awards US Patents: \n \n1. Semiconducting device that includes wirebonds - US Patent # 7,262,492 \n \n2. Microstrip spacer for stacked chip scale packages, methods of making same, methods of operating same, and systems containing same - US Patent # 8,093,717 Additional Honors & Awards US Patents: \n \n1. Semiconducting device that includes wirebonds - US Patent # 7,262,492 \n \n2. Microstrip spacer for stacked chip scale packages, methods of making same, methods of operating same, and systems containing same - US Patent # 8,093,717 Additional Honors & Awards US Patents: \n \n1. Semiconducting device that includes wirebonds - US Patent # 7,262,492 \n \n2. Microstrip spacer for stacked chip scale packages, methods of making same, methods of operating same, and systems containing same - US Patent # 8,093,717 Additional Honors & Awards US Patents: \n \n1. Semiconducting device that includes wirebonds - US Patent # 7,262,492 \n \n2. Microstrip spacer for stacked chip scale packages, methods of making same, methods of operating same, and systems containing same - US Patent # 8,093,717 "]}