Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jan 30 11:04:46 2020
| Host         : zach-333-em3-16.engr.tamu.edu running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7z010
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     2 |
| Minimum Number of register sites lost to control set restrictions |    10 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------+--------------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------+--------------------------+--------------------------+------------------+----------------+
|  slow/outreg0    | count1/outreg[3]_i_2_n_0 | count1/outreg[3]_i_1_n_0 |                1 |              4 |
|  Clock_IBUF_BUFG |                          |                          |                8 |             26 |
+------------------+--------------------------+--------------------------+------------------+----------------+


